
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195744                       # Simulator instruction rate (inst/s)
host_mem_usage                              201523344                       # Number of bytes of host memory used
host_op_rate                                   228145                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 54592.45                       # Real time elapsed on the host
host_tick_rate                               18927612                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 10686124086                       # Number of instructions simulated
sim_ops                                   12454976269                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304690276                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  117                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  165                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2973550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5946842                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    95.598846                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      358496216                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    375000568                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      1749050                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    553595589                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     13096851                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     13182655                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses        85804                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      754517934                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       82480549                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          121                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads       1385135973                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes      1365911568                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      1740890                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         739694230                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    271224713                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     17252146                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     92736553                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   3747114121                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    4376241380                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2465794896                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.774779                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.668473                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1358327189     55.09%     55.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    236634128      9.60%     64.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    278876017     11.31%     75.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     53774026      2.18%     78.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4    164929550      6.69%     84.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     46909415      1.90%     86.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     29368845      1.19%     87.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     25751013      1.04%     89.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    271224713     11.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2465794896                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     80939328                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       3752769490                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            781522783                       # Number of loads committed
system.switch_cpus0.commit.membars           19168721                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2704604707     61.80%     61.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    218449114      4.99%     66.79% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.79% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     31870257      0.73%     67.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     21085773      0.48%     68.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      8675996      0.20%     68.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     28753124      0.66%     68.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     34599567      0.79%     69.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      4840559      0.11%     69.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     30013001      0.69%     70.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     70.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     70.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     70.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      1916810      0.04%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    781522783     17.86%     88.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    509909689     11.65%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   4376241380                       # Class of committed instruction
system.switch_cpus0.commit.refs            1291432472                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        265232011                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         3747114121                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           4376241380                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.661295                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.661295                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1528405739                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         8187                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    357669897                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    4486247333                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       242283759                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        570707767                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       1805907                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts        59870                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    134743661                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          754517934                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        434374769                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2040962029                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       948000                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3872411381                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        3628134                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.304493                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    435170679                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    454073616                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.562749                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2477946837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.820676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.909423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1616409431     65.23%     65.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       110492181      4.46%     69.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        61470404      2.48%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        81920263      3.31%     75.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        82710385      3.34%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        60962556      2.46%     81.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6       140382388      5.67%     86.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        34398346      1.39%     88.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       289200883     11.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2477946837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                   2060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2369556                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       747242398                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.794169                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1327264940                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         513070277                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       95032047                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    796333305                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     17312420                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts       191260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    515656849                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   4468970686                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    814194663                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3072266                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   4445860239                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        960478                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     41629238                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1805907                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     46383589                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        69191                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads    218003359                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2282                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        95592                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     18612436                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     14810504                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      5747153                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        95592                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       971779                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1397777                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       4493877834                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           4425920833                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.583185                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2620763234                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.786123                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            4426169711                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      5314723169                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     3145201576                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.512184                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.512184                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2728461323     61.33%     61.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    218480082      4.91%     66.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     66.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     33798882      0.76%     67.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     21086476      0.47%     67.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      9467289      0.21%     67.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     29685187      0.67%     68.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     34599573      0.78%     69.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      5793985      0.13%     69.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     37104781      0.83%     70.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1916810      0.04%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            3      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    814425368     18.31%     88.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    514112715     11.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    4448932506                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           85920906                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019313                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       14249942     16.58%     16.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       3818711      4.44%     21.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt           69      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      3411097      3.97%     25.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      2402660      2.80%     27.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     27.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1832312      2.13%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     29.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      25530522     29.71%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     34675593     40.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    4219689503                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads  10845657171                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   4138406722                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   4185531150                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        4451658265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       4448932506                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     17312421                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     92729221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         8789                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        60274                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    182941401                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2477946837                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.795411                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.167004                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1076066375     43.43%     43.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    384170357     15.50%     58.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    258076912     10.41%     69.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    196868184      7.94%     77.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    203625978      8.22%     85.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    152008817      6.13%     91.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    112398588      4.54%     96.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     48788760      1.97%     98.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     45942866      1.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2477946837                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.795409                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     315163877                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    616084372                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    287514111                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    376263913                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     44645032                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     38846500                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    796333305                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    515656849                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     4975285752                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     198833396                       # number of misc regfile writes
system.switch_cpus0.numCycles              2477948897                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      196198724                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   4852732343                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents     103135999                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       299437876                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     274906823                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents     14712267                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   7958143527                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    4476593487                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   4979802658                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        637929821                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      29585859                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       1805907                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    463387931                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       127070193                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   5315891227                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    879186568                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     26110091                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        775338077                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     17312435                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    426312332                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          6663546595                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         8950115139                       # The number of ROB writes
system.switch_cpus0.timesIdled                     16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       350664900                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      222700655                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    91.510820                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      227464353                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    248565529                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      2563857                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    432917351                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     18520392                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     18776477                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses       256085                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      575102410                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       51139549                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          300                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        979089537                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       959764469                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      2478541                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         555053944                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    203080739                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     24386381                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    130018491                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   2972574091                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3442802020                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2461034895                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.398925                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.469993                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1531827114     62.24%     62.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    288327340     11.72%     73.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    186508665      7.58%     81.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     61701469      2.51%     84.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     85571755      3.48%     87.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     30479387      1.24%     88.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     37745906      1.53%     90.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     35792520      1.45%     91.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    203080739      8.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2461034895                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     48864418                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2888922076                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            645917796                       # Number of loads committed
system.switch_cpus1.commit.membars           27095523                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1986149703     57.69%     57.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    102908088      2.99%     60.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     45060781      1.31%     61.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     29805697      0.87%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     12266593      0.36%     63.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     40643790      1.18%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     48912028      1.42%     65.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      6844503      0.20%     66.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     42435371      1.23%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      2709472      0.08%     67.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc       169342      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    645917796     18.76%     86.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    478978856     13.91%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3442802020                       # Class of committed instruction
system.switch_cpus1.commit.refs            1124896652                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        402969548                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         2972574091                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3442802020                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.833604                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.833604                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1535494993                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred        85337                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    226762077                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3597749454                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       318063944                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        541596930                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       2527618                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts       313548                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles     80264776                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          575102410                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        479029735                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           1994412422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       593111                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3141495387                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles          239                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        5225868                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.232088                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    480922636                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    297124294                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.267781                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2477948264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.463291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.683066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1745003163     70.42%     70.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        89652384      3.62%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2       104632939      4.22%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        63814785      2.58%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4       105401043      4.25%     85.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        48799222      1.97%     87.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        30715976      1.24%     88.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        33729429      1.36%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       256199323     10.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2477948264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      2926626                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       564644878                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.433906                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1188883623                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         483651940                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       15979746                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    666625346                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     24473437                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        20919                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    487384944                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3572796958                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    705231683                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      4011059                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3553145917                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        954920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     12332403                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       2527618                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     13300718                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1788                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     71816884                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2194                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        77215                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     40556157                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     20707529                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      8406055                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        77215                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1379942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1546684                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3428344213                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3510841679                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600207                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2057716657                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.416834                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3511518907                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3865158913                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2283493797                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.199611                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.199611                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass          124      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   2018606560     56.75%     56.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    102937655      2.89%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     47791399      1.34%     60.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     29806717      0.84%     61.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     12915166      0.36%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     41958448      1.18%     63.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     48912039      1.38%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv      8192839      0.23%     64.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     52477899      1.48%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      2709472      0.08%     66.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       169345      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    705413858     19.83%     86.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    485265455     13.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3557156976                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           85566614                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.024055                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        6831735      7.98%      7.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult       5383685      6.29%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          114      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      5011611      5.86%     20.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      3158148      3.69%     23.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv           10      0.00%     23.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      1339110      1.56%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      31767065     37.13%     62.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     32075136     37.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    3142770991                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8703829990                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   3076327994                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   3142095778                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3548323520                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3557156976                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     24473438                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    129994821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        17068                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        87057                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    262268710                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2477948264                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.435525                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.982551                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1249758941     50.44%     50.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    381527282     15.40%     65.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    268360881     10.83%     76.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    181674470      7.33%     83.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    156315757      6.31%     90.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     90072067      3.63%     93.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     71272433      2.88%     96.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     41104903      1.66%     98.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     37861530      1.53%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2477948264                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.435525                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     499952475                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    974015908                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    434513685                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    560772806                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     33230403                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     20347465                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    666625346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    487384944                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     5012155948                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     281078261                       # number of misc regfile writes
system.switch_cpus1.numCycles              2477948897                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles       38244643                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3738797017                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      27571388                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       358148810                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     115139229                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        53421                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6672677025                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3582128377                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3915465535                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        581188001                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents     209100333                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       2527618                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    408228748                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       176668417                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3851961505                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1089610441                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     33346491                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        423559558                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     24473600                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    621091939                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5830772522                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         7162558613                       # The number of ROB writes
system.switch_cpus1.timesIdled                      8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       514556787                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      324366357                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        15059                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     22282615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          698                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     44565229                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            698                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2940235                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1398630                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1574666                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33310                       # Transaction distribution
system.membus.trans_dist::ReadExResp            33310                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2940236                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4461629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4458758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8920387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8920387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    279825664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    279812736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    559638400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               559638400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2973546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2973546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2973546                       # Request fanout histogram
system.membus.reqLayer0.occupancy          9961514769                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9965743680                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        28268191556                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data     87386496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data    102977920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         190371840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     89453824                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       89453824                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       682707                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       804515                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1487280                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       698858                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            698858                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     84569921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         3345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     99658814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            184235920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         3345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            7185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      86570616                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            86570616                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      86570616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     84569921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         3345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     99658814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           270806536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1397716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1365080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1608170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000331477772                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        77872                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        77872                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            5386167                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1321062                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1487280                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    698858                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2974560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1397716                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1194                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           181034                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           187533                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           180934                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           179577                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           183190                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           180634                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           186677                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           179415                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           184223                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           187862                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          183873                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          189310                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          192049                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          197121                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          191225                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          188709                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            79464                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            87142                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            83798                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            82480                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            91134                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            88458                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            90008                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            86346                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            86618                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            90450                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           85860                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           89258                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           88762                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           91231                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           90610                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           86078                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.06                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.12                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 78552075365                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               14866830000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           134302687865                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    26418.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               45168.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1493205                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 636653                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.22                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.55                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2974560                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1397716                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1411811                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1416791                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  72881                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  68055                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   2002                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1793                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     17                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 69603                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 70570                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 77634                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 77889                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 78237                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 78212                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 78254                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 78227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 78158                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 78170                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 78255                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 78464                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 79233                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 81356                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 80488                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 78010                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 77915                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 77895                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1071                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    56                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2241197                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   124.820413                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   123.026811                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    19.711094                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       144717      6.46%      6.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2081336     92.87%     99.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        14875      0.66%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          203      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           26      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2241197                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        77872                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     38.182659                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    36.216073                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    12.316663                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              2      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            80      0.10%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          573      0.74%      0.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         2002      2.57%      3.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         4330      5.56%      8.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         7174      9.21%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         9424     12.10%     30.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        10376     13.32%     43.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        10268     13.19%     56.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         9150     11.75%     68.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         7502      9.63%     78.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         5606      7.20%     85.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         4004      5.14%     90.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         2841      3.65%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         1761      2.26%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1085      1.39%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          704      0.90%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          429      0.55%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          243      0.31%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          136      0.17%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           88      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           39      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           31      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            8      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-115            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::116-119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        77872                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        77872                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.948646                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.929360                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.830652                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            7284      9.35%      9.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             816      1.05%     10.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           63884     82.04%     92.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             930      1.19%     93.63% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            4658      5.98%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              79      0.10%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             209      0.27%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        77872                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             190295424                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  76416                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               89452608                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              190371840                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            89453824                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      184.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       86.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   184.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    86.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.12                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.44                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033304556609                       # Total gap between requests
system.mem_ctrls0.avgGap                    472662.09                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     87365120                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data    102922880                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     89452608                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3840.106444247467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 84549233.950215026736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 3344.608838538116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 99605548.071700781584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 86569439.625892773271                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1365414                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1609030                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1397716                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2968730                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  62501145564                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      3001678                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  71795571893                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23894702351569                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     47882.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     45774.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     55586.63                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     44620.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  17095534.68                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          8132117280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4322307660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        10812616080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3700285740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    377487488070                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     78904779360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      564927239310                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       546.718935                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 201624201164                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 797176409112                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7870086420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4183034955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        10417217160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        3595692600                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    372461873310                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     83136880320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      563232429885                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       545.078751                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 212648452367                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 786152157909                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data     87291520                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data    102943488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         190241920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     89570816                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       89570816                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       681965                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       804246                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1486265                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       699772                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            699772                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         3097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     84478006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         3592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     99625492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            184110187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         3097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         3592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            6689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      86683838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            86683838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      86683838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         3097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     84478006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         3592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     99625492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           270794025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1399544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1363620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1607568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000255715212                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        77952                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        77952                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            5383985                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1322820                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1486266                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    699772                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2972532                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1399544                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           182282                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           186451                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           181102                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           179150                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           183917                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           181126                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           185968                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           178837                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           184985                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           188018                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          185963                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          187780                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          190984                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          197677                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          191434                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          185622                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            79784                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            85234                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            84164                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            84530                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            91186                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            89640                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            89717                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            83360                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            89236                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            90646                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           86806                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           87876                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           89812                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           91290                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           91026                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           85210                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.06                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.11                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 78508122482                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               14856480000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           134219922482                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    26422.18                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               45172.18                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1492472                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 637611                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.23                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.56                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2972532                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1399544                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1410634                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1415772                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  73110                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  68125                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   1926                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1714                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 69699                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 70667                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 77720                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 77967                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 78346                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 78343                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 78338                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 78289                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 78286                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 78294                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 78385                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 78646                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 79388                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 81447                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 80553                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 78092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 77998                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 77968                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1052                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    51                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2240721                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   124.839674                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   123.037147                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    19.804313                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       144791      6.46%      6.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2080459     92.85%     99.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        15164      0.68%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          239      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           25      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2240721                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        77952                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     38.116379                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    36.163741                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.258282                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              4      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            76      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          567      0.73%      0.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1965      2.52%      3.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         4400      5.64%      9.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         7131      9.15%     18.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         9536     12.23%     30.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        10590     13.59%     43.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        10246     13.14%     57.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         9069     11.63%     68.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         7463      9.57%     78.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         5662      7.26%     85.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         4019      5.16%     90.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         2691      3.45%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         1781      2.28%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         1113      1.43%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          674      0.86%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          409      0.52%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          260      0.33%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          135      0.17%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           81      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           39      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           15      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           17      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-123            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        77952                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        77952                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.953574                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.934085                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.835212                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7290      9.35%      9.35% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             776      1.00%     10.35% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           63808     81.86%     92.20% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             931      1.19%     93.40% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            4873      6.25%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              55      0.07%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             208      0.27%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        77952                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             190162944                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  79104                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               89569088                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              190242048                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            89570816                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      184.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       86.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   184.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    86.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.11                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.44                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033304604147                       # Total gap between requests
system.mem_ctrls1.avgGap                    472683.73                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     87271680                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data    102884352                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     89569088                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 3096.860035683441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 84458805.637173071504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 3592.357641392792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 99568261.876871153712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 86682165.331191644073                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1363930                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1608494                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1399544                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      2299724                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  62374369674                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      2516206                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  71840736878                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23882421333993                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     45994.48                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     45731.36                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     43382.86                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     44663.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  17064430.51                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8134387800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4323514470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        10798985820                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3716128440                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    376941852720                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     79364209920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      564846724290                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       546.641015                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 202823912914                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 795976697362                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7864417260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4180021725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        10416053340                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        3589350300                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    372325439820                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     83251757280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      563194684845                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       545.042222                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 212954853600                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 785845756676                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   966695309724                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1033304690276                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1966725165                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    434374692                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2401099857                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1966725165                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    434374692                       # number of overall hits
system.cpu0.icache.overall_hits::total     2401099857                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          928                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           76                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1004                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          928                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           76                       # number of overall misses
system.cpu0.icache.overall_misses::total         1004                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      6873828                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6873828                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      6873828                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6873828                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1966726093                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    434374768                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2401100861                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1966726093                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    434374768                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2401100861                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 90445.105263                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6846.442231                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 90445.105263                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6846.442231                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          361                       # number of writebacks
system.cpu0.icache.writebacks::total              361                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           19                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           57                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           57                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      5611569                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5611569                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      5611569                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5611569                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 98448.578947                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98448.578947                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 98448.578947                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98448.578947                       # average overall mshr miss latency
system.cpu0.icache.replacements                   361                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1966725165                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    434374692                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2401099857                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           76                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1004                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      6873828                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6873828                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1966726093                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    434374768                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2401100861                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 90445.105263                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6846.442231                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           57                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      5611569                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5611569                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 98448.578947                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98448.578947                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.926379                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2401100842                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              985                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2437665.829442                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   594.916771                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    29.009608                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.953392                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.046490                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999882                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      93642934564                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     93642934564                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    655058811                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1020155743                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1675214554                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    655058811                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1020155743                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1675214554                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5515896                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     36950449                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42466345                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5515896                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     36950449                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42466345                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 989997910566                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 989997910566                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 989997910566                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 989997910566                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    660574707                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1057106192                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1717680899                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    660574707                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1057106192                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1717680899                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.008350                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034954                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.024723                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.008350                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.034954                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.024723                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 26792.581345                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23312.529264                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 26792.581345                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23312.529264                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       801612                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1950                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            84330                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.505656                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          130                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9299619                       # number of writebacks
system.cpu0.dcache.writebacks::total          9299619                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25401814                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25401814                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25401814                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25401814                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11548635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11548635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11548635                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11548635                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 239429939171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 239429939171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 239429939171                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 239429939171                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.010925                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006723                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.010925                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006723                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 20732.315046                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20732.315046                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 20732.315046                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20732.315046                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17076491                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    395502986                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    527700105                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      923203091                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5154453                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     36746965                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     41901418                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 981602633967                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 981602633967                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    400657439                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    564447070                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    965104509                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.065103                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043416                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 26712.481805                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23426.477690                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25290157                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25290157                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     11456808                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11456808                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 237556945308                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 237556945308                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.020297                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.011871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 20735.002743                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20735.002743                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    259555825                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    492455638                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     752011463                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       361443                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       203484                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       564927                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   8395276599                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8395276599                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259917268                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    492659122                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    752576390                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001391                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000413                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000751                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 41257.674309                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14860.816706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       111657                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       111657                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        91827                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        91827                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1872993863                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1872993863                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000186                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 20396.984144                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20396.984144                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      5824729                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     17237439                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     23062168                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4848                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        14764                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        19612                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    156602265                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    156602265                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      5829577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     17252203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     23081780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000856                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000850                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 10607.035018                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7985.022690                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         7396                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         7396                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data         7368                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7368                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     73896987                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     73896987                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000427                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000319                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10029.449919                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10029.449919                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      5829577                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     17252029                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     23081606                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      5829577                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     17252029                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     23081606                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1738435075                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17076747                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           101.801302                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   125.806648                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   130.192664                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.491432                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.508565                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      56460093867                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     56460093867                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   966695309724                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1033304690276                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2000204396                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    479029660                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2479234056                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2000204396                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    479029660                       # number of overall hits
system.cpu1.icache.overall_hits::total     2479234056                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          862                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           74                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           936                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          862                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           74                       # number of overall misses
system.cpu1.icache.overall_misses::total          936                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      7191582                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7191582                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      7191582                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7191582                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2000205258                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    479029734                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2479234992                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2000205258                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    479029734                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2479234992                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 97183.540541                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  7683.314103                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 97183.540541                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  7683.314103                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          299                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    74.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          294                       # number of writebacks
system.cpu1.icache.writebacks::total              294                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           56                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           56                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      5741256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5741256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      5741256                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5741256                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 102522.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 102522.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 102522.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 102522.428571                       # average overall mshr miss latency
system.cpu1.icache.replacements                   294                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2000204396                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    479029660                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2479234056                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          862                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           74                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          936                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      7191582                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7191582                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    479029734                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2479234992                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 97183.540541                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  7683.314103                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           56                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      5741256                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5741256                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 102522.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 102522.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.927144                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2479234974                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              918                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2700691.692810                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   596.155718                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    27.771426                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.955378                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.044505                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      96690165606                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     96690165606                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    718235995                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    990842394                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1709078389                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    718235995                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    990842394                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1709078389                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7282368                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     38065449                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      45347817                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7282368                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     38065449                       # number of overall misses
system.cpu1.dcache.overall_misses::total     45347817                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1172624492887                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1172624492887                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1172624492887                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1172624492887                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    725518363                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1028907843                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1754426206                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    725518363                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1028907843                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1754426206                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.010037                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.036996                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025848                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.010037                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.036996                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025848                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 30805.481708                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25858.455169                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 30805.481708                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25858.455169                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        53965                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2490                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1809                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             32                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.831399                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.812500                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     10193787                       # number of writebacks
system.cpu1.dcache.writebacks::total         10193787                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     27339070                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     27339070                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     27339070                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     27339070                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     10726379                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     10726379                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     10726379                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     10726379                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 251323732017                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 251323732017                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 251323732017                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 251323732017                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.010425                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006114                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.010425                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006114                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 23430.435566                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23430.435566                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 23430.435566                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23430.435566                       # average overall mshr miss latency
system.cpu1.dcache.replacements              18008709                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    411987412                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    536422360                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      948409772                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6833274                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     37892843                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     44726117                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1159474428072                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1159474428072                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    418820686                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    574315203                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    993135889                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.016316                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.065979                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.045035                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 30598.771068                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25923.878616                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     27222982                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     27222982                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data     10669861                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     10669861                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 248757590328                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 248757590328                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.018578                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 23314.042266                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23314.042266                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    306248583                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    454420034                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     760668617                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       449094                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       172606                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       621700                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  13150064815                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  13150064815                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    306697677                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    454592640                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    761290317                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.001464                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000380                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000817                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 76185.444394                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21151.785129                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       116088                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       116088                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        56518                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        56518                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2566141689                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2566141689                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000124                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 45403.971991                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45403.971991                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     16027675                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     24386177                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     40413852                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           99                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          282                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          381                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      8260770                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8260770                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     16027774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     24386459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     40414233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 29293.510638                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21681.811024                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          120                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      1258089                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1258089                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10484.075000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10484.075000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     16027774                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     24386216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     40413990                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     16027774                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     24386216                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     40413990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1807915196                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         18008965                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           100.389733                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   141.890396                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   114.108923                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.554259                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.445738                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      58746150693                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     58746150693                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data     10191331                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      9117736                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19309068                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data     10191331                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      9117736                       # number of overall hits
system.l2.overall_hits::total                19309068                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1364672                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1608763                       # number of demand (read+write) misses
system.l2.demand_misses::total                2973547                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           56                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1364672                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           56                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1608763                       # number of overall misses
system.l2.overall_misses::total               2973547                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      5525667                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 133366507503                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      5669115                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 155353458420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     288731160705                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5525667                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 133366507503                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      5669115                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 155353458420                       # number of overall miss cycles
system.l2.overall_miss_latency::total    288731160705                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           57                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     11556003                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data     10726499                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22282615                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           57                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     11556003                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data     10726499                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22282615                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.982456                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.118092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.149980                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133447                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.982456                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.118092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.149980                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133447                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 98672.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 97727.884432                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 101234.196429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 96567.025982                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97099.914918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 98672.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 97727.884432                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 101234.196429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 96567.025982                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97099.914918                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1398630                       # number of writebacks
system.l2.writebacks::total                   1398630                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1364672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1608762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2973546                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1364672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1608762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2973546                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      5048316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 121698702909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      5188985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 141598365469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 263307305679                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      5048316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 121698702909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      5188985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 141598365469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 263307305679                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.982456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.118092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.149980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133447                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.982456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.118092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.149980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133447                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90148.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 89177.987757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92660.446429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 88016.975456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88549.935222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90148.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 89177.987757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92660.446429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 88016.975456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88549.935222                       # average overall mshr miss latency
system.l2.replacements                        2973739                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11811700                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11811700                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11811700                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11811700                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          113                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              113                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          113                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          113                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          255                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           255                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data        81123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        33914                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                115037                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        10704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        22606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               33310                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   1017262326                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   2191259523                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3208521849                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        91827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data        56520                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            148347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.116567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.399965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.224541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 95035.718049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 96932.651641                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96323.081627                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        10704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        22606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          33310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    925730972                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1998024175                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2923755147                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.116567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.399965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.224541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 86484.582586                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 88384.684376                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87774.096277                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus0.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5525667                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      5669115                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11194782                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           57                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            113                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.982456                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 98672.625000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 101234.196429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99953.410714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      5048316                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      5188985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10237301                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.982456                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 90148.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 92660.446429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91404.473214                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data     10110208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      9083822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19194030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1353968                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1586157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2940125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 132349245177                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 153162198897                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 285511444074                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     11464176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data     10669979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22134155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.118104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.148656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 97749.167762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 96561.815064                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97108.607312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1353968                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1586156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2940124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 120772971937                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 139600341294                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 260373313231                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.118104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.148656                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.132832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 89199.280882                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 88011.734844                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88558.616314                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    58610704                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3006507                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.494618                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.520605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1396.302577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1626.068575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.443882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 13849.542334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.486940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 15887.635087                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.042612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.049624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.422654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.484852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20311                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9622                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 715776459                       # Number of tag accesses
system.l2.tags.data_accesses                715776459                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22134267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13210330                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          113                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12045910                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           148347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          148347                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           113                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22134155                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34668009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     32179495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              66847843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        14592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2231623808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        14336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   2132433920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4364086656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2973739                       # Total snoops (count)
system.tol2bus.snoopTraffic                 179024640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25256354                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000624                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024971                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25240596     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15758      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25256354                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        38285804577                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       22375739050                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            116760                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24106851919                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            119677                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
