<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>MIV_RV32IMC</name><vendor>Microsemi</vendor><library>MiV</library><version>2.1.100</version><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>lw10_62_60_opsrv_cfg_pkg.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>lw10_62_60_opsrv_debug_pkg.v</name><fileType>verilogSource</fileType></file><file fileid="2"><name>lw10_62_60_opsrv_pkg.v</name><fileType>verilogSource</fileType></file><file fileid="3"><name>rv32imc_mnemonics_pkg.v</name><fileType>verilogSource</fileType></file><file fileid="4"><name>submicron_core_cfg_pkg.v</name><fileType>verilogSource</fileType></file><file fileid="5"><name>submicron_pkg.v</name><fileType>verilogSource</fileType></file><file fileid="6"><name>submicron_bist_seq_pkg.v</name><userFileType>Verilog</userFileType></file><file fileid="7"><name>submicron_bist_shared_pkg.v</name><userFileType>Verilog</userFileType></file><file fileid="8"><name>opsrv_merged.v</name><userFileType>Verilog</userFileType></file><file fileid="9"><name>submicron_merged.v</name><userFileType>Verilog</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>