vhdl dcm_module_v1_00_d "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_d\hdl\vhdl\dcm_module.vhd"
vhdl work "E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\hdl\dcm_0_wrapper.vhd"
