
---------- Begin Simulation Statistics ----------
final_tick                               2068163861500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 834494                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729844                       # Number of bytes of host memory used
host_op_rate                                  1399848                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1198.33                       # Real time elapsed on the host
host_tick_rate                             1725870236                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1677481327                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.068164                       # Number of seconds simulated
sim_ticks                                2068163861500                       # Number of ticks simulated
system.cpu.Branches                         189029576                       # Number of branches fetched
system.cpu.committedInsts                  1000000000                       # Number of instructions committed
system.cpu.committedOps                    1677481327                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       4136327723                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 4136327723                       # Number of busy cycles
system.cpu.num_cc_register_reads           1121993435                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           652836823                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    175335344                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 595264                       # Number of float alu accesses
system.cpu.num_fp_insts                        595264                       # number of float instructions
system.cpu.num_fp_register_reads               311483                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              301304                       # number of times the floating registers were written
system.cpu.num_func_calls                       11487                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1671420662                       # Number of integer alu accesses
system.cpu.num_int_insts                   1671420662                       # number of integer instructions
system.cpu.num_int_register_reads          3494031342                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1420206175                       # number of times the integer registers were written
system.cpu.num_load_insts                   263431091                       # Number of load instructions
system.cpu.num_mem_refs                     325457968                       # number of memory refs
system.cpu.num_store_insts                   62026877                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               3367343      0.20%      0.20% # Class of executed instruction
system.cpu.op_class::IntAlu                1348663492     80.39%     80.59% # Class of executed instruction
system.cpu.op_class::IntMult                   129327      0.01%     80.60% # Class of executed instruction
system.cpu.op_class::IntDiv                      2456      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatAdd                     481      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatCvt                     336      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1342      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1750      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2190      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1428      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdShift                    703      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::MemRead                263137275     15.69%     96.29% # Class of executed instruction
system.cpu.op_class::MemWrite                61734372      3.68%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead              293816      0.02%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             292505      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1677628816                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2322780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4678843                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     21696461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          738                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     43393946                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            738                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    303606225                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        303606225                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    303642601                       # number of overall hits
system.cpu.dcache.overall_hits::total       303642601                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21660375                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21660375                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21696375                       # number of overall misses
system.cpu.dcache.overall_misses::total      21696375                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 462821582500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 462821582500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 462821582500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 462821582500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    325266600                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    325266600                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    325338976                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    325338976                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.066593                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066593                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.066689                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066689                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21367.200822                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21367.200822                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21331.747008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21331.747008                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     13396484                       # number of writebacks
system.cpu.dcache.writebacks::total          13396484                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     21660373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21660373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     21696349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21696349                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 441161112500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 441161112500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 441867715000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 441867715000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.066593                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.066593                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.066688                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.066688                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20367.198316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20367.198316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20365.994067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20365.994067                       # average overall mshr miss latency
system.cpu.dcache.replacements               21695837                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    249692162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       249692162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     13694922                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13694922                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 279161935000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 279161935000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    263387084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    263387084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20384.339173                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20384.339173                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     13694920                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13694920                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 265466918000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 265466918000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.051995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.051995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19384.335067                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19384.335067                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     53914063                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       53914063                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      7965453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7965453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 183659647500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 183659647500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     61879516                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     61879516                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.128725                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.128725                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23057.024817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23057.024817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      7965453                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7965453                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 175694194500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 175694194500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.128725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.128725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22057.024817                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22057.024817                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36376                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36376                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        36000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        36000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.497402                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.497402                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        35976                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        35976                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    706602500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    706602500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.497071                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.497071                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 19640.941183                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19640.941183                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.985223                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           325338950                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          21696349                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.995101                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.985223                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999971                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2624408157                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2624408157                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   263459524                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    62026885                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7933693                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       7034794                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1301590245                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1301590245                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1301590245                       # number of overall hits
system.cpu.icache.overall_hits::total      1301590245                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1136                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1136                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1136                       # number of overall misses
system.cpu.icache.overall_misses::total          1136                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     87986000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     87986000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     87986000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     87986000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1301591381                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1301591381                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1301591381                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1301591381                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77452.464789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77452.464789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77452.464789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77452.464789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          624                       # number of writebacks
system.cpu.icache.writebacks::total               624                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1136                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1136                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1136                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1136                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86850000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86850000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86850000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86850000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76452.464789                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76452.464789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76452.464789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76452.464789                       # average overall mshr miss latency
system.cpu.icache.replacements                    624                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1301590245                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1301590245                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1136                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1136                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     87986000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     87986000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1301591381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1301591381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77452.464789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77452.464789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1136                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1136                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86850000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86850000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76452.464789                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76452.464789                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.596752                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1301591381                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1136                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1145767.060739                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.596752                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       10412732184                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      10412732184                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1301591430                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           195                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2068163861500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             19341404                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19341422                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data            19341404                       # number of overall hits
system.l2.overall_hits::total                19341422                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1118                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2354945                       # number of demand (read+write) misses
system.l2.demand_misses::total                2356063                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1118                       # number of overall misses
system.l2.overall_misses::.cpu.data           2354945                       # number of overall misses
system.l2.overall_misses::total               2356063                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     84946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 206237940500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     206322887000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84946500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 206237940500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    206322887000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1136                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         21696349                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21697485                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1136                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        21696349                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21697485                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.984155                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.108541                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108587                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984155                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.108541                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108587                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75980.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87576.542340                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87571.039909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75980.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87576.542340                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87571.039909                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1617981                       # number of writebacks
system.l2.writebacks::total                   1617981                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2354945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2356063                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2354945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2356063                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     73766500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 182688490500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 182762257000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     73766500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 182688490500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 182762257000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.108541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.108587                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.108541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108587                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65980.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77576.542340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77571.039909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65980.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77576.542340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77571.039909                       # average overall mshr miss latency
system.l2.replacements                        2323518                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13396484                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13396484                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13396484                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13396484                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          624                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              624                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          624                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          624                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           6993230                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6993230                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          972223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              972223                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  90317034500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   90317034500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       7965453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7965453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.122055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.122055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92897.446882                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92897.446882                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       972223                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         972223                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  80594804500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  80594804500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.122055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.122055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82897.446882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82897.446882                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84946500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84946500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1136                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1136                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75980.769231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75980.769231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     73766500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     73766500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65980.769231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65980.769231                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      12348174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12348174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      1382722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1382722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 115920906000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 115920906000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     13730896                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13730896                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.100702                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100702                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83835.294441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83835.294441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data      1382722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1382722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 102093686000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 102093686000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.100702                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100702                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73835.294441                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73835.294441                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32733.759566                       # Cycle average of tags in use
system.l2.tags.total_refs                    43393944                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2356286                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.416247                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.575760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.438729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32704.745077                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.998070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998955                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          776                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24913                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 349507838                       # Number of tag accesses
system.l2.tags.data_accesses                349507838                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1617981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2346817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.481420276500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92314                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92314                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6815631                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1527887                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2356063                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1617981                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2356063                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1617981                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8128                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2356063                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1617981                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2347596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  69483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  71121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  92409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  92335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  92329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  92321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  92315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  92314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  92318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  92314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        92314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.434149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.312849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.549567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         92202     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          109      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92314                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.526692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.505436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.845903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21198     22.96%     22.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1620      1.75%     24.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            69173     74.93%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              323      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92314                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  520192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               150788032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103550784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     72.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  2068163757500                       # Total gap between requests
system.mem_ctrls.avgGap                     520417.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        71552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    150196288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    103549376                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 34596.871810778423                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 72623011.549513041973                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50068264.864128127694                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1118                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2354945                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1617981                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     28094750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  86275468250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 49844607316750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25129.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36635.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30806670.36                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        71552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    150716480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     150788032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        71552                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        71552                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    103550784                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    103550784                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1118                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2354945                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2356063                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1617981                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1617981                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        34597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     72874535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         72909132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        34597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        34597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     50068946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        50068946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     50068946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        34597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     72874535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       122978078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2347935                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1617959                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       123747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       128247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       113207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       128845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       133869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       142907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       160006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       159787                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       159732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       159501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       162032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       155254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       159404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       167955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       159006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       134436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        81790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        84395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        72833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        83577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        89819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       101252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       113603                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       112796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       109646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       112901                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       115142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       109246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       110701                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       117530                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       111186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        91542                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             42279781750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           11739675000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        86303563000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18007.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36757.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              793392                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             618673                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            33.79                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           38.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2553828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    99.386916                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.496702                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    97.210275                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2014678     78.89%     78.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       331717     12.99%     91.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       138702      5.43%     97.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        33097      1.30%     98.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        17185      0.67%     99.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8168      0.32%     99.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3742      0.15%     99.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2947      0.12%     99.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3592      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2553828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             150267840                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          103549376                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               72.657608                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.068265                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               35.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      8117951520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      4314789765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     7786991100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3863139300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 163258832880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 474447360300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 394640304000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1056429368865                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.805449                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1021524539000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  69060420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 977578902500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy     10116387540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      5376987495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     8977264800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    4582606680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 163258832880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 484310542260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 386334466560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1062957088215                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.961736                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 999879078750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  69060420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 999224362750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1383840                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1617981                       # Transaction distribution
system.membus.trans_dist::CleanEvict           704799                       # Transaction distribution
system.membus.trans_dist::ReadExReq            972223                       # Transaction distribution
system.membus.trans_dist::ReadExResp           972223                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1383840                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7034906                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      7034906                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7034906                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    254338816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    254338816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               254338816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2356063                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2356063    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2356063                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         11165018500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12885452000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          13732032                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15014465                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          624                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9004890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7965453                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7965453                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1136                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13730896                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2896                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     65088535                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              65091431                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       112640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2245941312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2246053952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2323518                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103550784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24021003                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000031                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005550                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24020263    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    740      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24021003                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2068163861500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        35094081000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1704000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32544523500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
