Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 31 03:45:49 2017
| Host         : DESKTOP-O5E2KVK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -rpx mips_fpga_timing_summary_routed.rpx
| Design       : mips_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 240 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1236 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.291        0.000                      0                   33        0.246        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.291        0.000                      0                   33        0.246        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 2.174ns (45.654%)  route 2.588ns (54.346%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.628     5.231    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.749 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.054     6.802    clk_gen/count2[28]
    SLICE_X9Y71          LUT4 (Prop_lut4_I0_O)        0.124     6.926 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.359    clk_gen/count20_carry_i_9_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.092     8.576    clk_gen/count20_carry_i_5_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.124     8.700 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.700    clk_gen/count2_0[8]
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_gen/count20_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.193    clk_gen/count20_carry__1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.436    clk_gen/count20_carry__3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.553 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.553    clk_gen/count20_carry__4_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.670 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.670    clk_gen/count20_carry__5_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.993 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.993    clk_gen/p_0_in[30]
    SLICE_X8Y77          FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.510    14.933    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.277    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)        0.109    15.283    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 2.090ns (44.678%)  route 2.588ns (55.322%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.628     5.231    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.749 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.054     6.802    clk_gen/count2[28]
    SLICE_X9Y71          LUT4 (Prop_lut4_I0_O)        0.124     6.926 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.359    clk_gen/count20_carry_i_9_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.092     8.576    clk_gen/count20_carry_i_5_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.124     8.700 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.700    clk_gen/count2_0[8]
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_gen/count20_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.193    clk_gen/count20_carry__1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.436    clk_gen/count20_carry__3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.553 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.553    clk_gen/count20_carry__4_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.670 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.670    clk_gen/count20_carry__5_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.909 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.909    clk_gen/p_0_in[31]
    SLICE_X8Y77          FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.510    14.933    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.277    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)        0.109    15.283    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 2.070ns (44.440%)  route 2.588ns (55.560%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.628     5.231    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.749 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.054     6.802    clk_gen/count2[28]
    SLICE_X9Y71          LUT4 (Prop_lut4_I0_O)        0.124     6.926 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.359    clk_gen/count20_carry_i_9_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.092     8.576    clk_gen/count20_carry_i_5_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.124     8.700 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.700    clk_gen/count2_0[8]
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_gen/count20_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.193    clk_gen/count20_carry__1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.436    clk_gen/count20_carry__3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.553 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.553    clk_gen/count20_carry__4_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.670 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.670    clk_gen/count20_carry__5_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.889 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.889    clk_gen/p_0_in[29]
    SLICE_X8Y77          FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.510    14.933    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.277    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)        0.109    15.283    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 2.057ns (44.285%)  route 2.588ns (55.715%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.628     5.231    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.749 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.054     6.802    clk_gen/count2[28]
    SLICE_X9Y71          LUT4 (Prop_lut4_I0_O)        0.124     6.926 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.359    clk_gen/count20_carry_i_9_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.092     8.576    clk_gen/count20_carry_i_5_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.124     8.700 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.700    clk_gen/count2_0[8]
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_gen/count20_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.193    clk_gen/count20_carry__1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.436    clk_gen/count20_carry__3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.553 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.553    clk_gen/count20_carry__4_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.876 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.876    clk_gen/p_0_in[26]
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.509    14.932    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.299    15.231    
                         clock uncertainty           -0.035    15.195    
    SLICE_X8Y76          FDRE (Setup_fdre_C_D)        0.109    15.304    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 2.049ns (44.189%)  route 2.588ns (55.811%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.628     5.231    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.749 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.054     6.802    clk_gen/count2[28]
    SLICE_X9Y71          LUT4 (Prop_lut4_I0_O)        0.124     6.926 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.359    clk_gen/count20_carry_i_9_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.092     8.576    clk_gen/count20_carry_i_5_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.124     8.700 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.700    clk_gen/count2_0[8]
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_gen/count20_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.193    clk_gen/count20_carry__1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.436    clk_gen/count20_carry__3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.553 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.553    clk_gen/count20_carry__4_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.868 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/p_0_in[28]
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.509    14.932    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.299    15.231    
                         clock uncertainty           -0.035    15.195    
    SLICE_X8Y76          FDRE (Setup_fdre_C_D)        0.109    15.304    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.973ns (43.259%)  route 2.588ns (56.741%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.628     5.231    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.749 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.054     6.802    clk_gen/count2[28]
    SLICE_X9Y71          LUT4 (Prop_lut4_I0_O)        0.124     6.926 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.359    clk_gen/count20_carry_i_9_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.092     8.576    clk_gen/count20_carry_i_5_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.124     8.700 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.700    clk_gen/count2_0[8]
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_gen/count20_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.193    clk_gen/count20_carry__1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.436    clk_gen/count20_carry__3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.553 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.553    clk_gen/count20_carry__4_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.792 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.792    clk_gen/p_0_in[27]
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.509    14.932    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.299    15.231    
                         clock uncertainty           -0.035    15.195    
    SLICE_X8Y76          FDRE (Setup_fdre_C_D)        0.109    15.304    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.940ns (42.845%)  route 2.588ns (57.155%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.628     5.231    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.749 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.054     6.802    clk_gen/count2[28]
    SLICE_X9Y71          LUT4 (Prop_lut4_I0_O)        0.124     6.926 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.359    clk_gen/count20_carry_i_9_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.092     8.576    clk_gen/count20_carry_i_5_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.124     8.700 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.700    clk_gen/count2_0[8]
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_gen/count20_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.193    clk_gen/count20_carry__1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.436    clk_gen/count20_carry__3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.759 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.759    clk_gen/p_0_in[22]
    SLICE_X8Y75          FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.930    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)        0.109    15.280    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 1.932ns (42.744%)  route 2.588ns (57.256%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.628     5.231    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.749 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.054     6.802    clk_gen/count2[28]
    SLICE_X9Y71          LUT4 (Prop_lut4_I0_O)        0.124     6.926 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.359    clk_gen/count20_carry_i_9_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.092     8.576    clk_gen/count20_carry_i_5_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.124     8.700 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.700    clk_gen/count2_0[8]
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_gen/count20_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.193    clk_gen/count20_carry__1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.436    clk_gen/count20_carry__3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.751 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.751    clk_gen/p_0_in[24]
    SLICE_X8Y75          FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.930    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)        0.109    15.280    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 1.953ns (43.009%)  route 2.588ns (56.991%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.628     5.231    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.749 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.054     6.802    clk_gen/count2[28]
    SLICE_X9Y71          LUT4 (Prop_lut4_I0_O)        0.124     6.926 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.359    clk_gen/count20_carry_i_9_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.092     8.576    clk_gen/count20_carry_i_5_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.124     8.700 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.700    clk_gen/count2_0[8]
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_gen/count20_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.193    clk_gen/count20_carry__1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.436    clk_gen/count20_carry__3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.553 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.553    clk_gen/count20_carry__4_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.772 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.772    clk_gen/p_0_in[25]
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.509    14.932    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.299    15.231    
                         clock uncertainty           -0.035    15.195    
    SLICE_X8Y76          FDRE (Setup_fdre_C_D)        0.109    15.304    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.856ns (41.765%)  route 2.588ns (58.235%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.628     5.231    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.749 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.054     6.802    clk_gen/count2[28]
    SLICE_X9Y71          LUT4 (Prop_lut4_I0_O)        0.124     6.926 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.359    clk_gen/count20_carry_i_9_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.092     8.576    clk_gen/count20_carry_i_5_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.124     8.700 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.700    clk_gen/count2_0[8]
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_gen/count20_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.193    clk_gen/count20_carry__1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.436    clk_gen/count20_carry__3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.675 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.675    clk_gen/p_0_in[23]
    SLICE_X8Y75          FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.930    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)        0.109    15.280    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.565     1.484    clk_gen/clk_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.168     1.794    clk_gen/count2[0]
    SLICE_X9Y72          LUT1 (Prop_lut1_I0_O)        0.042     1.836 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    clk_gen/p_0_in[0]
    SLICE_X9Y72          FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.998    clk_gen/clk_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.105     1.589    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_gen/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.482    clk_gen/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  clk_gen/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  clk_gen/clk_5KHz_reg/Q
                         net (fo=21, routed)          0.170     1.794    clk_gen/CLK
    SLICE_X9Y73          LUT5 (Prop_lut5_I4_O)        0.045     1.839 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.839    clk_gen/clk_5KHz_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.996    clk_gen/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.513     1.482    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.091     1.573    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.481    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.125     1.771    clk_gen/count2[19]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.881    clk_gen/p_0_in[19]
    SLICE_X8Y74          FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.995    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.134     1.615    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.565     1.484    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.125     1.774    clk_gen/count2[7]
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.884    clk_gen/p_0_in[7]
    SLICE_X8Y71          FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     1.999    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.134     1.618    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.482    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.126     1.772    clk_gen/count2[15]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.882    clk_gen/p_0_in[15]
    SLICE_X8Y73          FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.996    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.134     1.616    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.481    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.772    clk_gen/count2[23]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.882    clk_gen/p_0_in[23]
    SLICE_X8Y75          FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.995    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.134     1.615    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.482    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           0.127     1.773    clk_gen/count2[27]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.883    clk_gen/p_0_in[27]
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.996    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.134     1.616    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.565     1.484    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.127     1.775    clk_gen/count2[31]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.885    clk_gen/p_0_in[31]
    SLICE_X8Y77          FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.998    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.134     1.618    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.566     1.485    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.127     1.776    clk_gen/count2[3]
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.886    clk_gen/p_0_in[3]
    SLICE_X8Y70          FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.835     2.000    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.134     1.619    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.299ns (70.131%)  route 0.127ns (29.869%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.565     1.484    clk_gen/clk_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.127     1.753    clk_gen/count2[0]
    SLICE_X8Y70          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.911 r  clk_gen/count20_carry/O[0]
                         net (fo=1, routed)           0.000     1.911    clk_gen/p_0_in[1]
    SLICE_X8Y70          FDRE                                         r  clk_gen/count2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.835     2.000    clk_gen/clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  clk_gen/count2_reg[1]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.134     1.633    clk_gen/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y73     clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y72     clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y72     clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y72     clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y72     clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y73     clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y73     clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y73     clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y73     clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y72     clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y72     clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y72     clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y72     clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     clk_gen/count2_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     clk_gen/count2_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     clk_gen/count2_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y72     clk_gen/count2_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     reg_hex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y71     clk_gen/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     reg_hex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     reg_hex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    reg_hex_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y73     clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y73     clk_gen/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y72     clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y72     clk_gen/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y72     clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y72     clk_gen/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y72     clk_gen/count2_reg[11]/C



