# I2C-MASTER-SLAVE-COMMUNICATION-USING-VERILOG
Design and Verification of an I2C slave using Verilog HDL, implementing FSM, FIFO buffers, interrupt logic, and synchronisation.
