---
layout: default
title: Documentation Index
nav_order: 1
---

# ğŸ“š AITL Silicon Pathway â€” Documentation Index
Welcome to the official documentation site for **AITL Silicon Pathway**.  
This page serves as the root index for all chapters, diagrams, and reference materials.

---

# ğŸ§­ Full System Pathway

<p align="center">
  <img src="https://raw.githubusercontent.com/Samizo-AITL/aitl-silicon-pathway/main/docs/chapter1/images/controller_data_flow.png" width="80%">
</p>

The project explores the complete engineering pipeline:

**Python â†’ Verilog (RTL) â†’ OpenLane â†’ GDSII â†’ Magic RC Extraction â†’ SPICE Simulation**

---

# ğŸ“˜ Chapter Index

| Chapter | GitHub Pages | GitHub Source | Description |
|--------|--------------|---------------|-------------|
| **Chapter 1** | [docs/chapter1](./chapter1/index.md) | [/chapter1_python_model](../chapter1_python_model) | Python baseline model (PID Ã— FSM Ã— LLM) |
| **Chapter 2** | [docs/chapter2](./chapter2/README.md) | *(coming soon)* | RTL design of FSM (Verilog) |
| **Chapter 3** | [docs/chapter3](./chapter3/README.md) | *(coming soon)* | OpenLane ASIC flow (RTL â†’ GDSII) |
| **Chapter 4** | [docs/chapter4](./chapter4/README.md) | *(coming soon)* | Magic extraction â†’ SPICE netlist |
| **Chapter 5** | [docs/chapter5](./chapter5/README.md) | *(coming soon)* | Timing & waveform analysis using ngspice |

---

# ğŸ§© AITL Architecture Overview

<p align="center">
  <img src="https://raw.githubusercontent.com/Samizo-AITL/aitl-silicon-pathway/main/docs/chapter1/images/aitl_3layer.png" width="80%">
</p>

The AITL architecture consists of:

- **PID Layer** â€” Numerical real-time control  
- **FSM Layer** â€” Supervisory logic (canonical model for RTL)  
- **LLM Layer** â€” Adaptive meta-controller  

---

# ğŸ“„ Detailed Documentation Structure

docs/
â”œâ”€ index.md â† â˜… ã“ã®ãƒšãƒ¼ã‚¸
â”œâ”€ chapter1/
â”‚ â”œâ”€ index.md
â”‚ â”œâ”€ overview.md
â”‚ â”œâ”€ python_model.md
â”‚ â”œâ”€ fsm.md
â”‚ â”œâ”€ api.md
â”‚ â”œâ”€ getting_started.md
â”‚ â””â”€ images/
â”‚ â”œâ”€ aitl_3layer.png
â”‚ â”œâ”€ fsm_state_diagram.png
â”‚ â”œâ”€ controller_data_flow.png
â”‚ â””â”€ step_response_timeline.png
â”œâ”€ chapter2/
â”œâ”€ chapter3/
â”œâ”€ chapter4/
â”œâ”€ chapter5/
â””â”€ README.md


---

# ğŸ”— Quick Navigation

- ğŸ‘‰ [Chapter 1 â€” Python Baseline](./chapter1/index.md)  
- ğŸ‘‰ [Chapter 2 â€” FSM to Verilog](./chapter2/README.md)  
- ğŸ‘‰ [Chapter 3 â€” OpenLane Flow](./chapter3/README.md)  
- ğŸ‘‰ [Chapter 4 â€” Extraction & SPICE](./chapter4/README.md)  
- ğŸ‘‰ [Chapter 5 â€” Timing Analysis](./chapter5/README.md)

---

# ğŸ“¬ Feedback

Discussion & feedback:  
https://github.com/Samizo-AITL/aitl-silicon-pathway/discussions

