// Seed: 2395408521
module module_0 (
    input tri id_0,
    input supply0 id_1
);
  wire [1 : -1  &  -1] id_3;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    output wor id_2,
    output tri id_3,
    input supply1 id_4,
    output supply1 id_5
    , id_10,
    input tri0 id_6,
    output uwire id_7,
    input tri1 id_8
);
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
module module_2;
  logic [7:0] id_1;
  assign id_1[-1] = id_1;
  wire id_2;
  id_3 :
  assert property (@(posedge 1 < id_2) id_3)
  else $clog2(10);
  ;
endmodule
