
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/John/Downloads/PHYS301_FinalProject-master_v2/PHYS301_FinalProject-master/pa.fromNetlist.tcl
# create_project -name ALU -dir "C:/Users/John/Downloads/PHYS301_FinalProject-master_v2/PHYS301_FinalProject-master/planAhead_run_3" -part xc3s100ecp132-4
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 399.473 ; gain = 47.938
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/John/Downloads/PHYS301_FinalProject-master_v2/PHYS301_FinalProject-master/final_v1.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/John/Downloads/PHYS301_FinalProject-master_v2/PHYS301_FinalProject-master} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "final_v1.ucf" [current_fileset -constrset]
Adding file 'C:/Users/John/Downloads/PHYS301_FinalProject-master_v2/PHYS301_FinalProject-master/final_v1.ucf' to fileset 'constrs_1'
# add_files [list {final_v1.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design final_v1.ngc ...
WARNING:NetListWriters:298 - No output is written to final_v1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Ain<2 : 0> on block final_v1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_2/XLXI_18/Mcompar_cnt10k_cmp_ge0000_lut<10 : 1> on block final_v1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_2/XLXI_18/Mcompar_cnt1_cmp_ge0000_lut<12 : 1> on block final_v1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_2/XLXI_18/Mcompar_cnt1k_cmp_ge0000_lut<11 : 1> on block final_v1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_3/XLXI_12/DB1/cnt_mux0000<31 : 7>
   on block final_v1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus XLXI_3/XLXI_12/DB2/cnt_mux0000<31 : 7>
   on block final_v1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus XLXI_3/XLXI_12/DB3/cnt_mux0000<31 : 7>
   on block final_v1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus XLXI_3/XLXI_12/DB4/cnt_mux0000<31 : 7>
   on block final_v1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_3/XLXI_9/Mcompar_arm_cmp_gt0000_lut<11 : 0> on block final_v1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_3/XLXI_9/Mcompar_pls_cmp_lt0000_lut<11 : 1> on block final_v1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_3/XLXI_9/cnt_mux0000<31 : 0> on
   block final_v1 is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file final_v1.edif ...
ngc2edif: Total memory usage is 81256 kilobytes

Parsing EDIF File [./planAhead_run_3/ALU.data/cache/final_v1_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/ALU.data/cache/final_v1_ngc_zx.edif]
CRITICAL WARNING: [Designutils 20-1022] Could not resolve non-primitive black box cell 'FMAP' instantiated in module 'XLXI_11/XLXI_9/XLXI_49/XLXI_2/XLXI_10/I_36_29'.
Resolution: File names need to match cell names: an EDIF definition will be found in FMAP.edf; a HDL definition may be placed in any Verilog/VHDL file.
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'final_v1' is not ideal for floorplanning, since the cellview 'final_v1' defined in file 'final_v1.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/John/Downloads/PHYS301_FinalProject-master_v2/PHYS301_FinalProject-master/final_v1.ucf]
Finished Parsing UCF File [C:/Users/John/Downloads/PHYS301_FinalProject-master_v2/PHYS301_FinalProject-master/final_v1.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f6c81eba
link_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 483.789 ; gain = 77.055
startgroup
set_property package_pin G1 [get_ports {Instr_Out[7]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {Instr_Out[6]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {Instr_Out[5]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {Instr_Out[4]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {Instr_Out[3]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {Instr_Out[2]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {Instr_Out[1]}]
endgroup
startgroup
set_property package_pin M5 [get_ports {Instr_Out[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Dec 12 21:01:42 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
