-- VHDL for IBM SMS ALD page 12.60.18.1
-- Title: 1401 BRANCHES
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/14/2020 1:10:08 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_60_18_1_1401_BRANCHES is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_1401_PROCESS_CHECK:	 in STD_LOGIC;
		PS_PERCENT_SIGN_OP_MODIFIER:	 in STD_LOGIC;
		PS_E1_INPUT_C_BIT:	 in STD_LOGIC;
		PS_E_CH_CONDITION_BUS:	 in STD_LOGIC;
		PS_A_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_E1_INPUT_B_BIT:	 in STD_LOGIC;
		PS_B_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_NOT_B_DOT_A_DOT_8_OP_MOD:	 in STD_LOGIC;
		PS_4_DOT_2_DOT_NOT_1_OP_MOD:	 in STD_LOGIC;
		PS_FILE_BUSY_LATCH:	 in STD_LOGIC;
		PS_C_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_E1_INPUT_A_BIT:	 in STD_LOGIC;
		PS_E1_INPUT_8_BIT:	 in STD_LOGIC;
		PS_D_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_E_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_E1_INPUT_4_BIT:	 in STD_LOGIC;
		PS_E1_INPUT_2_BIT:	 in STD_LOGIC;
		PS_F_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_G_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_E1_INPUT_1_BIT:	 in STD_LOGIC;
		PS_1401_READ_ERROR:	 in STD_LOGIC;
		PS_QUESTION_MK_OP_MODIFIER:	 in STD_LOGIC;
		PS_1401_BRANCH_CONDITION_JRJ:	 out STD_LOGIC);
end ALD_12_60_18_1_1401_BRANCHES;

architecture behavioral of ALD_12_60_18_1_1401_BRANCHES is 

	signal OUT_4A_NoPin: STD_LOGIC;
	signal OUT_4B_NoPin: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_2C_P: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_2E_F: STD_LOGIC;
	signal OUT_4F_NoPin: STD_LOGIC;
	signal OUT_4G_NoPin: STD_LOGIC;
	signal OUT_4H_NoPin: STD_LOGIC;
	signal OUT_2H_F: STD_LOGIC;
	signal OUT_4I_NoPin: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;

begin

	OUT_4A_NoPin <= NOT(PS_1401_PROCESS_CHECK AND PS_PERCENT_SIGN_OP_MODIFIER );
	OUT_4B_NoPin <= NOT(PS_E1_INPUT_C_BIT AND PS_E_CH_CONDITION_BUS AND PS_A_SYMBOL_OP_MODIFIER );
	OUT_2B_D <= NOT(OUT_4A_NoPin AND OUT_4B_NoPin AND OUT_4C_NoPin );
	OUT_4C_NoPin <= NOT(PS_B_SYMBOL_OP_MODIFIER AND PS_E1_INPUT_B_BIT );
	OUT_3C_C <= NOT(PS_NOT_B_DOT_A_DOT_8_OP_MOD AND PS_4_DOT_2_DOT_NOT_1_OP_MOD AND PS_FILE_BUSY_LATCH );
	OUT_2C_P <= NOT(OUT_3C_C );
	OUT_4D_NoPin <= NOT(PS_C_SYMBOL_OP_MODIFIER AND PS_E1_INPUT_A_BIT );
	OUT_4E_NoPin <= NOT(PS_E1_INPUT_8_BIT AND PS_D_SYMBOL_OP_MODIFIER );
	OUT_2E_F <= NOT(OUT_4D_NoPin AND OUT_4E_NoPin AND OUT_4F_NoPin );
	OUT_4F_NoPin <= NOT(PS_E_SYMBOL_OP_MODIFIER AND PS_E1_INPUT_4_BIT );
	OUT_4G_NoPin <= NOT(PS_E1_INPUT_2_BIT AND PS_F_SYMBOL_OP_MODIFIER );
	OUT_4H_NoPin <= NOT(PS_G_SYMBOL_OP_MODIFIER AND PS_E1_INPUT_1_BIT );
	OUT_2H_F <= NOT(OUT_4G_NoPin AND OUT_4H_NoPin AND OUT_4I_NoPin );
	OUT_4I_NoPin <= NOT(PS_1401_READ_ERROR AND PS_QUESTION_MK_OP_MODIFIER );
	OUT_DOT_1B <= OUT_2B_D OR OUT_2C_P OR OUT_2E_F OR OUT_2H_F;

	PS_1401_BRANCH_CONDITION_JRJ <= OUT_DOT_1B;


end;
