Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'txdiffctrl_in' [C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/eyescan.sv:642]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'txpostcursor_in' [C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/eyescan.sv:643]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'txprecursor_in' [C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/eyescan.sv:644]
WARNING: [VRFC 10-5021] port 'rxprbssel_in' is not connected on this instance [C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_wrapper.v:172]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
