Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 26 16:34:24 2019
| Host         : abencoado running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file DCTCop_wrapper_control_sets_placed.rpt
| Design       : DCTCop_wrapper
| Device       : xc7a200t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   393 |
|    Minimum number of control sets                        |   393 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   544 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   393 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |   263 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    96 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             299 |          118 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             287 |          131 |
| Yes          | No                    | No                     |             266 |           80 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |           35176 |        10109 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                               Enable Signal                                                                                              |                                                               Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                             |                1 |              1 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                          | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              1 |
|  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |
|  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                       |                1 |              1 |
|  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |
|  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |
| ~DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                          | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                              |                1 |              2 |
|  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |
|  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                          |                                                                                                                                              |                2 |              3 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        |                                                                                                                                              |                1 |              4 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                      | DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                1 |              4 |
|  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | DCTCop_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                              |                2 |              4 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | DCTCop_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
| ~DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                          | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                          | DCTCop_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              5 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                              |                1 |              6 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                              |                2 |              6 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                 |                                                                                                                                              |                2 |              6 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                          | DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                          | DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | DCTCop_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              6 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              7 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                2 |              7 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg48[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg49[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg48[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg48[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg48[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg49[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg49[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                6 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg50[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg47[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg47[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg47[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg47[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg46[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg46[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg46[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg46[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg45[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg45[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg51[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg52[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg52[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg52[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg37[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg52[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg53[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg51[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg51[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg49[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg51[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg50[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg50[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg50[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg39[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg40[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg40[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg40[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg39[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg40[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg39[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg39[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg38[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg38[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg38[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg38[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg43[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg42[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg45[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg44[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg44[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg44[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg44[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg43[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg43[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg43[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg45[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg42[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg42[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg42[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg41[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg41[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg41[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg41[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg62[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg62[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg62[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg62[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg61[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg61[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg61[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                              |                7 |              8 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                              |                2 |              8 |
| ~DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                              |                2 |              8 |
|  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                              |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                              |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                              |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg61[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg55[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg57[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg57[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg57[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg56[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg56[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg56[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg56[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg55[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg57[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg55[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg55[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg54[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg54[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg54[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg54[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg53[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg53[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg59[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg60[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg60[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg60[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg60[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg53[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg59[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg59[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg59[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg58[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg58[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg58[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg58[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                6 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg37[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg33[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg32[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg32[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg32[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg32[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg33[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg33[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg33[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg34[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg34[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg34[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg34[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg35[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg35[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg35[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg35[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg36[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg36[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg36[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                5 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg36[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg37[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                          | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                          | DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                6 |             10 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                              |                3 |             10 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                          | DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             10 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                6 |             12 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                              |                7 |             15 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_1[0]                                                                              | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             16 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             20 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                          | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                          |                5 |             23 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                             | DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                7 |             23 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg_0                                                    |                                                                                                                                              |                7 |             23 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/dataOut4[31]_i_1_n_0                                                                                                                           |                                                                                                                                              |                7 |             24 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                8 |             28 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                          | DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                8 |             30 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCTCLK                                                                                                                                             | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/slv_reg64_reg[4]                                                                         |                7 |             31 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               10 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |                9 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                              |                5 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_kind_i_reg[28][0]                                                                | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                5 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |                9 |             32 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                              |               11 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/s_OutCLK[31]_i_2_n_0                                                                                                                                           | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/s_OutCLK[31]_i_1_n_0                                                                               |               10 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                          | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                          |               13 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/s_InCLK[31]_i_2_n_0                                                                                                                                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/s_InCLK[31]_i_1_n_0                                                                                |               11 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                   | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               14 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_rvalid07_out                                                                                                                                               | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |               18 |             32 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                              |               12 |             33 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/p_1_in[4]                                                                                                                                                      | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |               24 |             39 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                              |               14 |             47 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stage2AEn                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               13 |             49 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stage2DEn                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               17 |             49 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT81/validOut                                                                                                                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               19 |             65 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_valOut                                                                                                                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               26 |             73 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/mem_access_completed_reg                                            |                                                                                                                                              |               11 |             75 |
|  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                          |                                                                                                                                              |               31 |             80 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               31 |             83 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage2DEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               33 |             97 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_valOut                                                                                                                                        | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               43 |             97 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stage4AEn                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               27 |             97 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage2AEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               25 |             97 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage4AEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               27 |             97 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage4DEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               38 |             97 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stage2AEn                                                                                                                                     | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               26 |             97 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stage3En                                                                                                                                     | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               33 |            125 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[34]                                                                                  |                                                                                                                                              |               16 |            128 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/validOut                                                                                                                                      | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               37 |            129 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT4En                                                                                                                                             | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               33 |            129 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                          | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               88 |            182 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stage2MEn                                                                                                                                     | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               57 |            184 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_valOut                                                                                                                                      | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              100 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage6AEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               51 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage4DEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               72 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage2AEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               49 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage2DEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               72 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage4AEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               53 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage6AEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               55 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage6DEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               62 |            193 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               76 |            218 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                          |                                                                                                                                              |               89 |            233 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stage4MEn                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               67 |            235 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage4MEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               77 |            241 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0                                                                                                                                        | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               82 |            256 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1En                                                                                                                                         | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               65 |            257 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage3En                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               65 |            257 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage5En                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               65 |            257 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/validOut                                                                                                                                      | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               78 |            257 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage8DEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              130 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage2AEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |               97 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage2DEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              130 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage4AEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              105 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage4DEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              140 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage6AEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              108 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage6DEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              148 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage8AEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              103 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage8AEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              103 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_valOut                                                                                                                                      | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              207 |            385 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage6MEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              139 |            472 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage4MEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              152 |            480 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stage6MEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              147 |            492 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage5En                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              129 |            505 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage7En                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              128 |            509 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0                                                                                                                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              159 |            512 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/validOut                                                                                                                                      | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              149 |            513 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage3En                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              129 |            513 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1En                                                                                                                                        | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              129 |            513 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_valOut                                                                                                                                      | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              333 |            769 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage10AEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              207 |            769 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage6MEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              279 |            944 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage4MEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              299 |            960 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stage8MEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              277 |            960 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage8MEn                                                                                                                                   | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              296 |            985 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage5En                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              257 |           1009 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage9En                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              257 |           1015 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              257 |           1021 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In0                                                                                                                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              304 |           1024 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage7En                                                                                                                                    | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              257 |           1025 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1En                                                                                                                                        | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              257 |           1025 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/en                                                                                                                                                             | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              458 |           1670 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage10MEn                                                                                                                                  | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              563 |           1910 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In0                                                                                                                                       | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              357 |           2048 |
|  DCTCop_i/clk_wiz_1/inst/clk_out1                            | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1En                                                                                                                                        | DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res_BUFG                                                                                           |              513 |           2049 |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


