
oven_prototype.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006930  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000888  08006ac4  08006ac4  00007ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800734c  0800734c  0000900c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800734c  0800734c  0000834c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007354  08007354  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007354  08007354  00008354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007358  08007358  00008358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800735c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e8  2000000c  08007368  0000900c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007f4  08007368  000097f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00053212  00000000  00000000  0000903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003aee  00000000  00000000  0005c24e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003eb8  00000000  00000000  0005fd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002f86  00000000  00000000  00063bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f1f  00000000  00000000  00066b7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021e4e  00000000  00000000  0007ea9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aa27e  00000000  00000000  000a08eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014ab69  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00011714  00000000  00000000  0014abac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0015c2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08006aac 	.word	0x08006aac

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08006aac 	.word	0x08006aac

080001d4 <__aeabi_dmul>:
 80001d4:	b570      	push	{r4, r5, r6, lr}
 80001d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e2:	bf1d      	ittte	ne
 80001e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001e8:	ea94 0f0c 	teqne	r4, ip
 80001ec:	ea95 0f0c 	teqne	r5, ip
 80001f0:	f000 f8de 	bleq	80003b0 <__aeabi_dmul+0x1dc>
 80001f4:	442c      	add	r4, r5
 80001f6:	ea81 0603 	eor.w	r6, r1, r3
 80001fa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001fe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000202:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000206:	bf18      	it	ne
 8000208:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800020c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000210:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000214:	d038      	beq.n	8000288 <__aeabi_dmul+0xb4>
 8000216:	fba0 ce02 	umull	ip, lr, r0, r2
 800021a:	f04f 0500 	mov.w	r5, #0
 800021e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000222:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000226:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022a:	f04f 0600 	mov.w	r6, #0
 800022e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000232:	f09c 0f00 	teq	ip, #0
 8000236:	bf18      	it	ne
 8000238:	f04e 0e01 	orrne.w	lr, lr, #1
 800023c:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000240:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000244:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000248:	d204      	bcs.n	8000254 <__aeabi_dmul+0x80>
 800024a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800024e:	416d      	adcs	r5, r5
 8000250:	eb46 0606 	adc.w	r6, r6, r6
 8000254:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000258:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800025c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000260:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000264:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000268:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800026c:	bf88      	it	hi
 800026e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000272:	d81e      	bhi.n	80002b2 <__aeabi_dmul+0xde>
 8000274:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000278:	bf08      	it	eq
 800027a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800027e:	f150 0000 	adcs.w	r0, r0, #0
 8000282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000286:	bd70      	pop	{r4, r5, r6, pc}
 8000288:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800028c:	ea46 0101 	orr.w	r1, r6, r1
 8000290:	ea40 0002 	orr.w	r0, r0, r2
 8000294:	ea81 0103 	eor.w	r1, r1, r3
 8000298:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800029c:	bfc2      	ittt	gt
 800029e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002a6:	bd70      	popgt	{r4, r5, r6, pc}
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f04f 0e00 	mov.w	lr, #0
 80002b0:	3c01      	subs	r4, #1
 80002b2:	f300 80ab 	bgt.w	800040c <__aeabi_dmul+0x238>
 80002b6:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002ba:	bfde      	ittt	le
 80002bc:	2000      	movle	r0, #0
 80002be:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002c2:	bd70      	pople	{r4, r5, r6, pc}
 80002c4:	f1c4 0400 	rsb	r4, r4, #0
 80002c8:	3c20      	subs	r4, #32
 80002ca:	da35      	bge.n	8000338 <__aeabi_dmul+0x164>
 80002cc:	340c      	adds	r4, #12
 80002ce:	dc1b      	bgt.n	8000308 <__aeabi_dmul+0x134>
 80002d0:	f104 0414 	add.w	r4, r4, #20
 80002d4:	f1c4 0520 	rsb	r5, r4, #32
 80002d8:	fa00 f305 	lsl.w	r3, r0, r5
 80002dc:	fa20 f004 	lsr.w	r0, r0, r4
 80002e0:	fa01 f205 	lsl.w	r2, r1, r5
 80002e4:	ea40 0002 	orr.w	r0, r0, r2
 80002e8:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002ec:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f4:	fa21 f604 	lsr.w	r6, r1, r4
 80002f8:	eb42 0106 	adc.w	r1, r2, r6
 80002fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000300:	bf08      	it	eq
 8000302:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000306:	bd70      	pop	{r4, r5, r6, pc}
 8000308:	f1c4 040c 	rsb	r4, r4, #12
 800030c:	f1c4 0520 	rsb	r5, r4, #32
 8000310:	fa00 f304 	lsl.w	r3, r0, r4
 8000314:	fa20 f005 	lsr.w	r0, r0, r5
 8000318:	fa01 f204 	lsl.w	r2, r1, r4
 800031c:	ea40 0002 	orr.w	r0, r0, r2
 8000320:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000324:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000328:	f141 0100 	adc.w	r1, r1, #0
 800032c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000330:	bf08      	it	eq
 8000332:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000336:	bd70      	pop	{r4, r5, r6, pc}
 8000338:	f1c4 0520 	rsb	r5, r4, #32
 800033c:	fa00 f205 	lsl.w	r2, r0, r5
 8000340:	ea4e 0e02 	orr.w	lr, lr, r2
 8000344:	fa20 f304 	lsr.w	r3, r0, r4
 8000348:	fa01 f205 	lsl.w	r2, r1, r5
 800034c:	ea43 0302 	orr.w	r3, r3, r2
 8000350:	fa21 f004 	lsr.w	r0, r1, r4
 8000354:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000358:	fa21 f204 	lsr.w	r2, r1, r4
 800035c:	ea20 0002 	bic.w	r0, r0, r2
 8000360:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000364:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000368:	bf08      	it	eq
 800036a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800036e:	bd70      	pop	{r4, r5, r6, pc}
 8000370:	f094 0f00 	teq	r4, #0
 8000374:	d10f      	bne.n	8000396 <__aeabi_dmul+0x1c2>
 8000376:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800037a:	0040      	lsls	r0, r0, #1
 800037c:	eb41 0101 	adc.w	r1, r1, r1
 8000380:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000384:	bf08      	it	eq
 8000386:	3c01      	subeq	r4, #1
 8000388:	d0f7      	beq.n	800037a <__aeabi_dmul+0x1a6>
 800038a:	ea41 0106 	orr.w	r1, r1, r6
 800038e:	f095 0f00 	teq	r5, #0
 8000392:	bf18      	it	ne
 8000394:	4770      	bxne	lr
 8000396:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800039a:	0052      	lsls	r2, r2, #1
 800039c:	eb43 0303 	adc.w	r3, r3, r3
 80003a0:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003a4:	bf08      	it	eq
 80003a6:	3d01      	subeq	r5, #1
 80003a8:	d0f7      	beq.n	800039a <__aeabi_dmul+0x1c6>
 80003aa:	ea43 0306 	orr.w	r3, r3, r6
 80003ae:	4770      	bx	lr
 80003b0:	ea94 0f0c 	teq	r4, ip
 80003b4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003b8:	bf18      	it	ne
 80003ba:	ea95 0f0c 	teqne	r5, ip
 80003be:	d00c      	beq.n	80003da <__aeabi_dmul+0x206>
 80003c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c4:	bf18      	it	ne
 80003c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ca:	d1d1      	bne.n	8000370 <__aeabi_dmul+0x19c>
 80003cc:	ea81 0103 	eor.w	r1, r1, r3
 80003d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd70      	pop	{r4, r5, r6, pc}
 80003da:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003de:	bf06      	itte	eq
 80003e0:	4610      	moveq	r0, r2
 80003e2:	4619      	moveq	r1, r3
 80003e4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003e8:	d019      	beq.n	800041e <__aeabi_dmul+0x24a>
 80003ea:	ea94 0f0c 	teq	r4, ip
 80003ee:	d102      	bne.n	80003f6 <__aeabi_dmul+0x222>
 80003f0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f4:	d113      	bne.n	800041e <__aeabi_dmul+0x24a>
 80003f6:	ea95 0f0c 	teq	r5, ip
 80003fa:	d105      	bne.n	8000408 <__aeabi_dmul+0x234>
 80003fc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000400:	bf1c      	itt	ne
 8000402:	4610      	movne	r0, r2
 8000404:	4619      	movne	r1, r3
 8000406:	d10a      	bne.n	800041e <__aeabi_dmul+0x24a>
 8000408:	ea81 0103 	eor.w	r1, r1, r3
 800040c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000410:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000414:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000422:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000426:	bd70      	pop	{r4, r5, r6, pc}

08000428 <__aeabi_drsub>:
 8000428:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800042c:	e002      	b.n	8000434 <__adddf3>
 800042e:	bf00      	nop

08000430 <__aeabi_dsub>:
 8000430:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000434 <__adddf3>:
 8000434:	b530      	push	{r4, r5, lr}
 8000436:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	bf1f      	itttt	ne
 800044a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800044e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000452:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000456:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045a:	f000 80e2 	beq.w	8000622 <__adddf3+0x1ee>
 800045e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000462:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000466:	bfb8      	it	lt
 8000468:	426d      	neglt	r5, r5
 800046a:	dd0c      	ble.n	8000486 <__adddf3+0x52>
 800046c:	442c      	add	r4, r5
 800046e:	ea80 0202 	eor.w	r2, r0, r2
 8000472:	ea81 0303 	eor.w	r3, r1, r3
 8000476:	ea82 0000 	eor.w	r0, r2, r0
 800047a:	ea83 0101 	eor.w	r1, r3, r1
 800047e:	ea80 0202 	eor.w	r2, r0, r2
 8000482:	ea81 0303 	eor.w	r3, r1, r3
 8000486:	2d36      	cmp	r5, #54	@ 0x36
 8000488:	bf88      	it	hi
 800048a:	bd30      	pophi	{r4, r5, pc}
 800048c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000490:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000494:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000498:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800049c:	d002      	beq.n	80004a4 <__adddf3+0x70>
 800049e:	4240      	negs	r0, r0
 80004a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b0:	d002      	beq.n	80004b8 <__adddf3+0x84>
 80004b2:	4252      	negs	r2, r2
 80004b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004b8:	ea94 0f05 	teq	r4, r5
 80004bc:	f000 80a7 	beq.w	800060e <__adddf3+0x1da>
 80004c0:	f1a4 0401 	sub.w	r4, r4, #1
 80004c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80004c8:	db0d      	blt.n	80004e6 <__adddf3+0xb2>
 80004ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004ce:	fa22 f205 	lsr.w	r2, r2, r5
 80004d2:	1880      	adds	r0, r0, r2
 80004d4:	f141 0100 	adc.w	r1, r1, #0
 80004d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80004dc:	1880      	adds	r0, r0, r2
 80004de:	fa43 f305 	asr.w	r3, r3, r5
 80004e2:	4159      	adcs	r1, r3
 80004e4:	e00e      	b.n	8000504 <__adddf3+0xd0>
 80004e6:	f1a5 0520 	sub.w	r5, r5, #32
 80004ea:	f10e 0e20 	add.w	lr, lr, #32
 80004ee:	2a01      	cmp	r2, #1
 80004f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f4:	bf28      	it	cs
 80004f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fa:	fa43 f305 	asr.w	r3, r3, r5
 80004fe:	18c0      	adds	r0, r0, r3
 8000500:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000504:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000508:	d507      	bpl.n	800051a <__adddf3+0xe6>
 800050a:	f04f 0e00 	mov.w	lr, #0
 800050e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000512:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000516:	eb6e 0101 	sbc.w	r1, lr, r1
 800051a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800051e:	d31b      	bcc.n	8000558 <__adddf3+0x124>
 8000520:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000524:	d30c      	bcc.n	8000540 <__adddf3+0x10c>
 8000526:	0849      	lsrs	r1, r1, #1
 8000528:	ea5f 0030 	movs.w	r0, r0, rrx
 800052c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000530:	f104 0401 	add.w	r4, r4, #1
 8000534:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000538:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800053c:	f080 809a 	bcs.w	8000674 <__adddf3+0x240>
 8000540:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000544:	bf08      	it	eq
 8000546:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054a:	f150 0000 	adcs.w	r0, r0, #0
 800054e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000552:	ea41 0105 	orr.w	r1, r1, r5
 8000556:	bd30      	pop	{r4, r5, pc}
 8000558:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800055c:	4140      	adcs	r0, r0
 800055e:	eb41 0101 	adc.w	r1, r1, r1
 8000562:	3c01      	subs	r4, #1
 8000564:	bf28      	it	cs
 8000566:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800056a:	d2e9      	bcs.n	8000540 <__adddf3+0x10c>
 800056c:	f091 0f00 	teq	r1, #0
 8000570:	bf04      	itt	eq
 8000572:	4601      	moveq	r1, r0
 8000574:	2000      	moveq	r0, #0
 8000576:	fab1 f381 	clz	r3, r1
 800057a:	bf08      	it	eq
 800057c:	3320      	addeq	r3, #32
 800057e:	f1a3 030b 	sub.w	r3, r3, #11
 8000582:	f1b3 0220 	subs.w	r2, r3, #32
 8000586:	da0c      	bge.n	80005a2 <__adddf3+0x16e>
 8000588:	320c      	adds	r2, #12
 800058a:	dd08      	ble.n	800059e <__adddf3+0x16a>
 800058c:	f102 0c14 	add.w	ip, r2, #20
 8000590:	f1c2 020c 	rsb	r2, r2, #12
 8000594:	fa01 f00c 	lsl.w	r0, r1, ip
 8000598:	fa21 f102 	lsr.w	r1, r1, r2
 800059c:	e00c      	b.n	80005b8 <__adddf3+0x184>
 800059e:	f102 0214 	add.w	r2, r2, #20
 80005a2:	bfd8      	it	le
 80005a4:	f1c2 0c20 	rsble	ip, r2, #32
 80005a8:	fa01 f102 	lsl.w	r1, r1, r2
 80005ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b0:	bfdc      	itt	le
 80005b2:	ea41 010c 	orrle.w	r1, r1, ip
 80005b6:	4090      	lslle	r0, r2
 80005b8:	1ae4      	subs	r4, r4, r3
 80005ba:	bfa2      	ittt	ge
 80005bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c0:	4329      	orrge	r1, r5
 80005c2:	bd30      	popge	{r4, r5, pc}
 80005c4:	ea6f 0404 	mvn.w	r4, r4
 80005c8:	3c1f      	subs	r4, #31
 80005ca:	da1c      	bge.n	8000606 <__adddf3+0x1d2>
 80005cc:	340c      	adds	r4, #12
 80005ce:	dc0e      	bgt.n	80005ee <__adddf3+0x1ba>
 80005d0:	f104 0414 	add.w	r4, r4, #20
 80005d4:	f1c4 0220 	rsb	r2, r4, #32
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f302 	lsl.w	r3, r1, r2
 80005e0:	ea40 0003 	orr.w	r0, r0, r3
 80005e4:	fa21 f304 	lsr.w	r3, r1, r4
 80005e8:	ea45 0103 	orr.w	r1, r5, r3
 80005ec:	bd30      	pop	{r4, r5, pc}
 80005ee:	f1c4 040c 	rsb	r4, r4, #12
 80005f2:	f1c4 0220 	rsb	r2, r4, #32
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 f304 	lsl.w	r3, r1, r4
 80005fe:	ea40 0003 	orr.w	r0, r0, r3
 8000602:	4629      	mov	r1, r5
 8000604:	bd30      	pop	{r4, r5, pc}
 8000606:	fa21 f004 	lsr.w	r0, r1, r4
 800060a:	4629      	mov	r1, r5
 800060c:	bd30      	pop	{r4, r5, pc}
 800060e:	f094 0f00 	teq	r4, #0
 8000612:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000616:	bf06      	itte	eq
 8000618:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800061c:	3401      	addeq	r4, #1
 800061e:	3d01      	subne	r5, #1
 8000620:	e74e      	b.n	80004c0 <__adddf3+0x8c>
 8000622:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000626:	bf18      	it	ne
 8000628:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800062c:	d029      	beq.n	8000682 <__adddf3+0x24e>
 800062e:	ea94 0f05 	teq	r4, r5
 8000632:	bf08      	it	eq
 8000634:	ea90 0f02 	teqeq	r0, r2
 8000638:	d005      	beq.n	8000646 <__adddf3+0x212>
 800063a:	ea54 0c00 	orrs.w	ip, r4, r0
 800063e:	bf04      	itt	eq
 8000640:	4619      	moveq	r1, r3
 8000642:	4610      	moveq	r0, r2
 8000644:	bd30      	pop	{r4, r5, pc}
 8000646:	ea91 0f03 	teq	r1, r3
 800064a:	bf1e      	ittt	ne
 800064c:	2100      	movne	r1, #0
 800064e:	2000      	movne	r0, #0
 8000650:	bd30      	popne	{r4, r5, pc}
 8000652:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000656:	d105      	bne.n	8000664 <__adddf3+0x230>
 8000658:	0040      	lsls	r0, r0, #1
 800065a:	4149      	adcs	r1, r1
 800065c:	bf28      	it	cs
 800065e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000662:	bd30      	pop	{r4, r5, pc}
 8000664:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000668:	bf3c      	itt	cc
 800066a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800066e:	bd30      	popcc	{r4, r5, pc}
 8000670:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000674:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000678:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800067c:	f04f 0000 	mov.w	r0, #0
 8000680:	bd30      	pop	{r4, r5, pc}
 8000682:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000686:	bf1a      	itte	ne
 8000688:	4619      	movne	r1, r3
 800068a:	4610      	movne	r0, r2
 800068c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000690:	bf1c      	itt	ne
 8000692:	460b      	movne	r3, r1
 8000694:	4602      	movne	r2, r0
 8000696:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069a:	bf06      	itte	eq
 800069c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a0:	ea91 0f03 	teqeq	r1, r3
 80006a4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	bf00      	nop

080006ac <__aeabi_ui2d>:
 80006ac:	f090 0f00 	teq	r0, #0
 80006b0:	bf04      	itt	eq
 80006b2:	2100      	moveq	r1, #0
 80006b4:	4770      	bxeq	lr
 80006b6:	b530      	push	{r4, r5, lr}
 80006b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006c0:	f04f 0500 	mov.w	r5, #0
 80006c4:	f04f 0100 	mov.w	r1, #0
 80006c8:	e750      	b.n	800056c <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_i2d>:
 80006cc:	f090 0f00 	teq	r0, #0
 80006d0:	bf04      	itt	eq
 80006d2:	2100      	moveq	r1, #0
 80006d4:	4770      	bxeq	lr
 80006d6:	b530      	push	{r4, r5, lr}
 80006d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006e0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006e4:	bf48      	it	mi
 80006e6:	4240      	negmi	r0, r0
 80006e8:	f04f 0100 	mov.w	r1, #0
 80006ec:	e73e      	b.n	800056c <__adddf3+0x138>
 80006ee:	bf00      	nop

080006f0 <__aeabi_f2d>:
 80006f0:	0042      	lsls	r2, r0, #1
 80006f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006fe:	bf1f      	itttt	ne
 8000700:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000704:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000708:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800070c:	4770      	bxne	lr
 800070e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000712:	bf08      	it	eq
 8000714:	4770      	bxeq	lr
 8000716:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800071a:	bf04      	itt	eq
 800071c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000720:	4770      	bxeq	lr
 8000722:	b530      	push	{r4, r5, lr}
 8000724:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000728:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800072c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000730:	e71c      	b.n	800056c <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_ul2d>:
 8000734:	ea50 0201 	orrs.w	r2, r0, r1
 8000738:	bf08      	it	eq
 800073a:	4770      	bxeq	lr
 800073c:	b530      	push	{r4, r5, lr}
 800073e:	f04f 0500 	mov.w	r5, #0
 8000742:	e00a      	b.n	800075a <__aeabi_l2d+0x16>

08000744 <__aeabi_l2d>:
 8000744:	ea50 0201 	orrs.w	r2, r0, r1
 8000748:	bf08      	it	eq
 800074a:	4770      	bxeq	lr
 800074c:	b530      	push	{r4, r5, lr}
 800074e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000752:	d502      	bpl.n	800075a <__aeabi_l2d+0x16>
 8000754:	4240      	negs	r0, r0
 8000756:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800075e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000762:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000766:	f43f aed8 	beq.w	800051a <__adddf3+0xe6>
 800076a:	f04f 0203 	mov.w	r2, #3
 800076e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000772:	bf18      	it	ne
 8000774:	3203      	addne	r2, #3
 8000776:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077a:	bf18      	it	ne
 800077c:	3203      	addne	r2, #3
 800077e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000782:	f1c2 0320 	rsb	r3, r2, #32
 8000786:	fa00 fc03 	lsl.w	ip, r0, r3
 800078a:	fa20 f002 	lsr.w	r0, r0, r2
 800078e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000792:	ea40 000e 	orr.w	r0, r0, lr
 8000796:	fa21 f102 	lsr.w	r1, r1, r2
 800079a:	4414      	add	r4, r2
 800079c:	e6bd      	b.n	800051a <__adddf3+0xe6>
 800079e:	bf00      	nop

080007a0 <__aeabi_d2iz>:
 80007a0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007a4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80007a8:	d215      	bcs.n	80007d6 <__aeabi_d2iz+0x36>
 80007aa:	d511      	bpl.n	80007d0 <__aeabi_d2iz+0x30>
 80007ac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80007b0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007b4:	d912      	bls.n	80007dc <__aeabi_d2iz+0x3c>
 80007b6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007be:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007c2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80007c6:	fa23 f002 	lsr.w	r0, r3, r2
 80007ca:	bf18      	it	ne
 80007cc:	4240      	negne	r0, r0
 80007ce:	4770      	bx	lr
 80007d0:	f04f 0000 	mov.w	r0, #0
 80007d4:	4770      	bx	lr
 80007d6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007da:	d105      	bne.n	80007e8 <__aeabi_d2iz+0x48>
 80007dc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80007e0:	bf08      	it	eq
 80007e2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80007e6:	4770      	bx	lr
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop

080007f0 <__aeabi_uldivmod>:
 80007f0:	b953      	cbnz	r3, 8000808 <__aeabi_uldivmod+0x18>
 80007f2:	b94a      	cbnz	r2, 8000808 <__aeabi_uldivmod+0x18>
 80007f4:	2900      	cmp	r1, #0
 80007f6:	bf08      	it	eq
 80007f8:	2800      	cmpeq	r0, #0
 80007fa:	bf1c      	itt	ne
 80007fc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000800:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000804:	f000 b988 	b.w	8000b18 <__aeabi_idiv0>
 8000808:	f1ad 0c08 	sub.w	ip, sp, #8
 800080c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000810:	f000 f806 	bl	8000820 <__udivmoddi4>
 8000814:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000818:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800081c:	b004      	add	sp, #16
 800081e:	4770      	bx	lr

08000820 <__udivmoddi4>:
 8000820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000824:	9d08      	ldr	r5, [sp, #32]
 8000826:	468e      	mov	lr, r1
 8000828:	4604      	mov	r4, r0
 800082a:	4688      	mov	r8, r1
 800082c:	2b00      	cmp	r3, #0
 800082e:	d14a      	bne.n	80008c6 <__udivmoddi4+0xa6>
 8000830:	428a      	cmp	r2, r1
 8000832:	4617      	mov	r7, r2
 8000834:	d962      	bls.n	80008fc <__udivmoddi4+0xdc>
 8000836:	fab2 f682 	clz	r6, r2
 800083a:	b14e      	cbz	r6, 8000850 <__udivmoddi4+0x30>
 800083c:	f1c6 0320 	rsb	r3, r6, #32
 8000840:	fa01 f806 	lsl.w	r8, r1, r6
 8000844:	fa20 f303 	lsr.w	r3, r0, r3
 8000848:	40b7      	lsls	r7, r6
 800084a:	ea43 0808 	orr.w	r8, r3, r8
 800084e:	40b4      	lsls	r4, r6
 8000850:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000854:	fa1f fc87 	uxth.w	ip, r7
 8000858:	fbb8 f1fe 	udiv	r1, r8, lr
 800085c:	0c23      	lsrs	r3, r4, #16
 800085e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000862:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000866:	fb01 f20c 	mul.w	r2, r1, ip
 800086a:	429a      	cmp	r2, r3
 800086c:	d909      	bls.n	8000882 <__udivmoddi4+0x62>
 800086e:	18fb      	adds	r3, r7, r3
 8000870:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000874:	f080 80ea 	bcs.w	8000a4c <__udivmoddi4+0x22c>
 8000878:	429a      	cmp	r2, r3
 800087a:	f240 80e7 	bls.w	8000a4c <__udivmoddi4+0x22c>
 800087e:	3902      	subs	r1, #2
 8000880:	443b      	add	r3, r7
 8000882:	1a9a      	subs	r2, r3, r2
 8000884:	b2a3      	uxth	r3, r4
 8000886:	fbb2 f0fe 	udiv	r0, r2, lr
 800088a:	fb0e 2210 	mls	r2, lr, r0, r2
 800088e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000892:	fb00 fc0c 	mul.w	ip, r0, ip
 8000896:	459c      	cmp	ip, r3
 8000898:	d909      	bls.n	80008ae <__udivmoddi4+0x8e>
 800089a:	18fb      	adds	r3, r7, r3
 800089c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80008a0:	f080 80d6 	bcs.w	8000a50 <__udivmoddi4+0x230>
 80008a4:	459c      	cmp	ip, r3
 80008a6:	f240 80d3 	bls.w	8000a50 <__udivmoddi4+0x230>
 80008aa:	443b      	add	r3, r7
 80008ac:	3802      	subs	r0, #2
 80008ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80008b2:	eba3 030c 	sub.w	r3, r3, ip
 80008b6:	2100      	movs	r1, #0
 80008b8:	b11d      	cbz	r5, 80008c2 <__udivmoddi4+0xa2>
 80008ba:	40f3      	lsrs	r3, r6
 80008bc:	2200      	movs	r2, #0
 80008be:	e9c5 3200 	strd	r3, r2, [r5]
 80008c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008c6:	428b      	cmp	r3, r1
 80008c8:	d905      	bls.n	80008d6 <__udivmoddi4+0xb6>
 80008ca:	b10d      	cbz	r5, 80008d0 <__udivmoddi4+0xb0>
 80008cc:	e9c5 0100 	strd	r0, r1, [r5]
 80008d0:	2100      	movs	r1, #0
 80008d2:	4608      	mov	r0, r1
 80008d4:	e7f5      	b.n	80008c2 <__udivmoddi4+0xa2>
 80008d6:	fab3 f183 	clz	r1, r3
 80008da:	2900      	cmp	r1, #0
 80008dc:	d146      	bne.n	800096c <__udivmoddi4+0x14c>
 80008de:	4573      	cmp	r3, lr
 80008e0:	d302      	bcc.n	80008e8 <__udivmoddi4+0xc8>
 80008e2:	4282      	cmp	r2, r0
 80008e4:	f200 8105 	bhi.w	8000af2 <__udivmoddi4+0x2d2>
 80008e8:	1a84      	subs	r4, r0, r2
 80008ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80008ee:	2001      	movs	r0, #1
 80008f0:	4690      	mov	r8, r2
 80008f2:	2d00      	cmp	r5, #0
 80008f4:	d0e5      	beq.n	80008c2 <__udivmoddi4+0xa2>
 80008f6:	e9c5 4800 	strd	r4, r8, [r5]
 80008fa:	e7e2      	b.n	80008c2 <__udivmoddi4+0xa2>
 80008fc:	2a00      	cmp	r2, #0
 80008fe:	f000 8090 	beq.w	8000a22 <__udivmoddi4+0x202>
 8000902:	fab2 f682 	clz	r6, r2
 8000906:	2e00      	cmp	r6, #0
 8000908:	f040 80a4 	bne.w	8000a54 <__udivmoddi4+0x234>
 800090c:	1a8a      	subs	r2, r1, r2
 800090e:	0c03      	lsrs	r3, r0, #16
 8000910:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000914:	b280      	uxth	r0, r0
 8000916:	b2bc      	uxth	r4, r7
 8000918:	2101      	movs	r1, #1
 800091a:	fbb2 fcfe 	udiv	ip, r2, lr
 800091e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000922:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000926:	fb04 f20c 	mul.w	r2, r4, ip
 800092a:	429a      	cmp	r2, r3
 800092c:	d907      	bls.n	800093e <__udivmoddi4+0x11e>
 800092e:	18fb      	adds	r3, r7, r3
 8000930:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000934:	d202      	bcs.n	800093c <__udivmoddi4+0x11c>
 8000936:	429a      	cmp	r2, r3
 8000938:	f200 80e0 	bhi.w	8000afc <__udivmoddi4+0x2dc>
 800093c:	46c4      	mov	ip, r8
 800093e:	1a9b      	subs	r3, r3, r2
 8000940:	fbb3 f2fe 	udiv	r2, r3, lr
 8000944:	fb0e 3312 	mls	r3, lr, r2, r3
 8000948:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800094c:	fb02 f404 	mul.w	r4, r2, r4
 8000950:	429c      	cmp	r4, r3
 8000952:	d907      	bls.n	8000964 <__udivmoddi4+0x144>
 8000954:	18fb      	adds	r3, r7, r3
 8000956:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800095a:	d202      	bcs.n	8000962 <__udivmoddi4+0x142>
 800095c:	429c      	cmp	r4, r3
 800095e:	f200 80ca 	bhi.w	8000af6 <__udivmoddi4+0x2d6>
 8000962:	4602      	mov	r2, r0
 8000964:	1b1b      	subs	r3, r3, r4
 8000966:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800096a:	e7a5      	b.n	80008b8 <__udivmoddi4+0x98>
 800096c:	f1c1 0620 	rsb	r6, r1, #32
 8000970:	408b      	lsls	r3, r1
 8000972:	fa22 f706 	lsr.w	r7, r2, r6
 8000976:	431f      	orrs	r7, r3
 8000978:	fa0e f401 	lsl.w	r4, lr, r1
 800097c:	fa20 f306 	lsr.w	r3, r0, r6
 8000980:	fa2e fe06 	lsr.w	lr, lr, r6
 8000984:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000988:	4323      	orrs	r3, r4
 800098a:	fa00 f801 	lsl.w	r8, r0, r1
 800098e:	fa1f fc87 	uxth.w	ip, r7
 8000992:	fbbe f0f9 	udiv	r0, lr, r9
 8000996:	0c1c      	lsrs	r4, r3, #16
 8000998:	fb09 ee10 	mls	lr, r9, r0, lr
 800099c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80009a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80009a4:	45a6      	cmp	lr, r4
 80009a6:	fa02 f201 	lsl.w	r2, r2, r1
 80009aa:	d909      	bls.n	80009c0 <__udivmoddi4+0x1a0>
 80009ac:	193c      	adds	r4, r7, r4
 80009ae:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80009b2:	f080 809c 	bcs.w	8000aee <__udivmoddi4+0x2ce>
 80009b6:	45a6      	cmp	lr, r4
 80009b8:	f240 8099 	bls.w	8000aee <__udivmoddi4+0x2ce>
 80009bc:	3802      	subs	r0, #2
 80009be:	443c      	add	r4, r7
 80009c0:	eba4 040e 	sub.w	r4, r4, lr
 80009c4:	fa1f fe83 	uxth.w	lr, r3
 80009c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80009cc:	fb09 4413 	mls	r4, r9, r3, r4
 80009d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80009d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80009d8:	45a4      	cmp	ip, r4
 80009da:	d908      	bls.n	80009ee <__udivmoddi4+0x1ce>
 80009dc:	193c      	adds	r4, r7, r4
 80009de:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80009e2:	f080 8082 	bcs.w	8000aea <__udivmoddi4+0x2ca>
 80009e6:	45a4      	cmp	ip, r4
 80009e8:	d97f      	bls.n	8000aea <__udivmoddi4+0x2ca>
 80009ea:	3b02      	subs	r3, #2
 80009ec:	443c      	add	r4, r7
 80009ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80009f2:	eba4 040c 	sub.w	r4, r4, ip
 80009f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80009fa:	4564      	cmp	r4, ip
 80009fc:	4673      	mov	r3, lr
 80009fe:	46e1      	mov	r9, ip
 8000a00:	d362      	bcc.n	8000ac8 <__udivmoddi4+0x2a8>
 8000a02:	d05f      	beq.n	8000ac4 <__udivmoddi4+0x2a4>
 8000a04:	b15d      	cbz	r5, 8000a1e <__udivmoddi4+0x1fe>
 8000a06:	ebb8 0203 	subs.w	r2, r8, r3
 8000a0a:	eb64 0409 	sbc.w	r4, r4, r9
 8000a0e:	fa04 f606 	lsl.w	r6, r4, r6
 8000a12:	fa22 f301 	lsr.w	r3, r2, r1
 8000a16:	431e      	orrs	r6, r3
 8000a18:	40cc      	lsrs	r4, r1
 8000a1a:	e9c5 6400 	strd	r6, r4, [r5]
 8000a1e:	2100      	movs	r1, #0
 8000a20:	e74f      	b.n	80008c2 <__udivmoddi4+0xa2>
 8000a22:	fbb1 fcf2 	udiv	ip, r1, r2
 8000a26:	0c01      	lsrs	r1, r0, #16
 8000a28:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a2c:	b280      	uxth	r0, r0
 8000a2e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a32:	463b      	mov	r3, r7
 8000a34:	4638      	mov	r0, r7
 8000a36:	463c      	mov	r4, r7
 8000a38:	46b8      	mov	r8, r7
 8000a3a:	46be      	mov	lr, r7
 8000a3c:	2620      	movs	r6, #32
 8000a3e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a42:	eba2 0208 	sub.w	r2, r2, r8
 8000a46:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a4a:	e766      	b.n	800091a <__udivmoddi4+0xfa>
 8000a4c:	4601      	mov	r1, r0
 8000a4e:	e718      	b.n	8000882 <__udivmoddi4+0x62>
 8000a50:	4610      	mov	r0, r2
 8000a52:	e72c      	b.n	80008ae <__udivmoddi4+0x8e>
 8000a54:	f1c6 0220 	rsb	r2, r6, #32
 8000a58:	fa2e f302 	lsr.w	r3, lr, r2
 8000a5c:	40b7      	lsls	r7, r6
 8000a5e:	40b1      	lsls	r1, r6
 8000a60:	fa20 f202 	lsr.w	r2, r0, r2
 8000a64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a68:	430a      	orrs	r2, r1
 8000a6a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a6e:	b2bc      	uxth	r4, r7
 8000a70:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a74:	0c11      	lsrs	r1, r2, #16
 8000a76:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a7a:	fb08 f904 	mul.w	r9, r8, r4
 8000a7e:	40b0      	lsls	r0, r6
 8000a80:	4589      	cmp	r9, r1
 8000a82:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a86:	b280      	uxth	r0, r0
 8000a88:	d93e      	bls.n	8000b08 <__udivmoddi4+0x2e8>
 8000a8a:	1879      	adds	r1, r7, r1
 8000a8c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000a90:	d201      	bcs.n	8000a96 <__udivmoddi4+0x276>
 8000a92:	4589      	cmp	r9, r1
 8000a94:	d81f      	bhi.n	8000ad6 <__udivmoddi4+0x2b6>
 8000a96:	eba1 0109 	sub.w	r1, r1, r9
 8000a9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9e:	fb09 f804 	mul.w	r8, r9, r4
 8000aa2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000aa6:	b292      	uxth	r2, r2
 8000aa8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000aac:	4542      	cmp	r2, r8
 8000aae:	d229      	bcs.n	8000b04 <__udivmoddi4+0x2e4>
 8000ab0:	18ba      	adds	r2, r7, r2
 8000ab2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ab6:	d2c4      	bcs.n	8000a42 <__udivmoddi4+0x222>
 8000ab8:	4542      	cmp	r2, r8
 8000aba:	d2c2      	bcs.n	8000a42 <__udivmoddi4+0x222>
 8000abc:	f1a9 0102 	sub.w	r1, r9, #2
 8000ac0:	443a      	add	r2, r7
 8000ac2:	e7be      	b.n	8000a42 <__udivmoddi4+0x222>
 8000ac4:	45f0      	cmp	r8, lr
 8000ac6:	d29d      	bcs.n	8000a04 <__udivmoddi4+0x1e4>
 8000ac8:	ebbe 0302 	subs.w	r3, lr, r2
 8000acc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ad0:	3801      	subs	r0, #1
 8000ad2:	46e1      	mov	r9, ip
 8000ad4:	e796      	b.n	8000a04 <__udivmoddi4+0x1e4>
 8000ad6:	eba7 0909 	sub.w	r9, r7, r9
 8000ada:	4449      	add	r1, r9
 8000adc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ae0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ae4:	fb09 f804 	mul.w	r8, r9, r4
 8000ae8:	e7db      	b.n	8000aa2 <__udivmoddi4+0x282>
 8000aea:	4673      	mov	r3, lr
 8000aec:	e77f      	b.n	80009ee <__udivmoddi4+0x1ce>
 8000aee:	4650      	mov	r0, sl
 8000af0:	e766      	b.n	80009c0 <__udivmoddi4+0x1a0>
 8000af2:	4608      	mov	r0, r1
 8000af4:	e6fd      	b.n	80008f2 <__udivmoddi4+0xd2>
 8000af6:	443b      	add	r3, r7
 8000af8:	3a02      	subs	r2, #2
 8000afa:	e733      	b.n	8000964 <__udivmoddi4+0x144>
 8000afc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b00:	443b      	add	r3, r7
 8000b02:	e71c      	b.n	800093e <__udivmoddi4+0x11e>
 8000b04:	4649      	mov	r1, r9
 8000b06:	e79c      	b.n	8000a42 <__udivmoddi4+0x222>
 8000b08:	eba1 0109 	sub.w	r1, r1, r9
 8000b0c:	46c4      	mov	ip, r8
 8000b0e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b12:	fb09 f804 	mul.w	r8, r9, r4
 8000b16:	e7c4      	b.n	8000aa2 <__udivmoddi4+0x282>

08000b18 <__aeabi_idiv0>:
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <HAL_TIM_IC_CaptureCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM2) {
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b2c:	d10a      	bne.n	8000b44 <HAL_TIM_IC_CaptureCallback+0x28>

		encoder1.counter  = __HAL_TIM_GET_COUNTER(htim);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b34:	4a13      	ldr	r2, [pc, #76]	@ (8000b84 <HAL_TIM_IC_CaptureCallback+0x68>)
 8000b36:	6013      	str	r3, [r2, #0]

		encoder1.position = encoder1.counter / 4;
 8000b38:	4b12      	ldr	r3, [pc, #72]	@ (8000b84 <HAL_TIM_IC_CaptureCallback+0x68>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	089b      	lsrs	r3, r3, #2
 8000b3e:	4a11      	ldr	r2, [pc, #68]	@ (8000b84 <HAL_TIM_IC_CaptureCallback+0x68>)
 8000b40:	6053      	str	r3, [r2, #4]


	}


}
 8000b42:	e019      	b.n	8000b78 <HAL_TIM_IC_CaptureCallback+0x5c>
	}else if (htim->Instance == TIM3) {
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a0f      	ldr	r2, [pc, #60]	@ (8000b88 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d10a      	bne.n	8000b64 <HAL_TIM_IC_CaptureCallback+0x48>
		encoder2.counter  = __HAL_TIM_GET_COUNTER(htim);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b54:	4a0d      	ldr	r2, [pc, #52]	@ (8000b8c <HAL_TIM_IC_CaptureCallback+0x70>)
 8000b56:	6013      	str	r3, [r2, #0]
		encoder2.position = encoder2.counter / 4;
 8000b58:	4b0c      	ldr	r3, [pc, #48]	@ (8000b8c <HAL_TIM_IC_CaptureCallback+0x70>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	089b      	lsrs	r3, r3, #2
 8000b5e:	4a0b      	ldr	r2, [pc, #44]	@ (8000b8c <HAL_TIM_IC_CaptureCallback+0x70>)
 8000b60:	6053      	str	r3, [r2, #4]
}
 8000b62:	e009      	b.n	8000b78 <HAL_TIM_IC_CaptureCallback+0x5c>
	}else if (htim->Instance == TIM4) {
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a09      	ldr	r2, [pc, #36]	@ (8000b90 <HAL_TIM_IC_CaptureCallback+0x74>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d104      	bne.n	8000b78 <HAL_TIM_IC_CaptureCallback+0x5c>
		encoder3.position = encoder3.counter / 4;
 8000b6e:	4b09      	ldr	r3, [pc, #36]	@ (8000b94 <HAL_TIM_IC_CaptureCallback+0x78>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	089b      	lsrs	r3, r3, #2
 8000b74:	4a07      	ldr	r2, [pc, #28]	@ (8000b94 <HAL_TIM_IC_CaptureCallback+0x78>)
 8000b76:	6053      	str	r3, [r2, #4]
}
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	20000308 	.word	0x20000308
 8000b88:	40000400 	.word	0x40000400
 8000b8c:	20000324 	.word	0x20000324
 8000b90:	40000800 	.word	0x40000800
 8000b94:	20000340 	.word	0x20000340

08000b98 <HAL_SPI_RxCpltCallback>:




void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]


	if (hspi->Instance == SPI1) {
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a5c      	ldr	r2, [pc, #368]	@ (8000d18 <HAL_SPI_RxCpltCallback+0x180>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	f040 80b2 	bne.w	8000d10 <HAL_SPI_RxCpltCallback+0x178>

		uint16_t t12;

		t12 = ((buffer[0] & 0x7FF8u) >> 3);
 8000bac:	4b5b      	ldr	r3, [pc, #364]	@ (8000d1c <HAL_SPI_RxCpltCallback+0x184>)
 8000bae:	881b      	ldrh	r3, [r3, #0]
 8000bb0:	08db      	lsrs	r3, r3, #3
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000bb8:	81fb      	strh	r3, [r7, #14]

		if (t12 & 0x800u) {
 8000bba:	89fb      	ldrh	r3, [r7, #14]
 8000bbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d019      	beq.n	8000bf8 <HAL_SPI_RxCpltCallback+0x60>

			temp = (int16_t) (t12 | 0xF000u) * TEMP_CAL; // 12 bitten 16 bite i≈üaret uzat
 8000bc4:	89fb      	ldrh	r3, [r7, #14]
 8000bc6:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8000bca:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8000bce:	b29b      	uxth	r3, r3
 8000bd0:	b21b      	sxth	r3, r3
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f7ff fd7a 	bl	80006cc <__aeabi_i2d>
 8000bd8:	f04f 0200 	mov.w	r2, #0
 8000bdc:	4b50      	ldr	r3, [pc, #320]	@ (8000d20 <HAL_SPI_RxCpltCallback+0x188>)
 8000bde:	f7ff faf9 	bl	80001d4 <__aeabi_dmul>
 8000be2:	4602      	mov	r2, r0
 8000be4:	460b      	mov	r3, r1
 8000be6:	4610      	mov	r0, r2
 8000be8:	4619      	mov	r1, r3
 8000bea:	f7ff fdd9 	bl	80007a0 <__aeabi_d2iz>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	b21a      	sxth	r2, r3
 8000bf2:	4b4c      	ldr	r3, [pc, #304]	@ (8000d24 <HAL_SPI_RxCpltCallback+0x18c>)
 8000bf4:	801a      	strh	r2, [r3, #0]
 8000bf6:	e013      	b.n	8000c20 <HAL_SPI_RxCpltCallback+0x88>

		} else {

			temp = (int16_t) t12 * TEMP_CAL;
 8000bf8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f7ff fd65 	bl	80006cc <__aeabi_i2d>
 8000c02:	f04f 0200 	mov.w	r2, #0
 8000c06:	4b46      	ldr	r3, [pc, #280]	@ (8000d20 <HAL_SPI_RxCpltCallback+0x188>)
 8000c08:	f7ff fae4 	bl	80001d4 <__aeabi_dmul>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	460b      	mov	r3, r1
 8000c10:	4610      	mov	r0, r2
 8000c12:	4619      	mov	r1, r3
 8000c14:	f7ff fdc4 	bl	80007a0 <__aeabi_d2iz>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	b21a      	sxth	r2, r3
 8000c1c:	4b41      	ldr	r3, [pc, #260]	@ (8000d24 <HAL_SPI_RxCpltCallback+0x18c>)
 8000c1e:	801a      	strh	r2, [r3, #0]
		}

		if (HAL_GPIO_ReadPin(MAX_CS1_GPIO_Port, MAX_CS1_Pin)
 8000c20:	2104      	movs	r1, #4
 8000c22:	4841      	ldr	r0, [pc, #260]	@ (8000d28 <HAL_SPI_RxCpltCallback+0x190>)
 8000c24:	f001 ff78 	bl	8002b18 <HAL_GPIO_ReadPin>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d10a      	bne.n	8000c44 <HAL_SPI_RxCpltCallback+0xac>
				== GPIO_PIN_RESET) {

			cs1_temp = temp;
 8000c2e:	4b3d      	ldr	r3, [pc, #244]	@ (8000d24 <HAL_SPI_RxCpltCallback+0x18c>)
 8000c30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c34:	b2da      	uxtb	r2, r3
 8000c36:	4b3d      	ldr	r3, [pc, #244]	@ (8000d2c <HAL_SPI_RxCpltCallback+0x194>)
 8000c38:	701a      	strb	r2, [r3, #0]

			temp = 0xffff;
 8000c3a:	4b3a      	ldr	r3, [pc, #232]	@ (8000d24 <HAL_SPI_RxCpltCallback+0x18c>)
 8000c3c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c40:	801a      	strh	r2, [r3, #0]
 8000c42:	e049      	b.n	8000cd8 <HAL_SPI_RxCpltCallback+0x140>

		} else if (HAL_GPIO_ReadPin(MAX_CS2_GPIO_Port, MAX_CS2_Pin)
 8000c44:	2110      	movs	r1, #16
 8000c46:	4838      	ldr	r0, [pc, #224]	@ (8000d28 <HAL_SPI_RxCpltCallback+0x190>)
 8000c48:	f001 ff66 	bl	8002b18 <HAL_GPIO_ReadPin>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d10a      	bne.n	8000c68 <HAL_SPI_RxCpltCallback+0xd0>
				== GPIO_PIN_RESET) {


			cs2_temp = temp;
 8000c52:	4b34      	ldr	r3, [pc, #208]	@ (8000d24 <HAL_SPI_RxCpltCallback+0x18c>)
 8000c54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c58:	b2da      	uxtb	r2, r3
 8000c5a:	4b35      	ldr	r3, [pc, #212]	@ (8000d30 <HAL_SPI_RxCpltCallback+0x198>)
 8000c5c:	701a      	strb	r2, [r3, #0]


			temp = 0xffff;
 8000c5e:	4b31      	ldr	r3, [pc, #196]	@ (8000d24 <HAL_SPI_RxCpltCallback+0x18c>)
 8000c60:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c64:	801a      	strh	r2, [r3, #0]
 8000c66:	e037      	b.n	8000cd8 <HAL_SPI_RxCpltCallback+0x140>
		}else if (HAL_GPIO_ReadPin(MAX_CS3_GPIO_Port, MAX_CS3_Pin)
 8000c68:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c6c:	482e      	ldr	r0, [pc, #184]	@ (8000d28 <HAL_SPI_RxCpltCallback+0x190>)
 8000c6e:	f001 ff53 	bl	8002b18 <HAL_GPIO_ReadPin>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d10a      	bne.n	8000c8e <HAL_SPI_RxCpltCallback+0xf6>
				== GPIO_PIN_RESET) {


			cs3_temp = temp;
 8000c78:	4b2a      	ldr	r3, [pc, #168]	@ (8000d24 <HAL_SPI_RxCpltCallback+0x18c>)
 8000c7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c7e:	b2da      	uxtb	r2, r3
 8000c80:	4b2c      	ldr	r3, [pc, #176]	@ (8000d34 <HAL_SPI_RxCpltCallback+0x19c>)
 8000c82:	701a      	strb	r2, [r3, #0]


			temp = 0xffff;
 8000c84:	4b27      	ldr	r3, [pc, #156]	@ (8000d24 <HAL_SPI_RxCpltCallback+0x18c>)
 8000c86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c8a:	801a      	strh	r2, [r3, #0]
 8000c8c:	e024      	b.n	8000cd8 <HAL_SPI_RxCpltCallback+0x140>
		}else if (HAL_GPIO_ReadPin(MAX_CS4_GPIO_Port, MAX_CS4_Pin)
 8000c8e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c92:	4829      	ldr	r0, [pc, #164]	@ (8000d38 <HAL_SPI_RxCpltCallback+0x1a0>)
 8000c94:	f001 ff40 	bl	8002b18 <HAL_GPIO_ReadPin>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d10a      	bne.n	8000cb4 <HAL_SPI_RxCpltCallback+0x11c>
				== GPIO_PIN_RESET) {


			cs4_temp = temp;
 8000c9e:	4b21      	ldr	r3, [pc, #132]	@ (8000d24 <HAL_SPI_RxCpltCallback+0x18c>)
 8000ca0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ca4:	b2da      	uxtb	r2, r3
 8000ca6:	4b25      	ldr	r3, [pc, #148]	@ (8000d3c <HAL_SPI_RxCpltCallback+0x1a4>)
 8000ca8:	701a      	strb	r2, [r3, #0]


			temp = 0xffff;
 8000caa:	4b1e      	ldr	r3, [pc, #120]	@ (8000d24 <HAL_SPI_RxCpltCallback+0x18c>)
 8000cac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cb0:	801a      	strh	r2, [r3, #0]
 8000cb2:	e011      	b.n	8000cd8 <HAL_SPI_RxCpltCallback+0x140>
		}else if (HAL_GPIO_ReadPin(MAX_CS5_GPIO_Port, MAX_CS5_Pin)
 8000cb4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cb8:	481f      	ldr	r0, [pc, #124]	@ (8000d38 <HAL_SPI_RxCpltCallback+0x1a0>)
 8000cba:	f001 ff2d 	bl	8002b18 <HAL_GPIO_ReadPin>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d109      	bne.n	8000cd8 <HAL_SPI_RxCpltCallback+0x140>
				== GPIO_PIN_RESET) {


			cs5_temp = temp;
 8000cc4:	4b17      	ldr	r3, [pc, #92]	@ (8000d24 <HAL_SPI_RxCpltCallback+0x18c>)
 8000cc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cca:	b2da      	uxtb	r2, r3
 8000ccc:	4b1c      	ldr	r3, [pc, #112]	@ (8000d40 <HAL_SPI_RxCpltCallback+0x1a8>)
 8000cce:	701a      	strb	r2, [r3, #0]
			temp = 0xffff;
 8000cd0:	4b14      	ldr	r3, [pc, #80]	@ (8000d24 <HAL_SPI_RxCpltCallback+0x18c>)
 8000cd2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cd6:	801a      	strh	r2, [r3, #0]

		}

		HAL_GPIO_WritePin(MAX_CS1_GPIO_Port, MAX_CS1_Pin, GPIO_PIN_SET);
 8000cd8:	2201      	movs	r2, #1
 8000cda:	2104      	movs	r1, #4
 8000cdc:	4812      	ldr	r0, [pc, #72]	@ (8000d28 <HAL_SPI_RxCpltCallback+0x190>)
 8000cde:	f001 ff33 	bl	8002b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MAX_CS2_GPIO_Port, MAX_CS2_Pin, GPIO_PIN_SET);
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	2110      	movs	r1, #16
 8000ce6:	4810      	ldr	r0, [pc, #64]	@ (8000d28 <HAL_SPI_RxCpltCallback+0x190>)
 8000ce8:	f001 ff2e 	bl	8002b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MAX_CS3_GPIO_Port, MAX_CS3_Pin, GPIO_PIN_SET);
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cf2:	480d      	ldr	r0, [pc, #52]	@ (8000d28 <HAL_SPI_RxCpltCallback+0x190>)
 8000cf4:	f001 ff28 	bl	8002b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MAX_CS4_GPIO_Port, MAX_CS4_Pin, GPIO_PIN_SET);
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cfe:	480e      	ldr	r0, [pc, #56]	@ (8000d38 <HAL_SPI_RxCpltCallback+0x1a0>)
 8000d00:	f001 ff22 	bl	8002b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MAX_CS5_GPIO_Port, MAX_CS5_Pin, GPIO_PIN_SET);
 8000d04:	2201      	movs	r2, #1
 8000d06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d0a:	480b      	ldr	r0, [pc, #44]	@ (8000d38 <HAL_SPI_RxCpltCallback+0x1a0>)
 8000d0c:	f001 ff1c 	bl	8002b48 <HAL_GPIO_WritePin>
	}

}
 8000d10:	bf00      	nop
 8000d12:	3710      	adds	r7, #16
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	40013000 	.word	0x40013000
 8000d1c:	200002fc 	.word	0x200002fc
 8000d20:	3fd00000 	.word	0x3fd00000
 8000d24:	200002fe 	.word	0x200002fe
 8000d28:	40020000 	.word	0x40020000
 8000d2c:	20000300 	.word	0x20000300
 8000d30:	20000301 	.word	0x20000301
 8000d34:	20000302 	.word	0x20000302
 8000d38:	40020800 	.word	0x40020800
 8000d3c:	20000303 	.word	0x20000303
 8000d40:	20000304 	.word	0x20000304

08000d44 <u8x8_gpio_and_delay>:

uint8_t u8x8_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	60f8      	str	r0, [r7, #12]
 8000d4c:	607b      	str	r3, [r7, #4]
 8000d4e:	460b      	mov	r3, r1
 8000d50:	72fb      	strb	r3, [r7, #11]
 8000d52:	4613      	mov	r3, r2
 8000d54:	72bb      	strb	r3, [r7, #10]
	switch (msg) {
 8000d56:	7afb      	ldrb	r3, [r7, #11]
 8000d58:	3b29      	subs	r3, #41	@ 0x29
 8000d5a:	2b26      	cmp	r3, #38	@ 0x26
 8000d5c:	f200 80c8 	bhi.w	8000ef0 <u8x8_gpio_and_delay+0x1ac>
 8000d60:	a201      	add	r2, pc, #4	@ (adr r2, 8000d68 <u8x8_gpio_and_delay+0x24>)
 8000d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d66:	bf00      	nop
 8000d68:	08000e05 	.word	0x08000e05
 8000d6c:	08000e0f 	.word	0x08000e0f
 8000d70:	08000e27 	.word	0x08000e27
 8000d74:	08000ef1 	.word	0x08000ef1
 8000d78:	08000ef1 	.word	0x08000ef1
 8000d7c:	08000ef1 	.word	0x08000ef1
 8000d80:	08000ef1 	.word	0x08000ef1
 8000d84:	08000ef1 	.word	0x08000ef1
 8000d88:	08000ef1 	.word	0x08000ef1
 8000d8c:	08000ef1 	.word	0x08000ef1
 8000d90:	08000ef1 	.word	0x08000ef1
 8000d94:	08000ef1 	.word	0x08000ef1
 8000d98:	08000ef1 	.word	0x08000ef1
 8000d9c:	08000ef1 	.word	0x08000ef1
 8000da0:	08000ef1 	.word	0x08000ef1
 8000da4:	08000ef1 	.word	0x08000ef1
 8000da8:	08000ef1 	.word	0x08000ef1
 8000dac:	08000ef1 	.word	0x08000ef1
 8000db0:	08000ef1 	.word	0x08000ef1
 8000db4:	08000ef1 	.word	0x08000ef1
 8000db8:	08000ef1 	.word	0x08000ef1
 8000dbc:	08000ef1 	.word	0x08000ef1
 8000dc0:	08000ef1 	.word	0x08000ef1
 8000dc4:	08000e2b 	.word	0x08000e2b
 8000dc8:	08000e39 	.word	0x08000e39
 8000dcc:	08000e47 	.word	0x08000e47
 8000dd0:	08000e55 	.word	0x08000e55
 8000dd4:	08000e65 	.word	0x08000e65
 8000dd8:	08000e75 	.word	0x08000e75
 8000ddc:	08000e85 	.word	0x08000e85
 8000de0:	08000e95 	.word	0x08000e95
 8000de4:	08000ea5 	.word	0x08000ea5
 8000de8:	08000ef1 	.word	0x08000ef1
 8000dec:	08000eb5 	.word	0x08000eb5
 8000df0:	08000ec5 	.word	0x08000ec5
 8000df4:	08000ef1 	.word	0x08000ef1
 8000df8:	08000ef1 	.word	0x08000ef1
 8000dfc:	08000ed5 	.word	0x08000ed5
 8000e00:	08000ee3 	.word	0x08000ee3
	case U8X8_MSG_DELAY_MILLI:
		HAL_Delay(arg_int);
 8000e04:	7abb      	ldrb	r3, [r7, #10]
 8000e06:	4618      	mov	r0, r3
 8000e08:	f001 f85c 	bl	8001ec4 <HAL_Delay>

		break;
 8000e0c:	e072      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>

	case U8X8_MSG_DELAY_10MICRO:
		for (uint16_t n = 0; n < 320; n++) {
 8000e0e:	2300      	movs	r3, #0
 8000e10:	82fb      	strh	r3, [r7, #22]
 8000e12:	e003      	b.n	8000e1c <u8x8_gpio_and_delay+0xd8>
			__NOP();
 8000e14:	bf00      	nop
		for (uint16_t n = 0; n < 320; n++) {
 8000e16:	8afb      	ldrh	r3, [r7, #22]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	82fb      	strh	r3, [r7, #22]
 8000e1c:	8afb      	ldrh	r3, [r7, #22]
 8000e1e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000e22:	d3f7      	bcc.n	8000e14 <u8x8_gpio_and_delay+0xd0>
		}

		break;
 8000e24:	e066      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	case U8X8_MSG_DELAY_100NANO:
		__NOP();
 8000e26:	bf00      	nop

		break;
 8000e28:	e064      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	case U8X8_MSG_GPIO_D0:
		HAL_GPIO_WritePin(LCD_D0_GPIO_Port, LCD_D0_Pin, arg_int);
 8000e2a:	7abb      	ldrb	r3, [r7, #10]
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	2101      	movs	r1, #1
 8000e30:	4833      	ldr	r0, [pc, #204]	@ (8000f00 <u8x8_gpio_and_delay+0x1bc>)
 8000e32:	f001 fe89 	bl	8002b48 <HAL_GPIO_WritePin>

		break;
 8000e36:	e05d      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	case U8X8_MSG_GPIO_D1:
		HAL_GPIO_WritePin(LCD_D1_GPIO_Port, LCD_D1_Pin, arg_int);
 8000e38:	7abb      	ldrb	r3, [r7, #10]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	2102      	movs	r1, #2
 8000e3e:	4830      	ldr	r0, [pc, #192]	@ (8000f00 <u8x8_gpio_and_delay+0x1bc>)
 8000e40:	f001 fe82 	bl	8002b48 <HAL_GPIO_WritePin>

		break;
 8000e44:	e056      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	case U8X8_MSG_GPIO_D2:
		HAL_GPIO_WritePin(LCD_D2_GPIO_Port, LCD_D2_Pin, arg_int);
 8000e46:	7abb      	ldrb	r3, [r7, #10]
 8000e48:	461a      	mov	r2, r3
 8000e4a:	2104      	movs	r1, #4
 8000e4c:	482c      	ldr	r0, [pc, #176]	@ (8000f00 <u8x8_gpio_and_delay+0x1bc>)
 8000e4e:	f001 fe7b 	bl	8002b48 <HAL_GPIO_WritePin>

		break;
 8000e52:	e04f      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	case U8X8_MSG_GPIO_D3:
		HAL_GPIO_WritePin(LCD_D3_GPIO_Port, LCD_D3_Pin, arg_int);
 8000e54:	7abb      	ldrb	r3, [r7, #10]
 8000e56:	461a      	mov	r2, r3
 8000e58:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e5c:	4828      	ldr	r0, [pc, #160]	@ (8000f00 <u8x8_gpio_and_delay+0x1bc>)
 8000e5e:	f001 fe73 	bl	8002b48 <HAL_GPIO_WritePin>

		break;
 8000e62:	e047      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	case U8X8_MSG_GPIO_D4:
		HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, arg_int);
 8000e64:	7abb      	ldrb	r3, [r7, #10]
 8000e66:	461a      	mov	r2, r3
 8000e68:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e6c:	4824      	ldr	r0, [pc, #144]	@ (8000f00 <u8x8_gpio_and_delay+0x1bc>)
 8000e6e:	f001 fe6b 	bl	8002b48 <HAL_GPIO_WritePin>

		break;
 8000e72:	e03f      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	case U8X8_MSG_GPIO_D5:
		HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, arg_int);
 8000e74:	7abb      	ldrb	r3, [r7, #10]
 8000e76:	461a      	mov	r2, r3
 8000e78:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e7c:	4820      	ldr	r0, [pc, #128]	@ (8000f00 <u8x8_gpio_and_delay+0x1bc>)
 8000e7e:	f001 fe63 	bl	8002b48 <HAL_GPIO_WritePin>

		break;
 8000e82:	e037      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	case U8X8_MSG_GPIO_D6:
		HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, arg_int);
 8000e84:	7abb      	ldrb	r3, [r7, #10]
 8000e86:	461a      	mov	r2, r3
 8000e88:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e8c:	481c      	ldr	r0, [pc, #112]	@ (8000f00 <u8x8_gpio_and_delay+0x1bc>)
 8000e8e:	f001 fe5b 	bl	8002b48 <HAL_GPIO_WritePin>

		break;
 8000e92:	e02f      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	case U8X8_MSG_GPIO_D7:
		HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, arg_int);
 8000e94:	7abb      	ldrb	r3, [r7, #10]
 8000e96:	461a      	mov	r2, r3
 8000e98:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e9c:	4818      	ldr	r0, [pc, #96]	@ (8000f00 <u8x8_gpio_and_delay+0x1bc>)
 8000e9e:	f001 fe53 	bl	8002b48 <HAL_GPIO_WritePin>

		break;
 8000ea2:	e027      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	case U8X8_MSG_GPIO_E:
		HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, arg_int);
 8000ea4:	7abb      	ldrb	r3, [r7, #10]
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000eac:	4815      	ldr	r0, [pc, #84]	@ (8000f04 <u8x8_gpio_and_delay+0x1c0>)
 8000eae:	f001 fe4b 	bl	8002b48 <HAL_GPIO_WritePin>

		break;
 8000eb2:	e01f      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	case U8X8_MSG_GPIO_DC:// DC (data/cmd, A0, register select) pin: Output level in arg_int
		HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, arg_int);
 8000eb4:	7abb      	ldrb	r3, [r7, #10]
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ebc:	4811      	ldr	r0, [pc, #68]	@ (8000f04 <u8x8_gpio_and_delay+0x1c0>)
 8000ebe:	f001 fe43 	bl	8002b48 <HAL_GPIO_WritePin>

		break;
 8000ec2:	e017      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	case U8X8_MSG_GPIO_RESET:
		HAL_GPIO_WritePin(LCD_RES_GPIO_Port, LCD_RES_Pin, arg_int);
 8000ec4:	7abb      	ldrb	r3, [r7, #10]
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ecc:	480d      	ldr	r0, [pc, #52]	@ (8000f04 <u8x8_gpio_and_delay+0x1c0>)
 8000ece:	f001 fe3b 	bl	8002b48 <HAL_GPIO_WritePin>

		break;
 8000ed2:	e00f      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	case U8X8_MSG_GPIO_CS1:
		HAL_GPIO_WritePin(LCD_CS1_GPIO_Port, LCD_CS1_Pin, arg_int);
 8000ed4:	7abb      	ldrb	r3, [r7, #10]
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	2101      	movs	r1, #1
 8000eda:	480a      	ldr	r0, [pc, #40]	@ (8000f04 <u8x8_gpio_and_delay+0x1c0>)
 8000edc:	f001 fe34 	bl	8002b48 <HAL_GPIO_WritePin>
		break;
 8000ee0:	e008      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	case U8X8_MSG_GPIO_CS2:
		HAL_GPIO_WritePin(LCD_CS2_GPIO_Port, LCD_CS2_Pin, arg_int);
 8000ee2:	7abb      	ldrb	r3, [r7, #10]
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	2102      	movs	r1, #2
 8000ee8:	4806      	ldr	r0, [pc, #24]	@ (8000f04 <u8x8_gpio_and_delay+0x1c0>)
 8000eea:	f001 fe2d 	bl	8002b48 <HAL_GPIO_WritePin>
		break;
 8000eee:	e001      	b.n	8000ef4 <u8x8_gpio_and_delay+0x1b0>
	default:
		return 0;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	e000      	b.n	8000ef6 <u8x8_gpio_and_delay+0x1b2>

	}
	return 1;
 8000ef4:	2301      	movs	r3, #1

}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3718      	adds	r7, #24
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40020400 	.word	0x40020400
 8000f04:	40020000 	.word	0x40020000

08000f08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	HAL_GPIO_WritePin(MAX_CS1_GPIO_Port, MAX_CS1_Pin, GPIO_PIN_SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	2104      	movs	r1, #4
 8000f10:	4850      	ldr	r0, [pc, #320]	@ (8001054 <main+0x14c>)
 8000f12:	f001 fe19 	bl	8002b48 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAX_CS2_GPIO_Port, MAX_CS2_Pin, GPIO_PIN_SET);
 8000f16:	2201      	movs	r2, #1
 8000f18:	2110      	movs	r1, #16
 8000f1a:	484e      	ldr	r0, [pc, #312]	@ (8001054 <main+0x14c>)
 8000f1c:	f001 fe14 	bl	8002b48 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAX_CS3_GPIO_Port, MAX_CS3_Pin, GPIO_PIN_SET);
 8000f20:	2201      	movs	r2, #1
 8000f22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f26:	484b      	ldr	r0, [pc, #300]	@ (8001054 <main+0x14c>)
 8000f28:	f001 fe0e 	bl	8002b48 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAX_CS4_GPIO_Port, MAX_CS4_Pin, GPIO_PIN_SET);
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f32:	4849      	ldr	r0, [pc, #292]	@ (8001058 <main+0x150>)
 8000f34:	f001 fe08 	bl	8002b48 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAX_CS5_GPIO_Port, MAX_CS5_Pin, GPIO_PIN_SET);
 8000f38:	2201      	movs	r2, #1
 8000f3a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f3e:	4846      	ldr	r0, [pc, #280]	@ (8001058 <main+0x150>)
 8000f40:	f001 fe02 	bl	8002b48 <HAL_GPIO_WritePin>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f44:	f000 ff4c 	bl	8001de0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f48:	f000 f89e 	bl	8001088 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f4c:	f000 fb58 	bl	8001600 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f50:	f000 fb2e 	bl	80015b0 <MX_DMA_Init>
  MX_SPI1_Init();
 8000f54:	f000 f930 	bl	80011b8 <MX_SPI1_Init>
  MX_TIM2_Init();
 8000f58:	f000 f9e8 	bl	800132c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f5c:	f000 fa3a 	bl	80013d4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000f60:	f000 fa8c 	bl	800147c <MX_TIM4_Init>
  MX_I2C1_Init();
 8000f64:	f000 f8fa 	bl	800115c <MX_I2C1_Init>
  MX_TIM1_Init();
 8000f68:	f000 f95e 	bl	8001228 <MX_TIM1_Init>
  MX_TIM9_Init();
 8000f6c:	f000 fada 	bl	8001524 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8000f70:	213c      	movs	r1, #60	@ 0x3c
 8000f72:	483a      	ldr	r0, [pc, #232]	@ (800105c <main+0x154>)
 8000f74:	f003 f94b 	bl	800420e <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8000f78:	213c      	movs	r1, #60	@ 0x3c
 8000f7a:	4839      	ldr	r0, [pc, #228]	@ (8001060 <main+0x158>)
 8000f7c:	f003 f947 	bl	800420e <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8000f80:	213c      	movs	r1, #60	@ 0x3c
 8000f82:	4838      	ldr	r0, [pc, #224]	@ (8001064 <main+0x15c>)
 8000f84:	f003 f943 	bl	800420e <HAL_TIM_Encoder_Start_IT>


  u8g2_Setup_ks0108_128x64_f(&display, U8G2_R0, u8x8_byte_ks0108, u8x8_gpio_and_delay);  // init u8g2 structure
 8000f88:	4b37      	ldr	r3, [pc, #220]	@ (8001068 <main+0x160>)
 8000f8a:	4a38      	ldr	r2, [pc, #224]	@ (800106c <main+0x164>)
 8000f8c:	4938      	ldr	r1, [pc, #224]	@ (8001070 <main+0x168>)
 8000f8e:	4839      	ldr	r0, [pc, #228]	@ (8001074 <main+0x16c>)
 8000f90:	f003 ffd2 	bl	8004f38 <u8g2_Setup_ks0108_128x64_f>
  u8g2_InitDisplay(&display); // send init sequence to the display, display is in sleep mode after this,
 8000f94:	4837      	ldr	r0, [pc, #220]	@ (8001074 <main+0x16c>)
 8000f96:	f005 fcbf 	bl	8006918 <u8x8_InitDisplay>
  u8g2_SetPowerSave(&display, 0); // wake up display
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4835      	ldr	r0, [pc, #212]	@ (8001074 <main+0x16c>)
 8000f9e:	f005 fcca 	bl	8006936 <u8x8_SetPowerSave>


  u8g2_ClearDisplay(&display);
 8000fa2:	4834      	ldr	r0, [pc, #208]	@ (8001074 <main+0x16c>)
 8000fa4:	f003 ffa3 	bl	8004eee <u8g2_ClearDisplay>
  u8g2_SetFont(&display, u8g2_font_ncenB14_tr);
 8000fa8:	4933      	ldr	r1, [pc, #204]	@ (8001078 <main+0x170>)
 8000faa:	4832      	ldr	r0, [pc, #200]	@ (8001074 <main+0x16c>)
 8000fac:	f004 fd74 	bl	8005a98 <u8g2_SetFont>
  u8g2_DrawStr(&display, 0,15,"Hello World!");
 8000fb0:	4b32      	ldr	r3, [pc, #200]	@ (800107c <main+0x174>)
 8000fb2:	220f      	movs	r2, #15
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	482f      	ldr	r0, [pc, #188]	@ (8001074 <main+0x16c>)
 8000fb8:	f004 fccc 	bl	8005954 <u8g2_DrawStr>
  u8g2_SendBuffer(&display);
 8000fbc:	482d      	ldr	r0, [pc, #180]	@ (8001074 <main+0x16c>)
 8000fbe:	f003 ff2e 	bl	8004e1e <u8g2_SendBuffer>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_Delay(250);
 8000fc2:	20fa      	movs	r0, #250	@ 0xfa
 8000fc4:	f000 ff7e 	bl	8001ec4 <HAL_Delay>
	  HAL_GPIO_WritePin(MAX_CS1_GPIO_Port, MAX_CS1_Pin, GPIO_PIN_RESET);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2104      	movs	r1, #4
 8000fcc:	4821      	ldr	r0, [pc, #132]	@ (8001054 <main+0x14c>)
 8000fce:	f001 fdbb 	bl	8002b48 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive_DMA(&hspi1, (uint8_t*)buffer, 1);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	492a      	ldr	r1, [pc, #168]	@ (8001080 <main+0x178>)
 8000fd6:	482b      	ldr	r0, [pc, #172]	@ (8001084 <main+0x17c>)
 8000fd8:	f002 fc22 	bl	8003820 <HAL_SPI_Receive_DMA>
	  HAL_Delay(250);
 8000fdc:	20fa      	movs	r0, #250	@ 0xfa
 8000fde:	f000 ff71 	bl	8001ec4 <HAL_Delay>
	  HAL_GPIO_WritePin(MAX_CS2_GPIO_Port, MAX_CS2_Pin, GPIO_PIN_RESET);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2110      	movs	r1, #16
 8000fe6:	481b      	ldr	r0, [pc, #108]	@ (8001054 <main+0x14c>)
 8000fe8:	f001 fdae 	bl	8002b48 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive_DMA(&hspi1, (uint8_t*)buffer, 1);
 8000fec:	2201      	movs	r2, #1
 8000fee:	4924      	ldr	r1, [pc, #144]	@ (8001080 <main+0x178>)
 8000ff0:	4824      	ldr	r0, [pc, #144]	@ (8001084 <main+0x17c>)
 8000ff2:	f002 fc15 	bl	8003820 <HAL_SPI_Receive_DMA>
	  HAL_Delay(250);
 8000ff6:	20fa      	movs	r0, #250	@ 0xfa
 8000ff8:	f000 ff64 	bl	8001ec4 <HAL_Delay>
	  HAL_GPIO_WritePin(MAX_CS3_GPIO_Port, MAX_CS3_Pin, GPIO_PIN_RESET);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001002:	4814      	ldr	r0, [pc, #80]	@ (8001054 <main+0x14c>)
 8001004:	f001 fda0 	bl	8002b48 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive_DMA(&hspi1, (uint8_t*)buffer, 1);
 8001008:	2201      	movs	r2, #1
 800100a:	491d      	ldr	r1, [pc, #116]	@ (8001080 <main+0x178>)
 800100c:	481d      	ldr	r0, [pc, #116]	@ (8001084 <main+0x17c>)
 800100e:	f002 fc07 	bl	8003820 <HAL_SPI_Receive_DMA>
	  HAL_Delay(250);
 8001012:	20fa      	movs	r0, #250	@ 0xfa
 8001014:	f000 ff56 	bl	8001ec4 <HAL_Delay>
	  HAL_GPIO_WritePin(MAX_CS4_GPIO_Port, MAX_CS4_Pin, GPIO_PIN_RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800101e:	480e      	ldr	r0, [pc, #56]	@ (8001058 <main+0x150>)
 8001020:	f001 fd92 	bl	8002b48 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive_DMA(&hspi1, (uint8_t*)buffer, 1);
 8001024:	2201      	movs	r2, #1
 8001026:	4916      	ldr	r1, [pc, #88]	@ (8001080 <main+0x178>)
 8001028:	4816      	ldr	r0, [pc, #88]	@ (8001084 <main+0x17c>)
 800102a:	f002 fbf9 	bl	8003820 <HAL_SPI_Receive_DMA>
	  HAL_Delay(250);
 800102e:	20fa      	movs	r0, #250	@ 0xfa
 8001030:	f000 ff48 	bl	8001ec4 <HAL_Delay>
	  HAL_GPIO_WritePin(MAX_CS5_GPIO_Port, MAX_CS5_Pin, GPIO_PIN_RESET);
 8001034:	2200      	movs	r2, #0
 8001036:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800103a:	4807      	ldr	r0, [pc, #28]	@ (8001058 <main+0x150>)
 800103c:	f001 fd84 	bl	8002b48 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive_DMA(&hspi1, (uint8_t*)buffer, 1);
 8001040:	2201      	movs	r2, #1
 8001042:	490f      	ldr	r1, [pc, #60]	@ (8001080 <main+0x178>)
 8001044:	480f      	ldr	r0, [pc, #60]	@ (8001084 <main+0x17c>)
 8001046:	f002 fbeb 	bl	8003820 <HAL_SPI_Receive_DMA>
	  HAL_Delay(250);
 800104a:	20fa      	movs	r0, #250	@ 0xfa
 800104c:	f000 ff3a 	bl	8001ec4 <HAL_Delay>
	  HAL_Delay(250);
 8001050:	bf00      	nop
 8001052:	e7b6      	b.n	8000fc2 <main+0xba>
 8001054:	40020000 	.word	0x40020000
 8001058:	40020800 	.word	0x40020800
 800105c:	200001dc 	.word	0x200001dc
 8001060:	20000224 	.word	0x20000224
 8001064:	2000026c 	.word	0x2000026c
 8001068:	08000d45 	.word	0x08000d45
 800106c:	08006295 	.word	0x08006295
 8001070:	0800731c 	.word	0x0800731c
 8001074:	2000035c 	.word	0x2000035c
 8001078:	08006af4 	.word	0x08006af4
 800107c:	08006ac4 	.word	0x08006ac4
 8001080:	200002fc 	.word	0x200002fc
 8001084:	2000007c 	.word	0x2000007c

08001088 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b094      	sub	sp, #80	@ 0x50
 800108c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800108e:	f107 0320 	add.w	r3, r7, #32
 8001092:	2230      	movs	r2, #48	@ 0x30
 8001094:	2100      	movs	r1, #0
 8001096:	4618      	mov	r0, r3
 8001098:	f005 fcdb 	bl	8006a52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800109c:	f107 030c 	add.w	r3, r7, #12
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
 80010aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ac:	2300      	movs	r3, #0
 80010ae:	60bb      	str	r3, [r7, #8]
 80010b0:	4b28      	ldr	r3, [pc, #160]	@ (8001154 <SystemClock_Config+0xcc>)
 80010b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b4:	4a27      	ldr	r2, [pc, #156]	@ (8001154 <SystemClock_Config+0xcc>)
 80010b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80010bc:	4b25      	ldr	r3, [pc, #148]	@ (8001154 <SystemClock_Config+0xcc>)
 80010be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010c4:	60bb      	str	r3, [r7, #8]
 80010c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80010c8:	2300      	movs	r3, #0
 80010ca:	607b      	str	r3, [r7, #4]
 80010cc:	4b22      	ldr	r3, [pc, #136]	@ (8001158 <SystemClock_Config+0xd0>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80010d4:	4a20      	ldr	r2, [pc, #128]	@ (8001158 <SystemClock_Config+0xd0>)
 80010d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80010da:	6013      	str	r3, [r2, #0]
 80010dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001158 <SystemClock_Config+0xd0>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010e4:	607b      	str	r3, [r7, #4]
 80010e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010e8:	2302      	movs	r3, #2
 80010ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010ec:	2301      	movs	r3, #1
 80010ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010f0:	2310      	movs	r3, #16
 80010f2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010f4:	2302      	movs	r3, #2
 80010f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010f8:	2300      	movs	r3, #0
 80010fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80010fc:	2308      	movs	r3, #8
 80010fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001100:	2354      	movs	r3, #84	@ 0x54
 8001102:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001104:	2302      	movs	r3, #2
 8001106:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001108:	2304      	movs	r3, #4
 800110a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800110c:	f107 0320 	add.w	r3, r7, #32
 8001110:	4618      	mov	r0, r3
 8001112:	f001 fe77 	bl	8002e04 <HAL_RCC_OscConfig>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800111c:	f000 fafe 	bl	800171c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001120:	230f      	movs	r3, #15
 8001122:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001124:	2302      	movs	r3, #2
 8001126:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800112c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001130:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001132:	2300      	movs	r3, #0
 8001134:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001136:	f107 030c 	add.w	r3, r7, #12
 800113a:	2102      	movs	r1, #2
 800113c:	4618      	mov	r0, r3
 800113e:	f002 f8d9 	bl	80032f4 <HAL_RCC_ClockConfig>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001148:	f000 fae8 	bl	800171c <Error_Handler>
  }
}
 800114c:	bf00      	nop
 800114e:	3750      	adds	r7, #80	@ 0x50
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40023800 	.word	0x40023800
 8001158:	40007000 	.word	0x40007000

0800115c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001160:	4b12      	ldr	r3, [pc, #72]	@ (80011ac <MX_I2C1_Init+0x50>)
 8001162:	4a13      	ldr	r2, [pc, #76]	@ (80011b0 <MX_I2C1_Init+0x54>)
 8001164:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001166:	4b11      	ldr	r3, [pc, #68]	@ (80011ac <MX_I2C1_Init+0x50>)
 8001168:	4a12      	ldr	r2, [pc, #72]	@ (80011b4 <MX_I2C1_Init+0x58>)
 800116a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800116c:	4b0f      	ldr	r3, [pc, #60]	@ (80011ac <MX_I2C1_Init+0x50>)
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001172:	4b0e      	ldr	r3, [pc, #56]	@ (80011ac <MX_I2C1_Init+0x50>)
 8001174:	2200      	movs	r2, #0
 8001176:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001178:	4b0c      	ldr	r3, [pc, #48]	@ (80011ac <MX_I2C1_Init+0x50>)
 800117a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800117e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001180:	4b0a      	ldr	r3, [pc, #40]	@ (80011ac <MX_I2C1_Init+0x50>)
 8001182:	2200      	movs	r2, #0
 8001184:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001186:	4b09      	ldr	r3, [pc, #36]	@ (80011ac <MX_I2C1_Init+0x50>)
 8001188:	2200      	movs	r2, #0
 800118a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800118c:	4b07      	ldr	r3, [pc, #28]	@ (80011ac <MX_I2C1_Init+0x50>)
 800118e:	2200      	movs	r2, #0
 8001190:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001192:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <MX_I2C1_Init+0x50>)
 8001194:	2200      	movs	r2, #0
 8001196:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001198:	4804      	ldr	r0, [pc, #16]	@ (80011ac <MX_I2C1_Init+0x50>)
 800119a:	f001 fcef 	bl	8002b7c <HAL_I2C_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011a4:	f000 faba 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011a8:	bf00      	nop
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20000028 	.word	0x20000028
 80011b0:	40005400 	.word	0x40005400
 80011b4:	000186a0 	.word	0x000186a0

080011b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011bc:	4b18      	ldr	r3, [pc, #96]	@ (8001220 <MX_SPI1_Init+0x68>)
 80011be:	4a19      	ldr	r2, [pc, #100]	@ (8001224 <MX_SPI1_Init+0x6c>)
 80011c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011c2:	4b17      	ldr	r3, [pc, #92]	@ (8001220 <MX_SPI1_Init+0x68>)
 80011c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011ca:	4b15      	ldr	r3, [pc, #84]	@ (8001220 <MX_SPI1_Init+0x68>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80011d0:	4b13      	ldr	r3, [pc, #76]	@ (8001220 <MX_SPI1_Init+0x68>)
 80011d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80011d6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80011d8:	4b11      	ldr	r3, [pc, #68]	@ (8001220 <MX_SPI1_Init+0x68>)
 80011da:	2202      	movs	r2, #2
 80011dc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80011de:	4b10      	ldr	r3, [pc, #64]	@ (8001220 <MX_SPI1_Init+0x68>)
 80011e0:	2201      	movs	r2, #1
 80011e2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001220 <MX_SPI1_Init+0x68>)
 80011e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011ea:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80011ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001220 <MX_SPI1_Init+0x68>)
 80011ee:	2238      	movs	r2, #56	@ 0x38
 80011f0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001220 <MX_SPI1_Init+0x68>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011f8:	4b09      	ldr	r3, [pc, #36]	@ (8001220 <MX_SPI1_Init+0x68>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011fe:	4b08      	ldr	r3, [pc, #32]	@ (8001220 <MX_SPI1_Init+0x68>)
 8001200:	2200      	movs	r2, #0
 8001202:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001204:	4b06      	ldr	r3, [pc, #24]	@ (8001220 <MX_SPI1_Init+0x68>)
 8001206:	220a      	movs	r2, #10
 8001208:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800120a:	4805      	ldr	r0, [pc, #20]	@ (8001220 <MX_SPI1_Init+0x68>)
 800120c:	f002 fa7e 	bl	800370c <HAL_SPI_Init>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001216:	f000 fa81 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	2000007c 	.word	0x2000007c
 8001224:	40013000 	.word	0x40013000

08001228 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b092      	sub	sp, #72	@ 0x48
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800122e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001238:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]
 8001246:	611a      	str	r2, [r3, #16]
 8001248:	615a      	str	r2, [r3, #20]
 800124a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	2220      	movs	r2, #32
 8001250:	2100      	movs	r1, #0
 8001252:	4618      	mov	r0, r3
 8001254:	f005 fbfd 	bl	8006a52 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001258:	4b32      	ldr	r3, [pc, #200]	@ (8001324 <MX_TIM1_Init+0xfc>)
 800125a:	4a33      	ldr	r2, [pc, #204]	@ (8001328 <MX_TIM1_Init+0x100>)
 800125c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800125e:	4b31      	ldr	r3, [pc, #196]	@ (8001324 <MX_TIM1_Init+0xfc>)
 8001260:	2200      	movs	r2, #0
 8001262:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001264:	4b2f      	ldr	r3, [pc, #188]	@ (8001324 <MX_TIM1_Init+0xfc>)
 8001266:	2200      	movs	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800126a:	4b2e      	ldr	r3, [pc, #184]	@ (8001324 <MX_TIM1_Init+0xfc>)
 800126c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001270:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001272:	4b2c      	ldr	r3, [pc, #176]	@ (8001324 <MX_TIM1_Init+0xfc>)
 8001274:	2200      	movs	r2, #0
 8001276:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001278:	4b2a      	ldr	r3, [pc, #168]	@ (8001324 <MX_TIM1_Init+0xfc>)
 800127a:	2200      	movs	r2, #0
 800127c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800127e:	4b29      	ldr	r3, [pc, #164]	@ (8001324 <MX_TIM1_Init+0xfc>)
 8001280:	2200      	movs	r2, #0
 8001282:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001284:	4827      	ldr	r0, [pc, #156]	@ (8001324 <MX_TIM1_Init+0xfc>)
 8001286:	f002 fecd 	bl	8004024 <HAL_TIM_PWM_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001290:	f000 fa44 	bl	800171c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001294:	2300      	movs	r3, #0
 8001296:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001298:	2300      	movs	r3, #0
 800129a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800129c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80012a0:	4619      	mov	r1, r3
 80012a2:	4820      	ldr	r0, [pc, #128]	@ (8001324 <MX_TIM1_Init+0xfc>)
 80012a4:	f003 fc74 	bl	8004b90 <HAL_TIMEx_MasterConfigSynchronization>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80012ae:	f000 fa35 	bl	800171c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012b2:	2360      	movs	r3, #96	@ 0x60
 80012b4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80012b6:	2300      	movs	r3, #0
 80012b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012ba:	2300      	movs	r3, #0
 80012bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012be:	2300      	movs	r3, #0
 80012c0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012c2:	2300      	movs	r3, #0
 80012c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012c6:	2300      	movs	r3, #0
 80012c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80012ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ce:	220c      	movs	r2, #12
 80012d0:	4619      	mov	r1, r3
 80012d2:	4814      	ldr	r0, [pc, #80]	@ (8001324 <MX_TIM1_Init+0xfc>)
 80012d4:	f003 f93a 	bl	800454c <HAL_TIM_PWM_ConfigChannel>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 80012de:	f000 fa1d 	bl	800171c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012e2:	2300      	movs	r3, #0
 80012e4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80012e6:	2300      	movs	r3, #0
 80012e8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80012ee:	2300      	movs	r3, #0
 80012f0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80012f2:	2300      	movs	r3, #0
 80012f4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80012f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012fa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80012fc:	2300      	movs	r3, #0
 80012fe:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001300:	1d3b      	adds	r3, r7, #4
 8001302:	4619      	mov	r1, r3
 8001304:	4807      	ldr	r0, [pc, #28]	@ (8001324 <MX_TIM1_Init+0xfc>)
 8001306:	f003 fcb1 	bl	8004c6c <HAL_TIMEx_ConfigBreakDeadTime>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8001310:	f000 fa04 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001314:	4803      	ldr	r0, [pc, #12]	@ (8001324 <MX_TIM1_Init+0xfc>)
 8001316:	f000 fc65 	bl	8001be4 <HAL_TIM_MspPostInit>

}
 800131a:	bf00      	nop
 800131c:	3748      	adds	r7, #72	@ 0x48
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	20000194 	.word	0x20000194
 8001328:	40010000 	.word	0x40010000

0800132c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b08c      	sub	sp, #48	@ 0x30
 8001330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001332:	f107 030c 	add.w	r3, r7, #12
 8001336:	2224      	movs	r2, #36	@ 0x24
 8001338:	2100      	movs	r1, #0
 800133a:	4618      	mov	r0, r3
 800133c:	f005 fb89 	bl	8006a52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001340:	1d3b      	adds	r3, r7, #4
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001348:	4b21      	ldr	r3, [pc, #132]	@ (80013d0 <MX_TIM2_Init+0xa4>)
 800134a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800134e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001350:	4b1f      	ldr	r3, [pc, #124]	@ (80013d0 <MX_TIM2_Init+0xa4>)
 8001352:	2200      	movs	r2, #0
 8001354:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001356:	4b1e      	ldr	r3, [pc, #120]	@ (80013d0 <MX_TIM2_Init+0xa4>)
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;
 800135c:	4b1c      	ldr	r3, [pc, #112]	@ (80013d0 <MX_TIM2_Init+0xa4>)
 800135e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001362:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001364:	4b1a      	ldr	r3, [pc, #104]	@ (80013d0 <MX_TIM2_Init+0xa4>)
 8001366:	2200      	movs	r2, #0
 8001368:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800136a:	4b19      	ldr	r3, [pc, #100]	@ (80013d0 <MX_TIM2_Init+0xa4>)
 800136c:	2200      	movs	r2, #0
 800136e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001370:	2303      	movs	r3, #3
 8001372:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001374:	2302      	movs	r3, #2
 8001376:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001378:	2301      	movs	r3, #1
 800137a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800137c:	2300      	movs	r3, #0
 800137e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8001380:	2304      	movs	r3, #4
 8001382:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001384:	2302      	movs	r3, #2
 8001386:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001388:	2301      	movs	r3, #1
 800138a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800138c:	2300      	movs	r3, #0
 800138e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8001390:	2304      	movs	r3, #4
 8001392:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001394:	f107 030c 	add.w	r3, r7, #12
 8001398:	4619      	mov	r1, r3
 800139a:	480d      	ldr	r0, [pc, #52]	@ (80013d0 <MX_TIM2_Init+0xa4>)
 800139c:	f002 fe91 	bl	80040c2 <HAL_TIM_Encoder_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80013a6:	f000 f9b9 	bl	800171c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013aa:	2300      	movs	r3, #0
 80013ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ae:	2300      	movs	r3, #0
 80013b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	4619      	mov	r1, r3
 80013b6:	4806      	ldr	r0, [pc, #24]	@ (80013d0 <MX_TIM2_Init+0xa4>)
 80013b8:	f003 fbea 	bl	8004b90 <HAL_TIMEx_MasterConfigSynchronization>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80013c2:	f000 f9ab 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013c6:	bf00      	nop
 80013c8:	3730      	adds	r7, #48	@ 0x30
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	200001dc 	.word	0x200001dc

080013d4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08c      	sub	sp, #48	@ 0x30
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013da:	f107 030c 	add.w	r3, r7, #12
 80013de:	2224      	movs	r2, #36	@ 0x24
 80013e0:	2100      	movs	r1, #0
 80013e2:	4618      	mov	r0, r3
 80013e4:	f005 fb35 	bl	8006a52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e8:	1d3b      	adds	r3, r7, #4
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013f0:	4b20      	ldr	r3, [pc, #128]	@ (8001474 <MX_TIM3_Init+0xa0>)
 80013f2:	4a21      	ldr	r2, [pc, #132]	@ (8001478 <MX_TIM3_Init+0xa4>)
 80013f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80013f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001474 <MX_TIM3_Init+0xa0>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001474 <MX_TIM3_Init+0xa0>)
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001402:	4b1c      	ldr	r3, [pc, #112]	@ (8001474 <MX_TIM3_Init+0xa0>)
 8001404:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001408:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800140a:	4b1a      	ldr	r3, [pc, #104]	@ (8001474 <MX_TIM3_Init+0xa0>)
 800140c:	2200      	movs	r2, #0
 800140e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001410:	4b18      	ldr	r3, [pc, #96]	@ (8001474 <MX_TIM3_Init+0xa0>)
 8001412:	2200      	movs	r2, #0
 8001414:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001416:	2303      	movs	r3, #3
 8001418:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800141a:	2302      	movs	r3, #2
 800141c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800141e:	2301      	movs	r3, #1
 8001420:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001422:	2300      	movs	r3, #0
 8001424:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8001426:	2304      	movs	r3, #4
 8001428:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800142a:	2302      	movs	r3, #2
 800142c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800142e:	2301      	movs	r3, #1
 8001430:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001432:	2300      	movs	r3, #0
 8001434:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8001436:	2304      	movs	r3, #4
 8001438:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800143a:	f107 030c 	add.w	r3, r7, #12
 800143e:	4619      	mov	r1, r3
 8001440:	480c      	ldr	r0, [pc, #48]	@ (8001474 <MX_TIM3_Init+0xa0>)
 8001442:	f002 fe3e 	bl	80040c2 <HAL_TIM_Encoder_Init>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800144c:	f000 f966 	bl	800171c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001450:	2300      	movs	r3, #0
 8001452:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001454:	2300      	movs	r3, #0
 8001456:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001458:	1d3b      	adds	r3, r7, #4
 800145a:	4619      	mov	r1, r3
 800145c:	4805      	ldr	r0, [pc, #20]	@ (8001474 <MX_TIM3_Init+0xa0>)
 800145e:	f003 fb97 	bl	8004b90 <HAL_TIMEx_MasterConfigSynchronization>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001468:	f000 f958 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800146c:	bf00      	nop
 800146e:	3730      	adds	r7, #48	@ 0x30
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	20000224 	.word	0x20000224
 8001478:	40000400 	.word	0x40000400

0800147c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b08c      	sub	sp, #48	@ 0x30
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001482:	f107 030c 	add.w	r3, r7, #12
 8001486:	2224      	movs	r2, #36	@ 0x24
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f005 fae1 	bl	8006a52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001490:	1d3b      	adds	r3, r7, #4
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001498:	4b20      	ldr	r3, [pc, #128]	@ (800151c <MX_TIM4_Init+0xa0>)
 800149a:	4a21      	ldr	r2, [pc, #132]	@ (8001520 <MX_TIM4_Init+0xa4>)
 800149c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800149e:	4b1f      	ldr	r3, [pc, #124]	@ (800151c <MX_TIM4_Init+0xa0>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014a4:	4b1d      	ldr	r3, [pc, #116]	@ (800151c <MX_TIM4_Init+0xa0>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80014aa:	4b1c      	ldr	r3, [pc, #112]	@ (800151c <MX_TIM4_Init+0xa0>)
 80014ac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014b0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014b2:	4b1a      	ldr	r3, [pc, #104]	@ (800151c <MX_TIM4_Init+0xa0>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014b8:	4b18      	ldr	r3, [pc, #96]	@ (800151c <MX_TIM4_Init+0xa0>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014be:	2303      	movs	r3, #3
 80014c0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80014c2:	2302      	movs	r3, #2
 80014c4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014c6:	2301      	movs	r3, #1
 80014c8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014ce:	2300      	movs	r3, #0
 80014d0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80014d2:	2302      	movs	r3, #2
 80014d4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014d6:	2301      	movs	r3, #1
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014da:	2300      	movs	r3, #0
 80014dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80014de:	2300      	movs	r3, #0
 80014e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80014e2:	f107 030c 	add.w	r3, r7, #12
 80014e6:	4619      	mov	r1, r3
 80014e8:	480c      	ldr	r0, [pc, #48]	@ (800151c <MX_TIM4_Init+0xa0>)
 80014ea:	f002 fdea 	bl	80040c2 <HAL_TIM_Encoder_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80014f4:	f000 f912 	bl	800171c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f8:	2300      	movs	r3, #0
 80014fa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014fc:	2300      	movs	r3, #0
 80014fe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001500:	1d3b      	adds	r3, r7, #4
 8001502:	4619      	mov	r1, r3
 8001504:	4805      	ldr	r0, [pc, #20]	@ (800151c <MX_TIM4_Init+0xa0>)
 8001506:	f003 fb43 	bl	8004b90 <HAL_TIMEx_MasterConfigSynchronization>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001510:	f000 f904 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001514:	bf00      	nop
 8001516:	3730      	adds	r7, #48	@ 0x30
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	2000026c 	.word	0x2000026c
 8001520:	40000800 	.word	0x40000800

08001524 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b088      	sub	sp, #32
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800152a:	1d3b      	adds	r3, r7, #4
 800152c:	2200      	movs	r2, #0
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	605a      	str	r2, [r3, #4]
 8001532:	609a      	str	r2, [r3, #8]
 8001534:	60da      	str	r2, [r3, #12]
 8001536:	611a      	str	r2, [r3, #16]
 8001538:	615a      	str	r2, [r3, #20]
 800153a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800153c:	4b1a      	ldr	r3, [pc, #104]	@ (80015a8 <MX_TIM9_Init+0x84>)
 800153e:	4a1b      	ldr	r2, [pc, #108]	@ (80015ac <MX_TIM9_Init+0x88>)
 8001540:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001542:	4b19      	ldr	r3, [pc, #100]	@ (80015a8 <MX_TIM9_Init+0x84>)
 8001544:	2200      	movs	r2, #0
 8001546:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001548:	4b17      	ldr	r3, [pc, #92]	@ (80015a8 <MX_TIM9_Init+0x84>)
 800154a:	2200      	movs	r2, #0
 800154c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 800154e:	4b16      	ldr	r3, [pc, #88]	@ (80015a8 <MX_TIM9_Init+0x84>)
 8001550:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001554:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001556:	4b14      	ldr	r3, [pc, #80]	@ (80015a8 <MX_TIM9_Init+0x84>)
 8001558:	2200      	movs	r2, #0
 800155a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800155c:	4b12      	ldr	r3, [pc, #72]	@ (80015a8 <MX_TIM9_Init+0x84>)
 800155e:	2200      	movs	r2, #0
 8001560:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001562:	4811      	ldr	r0, [pc, #68]	@ (80015a8 <MX_TIM9_Init+0x84>)
 8001564:	f002 fd5e 	bl	8004024 <HAL_TIM_PWM_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 800156e:	f000 f8d5 	bl	800171c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001572:	2360      	movs	r3, #96	@ 0x60
 8001574:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001576:	2300      	movs	r3, #0
 8001578:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800157a:	2300      	movs	r3, #0
 800157c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800157e:	2300      	movs	r3, #0
 8001580:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	2204      	movs	r2, #4
 8001586:	4619      	mov	r1, r3
 8001588:	4807      	ldr	r0, [pc, #28]	@ (80015a8 <MX_TIM9_Init+0x84>)
 800158a:	f002 ffdf 	bl	800454c <HAL_TIM_PWM_ConfigChannel>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8001594:	f000 f8c2 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001598:	4803      	ldr	r0, [pc, #12]	@ (80015a8 <MX_TIM9_Init+0x84>)
 800159a:	f000 fb23 	bl	8001be4 <HAL_TIM_MspPostInit>

}
 800159e:	bf00      	nop
 80015a0:	3720      	adds	r7, #32
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200002b4 	.word	0x200002b4
 80015ac:	40014000 	.word	0x40014000

080015b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015b6:	2300      	movs	r3, #0
 80015b8:	607b      	str	r3, [r7, #4]
 80015ba:	4b10      	ldr	r3, [pc, #64]	@ (80015fc <MX_DMA_Init+0x4c>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015be:	4a0f      	ldr	r2, [pc, #60]	@ (80015fc <MX_DMA_Init+0x4c>)
 80015c0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c6:	4b0d      	ldr	r3, [pc, #52]	@ (80015fc <MX_DMA_Init+0x4c>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015ce:	607b      	str	r3, [r7, #4]
 80015d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80015d2:	2200      	movs	r2, #0
 80015d4:	2100      	movs	r1, #0
 80015d6:	2038      	movs	r0, #56	@ 0x38
 80015d8:	f000 fd73 	bl	80020c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80015dc:	2038      	movs	r0, #56	@ 0x38
 80015de:	f000 fd8c 	bl	80020fa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2100      	movs	r1, #0
 80015e6:	203b      	movs	r0, #59	@ 0x3b
 80015e8:	f000 fd6b 	bl	80020c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80015ec:	203b      	movs	r0, #59	@ 0x3b
 80015ee:	f000 fd84 	bl	80020fa <HAL_NVIC_EnableIRQ>

}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40023800 	.word	0x40023800

08001600 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b08a      	sub	sp, #40	@ 0x28
 8001604:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001606:	f107 0314 	add.w	r3, r7, #20
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	60da      	str	r2, [r3, #12]
 8001614:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	613b      	str	r3, [r7, #16]
 800161a:	4b3c      	ldr	r3, [pc, #240]	@ (800170c <MX_GPIO_Init+0x10c>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161e:	4a3b      	ldr	r2, [pc, #236]	@ (800170c <MX_GPIO_Init+0x10c>)
 8001620:	f043 0304 	orr.w	r3, r3, #4
 8001624:	6313      	str	r3, [r2, #48]	@ 0x30
 8001626:	4b39      	ldr	r3, [pc, #228]	@ (800170c <MX_GPIO_Init+0x10c>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162a:	f003 0304 	and.w	r3, r3, #4
 800162e:	613b      	str	r3, [r7, #16]
 8001630:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	4b35      	ldr	r3, [pc, #212]	@ (800170c <MX_GPIO_Init+0x10c>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163a:	4a34      	ldr	r2, [pc, #208]	@ (800170c <MX_GPIO_Init+0x10c>)
 800163c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001640:	6313      	str	r3, [r2, #48]	@ 0x30
 8001642:	4b32      	ldr	r3, [pc, #200]	@ (800170c <MX_GPIO_Init+0x10c>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	4b2e      	ldr	r3, [pc, #184]	@ (800170c <MX_GPIO_Init+0x10c>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001656:	4a2d      	ldr	r2, [pc, #180]	@ (800170c <MX_GPIO_Init+0x10c>)
 8001658:	f043 0301 	orr.w	r3, r3, #1
 800165c:	6313      	str	r3, [r2, #48]	@ 0x30
 800165e:	4b2b      	ldr	r3, [pc, #172]	@ (800170c <MX_GPIO_Init+0x10c>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	60bb      	str	r3, [r7, #8]
 8001668:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	4b27      	ldr	r3, [pc, #156]	@ (800170c <MX_GPIO_Init+0x10c>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001672:	4a26      	ldr	r2, [pc, #152]	@ (800170c <MX_GPIO_Init+0x10c>)
 8001674:	f043 0302 	orr.w	r3, r3, #2
 8001678:	6313      	str	r3, [r2, #48]	@ 0x30
 800167a:	4b24      	ldr	r3, [pc, #144]	@ (800170c <MX_GPIO_Init+0x10c>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	607b      	str	r3, [r7, #4]
 8001684:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MAX_CS5_Pin|MAX_CS4_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 8001686:	2200      	movs	r2, #0
 8001688:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800168c:	4820      	ldr	r0, [pc, #128]	@ (8001710 <MX_GPIO_Init+0x110>)
 800168e:	f001 fa5b 	bl	8002b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_CS1_Pin|LCD_CS2_Pin|MAX_CS1_Pin|MAX_CS2_Pin
 8001692:	2200      	movs	r2, #0
 8001694:	f241 7117 	movw	r1, #5911	@ 0x1717
 8001698:	481e      	ldr	r0, [pc, #120]	@ (8001714 <MX_GPIO_Init+0x114>)
 800169a:	f001 fa55 	bl	8002b48 <HAL_GPIO_WritePin>
                          |LCD_RS_Pin|MAX_CS3_Pin|LCD_EN_Pin|LCD_RES_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin
 800169e:	2200      	movs	r2, #0
 80016a0:	f24f 4107 	movw	r1, #62471	@ 0xf407
 80016a4:	481c      	ldr	r0, [pc, #112]	@ (8001718 <MX_GPIO_Init+0x118>)
 80016a6:	f001 fa4f 	bl	8002b48 <HAL_GPIO_WritePin>
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : MAX_CS5_Pin MAX_CS4_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = MAX_CS5_Pin|MAX_CS4_Pin|BUZZER_Pin;
 80016aa:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80016ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b0:	2301      	movs	r3, #1
 80016b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b8:	2300      	movs	r3, #0
 80016ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	4619      	mov	r1, r3
 80016c2:	4813      	ldr	r0, [pc, #76]	@ (8001710 <MX_GPIO_Init+0x110>)
 80016c4:	f001 f8a4 	bl	8002810 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CS1_Pin LCD_CS2_Pin MAX_CS1_Pin MAX_CS2_Pin
                           LCD_RS_Pin MAX_CS3_Pin LCD_EN_Pin LCD_RES_Pin */
  GPIO_InitStruct.Pin = LCD_CS1_Pin|LCD_CS2_Pin|MAX_CS1_Pin|MAX_CS2_Pin
 80016c8:	f241 7317 	movw	r3, #5911	@ 0x1717
 80016cc:	617b      	str	r3, [r7, #20]
                          |LCD_RS_Pin|MAX_CS3_Pin|LCD_EN_Pin|LCD_RES_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ce:	2301      	movs	r3, #1
 80016d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d6:	2300      	movs	r3, #0
 80016d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	4619      	mov	r1, r3
 80016e0:	480c      	ldr	r0, [pc, #48]	@ (8001714 <MX_GPIO_Init+0x114>)
 80016e2:	f001 f895 	bl	8002810 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D0_Pin LCD_D1_Pin LCD_D2_Pin LCD_D3_Pin
                           LCD_D4_Pin LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin
 80016e6:	f24f 4307 	movw	r3, #62471	@ 0xf407
 80016ea:	617b      	str	r3, [r7, #20]
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ec:	2301      	movs	r3, #1
 80016ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f4:	2300      	movs	r3, #0
 80016f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	4619      	mov	r1, r3
 80016fe:	4806      	ldr	r0, [pc, #24]	@ (8001718 <MX_GPIO_Init+0x118>)
 8001700:	f001 f886 	bl	8002810 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001704:	bf00      	nop
 8001706:	3728      	adds	r7, #40	@ 0x28
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40023800 	.word	0x40023800
 8001710:	40020800 	.word	0x40020800
 8001714:	40020000 	.word	0x40020000
 8001718:	40020400 	.word	0x40020400

0800171c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001720:	b672      	cpsid	i
}
 8001722:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <Error_Handler+0x8>

08001728 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	607b      	str	r3, [r7, #4]
 8001732:	4b10      	ldr	r3, [pc, #64]	@ (8001774 <HAL_MspInit+0x4c>)
 8001734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001736:	4a0f      	ldr	r2, [pc, #60]	@ (8001774 <HAL_MspInit+0x4c>)
 8001738:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800173c:	6453      	str	r3, [r2, #68]	@ 0x44
 800173e:	4b0d      	ldr	r3, [pc, #52]	@ (8001774 <HAL_MspInit+0x4c>)
 8001740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001742:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001746:	607b      	str	r3, [r7, #4]
 8001748:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	603b      	str	r3, [r7, #0]
 800174e:	4b09      	ldr	r3, [pc, #36]	@ (8001774 <HAL_MspInit+0x4c>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001752:	4a08      	ldr	r2, [pc, #32]	@ (8001774 <HAL_MspInit+0x4c>)
 8001754:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001758:	6413      	str	r3, [r2, #64]	@ 0x40
 800175a:	4b06      	ldr	r3, [pc, #24]	@ (8001774 <HAL_MspInit+0x4c>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001762:	603b      	str	r3, [r7, #0]
 8001764:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	40023800 	.word	0x40023800

08001778 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b08a      	sub	sp, #40	@ 0x28
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001780:	f107 0314 	add.w	r3, r7, #20
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	60da      	str	r2, [r3, #12]
 800178e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a19      	ldr	r2, [pc, #100]	@ (80017fc <HAL_I2C_MspInit+0x84>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d12c      	bne.n	80017f4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	613b      	str	r3, [r7, #16]
 800179e:	4b18      	ldr	r3, [pc, #96]	@ (8001800 <HAL_I2C_MspInit+0x88>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	4a17      	ldr	r2, [pc, #92]	@ (8001800 <HAL_I2C_MspInit+0x88>)
 80017a4:	f043 0302 	orr.w	r3, r3, #2
 80017a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017aa:	4b15      	ldr	r3, [pc, #84]	@ (8001800 <HAL_I2C_MspInit+0x88>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	f003 0302 	and.w	r3, r3, #2
 80017b2:	613b      	str	r3, [r7, #16]
 80017b4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017b6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017bc:	2312      	movs	r3, #18
 80017be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c4:	2303      	movs	r3, #3
 80017c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017c8:	2304      	movs	r3, #4
 80017ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	4619      	mov	r1, r3
 80017d2:	480c      	ldr	r0, [pc, #48]	@ (8001804 <HAL_I2C_MspInit+0x8c>)
 80017d4:	f001 f81c 	bl	8002810 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017d8:	2300      	movs	r3, #0
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	4b08      	ldr	r3, [pc, #32]	@ (8001800 <HAL_I2C_MspInit+0x88>)
 80017de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e0:	4a07      	ldr	r2, [pc, #28]	@ (8001800 <HAL_I2C_MspInit+0x88>)
 80017e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80017e8:	4b05      	ldr	r3, [pc, #20]	@ (8001800 <HAL_I2C_MspInit+0x88>)
 80017ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017f0:	60fb      	str	r3, [r7, #12]
 80017f2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80017f4:	bf00      	nop
 80017f6:	3728      	adds	r7, #40	@ 0x28
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	40005400 	.word	0x40005400
 8001800:	40023800 	.word	0x40023800
 8001804:	40020400 	.word	0x40020400

08001808 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b08a      	sub	sp, #40	@ 0x28
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001810:	f107 0314 	add.w	r3, r7, #20
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	605a      	str	r2, [r3, #4]
 800181a:	609a      	str	r2, [r3, #8]
 800181c:	60da      	str	r2, [r3, #12]
 800181e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a58      	ldr	r2, [pc, #352]	@ (8001988 <HAL_SPI_MspInit+0x180>)
 8001826:	4293      	cmp	r3, r2
 8001828:	f040 80aa 	bne.w	8001980 <HAL_SPI_MspInit+0x178>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800182c:	2300      	movs	r3, #0
 800182e:	613b      	str	r3, [r7, #16]
 8001830:	4b56      	ldr	r3, [pc, #344]	@ (800198c <HAL_SPI_MspInit+0x184>)
 8001832:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001834:	4a55      	ldr	r2, [pc, #340]	@ (800198c <HAL_SPI_MspInit+0x184>)
 8001836:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800183a:	6453      	str	r3, [r2, #68]	@ 0x44
 800183c:	4b53      	ldr	r3, [pc, #332]	@ (800198c <HAL_SPI_MspInit+0x184>)
 800183e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001840:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001844:	613b      	str	r3, [r7, #16]
 8001846:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001848:	2300      	movs	r3, #0
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	4b4f      	ldr	r3, [pc, #316]	@ (800198c <HAL_SPI_MspInit+0x184>)
 800184e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001850:	4a4e      	ldr	r2, [pc, #312]	@ (800198c <HAL_SPI_MspInit+0x184>)
 8001852:	f043 0301 	orr.w	r3, r3, #1
 8001856:	6313      	str	r3, [r2, #48]	@ 0x30
 8001858:	4b4c      	ldr	r3, [pc, #304]	@ (800198c <HAL_SPI_MspInit+0x184>)
 800185a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185c:	f003 0301 	and.w	r3, r3, #1
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001864:	2300      	movs	r3, #0
 8001866:	60bb      	str	r3, [r7, #8]
 8001868:	4b48      	ldr	r3, [pc, #288]	@ (800198c <HAL_SPI_MspInit+0x184>)
 800186a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186c:	4a47      	ldr	r2, [pc, #284]	@ (800198c <HAL_SPI_MspInit+0x184>)
 800186e:	f043 0302 	orr.w	r3, r3, #2
 8001872:	6313      	str	r3, [r2, #48]	@ 0x30
 8001874:	4b45      	ldr	r3, [pc, #276]	@ (800198c <HAL_SPI_MspInit+0x184>)
 8001876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001878:	f003 0302 	and.w	r3, r3, #2
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001880:	2320      	movs	r3, #32
 8001882:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001884:	2302      	movs	r3, #2
 8001886:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001888:	2300      	movs	r3, #0
 800188a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188c:	2303      	movs	r3, #3
 800188e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001890:	2305      	movs	r3, #5
 8001892:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	4619      	mov	r1, r3
 800189a:	483d      	ldr	r0, [pc, #244]	@ (8001990 <HAL_SPI_MspInit+0x188>)
 800189c:	f000 ffb8 	bl	8002810 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80018a0:	2330      	movs	r3, #48	@ 0x30
 80018a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a4:	2302      	movs	r3, #2
 80018a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ac:	2303      	movs	r3, #3
 80018ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80018b0:	2305      	movs	r3, #5
 80018b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	4619      	mov	r1, r3
 80018ba:	4836      	ldr	r0, [pc, #216]	@ (8001994 <HAL_SPI_MspInit+0x18c>)
 80018bc:	f000 ffa8 	bl	8002810 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 80018c0:	4b35      	ldr	r3, [pc, #212]	@ (8001998 <HAL_SPI_MspInit+0x190>)
 80018c2:	4a36      	ldr	r2, [pc, #216]	@ (800199c <HAL_SPI_MspInit+0x194>)
 80018c4:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 80018c6:	4b34      	ldr	r3, [pc, #208]	@ (8001998 <HAL_SPI_MspInit+0x190>)
 80018c8:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80018cc:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018ce:	4b32      	ldr	r3, [pc, #200]	@ (8001998 <HAL_SPI_MspInit+0x190>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018d4:	4b30      	ldr	r3, [pc, #192]	@ (8001998 <HAL_SPI_MspInit+0x190>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018da:	4b2f      	ldr	r3, [pc, #188]	@ (8001998 <HAL_SPI_MspInit+0x190>)
 80018dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018e0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80018e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001998 <HAL_SPI_MspInit+0x190>)
 80018e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80018e8:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001998 <HAL_SPI_MspInit+0x190>)
 80018ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018f0:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80018f2:	4b29      	ldr	r3, [pc, #164]	@ (8001998 <HAL_SPI_MspInit+0x190>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018f8:	4b27      	ldr	r3, [pc, #156]	@ (8001998 <HAL_SPI_MspInit+0x190>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018fe:	4b26      	ldr	r3, [pc, #152]	@ (8001998 <HAL_SPI_MspInit+0x190>)
 8001900:	2200      	movs	r2, #0
 8001902:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001904:	4824      	ldr	r0, [pc, #144]	@ (8001998 <HAL_SPI_MspInit+0x190>)
 8001906:	f000 fc13 	bl	8002130 <HAL_DMA_Init>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8001910:	f7ff ff04 	bl	800171c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4a20      	ldr	r2, [pc, #128]	@ (8001998 <HAL_SPI_MspInit+0x190>)
 8001918:	64da      	str	r2, [r3, #76]	@ 0x4c
 800191a:	4a1f      	ldr	r2, [pc, #124]	@ (8001998 <HAL_SPI_MspInit+0x190>)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001920:	4b1f      	ldr	r3, [pc, #124]	@ (80019a0 <HAL_SPI_MspInit+0x198>)
 8001922:	4a20      	ldr	r2, [pc, #128]	@ (80019a4 <HAL_SPI_MspInit+0x19c>)
 8001924:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001926:	4b1e      	ldr	r3, [pc, #120]	@ (80019a0 <HAL_SPI_MspInit+0x198>)
 8001928:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800192c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800192e:	4b1c      	ldr	r3, [pc, #112]	@ (80019a0 <HAL_SPI_MspInit+0x198>)
 8001930:	2240      	movs	r2, #64	@ 0x40
 8001932:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001934:	4b1a      	ldr	r3, [pc, #104]	@ (80019a0 <HAL_SPI_MspInit+0x198>)
 8001936:	2200      	movs	r2, #0
 8001938:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800193a:	4b19      	ldr	r3, [pc, #100]	@ (80019a0 <HAL_SPI_MspInit+0x198>)
 800193c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001940:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001942:	4b17      	ldr	r3, [pc, #92]	@ (80019a0 <HAL_SPI_MspInit+0x198>)
 8001944:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001948:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800194a:	4b15      	ldr	r3, [pc, #84]	@ (80019a0 <HAL_SPI_MspInit+0x198>)
 800194c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001950:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001952:	4b13      	ldr	r3, [pc, #76]	@ (80019a0 <HAL_SPI_MspInit+0x198>)
 8001954:	2200      	movs	r2, #0
 8001956:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001958:	4b11      	ldr	r3, [pc, #68]	@ (80019a0 <HAL_SPI_MspInit+0x198>)
 800195a:	2200      	movs	r2, #0
 800195c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800195e:	4b10      	ldr	r3, [pc, #64]	@ (80019a0 <HAL_SPI_MspInit+0x198>)
 8001960:	2200      	movs	r2, #0
 8001962:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001964:	480e      	ldr	r0, [pc, #56]	@ (80019a0 <HAL_SPI_MspInit+0x198>)
 8001966:	f000 fbe3 	bl	8002130 <HAL_DMA_Init>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <HAL_SPI_MspInit+0x16c>
    {
      Error_Handler();
 8001970:	f7ff fed4 	bl	800171c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4a0a      	ldr	r2, [pc, #40]	@ (80019a0 <HAL_SPI_MspInit+0x198>)
 8001978:	649a      	str	r2, [r3, #72]	@ 0x48
 800197a:	4a09      	ldr	r2, [pc, #36]	@ (80019a0 <HAL_SPI_MspInit+0x198>)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001980:	bf00      	nop
 8001982:	3728      	adds	r7, #40	@ 0x28
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40013000 	.word	0x40013000
 800198c:	40023800 	.word	0x40023800
 8001990:	40020000 	.word	0x40020000
 8001994:	40020400 	.word	0x40020400
 8001998:	200000d4 	.word	0x200000d4
 800199c:	40026410 	.word	0x40026410
 80019a0:	20000134 	.word	0x20000134
 80019a4:	40026458 	.word	0x40026458

080019a8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a15      	ldr	r2, [pc, #84]	@ (8001a0c <HAL_TIM_PWM_MspInit+0x64>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d10e      	bne.n	80019d8 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	4b14      	ldr	r3, [pc, #80]	@ (8001a10 <HAL_TIM_PWM_MspInit+0x68>)
 80019c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c2:	4a13      	ldr	r2, [pc, #76]	@ (8001a10 <HAL_TIM_PWM_MspInit+0x68>)
 80019c4:	f043 0301 	orr.w	r3, r3, #1
 80019c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019ca:	4b11      	ldr	r3, [pc, #68]	@ (8001a10 <HAL_TIM_PWM_MspInit+0x68>)
 80019cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 80019d6:	e012      	b.n	80019fe <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM9)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001a14 <HAL_TIM_PWM_MspInit+0x6c>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d10d      	bne.n	80019fe <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	60bb      	str	r3, [r7, #8]
 80019e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001a10 <HAL_TIM_PWM_MspInit+0x68>)
 80019e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ea:	4a09      	ldr	r2, [pc, #36]	@ (8001a10 <HAL_TIM_PWM_MspInit+0x68>)
 80019ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019f2:	4b07      	ldr	r3, [pc, #28]	@ (8001a10 <HAL_TIM_PWM_MspInit+0x68>)
 80019f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019fa:	60bb      	str	r3, [r7, #8]
 80019fc:	68bb      	ldr	r3, [r7, #8]
}
 80019fe:	bf00      	nop
 8001a00:	3714      	adds	r7, #20
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	40010000 	.word	0x40010000
 8001a10:	40023800 	.word	0x40023800
 8001a14:	40014000 	.word	0x40014000

08001a18 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08e      	sub	sp, #56	@ 0x38
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
 8001a2e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a38:	d153      	bne.n	8001ae2 <HAL_TIM_Encoder_MspInit+0xca>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	623b      	str	r3, [r7, #32]
 8001a3e:	4b64      	ldr	r3, [pc, #400]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a42:	4a63      	ldr	r2, [pc, #396]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a4a:	4b61      	ldr	r3, [pc, #388]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	623b      	str	r3, [r7, #32]
 8001a54:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	61fb      	str	r3, [r7, #28]
 8001a5a:	4b5d      	ldr	r3, [pc, #372]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	4a5c      	ldr	r2, [pc, #368]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a66:	4b5a      	ldr	r3, [pc, #360]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	61fb      	str	r3, [r7, #28]
 8001a70:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	61bb      	str	r3, [r7, #24]
 8001a76:	4b56      	ldr	r3, [pc, #344]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	4a55      	ldr	r2, [pc, #340]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001a7c:	f043 0302 	orr.w	r3, r3, #2
 8001a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a82:	4b53      	ldr	r3, [pc, #332]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	f003 0302 	and.w	r3, r3, #2
 8001a8a:	61bb      	str	r3, [r7, #24]
 8001a8c:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC_1_1_Pin;
 8001a8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a92:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a94:	2312      	movs	r3, #18
 8001a96:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENC_1_1_GPIO_Port, &GPIO_InitStruct);
 8001aa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	484a      	ldr	r0, [pc, #296]	@ (8001bd4 <HAL_TIM_Encoder_MspInit+0x1bc>)
 8001aac:	f000 feb0 	bl	8002810 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_1_2_Pin;
 8001ab0:	2308      	movs	r3, #8
 8001ab2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001abc:	2301      	movs	r3, #1
 8001abe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENC_1_2_GPIO_Port, &GPIO_InitStruct);
 8001ac4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4843      	ldr	r0, [pc, #268]	@ (8001bd8 <HAL_TIM_Encoder_MspInit+0x1c0>)
 8001acc:	f000 fea0 	bl	8002810 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2105      	movs	r1, #5
 8001ad4:	201c      	movs	r0, #28
 8001ad6:	f000 faf4 	bl	80020c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ada:	201c      	movs	r0, #28
 8001adc:	f000 fb0d 	bl	80020fa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001ae0:	e072      	b.n	8001bc8 <HAL_TIM_Encoder_MspInit+0x1b0>
  else if(htim_encoder->Instance==TIM3)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a3d      	ldr	r2, [pc, #244]	@ (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d134      	bne.n	8001b56 <HAL_TIM_Encoder_MspInit+0x13e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]
 8001af0:	4b37      	ldr	r3, [pc, #220]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af4:	4a36      	ldr	r2, [pc, #216]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001af6:	f043 0302 	orr.w	r3, r3, #2
 8001afa:	6413      	str	r3, [r2, #64]	@ 0x40
 8001afc:	4b34      	ldr	r3, [pc, #208]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	617b      	str	r3, [r7, #20]
 8001b06:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b08:	2300      	movs	r3, #0
 8001b0a:	613b      	str	r3, [r7, #16]
 8001b0c:	4b30      	ldr	r3, [pc, #192]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b10:	4a2f      	ldr	r2, [pc, #188]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001b12:	f043 0301 	orr.w	r3, r3, #1
 8001b16:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b18:	4b2d      	ldr	r3, [pc, #180]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1c:	f003 0301 	and.w	r3, r3, #1
 8001b20:	613b      	str	r3, [r7, #16]
 8001b22:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENC_2_1_Pin|ENC_2_2_Pin;
 8001b24:	23c0      	movs	r3, #192	@ 0xc0
 8001b26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b30:	2302      	movs	r3, #2
 8001b32:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b34:	2302      	movs	r3, #2
 8001b36:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4825      	ldr	r0, [pc, #148]	@ (8001bd4 <HAL_TIM_Encoder_MspInit+0x1bc>)
 8001b40:	f000 fe66 	bl	8002810 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001b44:	2200      	movs	r2, #0
 8001b46:	2105      	movs	r1, #5
 8001b48:	201d      	movs	r0, #29
 8001b4a:	f000 faba 	bl	80020c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b4e:	201d      	movs	r0, #29
 8001b50:	f000 fad3 	bl	80020fa <HAL_NVIC_EnableIRQ>
}
 8001b54:	e038      	b.n	8001bc8 <HAL_TIM_Encoder_MspInit+0x1b0>
  else if(htim_encoder->Instance==TIM4)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a21      	ldr	r2, [pc, #132]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d133      	bne.n	8001bc8 <HAL_TIM_Encoder_MspInit+0x1b0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001b60:	2300      	movs	r3, #0
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b68:	4a19      	ldr	r2, [pc, #100]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001b6a:	f043 0304 	orr.w	r3, r3, #4
 8001b6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b70:	4b17      	ldr	r3, [pc, #92]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b74:	f003 0304 	and.w	r3, r3, #4
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	60bb      	str	r3, [r7, #8]
 8001b80:	4b13      	ldr	r3, [pc, #76]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b84:	4a12      	ldr	r2, [pc, #72]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001b86:	f043 0302 	orr.w	r3, r3, #2
 8001b8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b8c:	4b10      	ldr	r3, [pc, #64]	@ (8001bd0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b90:	f003 0302 	and.w	r3, r3, #2
 8001b94:	60bb      	str	r3, [r7, #8]
 8001b96:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC_3_1_Pin|ENC_3_2_Pin;
 8001b98:	23c0      	movs	r3, #192	@ 0xc0
 8001b9a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4809      	ldr	r0, [pc, #36]	@ (8001bd8 <HAL_TIM_Encoder_MspInit+0x1c0>)
 8001bb4:	f000 fe2c 	bl	8002810 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001bb8:	2200      	movs	r2, #0
 8001bba:	2105      	movs	r1, #5
 8001bbc:	201e      	movs	r0, #30
 8001bbe:	f000 fa80 	bl	80020c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001bc2:	201e      	movs	r0, #30
 8001bc4:	f000 fa99 	bl	80020fa <HAL_NVIC_EnableIRQ>
}
 8001bc8:	bf00      	nop
 8001bca:	3738      	adds	r7, #56	@ 0x38
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40023800 	.word	0x40023800
 8001bd4:	40020000 	.word	0x40020000
 8001bd8:	40020400 	.word	0x40020400
 8001bdc:	40000400 	.word	0x40000400
 8001be0:	40000800 	.word	0x40000800

08001be4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b08a      	sub	sp, #40	@ 0x28
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bec:	f107 0314 	add.w	r3, r7, #20
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	60da      	str	r2, [r3, #12]
 8001bfa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a24      	ldr	r2, [pc, #144]	@ (8001c94 <HAL_TIM_MspPostInit+0xb0>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d11f      	bne.n	8001c46 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	613b      	str	r3, [r7, #16]
 8001c0a:	4b23      	ldr	r3, [pc, #140]	@ (8001c98 <HAL_TIM_MspPostInit+0xb4>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0e:	4a22      	ldr	r2, [pc, #136]	@ (8001c98 <HAL_TIM_MspPostInit+0xb4>)
 8001c10:	f043 0301 	orr.w	r3, r3, #1
 8001c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c16:	4b20      	ldr	r3, [pc, #128]	@ (8001c98 <HAL_TIM_MspPostInit+0xb4>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	613b      	str	r3, [r7, #16]
 8001c20:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = HEATER_PWM_Pin;
 8001c22:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c30:	2300      	movs	r3, #0
 8001c32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c34:	2301      	movs	r3, #1
 8001c36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(HEATER_PWM_GPIO_Port, &GPIO_InitStruct);
 8001c38:	f107 0314 	add.w	r3, r7, #20
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4817      	ldr	r0, [pc, #92]	@ (8001c9c <HAL_TIM_MspPostInit+0xb8>)
 8001c40:	f000 fde6 	bl	8002810 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8001c44:	e022      	b.n	8001c8c <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM9)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a15      	ldr	r2, [pc, #84]	@ (8001ca0 <HAL_TIM_MspPostInit+0xbc>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d11d      	bne.n	8001c8c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c50:	2300      	movs	r3, #0
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	4b10      	ldr	r3, [pc, #64]	@ (8001c98 <HAL_TIM_MspPostInit+0xb4>)
 8001c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c58:	4a0f      	ldr	r2, [pc, #60]	@ (8001c98 <HAL_TIM_MspPostInit+0xb4>)
 8001c5a:	f043 0301 	orr.w	r3, r3, #1
 8001c5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c60:	4b0d      	ldr	r3, [pc, #52]	@ (8001c98 <HAL_TIM_MspPostInit+0xb4>)
 8001c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c64:	f003 0301 	and.w	r3, r3, #1
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN_PWM_Pin;
 8001c6c:	2308      	movs	r3, #8
 8001c6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c70:	2302      	movs	r3, #2
 8001c72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c74:	2300      	movs	r3, #0
 8001c76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 8001c80:	f107 0314 	add.w	r3, r7, #20
 8001c84:	4619      	mov	r1, r3
 8001c86:	4805      	ldr	r0, [pc, #20]	@ (8001c9c <HAL_TIM_MspPostInit+0xb8>)
 8001c88:	f000 fdc2 	bl	8002810 <HAL_GPIO_Init>
}
 8001c8c:	bf00      	nop
 8001c8e:	3728      	adds	r7, #40	@ 0x28
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	40010000 	.word	0x40010000
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	40020000 	.word	0x40020000
 8001ca0:	40014000 	.word	0x40014000

08001ca4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ca8:	bf00      	nop
 8001caa:	e7fd      	b.n	8001ca8 <NMI_Handler+0x4>

08001cac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cb0:	bf00      	nop
 8001cb2:	e7fd      	b.n	8001cb0 <HardFault_Handler+0x4>

08001cb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <MemManage_Handler+0x4>

08001cbc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cc0:	bf00      	nop
 8001cc2:	e7fd      	b.n	8001cc0 <BusFault_Handler+0x4>

08001cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <UsageFault_Handler+0x4>

08001ccc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cde:	bf00      	nop
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cec:	bf00      	nop
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr

08001cf6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cfa:	f000 f8c3 	bl	8001e84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
	...

08001d04 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d08:	4802      	ldr	r0, [pc, #8]	@ (8001d14 <TIM2_IRQHandler+0x10>)
 8001d0a:	f002 fb2e 	bl	800436a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	200001dc 	.word	0x200001dc

08001d18 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d1c:	4802      	ldr	r0, [pc, #8]	@ (8001d28 <TIM3_IRQHandler+0x10>)
 8001d1e:	f002 fb24 	bl	800436a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	20000224 	.word	0x20000224

08001d2c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001d30:	4802      	ldr	r0, [pc, #8]	@ (8001d3c <TIM4_IRQHandler+0x10>)
 8001d32:	f002 fb1a 	bl	800436a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	2000026c 	.word	0x2000026c

08001d40 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001d44:	4802      	ldr	r0, [pc, #8]	@ (8001d50 <DMA2_Stream0_IRQHandler+0x10>)
 8001d46:	f000 faf9 	bl	800233c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	200000d4 	.word	0x200000d4

08001d54 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001d58:	4802      	ldr	r0, [pc, #8]	@ (8001d64 <DMA2_Stream3_IRQHandler+0x10>)
 8001d5a:	f000 faef 	bl	800233c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	20000134 	.word	0x20000134

08001d68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d6c:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <SystemInit+0x20>)
 8001d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d72:	4a05      	ldr	r2, [pc, #20]	@ (8001d88 <SystemInit+0x20>)
 8001d74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d7c:	bf00      	nop
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	e000ed00 	.word	0xe000ed00

08001d8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d8c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dc4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d90:	f7ff ffea 	bl	8001d68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d94:	480c      	ldr	r0, [pc, #48]	@ (8001dc8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d96:	490d      	ldr	r1, [pc, #52]	@ (8001dcc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d98:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d9c:	e002      	b.n	8001da4 <LoopCopyDataInit>

08001d9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001da0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001da2:	3304      	adds	r3, #4

08001da4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001da4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001da6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001da8:	d3f9      	bcc.n	8001d9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001daa:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001dac:	4c0a      	ldr	r4, [pc, #40]	@ (8001dd8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001db0:	e001      	b.n	8001db6 <LoopFillZerobss>

08001db2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001db2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001db4:	3204      	adds	r2, #4

08001db6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001db6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001db8:	d3fb      	bcc.n	8001db2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dba:	f004 fe53 	bl	8006a64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dbe:	f7ff f8a3 	bl	8000f08 <main>
  bx  lr    
 8001dc2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001dc4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001dc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dcc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001dd0:	0800735c 	.word	0x0800735c
  ldr r2, =_sbss
 8001dd4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001dd8:	200007f4 	.word	0x200007f4

08001ddc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ddc:	e7fe      	b.n	8001ddc <ADC_IRQHandler>
	...

08001de0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001de4:	4b0e      	ldr	r3, [pc, #56]	@ (8001e20 <HAL_Init+0x40>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e20 <HAL_Init+0x40>)
 8001dea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001df0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e20 <HAL_Init+0x40>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a0a      	ldr	r2, [pc, #40]	@ (8001e20 <HAL_Init+0x40>)
 8001df6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dfc:	4b08      	ldr	r3, [pc, #32]	@ (8001e20 <HAL_Init+0x40>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a07      	ldr	r2, [pc, #28]	@ (8001e20 <HAL_Init+0x40>)
 8001e02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e08:	2003      	movs	r0, #3
 8001e0a:	f000 f94f 	bl	80020ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e0e:	200f      	movs	r0, #15
 8001e10:	f000 f808 	bl	8001e24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e14:	f7ff fc88 	bl	8001728 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	40023c00 	.word	0x40023c00

08001e24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e2c:	4b12      	ldr	r3, [pc, #72]	@ (8001e78 <HAL_InitTick+0x54>)
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	4b12      	ldr	r3, [pc, #72]	@ (8001e7c <HAL_InitTick+0x58>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	4619      	mov	r1, r3
 8001e36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e42:	4618      	mov	r0, r3
 8001e44:	f000 f967 	bl	8002116 <HAL_SYSTICK_Config>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e00e      	b.n	8001e70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2b0f      	cmp	r3, #15
 8001e56:	d80a      	bhi.n	8001e6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e58:	2200      	movs	r2, #0
 8001e5a:	6879      	ldr	r1, [r7, #4]
 8001e5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e60:	f000 f92f 	bl	80020c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e64:	4a06      	ldr	r2, [pc, #24]	@ (8001e80 <HAL_InitTick+0x5c>)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	e000      	b.n	8001e70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	20000000 	.word	0x20000000
 8001e7c:	20000008 	.word	0x20000008
 8001e80:	20000004 	.word	0x20000004

08001e84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e88:	4b06      	ldr	r3, [pc, #24]	@ (8001ea4 <HAL_IncTick+0x20>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ea8 <HAL_IncTick+0x24>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4413      	add	r3, r2
 8001e94:	4a04      	ldr	r2, [pc, #16]	@ (8001ea8 <HAL_IncTick+0x24>)
 8001e96:	6013      	str	r3, [r2, #0]
}
 8001e98:	bf00      	nop
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	20000008 	.word	0x20000008
 8001ea8:	200003f0 	.word	0x200003f0

08001eac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  return uwTick;
 8001eb0:	4b03      	ldr	r3, [pc, #12]	@ (8001ec0 <HAL_GetTick+0x14>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	200003f0 	.word	0x200003f0

08001ec4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ecc:	f7ff ffee 	bl	8001eac <HAL_GetTick>
 8001ed0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001edc:	d005      	beq.n	8001eea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ede:	4b0a      	ldr	r3, [pc, #40]	@ (8001f08 <HAL_Delay+0x44>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001eea:	bf00      	nop
 8001eec:	f7ff ffde 	bl	8001eac <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d8f7      	bhi.n	8001eec <HAL_Delay+0x28>
  {
  }
}
 8001efc:	bf00      	nop
 8001efe:	bf00      	nop
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20000008 	.word	0x20000008

08001f0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f003 0307 	and.w	r3, r3, #7
 8001f1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f50 <__NVIC_SetPriorityGrouping+0x44>)
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f22:	68ba      	ldr	r2, [r7, #8]
 8001f24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f28:	4013      	ands	r3, r2
 8001f2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f3e:	4a04      	ldr	r2, [pc, #16]	@ (8001f50 <__NVIC_SetPriorityGrouping+0x44>)
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	60d3      	str	r3, [r2, #12]
}
 8001f44:	bf00      	nop
 8001f46:	3714      	adds	r7, #20
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f58:	4b04      	ldr	r3, [pc, #16]	@ (8001f6c <__NVIC_GetPriorityGrouping+0x18>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	0a1b      	lsrs	r3, r3, #8
 8001f5e:	f003 0307 	and.w	r3, r3, #7
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr
 8001f6c:	e000ed00 	.word	0xe000ed00

08001f70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	4603      	mov	r3, r0
 8001f78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	db0b      	blt.n	8001f9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	f003 021f 	and.w	r2, r3, #31
 8001f88:	4907      	ldr	r1, [pc, #28]	@ (8001fa8 <__NVIC_EnableIRQ+0x38>)
 8001f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8e:	095b      	lsrs	r3, r3, #5
 8001f90:	2001      	movs	r0, #1
 8001f92:	fa00 f202 	lsl.w	r2, r0, r2
 8001f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f9a:	bf00      	nop
 8001f9c:	370c      	adds	r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	e000e100 	.word	0xe000e100

08001fac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	6039      	str	r1, [r7, #0]
 8001fb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	db0a      	blt.n	8001fd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	b2da      	uxtb	r2, r3
 8001fc4:	490c      	ldr	r1, [pc, #48]	@ (8001ff8 <__NVIC_SetPriority+0x4c>)
 8001fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fca:	0112      	lsls	r2, r2, #4
 8001fcc:	b2d2      	uxtb	r2, r2
 8001fce:	440b      	add	r3, r1
 8001fd0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fd4:	e00a      	b.n	8001fec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	b2da      	uxtb	r2, r3
 8001fda:	4908      	ldr	r1, [pc, #32]	@ (8001ffc <__NVIC_SetPriority+0x50>)
 8001fdc:	79fb      	ldrb	r3, [r7, #7]
 8001fde:	f003 030f 	and.w	r3, r3, #15
 8001fe2:	3b04      	subs	r3, #4
 8001fe4:	0112      	lsls	r2, r2, #4
 8001fe6:	b2d2      	uxtb	r2, r2
 8001fe8:	440b      	add	r3, r1
 8001fea:	761a      	strb	r2, [r3, #24]
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr
 8001ff8:	e000e100 	.word	0xe000e100
 8001ffc:	e000ed00 	.word	0xe000ed00

08002000 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002000:	b480      	push	{r7}
 8002002:	b089      	sub	sp, #36	@ 0x24
 8002004:	af00      	add	r7, sp, #0
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f003 0307 	and.w	r3, r3, #7
 8002012:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	f1c3 0307 	rsb	r3, r3, #7
 800201a:	2b04      	cmp	r3, #4
 800201c:	bf28      	it	cs
 800201e:	2304      	movcs	r3, #4
 8002020:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	3304      	adds	r3, #4
 8002026:	2b06      	cmp	r3, #6
 8002028:	d902      	bls.n	8002030 <NVIC_EncodePriority+0x30>
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	3b03      	subs	r3, #3
 800202e:	e000      	b.n	8002032 <NVIC_EncodePriority+0x32>
 8002030:	2300      	movs	r3, #0
 8002032:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002034:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002038:	69bb      	ldr	r3, [r7, #24]
 800203a:	fa02 f303 	lsl.w	r3, r2, r3
 800203e:	43da      	mvns	r2, r3
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	401a      	ands	r2, r3
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002048:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	fa01 f303 	lsl.w	r3, r1, r3
 8002052:	43d9      	mvns	r1, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002058:	4313      	orrs	r3, r2
         );
}
 800205a:	4618      	mov	r0, r3
 800205c:	3724      	adds	r7, #36	@ 0x24
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
	...

08002068 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	3b01      	subs	r3, #1
 8002074:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002078:	d301      	bcc.n	800207e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800207a:	2301      	movs	r3, #1
 800207c:	e00f      	b.n	800209e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800207e:	4a0a      	ldr	r2, [pc, #40]	@ (80020a8 <SysTick_Config+0x40>)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	3b01      	subs	r3, #1
 8002084:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002086:	210f      	movs	r1, #15
 8002088:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800208c:	f7ff ff8e 	bl	8001fac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002090:	4b05      	ldr	r3, [pc, #20]	@ (80020a8 <SysTick_Config+0x40>)
 8002092:	2200      	movs	r2, #0
 8002094:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002096:	4b04      	ldr	r3, [pc, #16]	@ (80020a8 <SysTick_Config+0x40>)
 8002098:	2207      	movs	r2, #7
 800209a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	e000e010 	.word	0xe000e010

080020ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f7ff ff29 	bl	8001f0c <__NVIC_SetPriorityGrouping>
}
 80020ba:	bf00      	nop
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b086      	sub	sp, #24
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	4603      	mov	r3, r0
 80020ca:	60b9      	str	r1, [r7, #8]
 80020cc:	607a      	str	r2, [r7, #4]
 80020ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020d0:	2300      	movs	r3, #0
 80020d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020d4:	f7ff ff3e 	bl	8001f54 <__NVIC_GetPriorityGrouping>
 80020d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	68b9      	ldr	r1, [r7, #8]
 80020de:	6978      	ldr	r0, [r7, #20]
 80020e0:	f7ff ff8e 	bl	8002000 <NVIC_EncodePriority>
 80020e4:	4602      	mov	r2, r0
 80020e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ea:	4611      	mov	r1, r2
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff ff5d 	bl	8001fac <__NVIC_SetPriority>
}
 80020f2:	bf00      	nop
 80020f4:	3718      	adds	r7, #24
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}

080020fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b082      	sub	sp, #8
 80020fe:	af00      	add	r7, sp, #0
 8002100:	4603      	mov	r3, r0
 8002102:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002108:	4618      	mov	r0, r3
 800210a:	f7ff ff31 	bl	8001f70 <__NVIC_EnableIRQ>
}
 800210e:	bf00      	nop
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}

08002116 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002116:	b580      	push	{r7, lr}
 8002118:	b082      	sub	sp, #8
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f7ff ffa2 	bl	8002068 <SysTick_Config>
 8002124:	4603      	mov	r3, r0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
	...

08002130 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b086      	sub	sp, #24
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800213c:	f7ff feb6 	bl	8001eac <HAL_GetTick>
 8002140:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d101      	bne.n	800214c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e099      	b.n	8002280 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2202      	movs	r2, #2
 8002150:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f022 0201 	bic.w	r2, r2, #1
 800216a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800216c:	e00f      	b.n	800218e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800216e:	f7ff fe9d 	bl	8001eac <HAL_GetTick>
 8002172:	4602      	mov	r2, r0
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	2b05      	cmp	r3, #5
 800217a:	d908      	bls.n	800218e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2220      	movs	r2, #32
 8002180:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2203      	movs	r2, #3
 8002186:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e078      	b.n	8002280 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0301 	and.w	r3, r3, #1
 8002198:	2b00      	cmp	r3, #0
 800219a:	d1e8      	bne.n	800216e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80021a4:	697a      	ldr	r2, [r7, #20]
 80021a6:	4b38      	ldr	r3, [pc, #224]	@ (8002288 <HAL_DMA_Init+0x158>)
 80021a8:	4013      	ands	r3, r2
 80021aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685a      	ldr	r2, [r3, #4]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a1b      	ldr	r3, [r3, #32]
 80021d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021da:	697a      	ldr	r2, [r7, #20]
 80021dc:	4313      	orrs	r3, r2
 80021de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e4:	2b04      	cmp	r3, #4
 80021e6:	d107      	bne.n	80021f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f0:	4313      	orrs	r3, r2
 80021f2:	697a      	ldr	r2, [r7, #20]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	697a      	ldr	r2, [r7, #20]
 80021fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	695b      	ldr	r3, [r3, #20]
 8002206:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	f023 0307 	bic.w	r3, r3, #7
 800220e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002214:	697a      	ldr	r2, [r7, #20]
 8002216:	4313      	orrs	r3, r2
 8002218:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800221e:	2b04      	cmp	r3, #4
 8002220:	d117      	bne.n	8002252 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002226:	697a      	ldr	r2, [r7, #20]
 8002228:	4313      	orrs	r3, r2
 800222a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002230:	2b00      	cmp	r3, #0
 8002232:	d00e      	beq.n	8002252 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f000 fa6f 	bl	8002718 <DMA_CheckFifoParam>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d008      	beq.n	8002252 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2240      	movs	r2, #64	@ 0x40
 8002244:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2201      	movs	r2, #1
 800224a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800224e:	2301      	movs	r3, #1
 8002250:	e016      	b.n	8002280 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	697a      	ldr	r2, [r7, #20]
 8002258:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 fa26 	bl	80026ac <DMA_CalcBaseAndBitshift>
 8002260:	4603      	mov	r3, r0
 8002262:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002268:	223f      	movs	r2, #63	@ 0x3f
 800226a:	409a      	lsls	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2201      	movs	r2, #1
 800227a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800227e:	2300      	movs	r3, #0
}
 8002280:	4618      	mov	r0, r3
 8002282:	3718      	adds	r7, #24
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	f010803f 	.word	0xf010803f

0800228c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b086      	sub	sp, #24
 8002290:	af00      	add	r7, sp, #0
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	607a      	str	r2, [r7, #4]
 8002298:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800229a:	2300      	movs	r3, #0
 800229c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d101      	bne.n	80022b2 <HAL_DMA_Start_IT+0x26>
 80022ae:	2302      	movs	r3, #2
 80022b0:	e040      	b.n	8002334 <HAL_DMA_Start_IT+0xa8>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2201      	movs	r2, #1
 80022b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d12f      	bne.n	8002326 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2202      	movs	r2, #2
 80022ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2200      	movs	r2, #0
 80022d2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	68b9      	ldr	r1, [r7, #8]
 80022da:	68f8      	ldr	r0, [r7, #12]
 80022dc:	f000 f9b8 	bl	8002650 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022e4:	223f      	movs	r2, #63	@ 0x3f
 80022e6:	409a      	lsls	r2, r3
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f042 0216 	orr.w	r2, r2, #22
 80022fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002300:	2b00      	cmp	r3, #0
 8002302:	d007      	beq.n	8002314 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f042 0208 	orr.w	r2, r2, #8
 8002312:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f042 0201 	orr.w	r2, r2, #1
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	e005      	b.n	8002332 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800232e:	2302      	movs	r3, #2
 8002330:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002332:	7dfb      	ldrb	r3, [r7, #23]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002344:	2300      	movs	r3, #0
 8002346:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002348:	4b8e      	ldr	r3, [pc, #568]	@ (8002584 <HAL_DMA_IRQHandler+0x248>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a8e      	ldr	r2, [pc, #568]	@ (8002588 <HAL_DMA_IRQHandler+0x24c>)
 800234e:	fba2 2303 	umull	r2, r3, r2, r3
 8002352:	0a9b      	lsrs	r3, r3, #10
 8002354:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800235a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002366:	2208      	movs	r2, #8
 8002368:	409a      	lsls	r2, r3
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	4013      	ands	r3, r2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d01a      	beq.n	80023a8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0304 	and.w	r3, r3, #4
 800237c:	2b00      	cmp	r3, #0
 800237e:	d013      	beq.n	80023a8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f022 0204 	bic.w	r2, r2, #4
 800238e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002394:	2208      	movs	r2, #8
 8002396:	409a      	lsls	r2, r3
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023a0:	f043 0201 	orr.w	r2, r3, #1
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ac:	2201      	movs	r2, #1
 80023ae:	409a      	lsls	r2, r3
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	4013      	ands	r3, r2
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d012      	beq.n	80023de <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	695b      	ldr	r3, [r3, #20]
 80023be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d00b      	beq.n	80023de <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ca:	2201      	movs	r2, #1
 80023cc:	409a      	lsls	r2, r3
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023d6:	f043 0202 	orr.w	r2, r3, #2
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e2:	2204      	movs	r2, #4
 80023e4:	409a      	lsls	r2, r3
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	4013      	ands	r3, r2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d012      	beq.n	8002414 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0302 	and.w	r3, r3, #2
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d00b      	beq.n	8002414 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002400:	2204      	movs	r2, #4
 8002402:	409a      	lsls	r2, r3
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800240c:	f043 0204 	orr.w	r2, r3, #4
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002418:	2210      	movs	r2, #16
 800241a:	409a      	lsls	r2, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	4013      	ands	r3, r2
 8002420:	2b00      	cmp	r3, #0
 8002422:	d043      	beq.n	80024ac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0308 	and.w	r3, r3, #8
 800242e:	2b00      	cmp	r3, #0
 8002430:	d03c      	beq.n	80024ac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002436:	2210      	movs	r2, #16
 8002438:	409a      	lsls	r2, r3
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d018      	beq.n	800247e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d108      	bne.n	800246c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245e:	2b00      	cmp	r3, #0
 8002460:	d024      	beq.n	80024ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	4798      	blx	r3
 800246a:	e01f      	b.n	80024ac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002470:	2b00      	cmp	r3, #0
 8002472:	d01b      	beq.n	80024ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	4798      	blx	r3
 800247c:	e016      	b.n	80024ac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002488:	2b00      	cmp	r3, #0
 800248a:	d107      	bne.n	800249c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f022 0208 	bic.w	r2, r2, #8
 800249a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d003      	beq.n	80024ac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024b0:	2220      	movs	r2, #32
 80024b2:	409a      	lsls	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	4013      	ands	r3, r2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f000 808f 	beq.w	80025dc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0310 	and.w	r3, r3, #16
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	f000 8087 	beq.w	80025dc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d2:	2220      	movs	r2, #32
 80024d4:	409a      	lsls	r2, r3
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	2b05      	cmp	r3, #5
 80024e4:	d136      	bne.n	8002554 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f022 0216 	bic.w	r2, r2, #22
 80024f4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	695a      	ldr	r2, [r3, #20]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002504:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250a:	2b00      	cmp	r3, #0
 800250c:	d103      	bne.n	8002516 <HAL_DMA_IRQHandler+0x1da>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002512:	2b00      	cmp	r3, #0
 8002514:	d007      	beq.n	8002526 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f022 0208 	bic.w	r2, r2, #8
 8002524:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800252a:	223f      	movs	r2, #63	@ 0x3f
 800252c:	409a      	lsls	r2, r3
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2201      	movs	r2, #1
 8002536:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002546:	2b00      	cmp	r3, #0
 8002548:	d07e      	beq.n	8002648 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	4798      	blx	r3
        }
        return;
 8002552:	e079      	b.n	8002648 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d01d      	beq.n	800259e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d10d      	bne.n	800258c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002574:	2b00      	cmp	r3, #0
 8002576:	d031      	beq.n	80025dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	4798      	blx	r3
 8002580:	e02c      	b.n	80025dc <HAL_DMA_IRQHandler+0x2a0>
 8002582:	bf00      	nop
 8002584:	20000000 	.word	0x20000000
 8002588:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002590:	2b00      	cmp	r3, #0
 8002592:	d023      	beq.n	80025dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	4798      	blx	r3
 800259c:	e01e      	b.n	80025dc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d10f      	bne.n	80025cc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f022 0210 	bic.w	r2, r2, #16
 80025ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2201      	movs	r2, #1
 80025c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d003      	beq.n	80025dc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d032      	beq.n	800264a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e8:	f003 0301 	and.w	r3, r3, #1
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d022      	beq.n	8002636 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2205      	movs	r2, #5
 80025f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f022 0201 	bic.w	r2, r2, #1
 8002606:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	3301      	adds	r3, #1
 800260c:	60bb      	str	r3, [r7, #8]
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	429a      	cmp	r2, r3
 8002612:	d307      	bcc.n	8002624 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1f2      	bne.n	8002608 <HAL_DMA_IRQHandler+0x2cc>
 8002622:	e000      	b.n	8002626 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002624:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800263a:	2b00      	cmp	r3, #0
 800263c:	d005      	beq.n	800264a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	4798      	blx	r3
 8002646:	e000      	b.n	800264a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002648:	bf00      	nop
    }
  }
}
 800264a:	3718      	adds	r7, #24
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
 800265c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800266c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	683a      	ldr	r2, [r7, #0]
 8002674:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	2b40      	cmp	r3, #64	@ 0x40
 800267c:	d108      	bne.n	8002690 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	68ba      	ldr	r2, [r7, #8]
 800268c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800268e:	e007      	b.n	80026a0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	68ba      	ldr	r2, [r7, #8]
 8002696:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	60da      	str	r2, [r3, #12]
}
 80026a0:	bf00      	nop
 80026a2:	3714      	adds	r7, #20
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	3b10      	subs	r3, #16
 80026bc:	4a14      	ldr	r2, [pc, #80]	@ (8002710 <DMA_CalcBaseAndBitshift+0x64>)
 80026be:	fba2 2303 	umull	r2, r3, r2, r3
 80026c2:	091b      	lsrs	r3, r3, #4
 80026c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80026c6:	4a13      	ldr	r2, [pc, #76]	@ (8002714 <DMA_CalcBaseAndBitshift+0x68>)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	4413      	add	r3, r2
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	461a      	mov	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2b03      	cmp	r3, #3
 80026d8:	d909      	bls.n	80026ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80026e2:	f023 0303 	bic.w	r3, r3, #3
 80026e6:	1d1a      	adds	r2, r3, #4
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	659a      	str	r2, [r3, #88]	@ 0x58
 80026ec:	e007      	b.n	80026fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80026f6:	f023 0303 	bic.w	r3, r3, #3
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002702:	4618      	mov	r0, r3
 8002704:	3714      	adds	r7, #20
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	aaaaaaab 	.word	0xaaaaaaab
 8002714:	08006aec 	.word	0x08006aec

08002718 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002720:	2300      	movs	r3, #0
 8002722:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002728:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	699b      	ldr	r3, [r3, #24]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d11f      	bne.n	8002772 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	2b03      	cmp	r3, #3
 8002736:	d856      	bhi.n	80027e6 <DMA_CheckFifoParam+0xce>
 8002738:	a201      	add	r2, pc, #4	@ (adr r2, 8002740 <DMA_CheckFifoParam+0x28>)
 800273a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800273e:	bf00      	nop
 8002740:	08002751 	.word	0x08002751
 8002744:	08002763 	.word	0x08002763
 8002748:	08002751 	.word	0x08002751
 800274c:	080027e7 	.word	0x080027e7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002754:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002758:	2b00      	cmp	r3, #0
 800275a:	d046      	beq.n	80027ea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002760:	e043      	b.n	80027ea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002766:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800276a:	d140      	bne.n	80027ee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002770:	e03d      	b.n	80027ee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800277a:	d121      	bne.n	80027c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	2b03      	cmp	r3, #3
 8002780:	d837      	bhi.n	80027f2 <DMA_CheckFifoParam+0xda>
 8002782:	a201      	add	r2, pc, #4	@ (adr r2, 8002788 <DMA_CheckFifoParam+0x70>)
 8002784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002788:	08002799 	.word	0x08002799
 800278c:	0800279f 	.word	0x0800279f
 8002790:	08002799 	.word	0x08002799
 8002794:	080027b1 	.word	0x080027b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	73fb      	strb	r3, [r7, #15]
      break;
 800279c:	e030      	b.n	8002800 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d025      	beq.n	80027f6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027ae:	e022      	b.n	80027f6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80027b8:	d11f      	bne.n	80027fa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80027be:	e01c      	b.n	80027fa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d903      	bls.n	80027ce <DMA_CheckFifoParam+0xb6>
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	2b03      	cmp	r3, #3
 80027ca:	d003      	beq.n	80027d4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80027cc:	e018      	b.n	8002800 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	73fb      	strb	r3, [r7, #15]
      break;
 80027d2:	e015      	b.n	8002800 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d00e      	beq.n	80027fe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	73fb      	strb	r3, [r7, #15]
      break;
 80027e4:	e00b      	b.n	80027fe <DMA_CheckFifoParam+0xe6>
      break;
 80027e6:	bf00      	nop
 80027e8:	e00a      	b.n	8002800 <DMA_CheckFifoParam+0xe8>
      break;
 80027ea:	bf00      	nop
 80027ec:	e008      	b.n	8002800 <DMA_CheckFifoParam+0xe8>
      break;
 80027ee:	bf00      	nop
 80027f0:	e006      	b.n	8002800 <DMA_CheckFifoParam+0xe8>
      break;
 80027f2:	bf00      	nop
 80027f4:	e004      	b.n	8002800 <DMA_CheckFifoParam+0xe8>
      break;
 80027f6:	bf00      	nop
 80027f8:	e002      	b.n	8002800 <DMA_CheckFifoParam+0xe8>
      break;   
 80027fa:	bf00      	nop
 80027fc:	e000      	b.n	8002800 <DMA_CheckFifoParam+0xe8>
      break;
 80027fe:	bf00      	nop
    }
  } 
  
  return status; 
 8002800:	7bfb      	ldrb	r3, [r7, #15]
}
 8002802:	4618      	mov	r0, r3
 8002804:	3714      	adds	r7, #20
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop

08002810 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002810:	b480      	push	{r7}
 8002812:	b089      	sub	sp, #36	@ 0x24
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800281a:	2300      	movs	r3, #0
 800281c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800281e:	2300      	movs	r3, #0
 8002820:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002822:	2300      	movs	r3, #0
 8002824:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002826:	2300      	movs	r3, #0
 8002828:	61fb      	str	r3, [r7, #28]
 800282a:	e159      	b.n	8002ae0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800282c:	2201      	movs	r2, #1
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	fa02 f303 	lsl.w	r3, r2, r3
 8002834:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	697a      	ldr	r2, [r7, #20]
 800283c:	4013      	ands	r3, r2
 800283e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	429a      	cmp	r2, r3
 8002846:	f040 8148 	bne.w	8002ada <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f003 0303 	and.w	r3, r3, #3
 8002852:	2b01      	cmp	r3, #1
 8002854:	d005      	beq.n	8002862 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800285e:	2b02      	cmp	r3, #2
 8002860:	d130      	bne.n	80028c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	005b      	lsls	r3, r3, #1
 800286c:	2203      	movs	r2, #3
 800286e:	fa02 f303 	lsl.w	r3, r2, r3
 8002872:	43db      	mvns	r3, r3
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	4013      	ands	r3, r2
 8002878:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	68da      	ldr	r2, [r3, #12]
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	fa02 f303 	lsl.w	r3, r2, r3
 8002886:	69ba      	ldr	r2, [r7, #24]
 8002888:	4313      	orrs	r3, r2
 800288a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	69ba      	ldr	r2, [r7, #24]
 8002890:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002898:	2201      	movs	r2, #1
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	43db      	mvns	r3, r3
 80028a2:	69ba      	ldr	r2, [r7, #24]
 80028a4:	4013      	ands	r3, r2
 80028a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	091b      	lsrs	r3, r3, #4
 80028ae:	f003 0201 	and.w	r2, r3, #1
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	69ba      	ldr	r2, [r7, #24]
 80028c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f003 0303 	and.w	r3, r3, #3
 80028cc:	2b03      	cmp	r3, #3
 80028ce:	d017      	beq.n	8002900 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	005b      	lsls	r3, r3, #1
 80028da:	2203      	movs	r2, #3
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	43db      	mvns	r3, r3
 80028e2:	69ba      	ldr	r2, [r7, #24]
 80028e4:	4013      	ands	r3, r2
 80028e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	4313      	orrs	r3, r2
 80028f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	69ba      	ldr	r2, [r7, #24]
 80028fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f003 0303 	and.w	r3, r3, #3
 8002908:	2b02      	cmp	r3, #2
 800290a:	d123      	bne.n	8002954 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	08da      	lsrs	r2, r3, #3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	3208      	adds	r2, #8
 8002914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002918:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	f003 0307 	and.w	r3, r3, #7
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	220f      	movs	r2, #15
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	43db      	mvns	r3, r3
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	4013      	ands	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	691a      	ldr	r2, [r3, #16]
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	f003 0307 	and.w	r3, r3, #7
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	4313      	orrs	r3, r2
 8002944:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	08da      	lsrs	r2, r3, #3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	3208      	adds	r2, #8
 800294e:	69b9      	ldr	r1, [r7, #24]
 8002950:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	2203      	movs	r2, #3
 8002960:	fa02 f303 	lsl.w	r3, r2, r3
 8002964:	43db      	mvns	r3, r3
 8002966:	69ba      	ldr	r2, [r7, #24]
 8002968:	4013      	ands	r3, r2
 800296a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f003 0203 	and.w	r2, r3, #3
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	69ba      	ldr	r2, [r7, #24]
 800297e:	4313      	orrs	r3, r2
 8002980:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002990:	2b00      	cmp	r3, #0
 8002992:	f000 80a2 	beq.w	8002ada <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	60fb      	str	r3, [r7, #12]
 800299a:	4b57      	ldr	r3, [pc, #348]	@ (8002af8 <HAL_GPIO_Init+0x2e8>)
 800299c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299e:	4a56      	ldr	r2, [pc, #344]	@ (8002af8 <HAL_GPIO_Init+0x2e8>)
 80029a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80029a6:	4b54      	ldr	r3, [pc, #336]	@ (8002af8 <HAL_GPIO_Init+0x2e8>)
 80029a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029ae:	60fb      	str	r3, [r7, #12]
 80029b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029b2:	4a52      	ldr	r2, [pc, #328]	@ (8002afc <HAL_GPIO_Init+0x2ec>)
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	089b      	lsrs	r3, r3, #2
 80029b8:	3302      	adds	r3, #2
 80029ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	f003 0303 	and.w	r3, r3, #3
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	220f      	movs	r2, #15
 80029ca:	fa02 f303 	lsl.w	r3, r2, r3
 80029ce:	43db      	mvns	r3, r3
 80029d0:	69ba      	ldr	r2, [r7, #24]
 80029d2:	4013      	ands	r3, r2
 80029d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a49      	ldr	r2, [pc, #292]	@ (8002b00 <HAL_GPIO_Init+0x2f0>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d019      	beq.n	8002a12 <HAL_GPIO_Init+0x202>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a48      	ldr	r2, [pc, #288]	@ (8002b04 <HAL_GPIO_Init+0x2f4>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d013      	beq.n	8002a0e <HAL_GPIO_Init+0x1fe>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a47      	ldr	r2, [pc, #284]	@ (8002b08 <HAL_GPIO_Init+0x2f8>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d00d      	beq.n	8002a0a <HAL_GPIO_Init+0x1fa>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a46      	ldr	r2, [pc, #280]	@ (8002b0c <HAL_GPIO_Init+0x2fc>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d007      	beq.n	8002a06 <HAL_GPIO_Init+0x1f6>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a45      	ldr	r2, [pc, #276]	@ (8002b10 <HAL_GPIO_Init+0x300>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d101      	bne.n	8002a02 <HAL_GPIO_Init+0x1f2>
 80029fe:	2304      	movs	r3, #4
 8002a00:	e008      	b.n	8002a14 <HAL_GPIO_Init+0x204>
 8002a02:	2307      	movs	r3, #7
 8002a04:	e006      	b.n	8002a14 <HAL_GPIO_Init+0x204>
 8002a06:	2303      	movs	r3, #3
 8002a08:	e004      	b.n	8002a14 <HAL_GPIO_Init+0x204>
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	e002      	b.n	8002a14 <HAL_GPIO_Init+0x204>
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e000      	b.n	8002a14 <HAL_GPIO_Init+0x204>
 8002a12:	2300      	movs	r3, #0
 8002a14:	69fa      	ldr	r2, [r7, #28]
 8002a16:	f002 0203 	and.w	r2, r2, #3
 8002a1a:	0092      	lsls	r2, r2, #2
 8002a1c:	4093      	lsls	r3, r2
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	4313      	orrs	r3, r2
 8002a22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a24:	4935      	ldr	r1, [pc, #212]	@ (8002afc <HAL_GPIO_Init+0x2ec>)
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	089b      	lsrs	r3, r3, #2
 8002a2a:	3302      	adds	r3, #2
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a32:	4b38      	ldr	r3, [pc, #224]	@ (8002b14 <HAL_GPIO_Init+0x304>)
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	43db      	mvns	r3, r3
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d003      	beq.n	8002a56 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a56:	4a2f      	ldr	r2, [pc, #188]	@ (8002b14 <HAL_GPIO_Init+0x304>)
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a5c:	4b2d      	ldr	r3, [pc, #180]	@ (8002b14 <HAL_GPIO_Init+0x304>)
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	43db      	mvns	r3, r3
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d003      	beq.n	8002a80 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002a78:	69ba      	ldr	r2, [r7, #24]
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a80:	4a24      	ldr	r2, [pc, #144]	@ (8002b14 <HAL_GPIO_Init+0x304>)
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a86:	4b23      	ldr	r3, [pc, #140]	@ (8002b14 <HAL_GPIO_Init+0x304>)
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	43db      	mvns	r3, r3
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	4013      	ands	r3, r2
 8002a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d003      	beq.n	8002aaa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002aa2:	69ba      	ldr	r2, [r7, #24]
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002aaa:	4a1a      	ldr	r2, [pc, #104]	@ (8002b14 <HAL_GPIO_Init+0x304>)
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ab0:	4b18      	ldr	r3, [pc, #96]	@ (8002b14 <HAL_GPIO_Init+0x304>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	4013      	ands	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d003      	beq.n	8002ad4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ad4:	4a0f      	ldr	r2, [pc, #60]	@ (8002b14 <HAL_GPIO_Init+0x304>)
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	3301      	adds	r3, #1
 8002ade:	61fb      	str	r3, [r7, #28]
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	2b0f      	cmp	r3, #15
 8002ae4:	f67f aea2 	bls.w	800282c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ae8:	bf00      	nop
 8002aea:	bf00      	nop
 8002aec:	3724      	adds	r7, #36	@ 0x24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	40023800 	.word	0x40023800
 8002afc:	40013800 	.word	0x40013800
 8002b00:	40020000 	.word	0x40020000
 8002b04:	40020400 	.word	0x40020400
 8002b08:	40020800 	.word	0x40020800
 8002b0c:	40020c00 	.word	0x40020c00
 8002b10:	40021000 	.word	0x40021000
 8002b14:	40013c00 	.word	0x40013c00

08002b18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	460b      	mov	r3, r1
 8002b22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	691a      	ldr	r2, [r3, #16]
 8002b28:	887b      	ldrh	r3, [r7, #2]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d002      	beq.n	8002b36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b30:	2301      	movs	r3, #1
 8002b32:	73fb      	strb	r3, [r7, #15]
 8002b34:	e001      	b.n	8002b3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b36:	2300      	movs	r3, #0
 8002b38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3714      	adds	r7, #20
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	460b      	mov	r3, r1
 8002b52:	807b      	strh	r3, [r7, #2]
 8002b54:	4613      	mov	r3, r2
 8002b56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b58:	787b      	ldrb	r3, [r7, #1]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d003      	beq.n	8002b66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b5e:	887a      	ldrh	r2, [r7, #2]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b64:	e003      	b.n	8002b6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b66:	887b      	ldrh	r3, [r7, #2]
 8002b68:	041a      	lsls	r2, r3, #16
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	619a      	str	r2, [r3, #24]
}
 8002b6e:	bf00      	nop
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
	...

08002b7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d101      	bne.n	8002b8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e12b      	b.n	8002de6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d106      	bne.n	8002ba8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f7fe fde8 	bl	8001778 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2224      	movs	r2, #36	@ 0x24
 8002bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f022 0201 	bic.w	r2, r2, #1
 8002bbe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002bce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bde:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002be0:	f000 fd80 	bl	80036e4 <HAL_RCC_GetPCLK1Freq>
 8002be4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	4a81      	ldr	r2, [pc, #516]	@ (8002df0 <HAL_I2C_Init+0x274>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d807      	bhi.n	8002c00 <HAL_I2C_Init+0x84>
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	4a80      	ldr	r2, [pc, #512]	@ (8002df4 <HAL_I2C_Init+0x278>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	bf94      	ite	ls
 8002bf8:	2301      	movls	r3, #1
 8002bfa:	2300      	movhi	r3, #0
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	e006      	b.n	8002c0e <HAL_I2C_Init+0x92>
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	4a7d      	ldr	r2, [pc, #500]	@ (8002df8 <HAL_I2C_Init+0x27c>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	bf94      	ite	ls
 8002c08:	2301      	movls	r3, #1
 8002c0a:	2300      	movhi	r3, #0
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e0e7      	b.n	8002de6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	4a78      	ldr	r2, [pc, #480]	@ (8002dfc <HAL_I2C_Init+0x280>)
 8002c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c1e:	0c9b      	lsrs	r3, r3, #18
 8002c20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68ba      	ldr	r2, [r7, #8]
 8002c32:	430a      	orrs	r2, r1
 8002c34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	6a1b      	ldr	r3, [r3, #32]
 8002c3c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	4a6a      	ldr	r2, [pc, #424]	@ (8002df0 <HAL_I2C_Init+0x274>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d802      	bhi.n	8002c50 <HAL_I2C_Init+0xd4>
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	e009      	b.n	8002c64 <HAL_I2C_Init+0xe8>
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002c56:	fb02 f303 	mul.w	r3, r2, r3
 8002c5a:	4a69      	ldr	r2, [pc, #420]	@ (8002e00 <HAL_I2C_Init+0x284>)
 8002c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c60:	099b      	lsrs	r3, r3, #6
 8002c62:	3301      	adds	r3, #1
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	6812      	ldr	r2, [r2, #0]
 8002c68:	430b      	orrs	r3, r1
 8002c6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	69db      	ldr	r3, [r3, #28]
 8002c72:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002c76:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	495c      	ldr	r1, [pc, #368]	@ (8002df0 <HAL_I2C_Init+0x274>)
 8002c80:	428b      	cmp	r3, r1
 8002c82:	d819      	bhi.n	8002cb8 <HAL_I2C_Init+0x13c>
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	1e59      	subs	r1, r3, #1
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c92:	1c59      	adds	r1, r3, #1
 8002c94:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002c98:	400b      	ands	r3, r1
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00a      	beq.n	8002cb4 <HAL_I2C_Init+0x138>
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	1e59      	subs	r1, r3, #1
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cac:	3301      	adds	r3, #1
 8002cae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cb2:	e051      	b.n	8002d58 <HAL_I2C_Init+0x1dc>
 8002cb4:	2304      	movs	r3, #4
 8002cb6:	e04f      	b.n	8002d58 <HAL_I2C_Init+0x1dc>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d111      	bne.n	8002ce4 <HAL_I2C_Init+0x168>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	1e58      	subs	r0, r3, #1
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6859      	ldr	r1, [r3, #4]
 8002cc8:	460b      	mov	r3, r1
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	440b      	add	r3, r1
 8002cce:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	bf0c      	ite	eq
 8002cdc:	2301      	moveq	r3, #1
 8002cde:	2300      	movne	r3, #0
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	e012      	b.n	8002d0a <HAL_I2C_Init+0x18e>
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	1e58      	subs	r0, r3, #1
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6859      	ldr	r1, [r3, #4]
 8002cec:	460b      	mov	r3, r1
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	440b      	add	r3, r1
 8002cf2:	0099      	lsls	r1, r3, #2
 8002cf4:	440b      	add	r3, r1
 8002cf6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	bf0c      	ite	eq
 8002d04:	2301      	moveq	r3, #1
 8002d06:	2300      	movne	r3, #0
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <HAL_I2C_Init+0x196>
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e022      	b.n	8002d58 <HAL_I2C_Init+0x1dc>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d10e      	bne.n	8002d38 <HAL_I2C_Init+0x1bc>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	1e58      	subs	r0, r3, #1
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6859      	ldr	r1, [r3, #4]
 8002d22:	460b      	mov	r3, r1
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	440b      	add	r3, r1
 8002d28:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d36:	e00f      	b.n	8002d58 <HAL_I2C_Init+0x1dc>
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	1e58      	subs	r0, r3, #1
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6859      	ldr	r1, [r3, #4]
 8002d40:	460b      	mov	r3, r1
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	440b      	add	r3, r1
 8002d46:	0099      	lsls	r1, r3, #2
 8002d48:	440b      	add	r3, r1
 8002d4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d4e:	3301      	adds	r3, #1
 8002d50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d58:	6879      	ldr	r1, [r7, #4]
 8002d5a:	6809      	ldr	r1, [r1, #0]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	69da      	ldr	r2, [r3, #28]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a1b      	ldr	r3, [r3, #32]
 8002d72:	431a      	orrs	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002d86:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002d8a:	687a      	ldr	r2, [r7, #4]
 8002d8c:	6911      	ldr	r1, [r2, #16]
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	68d2      	ldr	r2, [r2, #12]
 8002d92:	4311      	orrs	r1, r2
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	6812      	ldr	r2, [r2, #0]
 8002d98:	430b      	orrs	r3, r1
 8002d9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	695a      	ldr	r2, [r3, #20]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	699b      	ldr	r3, [r3, #24]
 8002dae:	431a      	orrs	r2, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	430a      	orrs	r2, r1
 8002db6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f042 0201 	orr.w	r2, r2, #1
 8002dc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2220      	movs	r2, #32
 8002dd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	000186a0 	.word	0x000186a0
 8002df4:	001e847f 	.word	0x001e847f
 8002df8:	003d08ff 	.word	0x003d08ff
 8002dfc:	431bde83 	.word	0x431bde83
 8002e00:	10624dd3 	.word	0x10624dd3

08002e04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e267      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d075      	beq.n	8002f0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e22:	4b88      	ldr	r3, [pc, #544]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f003 030c 	and.w	r3, r3, #12
 8002e2a:	2b04      	cmp	r3, #4
 8002e2c:	d00c      	beq.n	8002e48 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e2e:	4b85      	ldr	r3, [pc, #532]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e36:	2b08      	cmp	r3, #8
 8002e38:	d112      	bne.n	8002e60 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e3a:	4b82      	ldr	r3, [pc, #520]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e46:	d10b      	bne.n	8002e60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e48:	4b7e      	ldr	r3, [pc, #504]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d05b      	beq.n	8002f0c <HAL_RCC_OscConfig+0x108>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d157      	bne.n	8002f0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e242      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e68:	d106      	bne.n	8002e78 <HAL_RCC_OscConfig+0x74>
 8002e6a:	4b76      	ldr	r3, [pc, #472]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a75      	ldr	r2, [pc, #468]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e74:	6013      	str	r3, [r2, #0]
 8002e76:	e01d      	b.n	8002eb4 <HAL_RCC_OscConfig+0xb0>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e80:	d10c      	bne.n	8002e9c <HAL_RCC_OscConfig+0x98>
 8002e82:	4b70      	ldr	r3, [pc, #448]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a6f      	ldr	r2, [pc, #444]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e8c:	6013      	str	r3, [r2, #0]
 8002e8e:	4b6d      	ldr	r3, [pc, #436]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a6c      	ldr	r2, [pc, #432]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e98:	6013      	str	r3, [r2, #0]
 8002e9a:	e00b      	b.n	8002eb4 <HAL_RCC_OscConfig+0xb0>
 8002e9c:	4b69      	ldr	r3, [pc, #420]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a68      	ldr	r2, [pc, #416]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002ea2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ea6:	6013      	str	r3, [r2, #0]
 8002ea8:	4b66      	ldr	r3, [pc, #408]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a65      	ldr	r2, [pc, #404]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002eae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002eb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d013      	beq.n	8002ee4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ebc:	f7fe fff6 	bl	8001eac <HAL_GetTick>
 8002ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ec2:	e008      	b.n	8002ed6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ec4:	f7fe fff2 	bl	8001eac <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b64      	cmp	r3, #100	@ 0x64
 8002ed0:	d901      	bls.n	8002ed6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e207      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ed6:	4b5b      	ldr	r3, [pc, #364]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d0f0      	beq.n	8002ec4 <HAL_RCC_OscConfig+0xc0>
 8002ee2:	e014      	b.n	8002f0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee4:	f7fe ffe2 	bl	8001eac <HAL_GetTick>
 8002ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eea:	e008      	b.n	8002efe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eec:	f7fe ffde 	bl	8001eac <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b64      	cmp	r3, #100	@ 0x64
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e1f3      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002efe:	4b51      	ldr	r3, [pc, #324]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1f0      	bne.n	8002eec <HAL_RCC_OscConfig+0xe8>
 8002f0a:	e000      	b.n	8002f0e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d063      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f1a:	4b4a      	ldr	r3, [pc, #296]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f003 030c 	and.w	r3, r3, #12
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00b      	beq.n	8002f3e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f26:	4b47      	ldr	r3, [pc, #284]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f2e:	2b08      	cmp	r3, #8
 8002f30:	d11c      	bne.n	8002f6c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f32:	4b44      	ldr	r3, [pc, #272]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d116      	bne.n	8002f6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f3e:	4b41      	ldr	r3, [pc, #260]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0302 	and.w	r3, r3, #2
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d005      	beq.n	8002f56 <HAL_RCC_OscConfig+0x152>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d001      	beq.n	8002f56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e1c7      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f56:	4b3b      	ldr	r3, [pc, #236]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	691b      	ldr	r3, [r3, #16]
 8002f62:	00db      	lsls	r3, r3, #3
 8002f64:	4937      	ldr	r1, [pc, #220]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f66:	4313      	orrs	r3, r2
 8002f68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f6a:	e03a      	b.n	8002fe2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d020      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f74:	4b34      	ldr	r3, [pc, #208]	@ (8003048 <HAL_RCC_OscConfig+0x244>)
 8002f76:	2201      	movs	r2, #1
 8002f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f7a:	f7fe ff97 	bl	8001eac <HAL_GetTick>
 8002f7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f80:	e008      	b.n	8002f94 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f82:	f7fe ff93 	bl	8001eac <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d901      	bls.n	8002f94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e1a8      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f94:	4b2b      	ldr	r3, [pc, #172]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0302 	and.w	r3, r3, #2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d0f0      	beq.n	8002f82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa0:	4b28      	ldr	r3, [pc, #160]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	00db      	lsls	r3, r3, #3
 8002fae:	4925      	ldr	r1, [pc, #148]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	600b      	str	r3, [r1, #0]
 8002fb4:	e015      	b.n	8002fe2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fb6:	4b24      	ldr	r3, [pc, #144]	@ (8003048 <HAL_RCC_OscConfig+0x244>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fbc:	f7fe ff76 	bl	8001eac <HAL_GetTick>
 8002fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fc2:	e008      	b.n	8002fd6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fc4:	f7fe ff72 	bl	8001eac <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e187      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fd6:	4b1b      	ldr	r3, [pc, #108]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1f0      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0308 	and.w	r3, r3, #8
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d036      	beq.n	800305c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d016      	beq.n	8003024 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ff6:	4b15      	ldr	r3, [pc, #84]	@ (800304c <HAL_RCC_OscConfig+0x248>)
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ffc:	f7fe ff56 	bl	8001eac <HAL_GetTick>
 8003000:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003002:	e008      	b.n	8003016 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003004:	f7fe ff52 	bl	8001eac <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b02      	cmp	r3, #2
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e167      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003016:	4b0b      	ldr	r3, [pc, #44]	@ (8003044 <HAL_RCC_OscConfig+0x240>)
 8003018:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d0f0      	beq.n	8003004 <HAL_RCC_OscConfig+0x200>
 8003022:	e01b      	b.n	800305c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003024:	4b09      	ldr	r3, [pc, #36]	@ (800304c <HAL_RCC_OscConfig+0x248>)
 8003026:	2200      	movs	r2, #0
 8003028:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800302a:	f7fe ff3f 	bl	8001eac <HAL_GetTick>
 800302e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003030:	e00e      	b.n	8003050 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003032:	f7fe ff3b 	bl	8001eac <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	2b02      	cmp	r3, #2
 800303e:	d907      	bls.n	8003050 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e150      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
 8003044:	40023800 	.word	0x40023800
 8003048:	42470000 	.word	0x42470000
 800304c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003050:	4b88      	ldr	r3, [pc, #544]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 8003052:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003054:	f003 0302 	and.w	r3, r3, #2
 8003058:	2b00      	cmp	r3, #0
 800305a:	d1ea      	bne.n	8003032 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0304 	and.w	r3, r3, #4
 8003064:	2b00      	cmp	r3, #0
 8003066:	f000 8097 	beq.w	8003198 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800306a:	2300      	movs	r3, #0
 800306c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800306e:	4b81      	ldr	r3, [pc, #516]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 8003070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003072:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d10f      	bne.n	800309a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800307a:	2300      	movs	r3, #0
 800307c:	60bb      	str	r3, [r7, #8]
 800307e:	4b7d      	ldr	r3, [pc, #500]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 8003080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003082:	4a7c      	ldr	r2, [pc, #496]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 8003084:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003088:	6413      	str	r3, [r2, #64]	@ 0x40
 800308a:	4b7a      	ldr	r3, [pc, #488]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 800308c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003092:	60bb      	str	r3, [r7, #8]
 8003094:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003096:	2301      	movs	r3, #1
 8003098:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800309a:	4b77      	ldr	r3, [pc, #476]	@ (8003278 <HAL_RCC_OscConfig+0x474>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d118      	bne.n	80030d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030a6:	4b74      	ldr	r3, [pc, #464]	@ (8003278 <HAL_RCC_OscConfig+0x474>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a73      	ldr	r2, [pc, #460]	@ (8003278 <HAL_RCC_OscConfig+0x474>)
 80030ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030b2:	f7fe fefb 	bl	8001eac <HAL_GetTick>
 80030b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030b8:	e008      	b.n	80030cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030ba:	f7fe fef7 	bl	8001eac <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d901      	bls.n	80030cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e10c      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030cc:	4b6a      	ldr	r3, [pc, #424]	@ (8003278 <HAL_RCC_OscConfig+0x474>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d0f0      	beq.n	80030ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d106      	bne.n	80030ee <HAL_RCC_OscConfig+0x2ea>
 80030e0:	4b64      	ldr	r3, [pc, #400]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 80030e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030e4:	4a63      	ldr	r2, [pc, #396]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 80030e6:	f043 0301 	orr.w	r3, r3, #1
 80030ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80030ec:	e01c      	b.n	8003128 <HAL_RCC_OscConfig+0x324>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	2b05      	cmp	r3, #5
 80030f4:	d10c      	bne.n	8003110 <HAL_RCC_OscConfig+0x30c>
 80030f6:	4b5f      	ldr	r3, [pc, #380]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 80030f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030fa:	4a5e      	ldr	r2, [pc, #376]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 80030fc:	f043 0304 	orr.w	r3, r3, #4
 8003100:	6713      	str	r3, [r2, #112]	@ 0x70
 8003102:	4b5c      	ldr	r3, [pc, #368]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 8003104:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003106:	4a5b      	ldr	r2, [pc, #364]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 8003108:	f043 0301 	orr.w	r3, r3, #1
 800310c:	6713      	str	r3, [r2, #112]	@ 0x70
 800310e:	e00b      	b.n	8003128 <HAL_RCC_OscConfig+0x324>
 8003110:	4b58      	ldr	r3, [pc, #352]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 8003112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003114:	4a57      	ldr	r2, [pc, #348]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 8003116:	f023 0301 	bic.w	r3, r3, #1
 800311a:	6713      	str	r3, [r2, #112]	@ 0x70
 800311c:	4b55      	ldr	r3, [pc, #340]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 800311e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003120:	4a54      	ldr	r2, [pc, #336]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 8003122:	f023 0304 	bic.w	r3, r3, #4
 8003126:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d015      	beq.n	800315c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003130:	f7fe febc 	bl	8001eac <HAL_GetTick>
 8003134:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003136:	e00a      	b.n	800314e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003138:	f7fe feb8 	bl	8001eac <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003146:	4293      	cmp	r3, r2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e0cb      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800314e:	4b49      	ldr	r3, [pc, #292]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 8003150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d0ee      	beq.n	8003138 <HAL_RCC_OscConfig+0x334>
 800315a:	e014      	b.n	8003186 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800315c:	f7fe fea6 	bl	8001eac <HAL_GetTick>
 8003160:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003162:	e00a      	b.n	800317a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003164:	f7fe fea2 	bl	8001eac <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003172:	4293      	cmp	r3, r2
 8003174:	d901      	bls.n	800317a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e0b5      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800317a:	4b3e      	ldr	r3, [pc, #248]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 800317c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d1ee      	bne.n	8003164 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003186:	7dfb      	ldrb	r3, [r7, #23]
 8003188:	2b01      	cmp	r3, #1
 800318a:	d105      	bne.n	8003198 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800318c:	4b39      	ldr	r3, [pc, #228]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 800318e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003190:	4a38      	ldr	r2, [pc, #224]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 8003192:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003196:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	699b      	ldr	r3, [r3, #24]
 800319c:	2b00      	cmp	r3, #0
 800319e:	f000 80a1 	beq.w	80032e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031a2:	4b34      	ldr	r3, [pc, #208]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f003 030c 	and.w	r3, r3, #12
 80031aa:	2b08      	cmp	r3, #8
 80031ac:	d05c      	beq.n	8003268 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d141      	bne.n	800323a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031b6:	4b31      	ldr	r3, [pc, #196]	@ (800327c <HAL_RCC_OscConfig+0x478>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031bc:	f7fe fe76 	bl	8001eac <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031c2:	e008      	b.n	80031d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031c4:	f7fe fe72 	bl	8001eac <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e087      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031d6:	4b27      	ldr	r3, [pc, #156]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1f0      	bne.n	80031c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69da      	ldr	r2, [r3, #28]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	431a      	orrs	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f0:	019b      	lsls	r3, r3, #6
 80031f2:	431a      	orrs	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f8:	085b      	lsrs	r3, r3, #1
 80031fa:	3b01      	subs	r3, #1
 80031fc:	041b      	lsls	r3, r3, #16
 80031fe:	431a      	orrs	r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003204:	061b      	lsls	r3, r3, #24
 8003206:	491b      	ldr	r1, [pc, #108]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 8003208:	4313      	orrs	r3, r2
 800320a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800320c:	4b1b      	ldr	r3, [pc, #108]	@ (800327c <HAL_RCC_OscConfig+0x478>)
 800320e:	2201      	movs	r2, #1
 8003210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003212:	f7fe fe4b 	bl	8001eac <HAL_GetTick>
 8003216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003218:	e008      	b.n	800322c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800321a:	f7fe fe47 	bl	8001eac <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	2b02      	cmp	r3, #2
 8003226:	d901      	bls.n	800322c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e05c      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800322c:	4b11      	ldr	r3, [pc, #68]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d0f0      	beq.n	800321a <HAL_RCC_OscConfig+0x416>
 8003238:	e054      	b.n	80032e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800323a:	4b10      	ldr	r3, [pc, #64]	@ (800327c <HAL_RCC_OscConfig+0x478>)
 800323c:	2200      	movs	r2, #0
 800323e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003240:	f7fe fe34 	bl	8001eac <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003248:	f7fe fe30 	bl	8001eac <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e045      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800325a:	4b06      	ldr	r3, [pc, #24]	@ (8003274 <HAL_RCC_OscConfig+0x470>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <HAL_RCC_OscConfig+0x444>
 8003266:	e03d      	b.n	80032e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	2b01      	cmp	r3, #1
 800326e:	d107      	bne.n	8003280 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e038      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
 8003274:	40023800 	.word	0x40023800
 8003278:	40007000 	.word	0x40007000
 800327c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003280:	4b1b      	ldr	r3, [pc, #108]	@ (80032f0 <HAL_RCC_OscConfig+0x4ec>)
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d028      	beq.n	80032e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003298:	429a      	cmp	r2, r3
 800329a:	d121      	bne.n	80032e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032a6:	429a      	cmp	r2, r3
 80032a8:	d11a      	bne.n	80032e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032aa:	68fa      	ldr	r2, [r7, #12]
 80032ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80032b0:	4013      	ands	r3, r2
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80032b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d111      	bne.n	80032e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c6:	085b      	lsrs	r3, r3, #1
 80032c8:	3b01      	subs	r3, #1
 80032ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d107      	bne.n	80032e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032dc:	429a      	cmp	r2, r3
 80032de:	d001      	beq.n	80032e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e000      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3718      	adds	r7, #24
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	40023800 	.word	0x40023800

080032f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e0cc      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003308:	4b68      	ldr	r3, [pc, #416]	@ (80034ac <HAL_RCC_ClockConfig+0x1b8>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0307 	and.w	r3, r3, #7
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d90c      	bls.n	8003330 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003316:	4b65      	ldr	r3, [pc, #404]	@ (80034ac <HAL_RCC_ClockConfig+0x1b8>)
 8003318:	683a      	ldr	r2, [r7, #0]
 800331a:	b2d2      	uxtb	r2, r2
 800331c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800331e:	4b63      	ldr	r3, [pc, #396]	@ (80034ac <HAL_RCC_ClockConfig+0x1b8>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0307 	and.w	r3, r3, #7
 8003326:	683a      	ldr	r2, [r7, #0]
 8003328:	429a      	cmp	r2, r3
 800332a:	d001      	beq.n	8003330 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e0b8      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d020      	beq.n	800337e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0304 	and.w	r3, r3, #4
 8003344:	2b00      	cmp	r3, #0
 8003346:	d005      	beq.n	8003354 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003348:	4b59      	ldr	r3, [pc, #356]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	4a58      	ldr	r2, [pc, #352]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 800334e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003352:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0308 	and.w	r3, r3, #8
 800335c:	2b00      	cmp	r3, #0
 800335e:	d005      	beq.n	800336c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003360:	4b53      	ldr	r3, [pc, #332]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	4a52      	ldr	r2, [pc, #328]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003366:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800336a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800336c:	4b50      	ldr	r3, [pc, #320]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	494d      	ldr	r1, [pc, #308]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 800337a:	4313      	orrs	r3, r2
 800337c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	2b00      	cmp	r3, #0
 8003388:	d044      	beq.n	8003414 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	2b01      	cmp	r3, #1
 8003390:	d107      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003392:	4b47      	ldr	r3, [pc, #284]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d119      	bne.n	80033d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e07f      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d003      	beq.n	80033b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033ae:	2b03      	cmp	r3, #3
 80033b0:	d107      	bne.n	80033c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033b2:	4b3f      	ldr	r3, [pc, #252]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d109      	bne.n	80033d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e06f      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033c2:	4b3b      	ldr	r3, [pc, #236]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d101      	bne.n	80033d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e067      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033d2:	4b37      	ldr	r3, [pc, #220]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	f023 0203 	bic.w	r2, r3, #3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	4934      	ldr	r1, [pc, #208]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033e4:	f7fe fd62 	bl	8001eac <HAL_GetTick>
 80033e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ea:	e00a      	b.n	8003402 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033ec:	f7fe fd5e 	bl	8001eac <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d901      	bls.n	8003402 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e04f      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003402:	4b2b      	ldr	r3, [pc, #172]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f003 020c 	and.w	r2, r3, #12
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	429a      	cmp	r2, r3
 8003412:	d1eb      	bne.n	80033ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003414:	4b25      	ldr	r3, [pc, #148]	@ (80034ac <HAL_RCC_ClockConfig+0x1b8>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0307 	and.w	r3, r3, #7
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	429a      	cmp	r2, r3
 8003420:	d20c      	bcs.n	800343c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003422:	4b22      	ldr	r3, [pc, #136]	@ (80034ac <HAL_RCC_ClockConfig+0x1b8>)
 8003424:	683a      	ldr	r2, [r7, #0]
 8003426:	b2d2      	uxtb	r2, r2
 8003428:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800342a:	4b20      	ldr	r3, [pc, #128]	@ (80034ac <HAL_RCC_ClockConfig+0x1b8>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0307 	and.w	r3, r3, #7
 8003432:	683a      	ldr	r2, [r7, #0]
 8003434:	429a      	cmp	r2, r3
 8003436:	d001      	beq.n	800343c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e032      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b00      	cmp	r3, #0
 8003446:	d008      	beq.n	800345a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003448:	4b19      	ldr	r3, [pc, #100]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	4916      	ldr	r1, [pc, #88]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003456:	4313      	orrs	r3, r2
 8003458:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0308 	and.w	r3, r3, #8
 8003462:	2b00      	cmp	r3, #0
 8003464:	d009      	beq.n	800347a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003466:	4b12      	ldr	r3, [pc, #72]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	00db      	lsls	r3, r3, #3
 8003474:	490e      	ldr	r1, [pc, #56]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003476:	4313      	orrs	r3, r2
 8003478:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800347a:	f000 f821 	bl	80034c0 <HAL_RCC_GetSysClockFreq>
 800347e:	4602      	mov	r2, r0
 8003480:	4b0b      	ldr	r3, [pc, #44]	@ (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	091b      	lsrs	r3, r3, #4
 8003486:	f003 030f 	and.w	r3, r3, #15
 800348a:	490a      	ldr	r1, [pc, #40]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c0>)
 800348c:	5ccb      	ldrb	r3, [r1, r3]
 800348e:	fa22 f303 	lsr.w	r3, r2, r3
 8003492:	4a09      	ldr	r2, [pc, #36]	@ (80034b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003494:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003496:	4b09      	ldr	r3, [pc, #36]	@ (80034bc <HAL_RCC_ClockConfig+0x1c8>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4618      	mov	r0, r3
 800349c:	f7fe fcc2 	bl	8001e24 <HAL_InitTick>

  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	40023c00 	.word	0x40023c00
 80034b0:	40023800 	.word	0x40023800
 80034b4:	08006ad4 	.word	0x08006ad4
 80034b8:	20000000 	.word	0x20000000
 80034bc:	20000004 	.word	0x20000004

080034c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034c4:	b094      	sub	sp, #80	@ 0x50
 80034c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80034c8:	2300      	movs	r3, #0
 80034ca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80034cc:	2300      	movs	r3, #0
 80034ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80034d0:	2300      	movs	r3, #0
 80034d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80034d4:	2300      	movs	r3, #0
 80034d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80034d8:	4b79      	ldr	r3, [pc, #484]	@ (80036c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f003 030c 	and.w	r3, r3, #12
 80034e0:	2b08      	cmp	r3, #8
 80034e2:	d00d      	beq.n	8003500 <HAL_RCC_GetSysClockFreq+0x40>
 80034e4:	2b08      	cmp	r3, #8
 80034e6:	f200 80e1 	bhi.w	80036ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d002      	beq.n	80034f4 <HAL_RCC_GetSysClockFreq+0x34>
 80034ee:	2b04      	cmp	r3, #4
 80034f0:	d003      	beq.n	80034fa <HAL_RCC_GetSysClockFreq+0x3a>
 80034f2:	e0db      	b.n	80036ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80034f4:	4b73      	ldr	r3, [pc, #460]	@ (80036c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80034f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034f8:	e0db      	b.n	80036b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80034fa:	4b73      	ldr	r3, [pc, #460]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80034fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034fe:	e0d8      	b.n	80036b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003500:	4b6f      	ldr	r3, [pc, #444]	@ (80036c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003508:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800350a:	4b6d      	ldr	r3, [pc, #436]	@ (80036c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d063      	beq.n	80035de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003516:	4b6a      	ldr	r3, [pc, #424]	@ (80036c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	099b      	lsrs	r3, r3, #6
 800351c:	2200      	movs	r2, #0
 800351e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003520:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003524:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003528:	633b      	str	r3, [r7, #48]	@ 0x30
 800352a:	2300      	movs	r3, #0
 800352c:	637b      	str	r3, [r7, #52]	@ 0x34
 800352e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003532:	4622      	mov	r2, r4
 8003534:	462b      	mov	r3, r5
 8003536:	f04f 0000 	mov.w	r0, #0
 800353a:	f04f 0100 	mov.w	r1, #0
 800353e:	0159      	lsls	r1, r3, #5
 8003540:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003544:	0150      	lsls	r0, r2, #5
 8003546:	4602      	mov	r2, r0
 8003548:	460b      	mov	r3, r1
 800354a:	4621      	mov	r1, r4
 800354c:	1a51      	subs	r1, r2, r1
 800354e:	6139      	str	r1, [r7, #16]
 8003550:	4629      	mov	r1, r5
 8003552:	eb63 0301 	sbc.w	r3, r3, r1
 8003556:	617b      	str	r3, [r7, #20]
 8003558:	f04f 0200 	mov.w	r2, #0
 800355c:	f04f 0300 	mov.w	r3, #0
 8003560:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003564:	4659      	mov	r1, fp
 8003566:	018b      	lsls	r3, r1, #6
 8003568:	4651      	mov	r1, sl
 800356a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800356e:	4651      	mov	r1, sl
 8003570:	018a      	lsls	r2, r1, #6
 8003572:	4651      	mov	r1, sl
 8003574:	ebb2 0801 	subs.w	r8, r2, r1
 8003578:	4659      	mov	r1, fp
 800357a:	eb63 0901 	sbc.w	r9, r3, r1
 800357e:	f04f 0200 	mov.w	r2, #0
 8003582:	f04f 0300 	mov.w	r3, #0
 8003586:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800358a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800358e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003592:	4690      	mov	r8, r2
 8003594:	4699      	mov	r9, r3
 8003596:	4623      	mov	r3, r4
 8003598:	eb18 0303 	adds.w	r3, r8, r3
 800359c:	60bb      	str	r3, [r7, #8]
 800359e:	462b      	mov	r3, r5
 80035a0:	eb49 0303 	adc.w	r3, r9, r3
 80035a4:	60fb      	str	r3, [r7, #12]
 80035a6:	f04f 0200 	mov.w	r2, #0
 80035aa:	f04f 0300 	mov.w	r3, #0
 80035ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80035b2:	4629      	mov	r1, r5
 80035b4:	024b      	lsls	r3, r1, #9
 80035b6:	4621      	mov	r1, r4
 80035b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80035bc:	4621      	mov	r1, r4
 80035be:	024a      	lsls	r2, r1, #9
 80035c0:	4610      	mov	r0, r2
 80035c2:	4619      	mov	r1, r3
 80035c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035c6:	2200      	movs	r2, #0
 80035c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80035d0:	f7fd f90e 	bl	80007f0 <__aeabi_uldivmod>
 80035d4:	4602      	mov	r2, r0
 80035d6:	460b      	mov	r3, r1
 80035d8:	4613      	mov	r3, r2
 80035da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035dc:	e058      	b.n	8003690 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035de:	4b38      	ldr	r3, [pc, #224]	@ (80036c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	099b      	lsrs	r3, r3, #6
 80035e4:	2200      	movs	r2, #0
 80035e6:	4618      	mov	r0, r3
 80035e8:	4611      	mov	r1, r2
 80035ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80035ee:	623b      	str	r3, [r7, #32]
 80035f0:	2300      	movs	r3, #0
 80035f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80035f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80035f8:	4642      	mov	r2, r8
 80035fa:	464b      	mov	r3, r9
 80035fc:	f04f 0000 	mov.w	r0, #0
 8003600:	f04f 0100 	mov.w	r1, #0
 8003604:	0159      	lsls	r1, r3, #5
 8003606:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800360a:	0150      	lsls	r0, r2, #5
 800360c:	4602      	mov	r2, r0
 800360e:	460b      	mov	r3, r1
 8003610:	4641      	mov	r1, r8
 8003612:	ebb2 0a01 	subs.w	sl, r2, r1
 8003616:	4649      	mov	r1, r9
 8003618:	eb63 0b01 	sbc.w	fp, r3, r1
 800361c:	f04f 0200 	mov.w	r2, #0
 8003620:	f04f 0300 	mov.w	r3, #0
 8003624:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003628:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800362c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003630:	ebb2 040a 	subs.w	r4, r2, sl
 8003634:	eb63 050b 	sbc.w	r5, r3, fp
 8003638:	f04f 0200 	mov.w	r2, #0
 800363c:	f04f 0300 	mov.w	r3, #0
 8003640:	00eb      	lsls	r3, r5, #3
 8003642:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003646:	00e2      	lsls	r2, r4, #3
 8003648:	4614      	mov	r4, r2
 800364a:	461d      	mov	r5, r3
 800364c:	4643      	mov	r3, r8
 800364e:	18e3      	adds	r3, r4, r3
 8003650:	603b      	str	r3, [r7, #0]
 8003652:	464b      	mov	r3, r9
 8003654:	eb45 0303 	adc.w	r3, r5, r3
 8003658:	607b      	str	r3, [r7, #4]
 800365a:	f04f 0200 	mov.w	r2, #0
 800365e:	f04f 0300 	mov.w	r3, #0
 8003662:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003666:	4629      	mov	r1, r5
 8003668:	028b      	lsls	r3, r1, #10
 800366a:	4621      	mov	r1, r4
 800366c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003670:	4621      	mov	r1, r4
 8003672:	028a      	lsls	r2, r1, #10
 8003674:	4610      	mov	r0, r2
 8003676:	4619      	mov	r1, r3
 8003678:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800367a:	2200      	movs	r2, #0
 800367c:	61bb      	str	r3, [r7, #24]
 800367e:	61fa      	str	r2, [r7, #28]
 8003680:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003684:	f7fd f8b4 	bl	80007f0 <__aeabi_uldivmod>
 8003688:	4602      	mov	r2, r0
 800368a:	460b      	mov	r3, r1
 800368c:	4613      	mov	r3, r2
 800368e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003690:	4b0b      	ldr	r3, [pc, #44]	@ (80036c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	0c1b      	lsrs	r3, r3, #16
 8003696:	f003 0303 	and.w	r3, r3, #3
 800369a:	3301      	adds	r3, #1
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80036a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80036a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036aa:	e002      	b.n	80036b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036ac:	4b05      	ldr	r3, [pc, #20]	@ (80036c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80036ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3750      	adds	r7, #80	@ 0x50
 80036b8:	46bd      	mov	sp, r7
 80036ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036be:	bf00      	nop
 80036c0:	40023800 	.word	0x40023800
 80036c4:	00f42400 	.word	0x00f42400
 80036c8:	007a1200 	.word	0x007a1200

080036cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036cc:	b480      	push	{r7}
 80036ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036d0:	4b03      	ldr	r3, [pc, #12]	@ (80036e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80036d2:	681b      	ldr	r3, [r3, #0]
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	20000000 	.word	0x20000000

080036e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036e8:	f7ff fff0 	bl	80036cc <HAL_RCC_GetHCLKFreq>
 80036ec:	4602      	mov	r2, r0
 80036ee:	4b05      	ldr	r3, [pc, #20]	@ (8003704 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	0a9b      	lsrs	r3, r3, #10
 80036f4:	f003 0307 	and.w	r3, r3, #7
 80036f8:	4903      	ldr	r1, [pc, #12]	@ (8003708 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036fa:	5ccb      	ldrb	r3, [r1, r3]
 80036fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003700:	4618      	mov	r0, r3
 8003702:	bd80      	pop	{r7, pc}
 8003704:	40023800 	.word	0x40023800
 8003708:	08006ae4 	.word	0x08006ae4

0800370c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e07b      	b.n	8003816 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003722:	2b00      	cmp	r3, #0
 8003724:	d108      	bne.n	8003738 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800372e:	d009      	beq.n	8003744 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	61da      	str	r2, [r3, #28]
 8003736:	e005      	b.n	8003744 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d106      	bne.n	8003764 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f7fe f852 	bl	8001808 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2202      	movs	r2, #2
 8003768:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800377a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800378c:	431a      	orrs	r2, r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003796:	431a      	orrs	r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	f003 0302 	and.w	r3, r3, #2
 80037a0:	431a      	orrs	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	431a      	orrs	r2, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	699b      	ldr	r3, [r3, #24]
 80037b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037b4:	431a      	orrs	r2, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	69db      	ldr	r3, [r3, #28]
 80037ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037be:	431a      	orrs	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6a1b      	ldr	r3, [r3, #32]
 80037c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037c8:	ea42 0103 	orr.w	r1, r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	430a      	orrs	r2, r1
 80037da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	699b      	ldr	r3, [r3, #24]
 80037e0:	0c1b      	lsrs	r3, r3, #16
 80037e2:	f003 0104 	and.w	r1, r3, #4
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ea:	f003 0210 	and.w	r2, r3, #16
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	430a      	orrs	r2, r1
 80037f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	69da      	ldr	r2, [r3, #28]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003804:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	3708      	adds	r7, #8
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
	...

08003820 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	4613      	mov	r3, r2
 800382c:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b01      	cmp	r3, #1
 8003838:	d001      	beq.n	800383e <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 800383a:	2302      	movs	r3, #2
 800383c:	e0a9      	b.n	8003992 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d002      	beq.n	800384a <HAL_SPI_Receive_DMA+0x2a>
 8003844:	88fb      	ldrh	r3, [r7, #6]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <HAL_SPI_Receive_DMA+0x2e>
  {
    return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e0a1      	b.n	8003992 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d110      	bne.n	8003878 <HAL_SPI_Receive_DMA+0x58>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800385e:	d10b      	bne.n	8003878 <HAL_SPI_Receive_DMA+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2204      	movs	r2, #4
 8003864:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8003868:	88fb      	ldrh	r3, [r7, #6]
 800386a:	68ba      	ldr	r2, [r7, #8]
 800386c:	68b9      	ldr	r1, [r7, #8]
 800386e:	68f8      	ldr	r0, [r7, #12]
 8003870:	f000 f89a 	bl	80039a8 <HAL_SPI_TransmitReceive_DMA>
 8003874:	4603      	mov	r3, r0
 8003876:	e08c      	b.n	8003992 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800387e:	2b01      	cmp	r3, #1
 8003880:	d101      	bne.n	8003886 <HAL_SPI_Receive_DMA+0x66>
 8003882:	2302      	movs	r3, #2
 8003884:	e085      	b.n	8003992 <HAL_SPI_Receive_DMA+0x172>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2204      	movs	r2, #4
 8003892:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2200      	movs	r2, #0
 800389a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	88fa      	ldrh	r2, [r7, #6]
 80038a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	88fa      	ldrh	r2, [r7, #6]
 80038ac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2200      	movs	r2, #0
 80038b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2200      	movs	r2, #0
 80038be:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038ce:	d10f      	bne.n	80038f0 <HAL_SPI_Receive_DMA+0xd0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038de:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80038ee:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038f4:	4a29      	ldr	r2, [pc, #164]	@ (800399c <HAL_SPI_Receive_DMA+0x17c>)
 80038f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038fc:	4a28      	ldr	r2, [pc, #160]	@ (80039a0 <HAL_SPI_Receive_DMA+0x180>)
 80038fe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003904:	4a27      	ldr	r2, [pc, #156]	@ (80039a4 <HAL_SPI_Receive_DMA+0x184>)
 8003906:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800390c:	2200      	movs	r2, #0
 800390e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	330c      	adds	r3, #12
 800391a:	4619      	mov	r1, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003920:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003926:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003928:	f7fe fcb0 	bl	800228c <HAL_DMA_Start_IT>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00b      	beq.n	800394a <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003936:	f043 0210 	orr.w	r2, r3, #16
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e023      	b.n	8003992 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003954:	2b40      	cmp	r3, #64	@ 0x40
 8003956:	d007      	beq.n	8003968 <HAL_SPI_Receive_DMA+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003966:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	685a      	ldr	r2, [r3, #4]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f042 0220 	orr.w	r2, r2, #32
 800397e:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f042 0201 	orr.w	r2, r2, #1
 800398e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	08003d29 	.word	0x08003d29
 80039a0:	08003bf1 	.word	0x08003bf1
 80039a4:	08003d61 	.word	0x08003d61

080039a8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
 80039b4:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80039bc:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80039c4:	7dfb      	ldrb	r3, [r7, #23]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d00c      	beq.n	80039e4 <HAL_SPI_TransmitReceive_DMA+0x3c>
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039d0:	d106      	bne.n	80039e0 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d102      	bne.n	80039e0 <HAL_SPI_TransmitReceive_DMA+0x38>
 80039da:	7dfb      	ldrb	r3, [r7, #23]
 80039dc:	2b04      	cmp	r3, #4
 80039de:	d001      	beq.n	80039e4 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80039e0:	2302      	movs	r3, #2
 80039e2:	e0cf      	b.n	8003b84 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d005      	beq.n	80039f6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d002      	beq.n	80039f6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 80039f0:	887b      	ldrh	r3, [r7, #2]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d101      	bne.n	80039fa <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e0c4      	b.n	8003b84 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d101      	bne.n	8003a08 <HAL_SPI_TransmitReceive_DMA+0x60>
 8003a04:	2302      	movs	r3, #2
 8003a06:	e0bd      	b.n	8003b84 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	2b04      	cmp	r3, #4
 8003a1a:	d003      	beq.n	8003a24 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2205      	movs	r2, #5
 8003a20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2200      	movs	r2, #0
 8003a28:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	68ba      	ldr	r2, [r7, #8]
 8003a2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	887a      	ldrh	r2, [r7, #2]
 8003a34:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	887a      	ldrh	r2, [r7, #2]
 8003a3a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	887a      	ldrh	r2, [r7, #2]
 8003a46:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	887a      	ldrh	r2, [r7, #2]
 8003a4c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2200      	movs	r2, #0
 8003a52:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2200      	movs	r2, #0
 8003a58:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b04      	cmp	r3, #4
 8003a64:	d108      	bne.n	8003a78 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a6a:	4a48      	ldr	r2, [pc, #288]	@ (8003b8c <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8003a6c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a72:	4a47      	ldr	r2, [pc, #284]	@ (8003b90 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8003a74:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003a76:	e007      	b.n	8003a88 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a7c:	4a45      	ldr	r2, [pc, #276]	@ (8003b94 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8003a7e:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a84:	4a44      	ldr	r2, [pc, #272]	@ (8003b98 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8003a86:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a8c:	4a43      	ldr	r2, [pc, #268]	@ (8003b9c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8003a8e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a94:	2200      	movs	r2, #0
 8003a96:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	330c      	adds	r3, #12
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aae:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003ab0:	f7fe fbec 	bl	800228c <HAL_DMA_Start_IT>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00b      	beq.n	8003ad2 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003abe:	f043 0210 	orr.w	r2, r3, #16
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e058      	b.n	8003b84 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	685a      	ldr	r2, [r3, #4]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f042 0201 	orr.w	r2, r2, #1
 8003ae0:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aee:	2200      	movs	r2, #0
 8003af0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003af6:	2200      	movs	r2, #0
 8003af8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003afe:	2200      	movs	r2, #0
 8003b00:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	330c      	adds	r3, #12
 8003b12:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b18:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003b1a:	f7fe fbb7 	bl	800228c <HAL_DMA_Start_IT>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00b      	beq.n	8003b3c <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b28:	f043 0210 	orr.w	r2, r3, #16
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e023      	b.n	8003b84 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b46:	2b40      	cmp	r3, #64	@ 0x40
 8003b48:	d007      	beq.n	8003b5a <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b58:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	685a      	ldr	r2, [r3, #4]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f042 0220 	orr.w	r2, r2, #32
 8003b70:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	685a      	ldr	r2, [r3, #4]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f042 0202 	orr.w	r2, r2, #2
 8003b80:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3718      	adds	r7, #24
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	08003d29 	.word	0x08003d29
 8003b90:	08003bf1 	.word	0x08003bf1
 8003b94:	08003d45 	.word	0x08003d45
 8003b98:	08003c99 	.word	0x08003c99
 8003b9c:	08003d61 	.word	0x08003d61

08003ba0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b083      	sub	sp, #12
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8003bbc:	bf00      	nop
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr

08003bc8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003bd0:	bf00      	nop
 8003bd2:	370c      	adds	r7, #12
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bfc:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003bfe:	f7fe f955 	bl	8001eac <HAL_GetTick>
 8003c02:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c12:	d03b      	beq.n	8003c8c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	685a      	ldr	r2, [r3, #4]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f022 0220 	bic.w	r2, r2, #32
 8003c22:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d10d      	bne.n	8003c48 <SPI_DMAReceiveCplt+0x58>
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c34:	d108      	bne.n	8003c48 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f022 0203 	bic.w	r2, r2, #3
 8003c44:	605a      	str	r2, [r3, #4]
 8003c46:	e007      	b.n	8003c58 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	685a      	ldr	r2, [r3, #4]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f022 0201 	bic.w	r2, r2, #1
 8003c56:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003c58:	68ba      	ldr	r2, [r7, #8]
 8003c5a:	2164      	movs	r1, #100	@ 0x64
 8003c5c:	68f8      	ldr	r0, [r7, #12]
 8003c5e:	f000 f927 	bl	8003eb0 <SPI_EndRxTransaction>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d002      	beq.n	8003c6e <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d003      	beq.n	8003c8c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003c84:	68f8      	ldr	r0, [r7, #12]
 8003c86:	f7ff ffa9 	bl	8003bdc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003c8a:	e002      	b.n	8003c92 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8003c8c:	68f8      	ldr	r0, [r7, #12]
 8003c8e:	f7fc ff83 	bl	8000b98 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003c92:	3710      	adds	r7, #16
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ca6:	f7fe f901 	bl	8001eac <HAL_GetTick>
 8003caa:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cba:	d02f      	beq.n	8003d1c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685a      	ldr	r2, [r3, #4]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 0220 	bic.w	r2, r2, #32
 8003cca:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003ccc:	68ba      	ldr	r2, [r7, #8]
 8003cce:	2164      	movs	r1, #100	@ 0x64
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f000 f953 	bl	8003f7c <SPI_EndRxTxTransaction>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d005      	beq.n	8003ce8 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ce0:	f043 0220 	orr.w	r2, r3, #32
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	685a      	ldr	r2, [r3, #4]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f022 0203 	bic.w	r2, r2, #3
 8003cf6:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d003      	beq.n	8003d1c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f7ff ff61 	bl	8003bdc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003d1a:	e002      	b.n	8003d22 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8003d1c:	68f8      	ldr	r0, [r7, #12]
 8003d1e:	f7ff ff3f 	bl	8003ba0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d22:	3710      	adds	r7, #16
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d34:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f7ff ff3c 	bl	8003bb4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d3c:	bf00      	nop
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d50:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	f7ff ff38 	bl	8003bc8 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d58:	bf00      	nop
 8003d5a:	3710      	adds	r7, #16
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d6c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0203 	bic.w	r2, r2, #3
 8003d7c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d82:	f043 0210 	orr.w	r2, r3, #16
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f7ff ff22 	bl	8003bdc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d98:	bf00      	nop
 8003d9a:	3710      	adds	r7, #16
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b088      	sub	sp, #32
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	603b      	str	r3, [r7, #0]
 8003dac:	4613      	mov	r3, r2
 8003dae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003db0:	f7fe f87c 	bl	8001eac <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003db8:	1a9b      	subs	r3, r3, r2
 8003dba:	683a      	ldr	r2, [r7, #0]
 8003dbc:	4413      	add	r3, r2
 8003dbe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003dc0:	f7fe f874 	bl	8001eac <HAL_GetTick>
 8003dc4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003dc6:	4b39      	ldr	r3, [pc, #228]	@ (8003eac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	015b      	lsls	r3, r3, #5
 8003dcc:	0d1b      	lsrs	r3, r3, #20
 8003dce:	69fa      	ldr	r2, [r7, #28]
 8003dd0:	fb02 f303 	mul.w	r3, r2, r3
 8003dd4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003dd6:	e055      	b.n	8003e84 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dde:	d051      	beq.n	8003e84 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003de0:	f7fe f864 	bl	8001eac <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	69fa      	ldr	r2, [r7, #28]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d902      	bls.n	8003df6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d13d      	bne.n	8003e72 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003e04:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e0e:	d111      	bne.n	8003e34 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e18:	d004      	beq.n	8003e24 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e22:	d107      	bne.n	8003e34 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e32:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e3c:	d10f      	bne.n	8003e5e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e4c:	601a      	str	r2, [r3, #0]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e5c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2201      	movs	r2, #1
 8003e62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e018      	b.n	8003ea4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d102      	bne.n	8003e7e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	61fb      	str	r3, [r7, #28]
 8003e7c:	e002      	b.n	8003e84 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	3b01      	subs	r3, #1
 8003e82:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689a      	ldr	r2, [r3, #8]
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	68ba      	ldr	r2, [r7, #8]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	bf0c      	ite	eq
 8003e94:	2301      	moveq	r3, #1
 8003e96:	2300      	movne	r3, #0
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	79fb      	ldrb	r3, [r7, #7]
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d19a      	bne.n	8003dd8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003ea2:	2300      	movs	r3, #0
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3720      	adds	r7, #32
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	20000000 	.word	0x20000000

08003eb0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af02      	add	r7, sp, #8
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ec4:	d111      	bne.n	8003eea <SPI_EndRxTransaction+0x3a>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ece:	d004      	beq.n	8003eda <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ed8:	d107      	bne.n	8003eea <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ee8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ef2:	d12a      	bne.n	8003f4a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003efc:	d012      	beq.n	8003f24 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	9300      	str	r3, [sp, #0]
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	2200      	movs	r2, #0
 8003f06:	2180      	movs	r1, #128	@ 0x80
 8003f08:	68f8      	ldr	r0, [r7, #12]
 8003f0a:	f7ff ff49 	bl	8003da0 <SPI_WaitFlagStateUntilTimeout>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d02d      	beq.n	8003f70 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f18:	f043 0220 	orr.w	r2, r3, #32
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e026      	b.n	8003f72 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	9300      	str	r3, [sp, #0]
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	2101      	movs	r1, #1
 8003f2e:	68f8      	ldr	r0, [r7, #12]
 8003f30:	f7ff ff36 	bl	8003da0 <SPI_WaitFlagStateUntilTimeout>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d01a      	beq.n	8003f70 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f3e:	f043 0220 	orr.w	r2, r3, #32
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e013      	b.n	8003f72 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	9300      	str	r3, [sp, #0]
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	2200      	movs	r2, #0
 8003f52:	2101      	movs	r1, #1
 8003f54:	68f8      	ldr	r0, [r7, #12]
 8003f56:	f7ff ff23 	bl	8003da0 <SPI_WaitFlagStateUntilTimeout>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d007      	beq.n	8003f70 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f64:	f043 0220 	orr.w	r2, r3, #32
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e000      	b.n	8003f72 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
	...

08003f7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b088      	sub	sp, #32
 8003f80:	af02      	add	r7, sp, #8
 8003f82:	60f8      	str	r0, [r7, #12]
 8003f84:	60b9      	str	r1, [r7, #8]
 8003f86:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	9300      	str	r3, [sp, #0]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	2102      	movs	r1, #2
 8003f92:	68f8      	ldr	r0, [r7, #12]
 8003f94:	f7ff ff04 	bl	8003da0 <SPI_WaitFlagStateUntilTimeout>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d007      	beq.n	8003fae <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fa2:	f043 0220 	orr.w	r2, r3, #32
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e032      	b.n	8004014 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003fae:	4b1b      	ldr	r3, [pc, #108]	@ (800401c <SPI_EndRxTxTransaction+0xa0>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a1b      	ldr	r2, [pc, #108]	@ (8004020 <SPI_EndRxTxTransaction+0xa4>)
 8003fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fb8:	0d5b      	lsrs	r3, r3, #21
 8003fba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003fbe:	fb02 f303 	mul.w	r3, r2, r3
 8003fc2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fcc:	d112      	bne.n	8003ff4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	9300      	str	r3, [sp, #0]
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	2180      	movs	r1, #128	@ 0x80
 8003fd8:	68f8      	ldr	r0, [r7, #12]
 8003fda:	f7ff fee1 	bl	8003da0 <SPI_WaitFlagStateUntilTimeout>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d016      	beq.n	8004012 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe8:	f043 0220 	orr.w	r2, r3, #32
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	e00f      	b.n	8004014 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d00a      	beq.n	8004010 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	3b01      	subs	r3, #1
 8003ffe:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800400a:	2b80      	cmp	r3, #128	@ 0x80
 800400c:	d0f2      	beq.n	8003ff4 <SPI_EndRxTxTransaction+0x78>
 800400e:	e000      	b.n	8004012 <SPI_EndRxTxTransaction+0x96>
        break;
 8004010:	bf00      	nop
  }

  return HAL_OK;
 8004012:	2300      	movs	r3, #0
}
 8004014:	4618      	mov	r0, r3
 8004016:	3718      	adds	r7, #24
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}
 800401c:	20000000 	.word	0x20000000
 8004020:	165e9f81 	.word	0x165e9f81

08004024 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e041      	b.n	80040ba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	d106      	bne.n	8004050 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7fd fcac 	bl	80019a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2202      	movs	r2, #2
 8004054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	3304      	adds	r3, #4
 8004060:	4619      	mov	r1, r3
 8004062:	4610      	mov	r0, r2
 8004064:	f000 fb5c 	bl	8004720 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3708      	adds	r7, #8
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b086      	sub	sp, #24
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
 80040ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d101      	bne.n	80040d6 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e097      	b.n	8004206 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d106      	bne.n	80040f0 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f7fd fc94 	bl	8001a18 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2202      	movs	r2, #2
 80040f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	6812      	ldr	r2, [r2, #0]
 8004102:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004106:	f023 0307 	bic.w	r3, r3, #7
 800410a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	3304      	adds	r3, #4
 8004114:	4619      	mov	r1, r3
 8004116:	4610      	mov	r0, r2
 8004118:	f000 fb02 	bl	8004720 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6a1b      	ldr	r3, [r3, #32]
 8004132:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	697a      	ldr	r2, [r7, #20]
 800413a:	4313      	orrs	r3, r2
 800413c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004144:	f023 0303 	bic.w	r3, r3, #3
 8004148:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	689a      	ldr	r2, [r3, #8]
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	021b      	lsls	r3, r3, #8
 8004154:	4313      	orrs	r3, r2
 8004156:	693a      	ldr	r2, [r7, #16]
 8004158:	4313      	orrs	r3, r2
 800415a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004162:	f023 030c 	bic.w	r3, r3, #12
 8004166:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800416e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004172:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	68da      	ldr	r2, [r3, #12]
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	69db      	ldr	r3, [r3, #28]
 800417c:	021b      	lsls	r3, r3, #8
 800417e:	4313      	orrs	r3, r2
 8004180:	693a      	ldr	r2, [r7, #16]
 8004182:	4313      	orrs	r3, r2
 8004184:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	011a      	lsls	r2, r3, #4
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	031b      	lsls	r3, r3, #12
 8004192:	4313      	orrs	r3, r2
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	4313      	orrs	r3, r2
 8004198:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80041a0:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80041a8:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685a      	ldr	r2, [r3, #4]
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	011b      	lsls	r3, r3, #4
 80041b4:	4313      	orrs	r3, r2
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	68fa      	ldr	r2, [r7, #12]
 80041d2:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004204:	2300      	movs	r3, #0
}
 8004206:	4618      	mov	r0, r3
 8004208:	3718      	adds	r7, #24
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}

0800420e <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800420e:	b580      	push	{r7, lr}
 8004210:	b084      	sub	sp, #16
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
 8004216:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800421e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004226:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800422e:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004236:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d110      	bne.n	8004260 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800423e:	7bfb      	ldrb	r3, [r7, #15]
 8004240:	2b01      	cmp	r3, #1
 8004242:	d102      	bne.n	800424a <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004244:	7b7b      	ldrb	r3, [r7, #13]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d001      	beq.n	800424e <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e089      	b.n	8004362 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2202      	movs	r2, #2
 8004252:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2202      	movs	r2, #2
 800425a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800425e:	e031      	b.n	80042c4 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	2b04      	cmp	r3, #4
 8004264:	d110      	bne.n	8004288 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004266:	7bbb      	ldrb	r3, [r7, #14]
 8004268:	2b01      	cmp	r3, #1
 800426a:	d102      	bne.n	8004272 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800426c:	7b3b      	ldrb	r3, [r7, #12]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d001      	beq.n	8004276 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e075      	b.n	8004362 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2202      	movs	r2, #2
 800427a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2202      	movs	r2, #2
 8004282:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004286:	e01d      	b.n	80042c4 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004288:	7bfb      	ldrb	r3, [r7, #15]
 800428a:	2b01      	cmp	r3, #1
 800428c:	d108      	bne.n	80042a0 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800428e:	7bbb      	ldrb	r3, [r7, #14]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d105      	bne.n	80042a0 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004294:	7b7b      	ldrb	r3, [r7, #13]
 8004296:	2b01      	cmp	r3, #1
 8004298:	d102      	bne.n	80042a0 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800429a:	7b3b      	ldrb	r3, [r7, #12]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d001      	beq.n	80042a4 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e05e      	b.n	8004362 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2202      	movs	r2, #2
 80042a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2202      	movs	r2, #2
 80042b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2202      	movs	r2, #2
 80042b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2202      	movs	r2, #2
 80042c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d003      	beq.n	80042d2 <HAL_TIM_Encoder_Start_IT+0xc4>
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	2b04      	cmp	r3, #4
 80042ce:	d010      	beq.n	80042f2 <HAL_TIM_Encoder_Start_IT+0xe4>
 80042d0:	e01f      	b.n	8004312 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2201      	movs	r2, #1
 80042d8:	2100      	movs	r1, #0
 80042da:	4618      	mov	r0, r3
 80042dc:	f000 fc32 	bl	8004b44 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	68da      	ldr	r2, [r3, #12]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f042 0202 	orr.w	r2, r2, #2
 80042ee:	60da      	str	r2, [r3, #12]
      break;
 80042f0:	e02e      	b.n	8004350 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2201      	movs	r2, #1
 80042f8:	2104      	movs	r1, #4
 80042fa:	4618      	mov	r0, r3
 80042fc:	f000 fc22 	bl	8004b44 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	68da      	ldr	r2, [r3, #12]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f042 0204 	orr.w	r2, r2, #4
 800430e:	60da      	str	r2, [r3, #12]
      break;
 8004310:	e01e      	b.n	8004350 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	2201      	movs	r2, #1
 8004318:	2100      	movs	r1, #0
 800431a:	4618      	mov	r0, r3
 800431c:	f000 fc12 	bl	8004b44 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2201      	movs	r2, #1
 8004326:	2104      	movs	r1, #4
 8004328:	4618      	mov	r0, r3
 800432a:	f000 fc0b 	bl	8004b44 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68da      	ldr	r2, [r3, #12]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f042 0202 	orr.w	r2, r2, #2
 800433c:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68da      	ldr	r2, [r3, #12]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f042 0204 	orr.w	r2, r2, #4
 800434c:	60da      	str	r2, [r3, #12]
      break;
 800434e:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f042 0201 	orr.w	r2, r2, #1
 800435e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}

0800436a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800436a:	b580      	push	{r7, lr}
 800436c:	b084      	sub	sp, #16
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	f003 0302 	and.w	r3, r3, #2
 8004388:	2b00      	cmp	r3, #0
 800438a:	d020      	beq.n	80043ce <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d01b      	beq.n	80043ce <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f06f 0202 	mvn.w	r2, #2
 800439e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	f003 0303 	and.w	r3, r3, #3
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d003      	beq.n	80043bc <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f7fc fbb1 	bl	8000b1c <HAL_TIM_IC_CaptureCallback>
 80043ba:	e005      	b.n	80043c8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f000 f991 	bl	80046e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 f998 	bl	80046f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	f003 0304 	and.w	r3, r3, #4
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d020      	beq.n	800441a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f003 0304 	and.w	r3, r3, #4
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d01b      	beq.n	800441a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f06f 0204 	mvn.w	r2, #4
 80043ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2202      	movs	r2, #2
 80043f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	699b      	ldr	r3, [r3, #24]
 80043f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d003      	beq.n	8004408 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f7fc fb8b 	bl	8000b1c <HAL_TIM_IC_CaptureCallback>
 8004406:	e005      	b.n	8004414 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 f96b 	bl	80046e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 f972 	bl	80046f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	f003 0308 	and.w	r3, r3, #8
 8004420:	2b00      	cmp	r3, #0
 8004422:	d020      	beq.n	8004466 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f003 0308 	and.w	r3, r3, #8
 800442a:	2b00      	cmp	r3, #0
 800442c:	d01b      	beq.n	8004466 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f06f 0208 	mvn.w	r2, #8
 8004436:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2204      	movs	r2, #4
 800443c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	69db      	ldr	r3, [r3, #28]
 8004444:	f003 0303 	and.w	r3, r3, #3
 8004448:	2b00      	cmp	r3, #0
 800444a:	d003      	beq.n	8004454 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f7fc fb65 	bl	8000b1c <HAL_TIM_IC_CaptureCallback>
 8004452:	e005      	b.n	8004460 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	f000 f945 	bl	80046e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f94c 	bl	80046f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	f003 0310 	and.w	r3, r3, #16
 800446c:	2b00      	cmp	r3, #0
 800446e:	d020      	beq.n	80044b2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f003 0310 	and.w	r3, r3, #16
 8004476:	2b00      	cmp	r3, #0
 8004478:	d01b      	beq.n	80044b2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f06f 0210 	mvn.w	r2, #16
 8004482:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2208      	movs	r2, #8
 8004488:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	69db      	ldr	r3, [r3, #28]
 8004490:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004494:	2b00      	cmp	r3, #0
 8004496:	d003      	beq.n	80044a0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f7fc fb3f 	bl	8000b1c <HAL_TIM_IC_CaptureCallback>
 800449e:	e005      	b.n	80044ac <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f000 f91f 	bl	80046e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 f926 	bl	80046f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	f003 0301 	and.w	r3, r3, #1
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d00c      	beq.n	80044d6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d007      	beq.n	80044d6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f06f 0201 	mvn.w	r2, #1
 80044ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 f8fd 	bl	80046d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d00c      	beq.n	80044fa <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d007      	beq.n	80044fa <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80044f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f000 fc15 	bl	8004d24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00c      	beq.n	800451e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800450a:	2b00      	cmp	r3, #0
 800450c:	d007      	beq.n	800451e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004516:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f000 f8f7 	bl	800470c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	f003 0320 	and.w	r3, r3, #32
 8004524:	2b00      	cmp	r3, #0
 8004526:	d00c      	beq.n	8004542 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f003 0320 	and.w	r3, r3, #32
 800452e:	2b00      	cmp	r3, #0
 8004530:	d007      	beq.n	8004542 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f06f 0220 	mvn.w	r2, #32
 800453a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f000 fbe7 	bl	8004d10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004542:	bf00      	nop
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
	...

0800454c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b086      	sub	sp, #24
 8004550:	af00      	add	r7, sp, #0
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004558:	2300      	movs	r3, #0
 800455a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004562:	2b01      	cmp	r3, #1
 8004564:	d101      	bne.n	800456a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004566:	2302      	movs	r3, #2
 8004568:	e0ae      	b.n	80046c8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2201      	movs	r2, #1
 800456e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2b0c      	cmp	r3, #12
 8004576:	f200 809f 	bhi.w	80046b8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800457a:	a201      	add	r2, pc, #4	@ (adr r2, 8004580 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800457c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004580:	080045b5 	.word	0x080045b5
 8004584:	080046b9 	.word	0x080046b9
 8004588:	080046b9 	.word	0x080046b9
 800458c:	080046b9 	.word	0x080046b9
 8004590:	080045f5 	.word	0x080045f5
 8004594:	080046b9 	.word	0x080046b9
 8004598:	080046b9 	.word	0x080046b9
 800459c:	080046b9 	.word	0x080046b9
 80045a0:	08004637 	.word	0x08004637
 80045a4:	080046b9 	.word	0x080046b9
 80045a8:	080046b9 	.word	0x080046b9
 80045ac:	080046b9 	.word	0x080046b9
 80045b0:	08004677 	.word	0x08004677
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68b9      	ldr	r1, [r7, #8]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f000 f936 	bl	800482c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	699a      	ldr	r2, [r3, #24]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f042 0208 	orr.w	r2, r2, #8
 80045ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	699a      	ldr	r2, [r3, #24]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f022 0204 	bic.w	r2, r2, #4
 80045de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	6999      	ldr	r1, [r3, #24]
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	691a      	ldr	r2, [r3, #16]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	619a      	str	r2, [r3, #24]
      break;
 80045f2:	e064      	b.n	80046be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68b9      	ldr	r1, [r7, #8]
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 f97c 	bl	80048f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	699a      	ldr	r2, [r3, #24]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800460e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	699a      	ldr	r2, [r3, #24]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800461e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	6999      	ldr	r1, [r3, #24]
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	021a      	lsls	r2, r3, #8
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	430a      	orrs	r2, r1
 8004632:	619a      	str	r2, [r3, #24]
      break;
 8004634:	e043      	b.n	80046be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68b9      	ldr	r1, [r7, #8]
 800463c:	4618      	mov	r0, r3
 800463e:	f000 f9c7 	bl	80049d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	69da      	ldr	r2, [r3, #28]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f042 0208 	orr.w	r2, r2, #8
 8004650:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	69da      	ldr	r2, [r3, #28]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f022 0204 	bic.w	r2, r2, #4
 8004660:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	69d9      	ldr	r1, [r3, #28]
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	691a      	ldr	r2, [r3, #16]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	430a      	orrs	r2, r1
 8004672:	61da      	str	r2, [r3, #28]
      break;
 8004674:	e023      	b.n	80046be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68b9      	ldr	r1, [r7, #8]
 800467c:	4618      	mov	r0, r3
 800467e:	f000 fa11 	bl	8004aa4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	69da      	ldr	r2, [r3, #28]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004690:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	69da      	ldr	r2, [r3, #28]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	69d9      	ldr	r1, [r3, #28]
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	691b      	ldr	r3, [r3, #16]
 80046ac:	021a      	lsls	r2, r3, #8
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	430a      	orrs	r2, r1
 80046b4:	61da      	str	r2, [r3, #28]
      break;
 80046b6:	e002      	b.n	80046be <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	75fb      	strb	r3, [r7, #23]
      break;
 80046bc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3718      	adds	r7, #24
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80046d8:	bf00      	nop
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046ec:	bf00      	nop
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004714:	bf00      	nop
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr

08004720 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004720:	b480      	push	{r7}
 8004722:	b085      	sub	sp, #20
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a37      	ldr	r2, [pc, #220]	@ (8004810 <TIM_Base_SetConfig+0xf0>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d00f      	beq.n	8004758 <TIM_Base_SetConfig+0x38>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800473e:	d00b      	beq.n	8004758 <TIM_Base_SetConfig+0x38>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4a34      	ldr	r2, [pc, #208]	@ (8004814 <TIM_Base_SetConfig+0xf4>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d007      	beq.n	8004758 <TIM_Base_SetConfig+0x38>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4a33      	ldr	r2, [pc, #204]	@ (8004818 <TIM_Base_SetConfig+0xf8>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d003      	beq.n	8004758 <TIM_Base_SetConfig+0x38>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a32      	ldr	r2, [pc, #200]	@ (800481c <TIM_Base_SetConfig+0xfc>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d108      	bne.n	800476a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800475e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	68fa      	ldr	r2, [r7, #12]
 8004766:	4313      	orrs	r3, r2
 8004768:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a28      	ldr	r2, [pc, #160]	@ (8004810 <TIM_Base_SetConfig+0xf0>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d01b      	beq.n	80047aa <TIM_Base_SetConfig+0x8a>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004778:	d017      	beq.n	80047aa <TIM_Base_SetConfig+0x8a>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a25      	ldr	r2, [pc, #148]	@ (8004814 <TIM_Base_SetConfig+0xf4>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d013      	beq.n	80047aa <TIM_Base_SetConfig+0x8a>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a24      	ldr	r2, [pc, #144]	@ (8004818 <TIM_Base_SetConfig+0xf8>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d00f      	beq.n	80047aa <TIM_Base_SetConfig+0x8a>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a23      	ldr	r2, [pc, #140]	@ (800481c <TIM_Base_SetConfig+0xfc>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d00b      	beq.n	80047aa <TIM_Base_SetConfig+0x8a>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a22      	ldr	r2, [pc, #136]	@ (8004820 <TIM_Base_SetConfig+0x100>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d007      	beq.n	80047aa <TIM_Base_SetConfig+0x8a>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a21      	ldr	r2, [pc, #132]	@ (8004824 <TIM_Base_SetConfig+0x104>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d003      	beq.n	80047aa <TIM_Base_SetConfig+0x8a>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a20      	ldr	r2, [pc, #128]	@ (8004828 <TIM_Base_SetConfig+0x108>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d108      	bne.n	80047bc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	689a      	ldr	r2, [r3, #8]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a0c      	ldr	r2, [pc, #48]	@ (8004810 <TIM_Base_SetConfig+0xf0>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d103      	bne.n	80047ea <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	691a      	ldr	r2, [r3, #16]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f043 0204 	orr.w	r2, r3, #4
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2201      	movs	r2, #1
 80047fa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	68fa      	ldr	r2, [r7, #12]
 8004800:	601a      	str	r2, [r3, #0]
}
 8004802:	bf00      	nop
 8004804:	3714      	adds	r7, #20
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	40010000 	.word	0x40010000
 8004814:	40000400 	.word	0x40000400
 8004818:	40000800 	.word	0x40000800
 800481c:	40000c00 	.word	0x40000c00
 8004820:	40014000 	.word	0x40014000
 8004824:	40014400 	.word	0x40014400
 8004828:	40014800 	.word	0x40014800

0800482c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800482c:	b480      	push	{r7}
 800482e:	b087      	sub	sp, #28
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a1b      	ldr	r3, [r3, #32]
 800483a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a1b      	ldr	r3, [r3, #32]
 8004840:	f023 0201 	bic.w	r2, r3, #1
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	699b      	ldr	r3, [r3, #24]
 8004852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800485a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f023 0303 	bic.w	r3, r3, #3
 8004862:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	4313      	orrs	r3, r2
 800486c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	f023 0302 	bic.w	r3, r3, #2
 8004874:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	697a      	ldr	r2, [r7, #20]
 800487c:	4313      	orrs	r3, r2
 800487e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a1c      	ldr	r2, [pc, #112]	@ (80048f4 <TIM_OC1_SetConfig+0xc8>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d10c      	bne.n	80048a2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	f023 0308 	bic.w	r3, r3, #8
 800488e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	697a      	ldr	r2, [r7, #20]
 8004896:	4313      	orrs	r3, r2
 8004898:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	f023 0304 	bic.w	r3, r3, #4
 80048a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a13      	ldr	r2, [pc, #76]	@ (80048f4 <TIM_OC1_SetConfig+0xc8>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d111      	bne.n	80048ce <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80048b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	695b      	ldr	r3, [r3, #20]
 80048be:	693a      	ldr	r2, [r7, #16]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	699b      	ldr	r3, [r3, #24]
 80048c8:	693a      	ldr	r2, [r7, #16]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	693a      	ldr	r2, [r7, #16]
 80048d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	68fa      	ldr	r2, [r7, #12]
 80048d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	685a      	ldr	r2, [r3, #4]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	697a      	ldr	r2, [r7, #20]
 80048e6:	621a      	str	r2, [r3, #32]
}
 80048e8:	bf00      	nop
 80048ea:	371c      	adds	r7, #28
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr
 80048f4:	40010000 	.word	0x40010000

080048f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b087      	sub	sp, #28
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6a1b      	ldr	r3, [r3, #32]
 8004906:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6a1b      	ldr	r3, [r3, #32]
 800490c:	f023 0210 	bic.w	r2, r3, #16
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800492e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	021b      	lsls	r3, r3, #8
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	4313      	orrs	r3, r2
 800493a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	f023 0320 	bic.w	r3, r3, #32
 8004942:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	011b      	lsls	r3, r3, #4
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	4313      	orrs	r3, r2
 800494e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4a1e      	ldr	r2, [pc, #120]	@ (80049cc <TIM_OC2_SetConfig+0xd4>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d10d      	bne.n	8004974 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800495e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	011b      	lsls	r3, r3, #4
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	4313      	orrs	r3, r2
 800496a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004972:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a15      	ldr	r2, [pc, #84]	@ (80049cc <TIM_OC2_SetConfig+0xd4>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d113      	bne.n	80049a4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004982:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800498a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	695b      	ldr	r3, [r3, #20]
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	693a      	ldr	r2, [r7, #16]
 8004994:	4313      	orrs	r3, r2
 8004996:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	699b      	ldr	r3, [r3, #24]
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	693a      	ldr	r2, [r7, #16]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	621a      	str	r2, [r3, #32]
}
 80049be:	bf00      	nop
 80049c0:	371c      	adds	r7, #28
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	40010000 	.word	0x40010000

080049d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b087      	sub	sp, #28
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6a1b      	ldr	r3, [r3, #32]
 80049de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	69db      	ldr	r3, [r3, #28]
 80049f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f023 0303 	bic.w	r3, r3, #3
 8004a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	021b      	lsls	r3, r3, #8
 8004a20:	697a      	ldr	r2, [r7, #20]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a1d      	ldr	r2, [pc, #116]	@ (8004aa0 <TIM_OC3_SetConfig+0xd0>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d10d      	bne.n	8004a4a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	021b      	lsls	r3, r3, #8
 8004a3c:	697a      	ldr	r2, [r7, #20]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a14      	ldr	r2, [pc, #80]	@ (8004aa0 <TIM_OC3_SetConfig+0xd0>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d113      	bne.n	8004a7a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	695b      	ldr	r3, [r3, #20]
 8004a66:	011b      	lsls	r3, r3, #4
 8004a68:	693a      	ldr	r2, [r7, #16]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	011b      	lsls	r3, r3, #4
 8004a74:	693a      	ldr	r2, [r7, #16]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	693a      	ldr	r2, [r7, #16]
 8004a7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	68fa      	ldr	r2, [r7, #12]
 8004a84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	685a      	ldr	r2, [r3, #4]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	697a      	ldr	r2, [r7, #20]
 8004a92:	621a      	str	r2, [r3, #32]
}
 8004a94:	bf00      	nop
 8004a96:	371c      	adds	r7, #28
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr
 8004aa0:	40010000 	.word	0x40010000

08004aa4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b087      	sub	sp, #28
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
 8004aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a1b      	ldr	r3, [r3, #32]
 8004ab2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6a1b      	ldr	r3, [r3, #32]
 8004ab8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	69db      	ldr	r3, [r3, #28]
 8004aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ada:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	021b      	lsls	r3, r3, #8
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004aee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	031b      	lsls	r3, r3, #12
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4a10      	ldr	r2, [pc, #64]	@ (8004b40 <TIM_OC4_SetConfig+0x9c>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d109      	bne.n	8004b18 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	695b      	ldr	r3, [r3, #20]
 8004b10:	019b      	lsls	r3, r3, #6
 8004b12:	697a      	ldr	r2, [r7, #20]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	68fa      	ldr	r2, [r7, #12]
 8004b22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	685a      	ldr	r2, [r3, #4]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	621a      	str	r2, [r3, #32]
}
 8004b32:	bf00      	nop
 8004b34:	371c      	adds	r7, #28
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	40010000 	.word	0x40010000

08004b44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b087      	sub	sp, #28
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	60f8      	str	r0, [r7, #12]
 8004b4c:	60b9      	str	r1, [r7, #8]
 8004b4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	f003 031f 	and.w	r3, r3, #31
 8004b56:	2201      	movs	r2, #1
 8004b58:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6a1a      	ldr	r2, [r3, #32]
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	43db      	mvns	r3, r3
 8004b66:	401a      	ands	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6a1a      	ldr	r2, [r3, #32]
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	f003 031f 	and.w	r3, r3, #31
 8004b76:	6879      	ldr	r1, [r7, #4]
 8004b78:	fa01 f303 	lsl.w	r3, r1, r3
 8004b7c:	431a      	orrs	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	621a      	str	r2, [r3, #32]
}
 8004b82:	bf00      	nop
 8004b84:	371c      	adds	r7, #28
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
	...

08004b90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b085      	sub	sp, #20
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d101      	bne.n	8004ba8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	e050      	b.n	8004c4a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2202      	movs	r2, #2
 8004bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68fa      	ldr	r2, [r7, #12]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a1c      	ldr	r2, [pc, #112]	@ (8004c58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d018      	beq.n	8004c1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bf4:	d013      	beq.n	8004c1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a18      	ldr	r2, [pc, #96]	@ (8004c5c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d00e      	beq.n	8004c1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a16      	ldr	r2, [pc, #88]	@ (8004c60 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d009      	beq.n	8004c1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a15      	ldr	r2, [pc, #84]	@ (8004c64 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d004      	beq.n	8004c1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a13      	ldr	r2, [pc, #76]	@ (8004c68 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d10c      	bne.n	8004c38 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	68ba      	ldr	r2, [r7, #8]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68ba      	ldr	r2, [r7, #8]
 8004c36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3714      	adds	r7, #20
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop
 8004c58:	40010000 	.word	0x40010000
 8004c5c:	40000400 	.word	0x40000400
 8004c60:	40000800 	.word	0x40000800
 8004c64:	40000c00 	.word	0x40000c00
 8004c68:	40014000 	.word	0x40014000

08004c6c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b085      	sub	sp, #20
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004c76:	2300      	movs	r3, #0
 8004c78:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d101      	bne.n	8004c88 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004c84:	2302      	movs	r3, #2
 8004c86:	e03d      	b.n	8004d04 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	691b      	ldr	r3, [r3, #16]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	695b      	ldr	r3, [r3, #20]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	69db      	ldr	r3, [r3, #28]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	68fa      	ldr	r2, [r7, #12]
 8004cf8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d02:	2300      	movs	r3, #0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3714      	adds	r7, #20
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d18:	bf00      	nop
 8004d1a:	370c      	adds	r7, #12
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d2c:	bf00      	nop
 8004d2e:	370c      	adds	r7, #12
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	7c1b      	ldrb	r3, [r3, #16]
 8004d46:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004d4e:	461a      	mov	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	fb02 f303 	mul.w	r3, r2, r3
 8004d56:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	00db      	lsls	r3, r3, #3
 8004d5c:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	2100      	movs	r1, #0
 8004d66:	4618      	mov	r0, r3
 8004d68:	f001 fe73 	bl	8006a52 <memset>
}
 8004d6c:	bf00      	nop
 8004d6e:	3710      	adds	r7, #16
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b086      	sub	sp, #24
 8004d78:	af02      	add	r7, sp, #8
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	70fb      	strb	r3, [r7, #3]
 8004d80:	4613      	mov	r3, r2
 8004d82:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	7c1b      	ldrb	r3, [r3, #16]
 8004d8a:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8004d8c:	78fb      	ldrb	r3, [r7, #3]
 8004d8e:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d94:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8004d96:	7bfb      	ldrb	r3, [r7, #15]
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	89ba      	ldrh	r2, [r7, #12]
 8004d9c:	fb12 f303 	smulbb	r3, r2, r3
 8004da0:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8004da2:	89bb      	ldrh	r3, [r7, #12]
 8004da4:	00db      	lsls	r3, r3, #3
 8004da6:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8004da8:	89bb      	ldrh	r3, [r7, #12]
 8004daa:	68ba      	ldr	r2, [r7, #8]
 8004dac:	4413      	add	r3, r2
 8004dae:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8004db0:	7bf9      	ldrb	r1, [r7, #15]
 8004db2:	78ba      	ldrb	r2, [r7, #2]
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	9300      	str	r3, [sp, #0]
 8004db8:	460b      	mov	r3, r1
 8004dba:	2100      	movs	r1, #0
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f001 fd7a 	bl	80068b6 <u8x8_DrawTile>
}
 8004dc2:	bf00      	nop
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	b084      	sub	sp, #16
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004ddc:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004de4:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	7c5b      	ldrb	r3, [r3, #17]
 8004dec:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8004dee:	7bba      	ldrb	r2, [r7, #14]
 8004df0:	7bfb      	ldrb	r3, [r7, #15]
 8004df2:	4619      	mov	r1, r3
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f7ff ffbd 	bl	8004d74 <u8g2_send_tile_row>
    src_row++;
 8004dfa:	7bfb      	ldrb	r3, [r7, #15]
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8004e00:	7bbb      	ldrb	r3, [r7, #14]
 8004e02:	3301      	adds	r3, #1
 8004e04:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8004e06:	7bfa      	ldrb	r2, [r7, #15]
 8004e08:	7b7b      	ldrb	r3, [r7, #13]
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d203      	bcs.n	8004e16 <u8g2_send_buffer+0x4c>
 8004e0e:	7bba      	ldrb	r2, [r7, #14]
 8004e10:	7b3b      	ldrb	r3, [r7, #12]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d3eb      	bcc.n	8004dee <u8g2_send_buffer+0x24>
}
 8004e16:	bf00      	nop
 8004e18:	3710      	adds	r7, #16
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b082      	sub	sp, #8
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f7ff ffcf 	bl	8004dca <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f001 fd93 	bl	8006958 <u8x8_RefreshDisplay>
}
 8004e32:	bf00      	nop
 8004e34:	3708      	adds	r7, #8
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}

08004e3a <u8g2_SetBufferCurrTileRow>:

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8004e3a:	b580      	push	{r7, lr}
 8004e3c:	b082      	sub	sp, #8
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
 8004e42:	460b      	mov	r3, r1
 8004e44:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	78fa      	ldrb	r2, [r7, #3]
 8004e4a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  u8g2->cb->update_dimension(u8g2);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	4798      	blx	r3
}
 8004e62:	bf00      	nop
 8004e64:	3708      	adds	r7, #8
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8004e6a:	b580      	push	{r7, lr}
 8004e6c:	b082      	sub	sp, #8
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d002      	beq.n	8004e82 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f7ff ff5b 	bl	8004d38 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8004e82:	2100      	movs	r1, #0
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f7ff ffd8 	bl	8004e3a <u8g2_SetBufferCurrTileRow>
}
 8004e8a:	bf00      	nop
 8004e8c:	3708      	adds	r7, #8
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}

08004e92 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8004e92:	b580      	push	{r7, lr}
 8004e94:	b084      	sub	sp, #16
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f7ff ff95 	bl	8004dca <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004ea6:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8004eae:	7bfb      	ldrb	r3, [r7, #15]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	7c5b      	ldrb	r3, [r3, #17]
 8004eba:	7bfa      	ldrb	r2, [r7, #15]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d304      	bcc.n	8004eca <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f001 fd49 	bl	8006958 <u8x8_RefreshDisplay>
    return 0;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	e00d      	b.n	8004ee6 <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d002      	beq.n	8004eda <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f7ff ff2f 	bl	8004d38 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 8004eda:	7bfb      	ldrb	r3, [r7, #15]
 8004edc:	4619      	mov	r1, r3
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f7ff ffab 	bl	8004e3a <u8g2_SetBufferCurrTileRow>
  return 1;
 8004ee4:	2301      	movs	r3, #1
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3710      	adds	r7, #16
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b082      	sub	sp, #8
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f7ff ffb7 	bl	8004e6a <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f7ff ffc8 	bl	8004e92 <u8g2_NextPage>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d1f9      	bne.n	8004efc <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 8004f08:	2100      	movs	r1, #0
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f7ff ff95 	bl	8004e3a <u8g2_SetBufferCurrTileRow>
}
 8004f10:	bf00      	nop
 8004f12:	3708      	adds	r7, #8
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2208      	movs	r2, #8
 8004f24:	701a      	strb	r2, [r3, #0]
  return buf;
 8004f26:	4b03      	ldr	r3, [pc, #12]	@ (8004f34 <u8g2_m_16_8_f+0x1c>)
  #endif
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr
 8004f34:	200003f4 	.word	0x200003f4

08004f38 <u8g2_Setup_ks0108_128x64_f>:
  buf = u8g2_m_16_8_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ks0108 f */
void u8g2_Setup_ks0108_128x64_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b088      	sub	sp, #32
 8004f3c:	af02      	add	r7, sp, #8
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
 8004f44:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ks0108_128x64, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	9300      	str	r3, [sp, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	4a0b      	ldr	r2, [pc, #44]	@ (8004f7c <u8g2_Setup_ks0108_128x64_f+0x44>)
 8004f4e:	490c      	ldr	r1, [pc, #48]	@ (8004f80 <u8g2_Setup_ks0108_128x64_f+0x48>)
 8004f50:	68f8      	ldr	r0, [r7, #12]
 8004f52:	f001 fd61 	bl	8006a18 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8004f56:	f107 0313 	add.w	r3, r7, #19
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f7ff ffdc 	bl	8004f18 <u8g2_m_16_8_f>
 8004f60:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8004f62:	7cfa      	ldrb	r2, [r7, #19]
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	9300      	str	r3, [sp, #0]
 8004f68:	4b06      	ldr	r3, [pc, #24]	@ (8004f84 <u8g2_Setup_ks0108_128x64_f+0x4c>)
 8004f6a:	6979      	ldr	r1, [r7, #20]
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f000 ffc4 	bl	8005efa <u8g2_SetupBuffer>
}
 8004f72:	bf00      	nop
 8004f74:	3718      	adds	r7, #24
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	080064d1 	.word	0x080064d1
 8004f80:	08006649 	.word	0x08006649
 8004f84:	08005d7d 	.word	0x08005d7d

08004f88 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	460b      	mov	r3, r1
 8004f92:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8004f94:	78fb      	ldrb	r3, [r7, #3]
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	4413      	add	r3, r2
 8004f9a:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	781b      	ldrb	r3, [r3, #0]
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b085      	sub	sp, #20
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8004fb8:	78fb      	ldrb	r3, [r7, #3]
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	781b      	ldrb	r3, [r3, #0]
 8004fc4:	81fb      	strh	r3, [r7, #14]
    font++;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	3301      	adds	r3, #1
 8004fca:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8004fcc:	89fb      	ldrh	r3, [r7, #14]
 8004fce:	021b      	lsls	r3, r3, #8
 8004fd0:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	781b      	ldrb	r3, [r3, #0]
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	89fb      	ldrh	r3, [r7, #14]
 8004fda:	4413      	add	r3, r2
 8004fdc:	81fb      	strh	r3, [r7, #14]
    return pos;
 8004fde:	89fb      	ldrh	r3, [r7, #14]
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3714      	adds	r7, #20
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8004ff6:	2100      	movs	r1, #0
 8004ff8:	6838      	ldr	r0, [r7, #0]
 8004ffa:	f7ff ffc5 	bl	8004f88 <u8g2_font_get_byte>
 8004ffe:	4603      	mov	r3, r0
 8005000:	461a      	mov	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8005006:	2101      	movs	r1, #1
 8005008:	6838      	ldr	r0, [r7, #0]
 800500a:	f7ff ffbd 	bl	8004f88 <u8g2_font_get_byte>
 800500e:	4603      	mov	r3, r0
 8005010:	461a      	mov	r2, r3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8005016:	2102      	movs	r1, #2
 8005018:	6838      	ldr	r0, [r7, #0]
 800501a:	f7ff ffb5 	bl	8004f88 <u8g2_font_get_byte>
 800501e:	4603      	mov	r3, r0
 8005020:	461a      	mov	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8005026:	2103      	movs	r1, #3
 8005028:	6838      	ldr	r0, [r7, #0]
 800502a:	f7ff ffad 	bl	8004f88 <u8g2_font_get_byte>
 800502e:	4603      	mov	r3, r0
 8005030:	461a      	mov	r2, r3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8005036:	2104      	movs	r1, #4
 8005038:	6838      	ldr	r0, [r7, #0]
 800503a:	f7ff ffa5 	bl	8004f88 <u8g2_font_get_byte>
 800503e:	4603      	mov	r3, r0
 8005040:	461a      	mov	r2, r3
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8005046:	2105      	movs	r1, #5
 8005048:	6838      	ldr	r0, [r7, #0]
 800504a:	f7ff ff9d 	bl	8004f88 <u8g2_font_get_byte>
 800504e:	4603      	mov	r3, r0
 8005050:	461a      	mov	r2, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8005056:	2106      	movs	r1, #6
 8005058:	6838      	ldr	r0, [r7, #0]
 800505a:	f7ff ff95 	bl	8004f88 <u8g2_font_get_byte>
 800505e:	4603      	mov	r3, r0
 8005060:	461a      	mov	r2, r3
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8005066:	2107      	movs	r1, #7
 8005068:	6838      	ldr	r0, [r7, #0]
 800506a:	f7ff ff8d 	bl	8004f88 <u8g2_font_get_byte>
 800506e:	4603      	mov	r3, r0
 8005070:	461a      	mov	r2, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8005076:	2108      	movs	r1, #8
 8005078:	6838      	ldr	r0, [r7, #0]
 800507a:	f7ff ff85 	bl	8004f88 <u8g2_font_get_byte>
 800507e:	4603      	mov	r3, r0
 8005080:	461a      	mov	r2, r3
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8005086:	2109      	movs	r1, #9
 8005088:	6838      	ldr	r0, [r7, #0]
 800508a:	f7ff ff7d 	bl	8004f88 <u8g2_font_get_byte>
 800508e:	4603      	mov	r3, r0
 8005090:	b25a      	sxtb	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8005096:	210a      	movs	r1, #10
 8005098:	6838      	ldr	r0, [r7, #0]
 800509a:	f7ff ff75 	bl	8004f88 <u8g2_font_get_byte>
 800509e:	4603      	mov	r3, r0
 80050a0:	b25a      	sxtb	r2, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 80050a6:	210b      	movs	r1, #11
 80050a8:	6838      	ldr	r0, [r7, #0]
 80050aa:	f7ff ff6d 	bl	8004f88 <u8g2_font_get_byte>
 80050ae:	4603      	mov	r3, r0
 80050b0:	b25a      	sxtb	r2, r3
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 80050b6:	210c      	movs	r1, #12
 80050b8:	6838      	ldr	r0, [r7, #0]
 80050ba:	f7ff ff65 	bl	8004f88 <u8g2_font_get_byte>
 80050be:	4603      	mov	r3, r0
 80050c0:	b25a      	sxtb	r2, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 80050c6:	210d      	movs	r1, #13
 80050c8:	6838      	ldr	r0, [r7, #0]
 80050ca:	f7ff ff5d 	bl	8004f88 <u8g2_font_get_byte>
 80050ce:	4603      	mov	r3, r0
 80050d0:	b25a      	sxtb	r2, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 80050d6:	210e      	movs	r1, #14
 80050d8:	6838      	ldr	r0, [r7, #0]
 80050da:	f7ff ff55 	bl	8004f88 <u8g2_font_get_byte>
 80050de:	4603      	mov	r3, r0
 80050e0:	b25a      	sxtb	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 80050e6:	210f      	movs	r1, #15
 80050e8:	6838      	ldr	r0, [r7, #0]
 80050ea:	f7ff ff4d 	bl	8004f88 <u8g2_font_get_byte>
 80050ee:	4603      	mov	r3, r0
 80050f0:	b25a      	sxtb	r2, r3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 80050f6:	2110      	movs	r1, #16
 80050f8:	6838      	ldr	r0, [r7, #0]
 80050fa:	f7ff ff45 	bl	8004f88 <u8g2_font_get_byte>
 80050fe:	4603      	mov	r3, r0
 8005100:	b25a      	sxtb	r2, r3
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8005106:	2111      	movs	r1, #17
 8005108:	6838      	ldr	r0, [r7, #0]
 800510a:	f7ff ff4f 	bl	8004fac <u8g2_font_get_word>
 800510e:	4603      	mov	r3, r0
 8005110:	461a      	mov	r2, r3
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8005116:	2113      	movs	r1, #19
 8005118:	6838      	ldr	r0, [r7, #0]
 800511a:	f7ff ff47 	bl	8004fac <u8g2_font_get_word>
 800511e:	4603      	mov	r3, r0
 8005120:	461a      	mov	r2, r3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8005126:	2115      	movs	r1, #21
 8005128:	6838      	ldr	r0, [r7, #0]
 800512a:	f7ff ff3f 	bl	8004fac <u8g2_font_get_word>
 800512e:	4603      	mov	r3, r0
 8005130:	461a      	mov	r2, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	82da      	strh	r2, [r3, #22]
#endif
}
 8005136:	bf00      	nop
 8005138:	3708      	adds	r7, #8
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}

0800513e <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 800513e:	b480      	push	{r7}
 8005140:	b085      	sub	sp, #20
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
 8005146:	460b      	mov	r3, r1
 8005148:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	7b1b      	ldrb	r3, [r3, #12]
 800514e:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	781b      	ldrb	r3, [r3, #0]
 8005156:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8005158:	7bfa      	ldrb	r2, [r7, #15]
 800515a:	7b7b      	ldrb	r3, [r7, #13]
 800515c:	fa42 f303 	asr.w	r3, r2, r3
 8005160:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8005162:	7b7b      	ldrb	r3, [r7, #13]
 8005164:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8005166:	7bba      	ldrb	r2, [r7, #14]
 8005168:	78fb      	ldrb	r3, [r7, #3]
 800516a:	4413      	add	r3, r2
 800516c:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 800516e:	7bbb      	ldrb	r3, [r7, #14]
 8005170:	2b07      	cmp	r3, #7
 8005172:	d91a      	bls.n	80051aa <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8005174:	2308      	movs	r3, #8
 8005176:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8005178:	7b3a      	ldrb	r2, [r7, #12]
 800517a:	7b7b      	ldrb	r3, [r7, #13]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	1c5a      	adds	r2, r3, #1
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	781b      	ldrb	r3, [r3, #0]
 8005190:	461a      	mov	r2, r3
 8005192:	7b3b      	ldrb	r3, [r7, #12]
 8005194:	fa02 f303 	lsl.w	r3, r2, r3
 8005198:	b25a      	sxtb	r2, r3
 800519a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800519e:	4313      	orrs	r3, r2
 80051a0:	b25b      	sxtb	r3, r3
 80051a2:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 80051a4:	7bbb      	ldrb	r3, [r7, #14]
 80051a6:	3b08      	subs	r3, #8
 80051a8:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 80051aa:	78fb      	ldrb	r3, [r7, #3]
 80051ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80051b0:	fa02 f303 	lsl.w	r3, r2, r3
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	43db      	mvns	r3, r3
 80051b8:	b2da      	uxtb	r2, r3
 80051ba:	7bfb      	ldrb	r3, [r7, #15]
 80051bc:	4013      	ands	r3, r2
 80051be:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	7bba      	ldrb	r2, [r7, #14]
 80051c4:	731a      	strb	r2, [r3, #12]
  return val;
 80051c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3714      	adds	r7, #20
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr

080051d4 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b084      	sub	sp, #16
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	460b      	mov	r3, r1
 80051de:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 80051e0:	78fb      	ldrb	r3, [r7, #3]
 80051e2:	4619      	mov	r1, r3
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f7ff ffaa 	bl	800513e <u8g2_font_decode_get_unsigned_bits>
 80051ea:	4603      	mov	r3, r0
 80051ec:	73fb      	strb	r3, [r7, #15]
  d = 1;
 80051ee:	2301      	movs	r3, #1
 80051f0:	73bb      	strb	r3, [r7, #14]
  cnt--;
 80051f2:	78fb      	ldrb	r3, [r7, #3]
 80051f4:	3b01      	subs	r3, #1
 80051f6:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 80051f8:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80051fc:	78fb      	ldrb	r3, [r7, #3]
 80051fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005202:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8005204:	7bfa      	ldrb	r2, [r7, #15]
 8005206:	7bbb      	ldrb	r3, [r7, #14]
 8005208:	1ad3      	subs	r3, r2, r3
 800520a:	b2db      	uxtb	r3, r3
 800520c:	73fb      	strb	r3, [r7, #15]
  return v;
 800520e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8005212:	4618      	mov	r0, r3
 8005214:	3710      	adds	r7, #16
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}

0800521a <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 800521a:	b490      	push	{r4, r7}
 800521c:	b082      	sub	sp, #8
 800521e:	af00      	add	r7, sp, #0
 8005220:	4604      	mov	r4, r0
 8005222:	4608      	mov	r0, r1
 8005224:	4611      	mov	r1, r2
 8005226:	461a      	mov	r2, r3
 8005228:	4623      	mov	r3, r4
 800522a:	80fb      	strh	r3, [r7, #6]
 800522c:	4603      	mov	r3, r0
 800522e:	717b      	strb	r3, [r7, #5]
 8005230:	460b      	mov	r3, r1
 8005232:	713b      	strb	r3, [r7, #4]
 8005234:	4613      	mov	r3, r2
 8005236:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8005238:	78fb      	ldrb	r3, [r7, #3]
 800523a:	2b02      	cmp	r3, #2
 800523c:	d014      	beq.n	8005268 <u8g2_add_vector_y+0x4e>
 800523e:	2b02      	cmp	r3, #2
 8005240:	dc19      	bgt.n	8005276 <u8g2_add_vector_y+0x5c>
 8005242:	2b00      	cmp	r3, #0
 8005244:	d002      	beq.n	800524c <u8g2_add_vector_y+0x32>
 8005246:	2b01      	cmp	r3, #1
 8005248:	d007      	beq.n	800525a <u8g2_add_vector_y+0x40>
 800524a:	e014      	b.n	8005276 <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 800524c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8005250:	b29a      	uxth	r2, r3
 8005252:	88fb      	ldrh	r3, [r7, #6]
 8005254:	4413      	add	r3, r2
 8005256:	80fb      	strh	r3, [r7, #6]
      break;
 8005258:	e014      	b.n	8005284 <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 800525a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800525e:	b29a      	uxth	r2, r3
 8005260:	88fb      	ldrh	r3, [r7, #6]
 8005262:	4413      	add	r3, r2
 8005264:	80fb      	strh	r3, [r7, #6]
      break;
 8005266:	e00d      	b.n	8005284 <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 8005268:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800526c:	b29b      	uxth	r3, r3
 800526e:	88fa      	ldrh	r2, [r7, #6]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	80fb      	strh	r3, [r7, #6]
      break;
 8005274:	e006      	b.n	8005284 <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 8005276:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800527a:	b29b      	uxth	r3, r3
 800527c:	88fa      	ldrh	r2, [r7, #6]
 800527e:	1ad3      	subs	r3, r2, r3
 8005280:	80fb      	strh	r3, [r7, #6]
      break;      
 8005282:	bf00      	nop
  }
  return dy;
 8005284:	88fb      	ldrh	r3, [r7, #6]
}
 8005286:	4618      	mov	r0, r3
 8005288:	3708      	adds	r7, #8
 800528a:	46bd      	mov	sp, r7
 800528c:	bc90      	pop	{r4, r7}
 800528e:	4770      	bx	lr

08005290 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8005290:	b490      	push	{r4, r7}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
 8005296:	4604      	mov	r4, r0
 8005298:	4608      	mov	r0, r1
 800529a:	4611      	mov	r1, r2
 800529c:	461a      	mov	r2, r3
 800529e:	4623      	mov	r3, r4
 80052a0:	80fb      	strh	r3, [r7, #6]
 80052a2:	4603      	mov	r3, r0
 80052a4:	717b      	strb	r3, [r7, #5]
 80052a6:	460b      	mov	r3, r1
 80052a8:	713b      	strb	r3, [r7, #4]
 80052aa:	4613      	mov	r3, r2
 80052ac:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 80052ae:	78fb      	ldrb	r3, [r7, #3]
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d014      	beq.n	80052de <u8g2_add_vector_x+0x4e>
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	dc19      	bgt.n	80052ec <u8g2_add_vector_x+0x5c>
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d002      	beq.n	80052c2 <u8g2_add_vector_x+0x32>
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d007      	beq.n	80052d0 <u8g2_add_vector_x+0x40>
 80052c0:	e014      	b.n	80052ec <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 80052c2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80052c6:	b29a      	uxth	r2, r3
 80052c8:	88fb      	ldrh	r3, [r7, #6]
 80052ca:	4413      	add	r3, r2
 80052cc:	80fb      	strh	r3, [r7, #6]
      break;
 80052ce:	e014      	b.n	80052fa <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 80052d0:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	88fa      	ldrh	r2, [r7, #6]
 80052d8:	1ad3      	subs	r3, r2, r3
 80052da:	80fb      	strh	r3, [r7, #6]
      break;
 80052dc:	e00d      	b.n	80052fa <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 80052de:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	88fa      	ldrh	r2, [r7, #6]
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	80fb      	strh	r3, [r7, #6]
      break;
 80052ea:	e006      	b.n	80052fa <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 80052ec:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80052f0:	b29a      	uxth	r2, r3
 80052f2:	88fb      	ldrh	r3, [r7, #6]
 80052f4:	4413      	add	r3, r2
 80052f6:	80fb      	strh	r3, [r7, #6]
      break;      
 80052f8:	bf00      	nop
  }
  return dx;
 80052fa:	88fb      	ldrh	r3, [r7, #6]
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3708      	adds	r7, #8
 8005300:	46bd      	mov	sp, r7
 8005302:	bc90      	pop	{r4, r7}
 8005304:	4770      	bx	lr

08005306 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8005306:	b580      	push	{r7, lr}
 8005308:	b088      	sub	sp, #32
 800530a:	af02      	add	r7, sp, #8
 800530c:	6078      	str	r0, [r7, #4]
 800530e:	460b      	mov	r3, r1
 8005310:	70fb      	strb	r3, [r7, #3]
 8005312:	4613      	mov	r3, r2
 8005314:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	3360      	adds	r3, #96	@ 0x60
 800531a:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 800531c:	78fb      	ldrb	r3, [r7, #3]
 800531e:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8005326:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	f993 3009 	ldrsb.w	r3, [r3, #9]
 800532e:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8005336:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8005338:	7bfa      	ldrb	r2, [r7, #15]
 800533a:	7d7b      	ldrb	r3, [r7, #21]
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8005340:	7bfb      	ldrb	r3, [r7, #15]
 8005342:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8005344:	7dfa      	ldrb	r2, [r7, #23]
 8005346:	7bfb      	ldrb	r3, [r7, #15]
 8005348:	429a      	cmp	r2, r3
 800534a:	d201      	bcs.n	8005350 <u8g2_font_decode_len+0x4a>
      current = cnt;
 800534c:	7dfb      	ldrb	r3, [r7, #23]
 800534e:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	889b      	ldrh	r3, [r3, #4]
 8005354:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	88db      	ldrh	r3, [r3, #6]
 800535a:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 800535c:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8005360:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	7c1b      	ldrb	r3, [r3, #16]
 8005368:	89b8      	ldrh	r0, [r7, #12]
 800536a:	f7ff ff91 	bl	8005290 <u8g2_add_vector_x>
 800536e:	4603      	mov	r3, r0
 8005370:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8005372:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8005376:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	7c1b      	ldrb	r3, [r3, #16]
 800537e:	8978      	ldrh	r0, [r7, #10]
 8005380:	f7ff ff4b 	bl	800521a <u8g2_add_vector_y>
 8005384:	4603      	mov	r3, r0
 8005386:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8005388:	78bb      	ldrb	r3, [r7, #2]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d010      	beq.n	80053b0 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	7b9a      	ldrb	r2, [r3, #14]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 8005398:	7dbb      	ldrb	r3, [r7, #22]
 800539a:	b298      	uxth	r0, r3
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	7c1b      	ldrb	r3, [r3, #16]
 80053a0:	897a      	ldrh	r2, [r7, #10]
 80053a2:	89b9      	ldrh	r1, [r7, #12]
 80053a4:	9300      	str	r3, [sp, #0]
 80053a6:	4603      	mov	r3, r0
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f000 fbfe 	bl	8005baa <u8g2_DrawHVLine>
 80053ae:	e013      	b.n	80053d8 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	7b5b      	ldrb	r3, [r3, #13]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d10f      	bne.n	80053d8 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	7bda      	ldrb	r2, [r3, #15]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 80053c2:	7dbb      	ldrb	r3, [r7, #22]
 80053c4:	b298      	uxth	r0, r3
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	7c1b      	ldrb	r3, [r3, #16]
 80053ca:	897a      	ldrh	r2, [r7, #10]
 80053cc:	89b9      	ldrh	r1, [r7, #12]
 80053ce:	9300      	str	r3, [sp, #0]
 80053d0:	4603      	mov	r3, r0
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 fbe9 	bl	8005baa <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 80053d8:	7dfa      	ldrb	r2, [r7, #23]
 80053da:	7bfb      	ldrb	r3, [r7, #15]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d309      	bcc.n	80053f4 <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 80053e0:	7dfa      	ldrb	r2, [r7, #23]
 80053e2:	7bfb      	ldrb	r3, [r7, #15]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 80053e8:	2300      	movs	r3, #0
 80053ea:	757b      	strb	r3, [r7, #21]
    ly++;
 80053ec:	7d3b      	ldrb	r3, [r7, #20]
 80053ee:	3301      	adds	r3, #1
 80053f0:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 80053f2:	e79d      	b.n	8005330 <u8g2_font_decode_len+0x2a>
      break;
 80053f4:	bf00      	nop
  }
  lx += cnt;
 80053f6:	7d7a      	ldrb	r2, [r7, #21]
 80053f8:	7dfb      	ldrb	r3, [r7, #23]
 80053fa:	4413      	add	r3, r2
 80053fc:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 80053fe:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 8005406:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	725a      	strb	r2, [r3, #9]
}
 800540e:	bf00      	nop
 8005410:	3718      	adds	r7, #24
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}

08005416 <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8005416:	b580      	push	{r7, lr}
 8005418:	b084      	sub	sp, #16
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
 800541e:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	3360      	adds	r3, #96	@ 0x60
 8005424:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	683a      	ldr	r2, [r7, #0]
 800542a:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8005438:	4619      	mov	r1, r3
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f7ff fe7f 	bl	800513e <u8g2_font_decode_get_unsigned_bits>
 8005440:	4603      	mov	r3, r0
 8005442:	b25a      	sxtb	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 800544e:	4619      	mov	r1, r3
 8005450:	68f8      	ldr	r0, [r7, #12]
 8005452:	f7ff fe74 	bl	800513e <u8g2_font_decode_get_unsigned_bits>
 8005456:	4603      	mov	r3, r0
 8005458:	b25a      	sxtb	r2, r3
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f893 2092 	ldrb.w	r2, [r3, #146]	@ 0x92
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	7b9b      	ldrb	r3, [r3, #14]
 800546c:	2b00      	cmp	r3, #0
 800546e:	bf0c      	ite	eq
 8005470:	2301      	moveq	r3, #1
 8005472:	2300      	movne	r3, #0
 8005474:	b2db      	uxtb	r3, r3
 8005476:	461a      	mov	r2, r3
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	73da      	strb	r2, [r3, #15]
}
 800547c:	bf00      	nop
 800547e:	3710      	adds	r7, #16
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b08a      	sub	sp, #40	@ 0x28
 8005488:	af02      	add	r7, sp, #8
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	3360      	adds	r3, #96	@ 0x60
 8005492:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 8005494:	6839      	ldr	r1, [r7, #0]
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f7ff ffbd 	bl	8005416 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 80054a2:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 80054aa:	4619      	mov	r1, r3
 80054ac:	6978      	ldr	r0, [r7, #20]
 80054ae:	f7ff fe91 	bl	80051d4 <u8g2_font_decode_get_signed_bits>
 80054b2:	4603      	mov	r3, r0
 80054b4:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 80054bc:	4619      	mov	r1, r3
 80054be:	6978      	ldr	r0, [r7, #20]
 80054c0:	f7ff fe88 	bl	80051d4 <u8g2_font_decode_get_signed_bits>
 80054c4:	4603      	mov	r3, r0
 80054c6:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80054ce:	4619      	mov	r1, r3
 80054d0:	6978      	ldr	r0, [r7, #20]
 80054d2:	f7ff fe7f 	bl	80051d4 <u8g2_font_decode_get_signed_bits>
 80054d6:	4603      	mov	r3, r0
 80054d8:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f340 80d7 	ble.w	8005694 <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	8898      	ldrh	r0, [r3, #4]
 80054ea:	7cfa      	ldrb	r2, [r7, #19]
 80054ec:	7c7b      	ldrb	r3, [r7, #17]
 80054ee:	4413      	add	r3, r2
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	425b      	negs	r3, r3
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	b25a      	sxtb	r2, r3
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	7c1b      	ldrb	r3, [r3, #16]
 80054fc:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8005500:	f7ff fec6 	bl	8005290 <u8g2_add_vector_x>
 8005504:	4603      	mov	r3, r0
 8005506:	461a      	mov	r2, r3
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	88d8      	ldrh	r0, [r3, #6]
 8005510:	7cfa      	ldrb	r2, [r7, #19]
 8005512:	7c7b      	ldrb	r3, [r7, #17]
 8005514:	4413      	add	r3, r2
 8005516:	b2db      	uxtb	r3, r3
 8005518:	425b      	negs	r3, r3
 800551a:	b2db      	uxtb	r3, r3
 800551c:	b25a      	sxtb	r2, r3
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	7c1b      	ldrb	r3, [r3, #16]
 8005522:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8005526:	f7ff fe78 	bl	800521a <u8g2_add_vector_y>
 800552a:	4603      	mov	r3, r0
 800552c:	461a      	mov	r2, r3
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	889b      	ldrh	r3, [r3, #4]
 8005536:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	88db      	ldrh	r3, [r3, #6]
 800553c:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 800553e:	8bfb      	ldrh	r3, [r7, #30]
 8005540:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 8005542:	8b7b      	ldrh	r3, [r7, #26]
 8005544:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	7c1b      	ldrb	r3, [r3, #16]
 800554a:	2b03      	cmp	r3, #3
 800554c:	d85a      	bhi.n	8005604 <u8g2_font_decode_glyph+0x180>
 800554e:	a201      	add	r2, pc, #4	@ (adr r2, 8005554 <u8g2_font_decode_glyph+0xd0>)
 8005550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005554:	08005565 	.word	0x08005565
 8005558:	08005581 	.word	0x08005581
 800555c:	080055a9 	.word	0x080055a9
 8005560:	080055dd 	.word	0x080055dd
      {
	case 0:
	    x1 += decode->glyph_width;
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800556a:	b29a      	uxth	r2, r3
 800556c:	8bbb      	ldrh	r3, [r7, #28]
 800556e:	4413      	add	r3, r2
 8005570:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 8005572:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005576:	b29a      	uxth	r2, r3
 8005578:	8b3b      	ldrh	r3, [r7, #24]
 800557a:	4413      	add	r3, r2
 800557c:	833b      	strh	r3, [r7, #24]
	    break;
 800557e:	e041      	b.n	8005604 <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 8005580:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005584:	b29b      	uxth	r3, r3
 8005586:	8bfa      	ldrh	r2, [r7, #30]
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800558c:	8bfb      	ldrh	r3, [r7, #30]
 800558e:	3301      	adds	r3, #1
 8005590:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8005592:	8bbb      	ldrh	r3, [r7, #28]
 8005594:	3301      	adds	r3, #1
 8005596:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800559e:	b29a      	uxth	r2, r3
 80055a0:	8b3b      	ldrh	r3, [r7, #24]
 80055a2:	4413      	add	r3, r2
 80055a4:	833b      	strh	r3, [r7, #24]
	    break;
 80055a6:	e02d      	b.n	8005604 <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	8bfa      	ldrh	r2, [r7, #30]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80055b6:	8bfb      	ldrh	r3, [r7, #30]
 80055b8:	3301      	adds	r3, #1
 80055ba:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80055bc:	8bbb      	ldrh	r3, [r7, #28]
 80055be:	3301      	adds	r3, #1
 80055c0:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 80055c2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	8b7a      	ldrh	r2, [r7, #26]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80055ce:	8b7b      	ldrh	r3, [r7, #26]
 80055d0:	3301      	adds	r3, #1
 80055d2:	837b      	strh	r3, [r7, #26]
	    y1++;
 80055d4:	8b3b      	ldrh	r3, [r7, #24]
 80055d6:	3301      	adds	r3, #1
 80055d8:	833b      	strh	r3, [r7, #24]
	    break;	  
 80055da:	e013      	b.n	8005604 <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 80055dc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	8bbb      	ldrh	r3, [r7, #28]
 80055e4:	4413      	add	r3, r2
 80055e6:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	8b7a      	ldrh	r2, [r7, #26]
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80055f6:	8b7b      	ldrh	r3, [r7, #26]
 80055f8:	3301      	adds	r3, #1
 80055fa:	837b      	strh	r3, [r7, #26]
	    y1++;
 80055fc:	8b3b      	ldrh	r3, [r7, #24]
 80055fe:	3301      	adds	r3, #1
 8005600:	833b      	strh	r3, [r7, #24]
	    break;	  
 8005602:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8005604:	8bb8      	ldrh	r0, [r7, #28]
 8005606:	8b7a      	ldrh	r2, [r7, #26]
 8005608:	8bf9      	ldrh	r1, [r7, #30]
 800560a:	8b3b      	ldrh	r3, [r7, #24]
 800560c:	9300      	str	r3, [sp, #0]
 800560e:	4603      	mov	r3, r0
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 fb88 	bl	8005d26 <u8g2_IsIntersection>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d102      	bne.n	8005622 <u8g2_font_decode_glyph+0x19e>
	return d;
 800561c:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8005620:	e03a      	b.n	8005698 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	2200      	movs	r2, #0
 8005626:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	2200      	movs	r2, #0
 800562c:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8005634:	4619      	mov	r1, r3
 8005636:	6978      	ldr	r0, [r7, #20]
 8005638:	f7ff fd81 	bl	800513e <u8g2_font_decode_get_unsigned_bits>
 800563c:	4603      	mov	r3, r0
 800563e:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8005646:	4619      	mov	r1, r3
 8005648:	6978      	ldr	r0, [r7, #20]
 800564a:	f7ff fd78 	bl	800513e <u8g2_font_decode_get_unsigned_bits>
 800564e:	4603      	mov	r3, r0
 8005650:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8005652:	7bfb      	ldrb	r3, [r7, #15]
 8005654:	2200      	movs	r2, #0
 8005656:	4619      	mov	r1, r3
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f7ff fe54 	bl	8005306 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 800565e:	7bbb      	ldrb	r3, [r7, #14]
 8005660:	2201      	movs	r2, #1
 8005662:	4619      	mov	r1, r3
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f7ff fe4e 	bl	8005306 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 800566a:	2101      	movs	r1, #1
 800566c:	6978      	ldr	r0, [r7, #20]
 800566e:	f7ff fd66 	bl	800513e <u8g2_font_decode_get_unsigned_bits>
 8005672:	4603      	mov	r3, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d1ec      	bne.n	8005652 <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	f993 3009 	ldrsb.w	r3, [r3, #9]
 800567e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8005682:	429a      	cmp	r2, r3
 8005684:	dd00      	ble.n	8005688 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8005686:	e7d2      	b.n	800562e <u8g2_font_decode_glyph+0x1aa>
	break;
 8005688:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	7b9a      	ldrb	r2, [r3, #14]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  }
  return d;
 8005694:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8005698:	4618      	mov	r0, r3
 800569a:	3720      	adds	r7, #32
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}

080056a0 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b086      	sub	sp, #24
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	460b      	mov	r3, r1
 80056aa:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056b0:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	3317      	adds	r3, #23
 80056b6:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 80056b8:	887b      	ldrh	r3, [r7, #2]
 80056ba:	2bff      	cmp	r3, #255	@ 0xff
 80056bc:	d82a      	bhi.n	8005714 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 80056be:	887b      	ldrh	r3, [r7, #2]
 80056c0:	2b60      	cmp	r3, #96	@ 0x60
 80056c2:	d907      	bls.n	80056d4 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 80056ca:	461a      	mov	r2, r3
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	4413      	add	r3, r2
 80056d0:	617b      	str	r3, [r7, #20]
 80056d2:	e009      	b.n	80056e8 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 80056d4:	887b      	ldrh	r3, [r7, #2]
 80056d6:	2b40      	cmp	r3, #64	@ 0x40
 80056d8:	d906      	bls.n	80056e8 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 80056e0:	461a      	mov	r2, r3
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	4413      	add	r3, r2
 80056e6:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	3301      	adds	r3, #1
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d04e      	beq.n	8005790 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	781b      	ldrb	r3, [r3, #0]
 80056f6:	461a      	mov	r2, r3
 80056f8:	887b      	ldrh	r3, [r7, #2]
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d102      	bne.n	8005704 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	3302      	adds	r3, #2
 8005702:	e049      	b.n	8005798 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	3301      	adds	r3, #1
 8005708:	781b      	ldrb	r3, [r3, #0]
 800570a:	461a      	mov	r2, r3
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	4413      	add	r3, r2
 8005710:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8005712:	e7e9      	b.n	80056e8 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 800571a:	461a      	mov	r2, r3
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	4413      	add	r3, r2
 8005720:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8005726:	2100      	movs	r1, #0
 8005728:	6938      	ldr	r0, [r7, #16]
 800572a:	f7ff fc3f 	bl	8004fac <u8g2_font_get_word>
 800572e:	4603      	mov	r3, r0
 8005730:	461a      	mov	r2, r3
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	4413      	add	r3, r2
 8005736:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8005738:	2102      	movs	r1, #2
 800573a:	6938      	ldr	r0, [r7, #16]
 800573c:	f7ff fc36 	bl	8004fac <u8g2_font_get_word>
 8005740:	4603      	mov	r3, r0
 8005742:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	3304      	adds	r3, #4
 8005748:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 800574a:	89fa      	ldrh	r2, [r7, #14]
 800574c:	887b      	ldrh	r3, [r7, #2]
 800574e:	429a      	cmp	r2, r3
 8005750:	d3e9      	bcc.n	8005726 <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8005758:	89fb      	ldrh	r3, [r7, #14]
 800575a:	021b      	lsls	r3, r3, #8
 800575c:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	3301      	adds	r3, #1
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	461a      	mov	r2, r3
 8005766:	89fb      	ldrh	r3, [r7, #14]
 8005768:	4313      	orrs	r3, r2
 800576a:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 800576c:	89fb      	ldrh	r3, [r7, #14]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d010      	beq.n	8005794 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 8005772:	89fa      	ldrh	r2, [r7, #14]
 8005774:	887b      	ldrh	r3, [r7, #2]
 8005776:	429a      	cmp	r2, r3
 8005778:	d102      	bne.n	8005780 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	3303      	adds	r3, #3
 800577e:	e00b      	b.n	8005798 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	3302      	adds	r3, #2
 8005784:	781b      	ldrb	r3, [r3, #0]
 8005786:	461a      	mov	r2, r3
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	4413      	add	r3, r2
 800578c:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 800578e:	e7e0      	b.n	8005752 <u8g2_font_get_glyph_data+0xb2>
	break;
 8005790:	bf00      	nop
 8005792:	e000      	b.n	8005796 <u8g2_font_get_glyph_data+0xf6>
	break;
 8005794:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3718      	adds	r7, #24
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}

080057a0 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b086      	sub	sp, #24
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	60f8      	str	r0, [r7, #12]
 80057a8:	4608      	mov	r0, r1
 80057aa:	4611      	mov	r1, r2
 80057ac:	461a      	mov	r2, r3
 80057ae:	4603      	mov	r3, r0
 80057b0:	817b      	strh	r3, [r7, #10]
 80057b2:	460b      	mov	r3, r1
 80057b4:	813b      	strh	r3, [r7, #8]
 80057b6:	4613      	mov	r3, r2
 80057b8:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 80057ba:	2300      	movs	r3, #0
 80057bc:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	897a      	ldrh	r2, [r7, #10]
 80057c2:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  u8g2->font_decode.target_y = y;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	893a      	ldrh	r2, [r7, #8]
 80057ca:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 80057ce:	88fb      	ldrh	r3, [r7, #6]
 80057d0:	4619      	mov	r1, r3
 80057d2:	68f8      	ldr	r0, [r7, #12]
 80057d4:	f7ff ff64 	bl	80056a0 <u8g2_font_get_glyph_data>
 80057d8:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d005      	beq.n	80057ec <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 80057e0:	6939      	ldr	r1, [r7, #16]
 80057e2:	68f8      	ldr	r0, [r7, #12]
 80057e4:	f7ff fe4e 	bl	8005484 <u8g2_font_decode_glyph>
 80057e8:	4603      	mov	r3, r0
 80057ea:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 80057ec:	8afb      	ldrh	r3, [r7, #22]
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3718      	adds	r7, #24
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
	...

080057f8 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b084      	sub	sp, #16
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	4608      	mov	r0, r1
 8005802:	4611      	mov	r1, r2
 8005804:	461a      	mov	r2, r3
 8005806:	4603      	mov	r3, r0
 8005808:	817b      	strh	r3, [r7, #10]
 800580a:	460b      	mov	r3, r1
 800580c:	813b      	strh	r3, [r7, #8]
 800580e:	4613      	mov	r3, r2
 8005810:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8005818:	2b03      	cmp	r3, #3
 800581a:	d833      	bhi.n	8005884 <u8g2_DrawGlyph+0x8c>
 800581c:	a201      	add	r2, pc, #4	@ (adr r2, 8005824 <u8g2_DrawGlyph+0x2c>)
 800581e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005822:	bf00      	nop
 8005824:	08005835 	.word	0x08005835
 8005828:	08005849 	.word	0x08005849
 800582c:	0800585d 	.word	0x0800585d
 8005830:	08005871 	.word	0x08005871
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005838:	68f8      	ldr	r0, [r7, #12]
 800583a:	4798      	blx	r3
 800583c:	4603      	mov	r3, r0
 800583e:	461a      	mov	r2, r3
 8005840:	893b      	ldrh	r3, [r7, #8]
 8005842:	4413      	add	r3, r2
 8005844:	813b      	strh	r3, [r7, #8]
      break;
 8005846:	e01d      	b.n	8005884 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800584c:	68f8      	ldr	r0, [r7, #12]
 800584e:	4798      	blx	r3
 8005850:	4603      	mov	r3, r0
 8005852:	461a      	mov	r2, r3
 8005854:	897b      	ldrh	r3, [r7, #10]
 8005856:	1a9b      	subs	r3, r3, r2
 8005858:	817b      	strh	r3, [r7, #10]
      break;
 800585a:	e013      	b.n	8005884 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005860:	68f8      	ldr	r0, [r7, #12]
 8005862:	4798      	blx	r3
 8005864:	4603      	mov	r3, r0
 8005866:	461a      	mov	r2, r3
 8005868:	893b      	ldrh	r3, [r7, #8]
 800586a:	1a9b      	subs	r3, r3, r2
 800586c:	813b      	strh	r3, [r7, #8]
      break;
 800586e:	e009      	b.n	8005884 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005874:	68f8      	ldr	r0, [r7, #12]
 8005876:	4798      	blx	r3
 8005878:	4603      	mov	r3, r0
 800587a:	461a      	mov	r2, r3
 800587c:	897b      	ldrh	r3, [r7, #10]
 800587e:	4413      	add	r3, r2
 8005880:	817b      	strh	r3, [r7, #10]
      break;
 8005882:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8005884:	88fb      	ldrh	r3, [r7, #6]
 8005886:	893a      	ldrh	r2, [r7, #8]
 8005888:	8979      	ldrh	r1, [r7, #10]
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f7ff ff88 	bl	80057a0 <u8g2_font_draw_glyph>
 8005890:	4603      	mov	r3, r0
}
 8005892:	4618      	mov	r0, r3
 8005894:	3710      	adds	r7, #16
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}
 800589a:	bf00      	nop

0800589c <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b086      	sub	sp, #24
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	607b      	str	r3, [r7, #4]
 80058a6:	460b      	mov	r3, r1
 80058a8:	817b      	strh	r3, [r7, #10]
 80058aa:	4613      	mov	r3, r2
 80058ac:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 80058ae:	68f8      	ldr	r0, [r7, #12]
 80058b0:	f000 fc69 	bl	8006186 <u8x8_utf8_init>
  sum = 0;
 80058b4:	2300      	movs	r3, #0
 80058b6:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	7812      	ldrb	r2, [r2, #0]
 80058c0:	4611      	mov	r1, r2
 80058c2:	68f8      	ldr	r0, [r7, #12]
 80058c4:	4798      	blx	r3
 80058c6:	4603      	mov	r3, r0
 80058c8:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 80058ca:	8abb      	ldrh	r3, [r7, #20]
 80058cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d038      	beq.n	8005946 <u8g2_draw_string+0xaa>
      break;
    str++;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	3301      	adds	r3, #1
 80058d8:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 80058da:	8abb      	ldrh	r3, [r7, #20]
 80058dc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d0e9      	beq.n	80058b8 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 80058e4:	8abb      	ldrh	r3, [r7, #20]
 80058e6:	893a      	ldrh	r2, [r7, #8]
 80058e8:	8979      	ldrh	r1, [r7, #10]
 80058ea:	68f8      	ldr	r0, [r7, #12]
 80058ec:	f7ff ff84 	bl	80057f8 <u8g2_DrawGlyph>
 80058f0:	4603      	mov	r3, r0
 80058f2:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80058fa:	2b03      	cmp	r3, #3
 80058fc:	d81e      	bhi.n	800593c <u8g2_draw_string+0xa0>
 80058fe:	a201      	add	r2, pc, #4	@ (adr r2, 8005904 <u8g2_draw_string+0x68>)
 8005900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005904:	08005915 	.word	0x08005915
 8005908:	0800591f 	.word	0x0800591f
 800590c:	08005929 	.word	0x08005929
 8005910:	08005933 	.word	0x08005933
      {
	case 0:
	  x += delta;
 8005914:	897a      	ldrh	r2, [r7, #10]
 8005916:	8a7b      	ldrh	r3, [r7, #18]
 8005918:	4413      	add	r3, r2
 800591a:	817b      	strh	r3, [r7, #10]
	  break;
 800591c:	e00e      	b.n	800593c <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 800591e:	893a      	ldrh	r2, [r7, #8]
 8005920:	8a7b      	ldrh	r3, [r7, #18]
 8005922:	4413      	add	r3, r2
 8005924:	813b      	strh	r3, [r7, #8]
	  break;
 8005926:	e009      	b.n	800593c <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8005928:	897a      	ldrh	r2, [r7, #10]
 800592a:	8a7b      	ldrh	r3, [r7, #18]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	817b      	strh	r3, [r7, #10]
	  break;
 8005930:	e004      	b.n	800593c <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8005932:	893a      	ldrh	r2, [r7, #8]
 8005934:	8a7b      	ldrh	r3, [r7, #18]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	813b      	strh	r3, [r7, #8]
	  break;
 800593a:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 800593c:	8afa      	ldrh	r2, [r7, #22]
 800593e:	8a7b      	ldrh	r3, [r7, #18]
 8005940:	4413      	add	r3, r2
 8005942:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8005944:	e7b8      	b.n	80058b8 <u8g2_draw_string+0x1c>
      break;
 8005946:	bf00      	nop
    }
  }
  return sum;
 8005948:	8afb      	ldrh	r3, [r7, #22]
}
 800594a:	4618      	mov	r0, r3
 800594c:	3718      	adds	r7, #24
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop

08005954 <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b084      	sub	sp, #16
 8005958:	af00      	add	r7, sp, #0
 800595a:	60f8      	str	r0, [r7, #12]
 800595c:	607b      	str	r3, [r7, #4]
 800595e:	460b      	mov	r3, r1
 8005960:	817b      	strh	r3, [r7, #10]
 8005962:	4613      	mov	r3, r2
 8005964:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	4a06      	ldr	r2, [pc, #24]	@ (8005984 <u8g2_DrawStr+0x30>)
 800596a:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 800596c:	893a      	ldrh	r2, [r7, #8]
 800596e:	8979      	ldrh	r1, [r7, #10]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	68f8      	ldr	r0, [r7, #12]
 8005974:	f7ff ff92 	bl	800589c <u8g2_draw_string>
 8005978:	4603      	mov	r3, r0
}
 800597a:	4618      	mov	r0, r3
 800597c:	3710      	adds	r7, #16
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	080061a3 	.word	0x080061a3

08005988 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005994:	2b00      	cmp	r3, #0
 8005996:	d05d      	beq.n	8005a54 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f993 2081 	ldrsb.w	r2, [r3, #129]	@ 0x81
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d04d      	beq.n	8005a56 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d11c      	bne.n	80059fe <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f993 208e 	ldrsb.w	r2, [r3, #142]	@ 0x8e
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f993 3083 	ldrsb.w	r3, [r3, #131]	@ 0x83
 80059d0:	429a      	cmp	r2, r3
 80059d2:	da05      	bge.n	80059e0 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 80059ec:	429a      	cmp	r2, r3
 80059ee:	dd32      	ble.n	8005a56 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 80059fc:	e02b      	b.n	8005a56 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f993 308e 	ldrsb.w	r3, [r3, #142]	@ 0x8e
 8005a04:	461a      	mov	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8005a14:	440b      	add	r3, r1
 8005a16:	429a      	cmp	r2, r3
 8005a18:	da0d      	bge.n	8005a36 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8005a20:	b2da      	uxtb	r2, r3
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	4413      	add	r3, r2
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	b25a      	sxtb	r2, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8005a42:	429a      	cmp	r2, r3
 8005a44:	dd07      	ble.n	8005a56 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f993 2080 	ldrsb.w	r2, [r3, #128]	@ 0x80
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8005a52:	e000      	b.n	8005a56 <u8g2_UpdateRefHeight+0xce>
    return;
 8005a54:	bf00      	nop
  }  
}
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b083      	sub	sp, #12
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  return 0;
 8005a68:	2300      	movs	r3, #0
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	370c      	adds	r7, #12
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr
	...

08005a78 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a04      	ldr	r2, [pc, #16]	@ (8005a94 <u8g2_SetFontPosBaseline+0x1c>)
 8005a84:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005a86:	bf00      	nop
 8005a88:	370c      	adds	r7, #12
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	08005a61 	.word	0x08005a61

08005a98 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b082      	sub	sp, #8
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aa6:	683a      	ldr	r2, [r7, #0]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d00b      	beq.n	8005ac4 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	683a      	ldr	r2, [r7, #0]
 8005ab0:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	3374      	adds	r3, #116	@ 0x74
 8005ab6:	6839      	ldr	r1, [r7, #0]
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f7ff fa97 	bl	8004fec <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f7ff ff62 	bl	8005988 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8005ac4:	bf00      	nop
 8005ac6:	3708      	adds	r7, #8
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}

08005acc <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b087      	sub	sp, #28
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	60f8      	str	r0, [r7, #12]
 8005ad4:	60b9      	str	r1, [r7, #8]
 8005ad6:	4611      	mov	r1, r2
 8005ad8:	461a      	mov	r2, r3
 8005ada:	460b      	mov	r3, r1
 8005adc:	80fb      	strh	r3, [r7, #6]
 8005ade:	4613      	mov	r3, r2
 8005ae0:	80bb      	strh	r3, [r7, #4]
  u8g2_uint_t a = *ap;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	881b      	ldrh	r3, [r3, #0]
 8005ae6:	82fb      	strh	r3, [r7, #22]
  u8g2_uint_t b;
  b  = a;
 8005ae8:	8afb      	ldrh	r3, [r7, #22]
 8005aea:	82bb      	strh	r3, [r7, #20]
  b += *len;
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	881a      	ldrh	r2, [r3, #0]
 8005af0:	8abb      	ldrh	r3, [r7, #20]
 8005af2:	4413      	add	r3, r2
 8005af4:	82bb      	strh	r3, [r7, #20]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8005af6:	8afa      	ldrh	r2, [r7, #22]
 8005af8:	8abb      	ldrh	r3, [r7, #20]
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d90b      	bls.n	8005b16 <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 8005afe:	8afa      	ldrh	r2, [r7, #22]
 8005b00:	88bb      	ldrh	r3, [r7, #4]
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d205      	bcs.n	8005b12 <u8g2_clip_intersection2+0x46>
    {
      b = d;
 8005b06:	88bb      	ldrh	r3, [r7, #4]
 8005b08:	82bb      	strh	r3, [r7, #20]
      b--;
 8005b0a:	8abb      	ldrh	r3, [r7, #20]
 8005b0c:	3b01      	subs	r3, #1
 8005b0e:	82bb      	strh	r3, [r7, #20]
 8005b10:	e001      	b.n	8005b16 <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 8005b12:	88fb      	ldrh	r3, [r7, #6]
 8005b14:	82fb      	strh	r3, [r7, #22]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8005b16:	8afa      	ldrh	r2, [r7, #22]
 8005b18:	88bb      	ldrh	r3, [r7, #4]
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d301      	bcc.n	8005b22 <u8g2_clip_intersection2+0x56>
    return 0;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	e01c      	b.n	8005b5c <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 8005b22:	8aba      	ldrh	r2, [r7, #20]
 8005b24:	88fb      	ldrh	r3, [r7, #6]
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d801      	bhi.n	8005b2e <u8g2_clip_intersection2+0x62>
    return 0;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	e016      	b.n	8005b5c <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 8005b2e:	8afa      	ldrh	r2, [r7, #22]
 8005b30:	88fb      	ldrh	r3, [r7, #6]
 8005b32:	429a      	cmp	r2, r3
 8005b34:	d201      	bcs.n	8005b3a <u8g2_clip_intersection2+0x6e>
    a = c;
 8005b36:	88fb      	ldrh	r3, [r7, #6]
 8005b38:	82fb      	strh	r3, [r7, #22]
  if ( b > d )
 8005b3a:	8aba      	ldrh	r2, [r7, #20]
 8005b3c:	88bb      	ldrh	r3, [r7, #4]
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d901      	bls.n	8005b46 <u8g2_clip_intersection2+0x7a>
    b = d;
 8005b42:	88bb      	ldrh	r3, [r7, #4]
 8005b44:	82bb      	strh	r3, [r7, #20]
  
  *ap = a;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	8afa      	ldrh	r2, [r7, #22]
 8005b4a:	801a      	strh	r2, [r3, #0]
  b -= a;
 8005b4c:	8aba      	ldrh	r2, [r7, #20]
 8005b4e:	8afb      	ldrh	r3, [r7, #22]
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	82bb      	strh	r3, [r7, #20]
  *len = b;
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	8aba      	ldrh	r2, [r7, #20]
 8005b58:	801a      	strh	r2, [r3, #0]
  return 1;
 8005b5a:	2301      	movs	r3, #1
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	371c      	adds	r7, #28
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr

08005b68 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8005b68:	b590      	push	{r4, r7, lr}
 8005b6a:	b087      	sub	sp, #28
 8005b6c:	af02      	add	r7, sp, #8
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	4608      	mov	r0, r1
 8005b72:	4611      	mov	r1, r2
 8005b74:	461a      	mov	r2, r3
 8005b76:	4603      	mov	r3, r0
 8005b78:	817b      	strh	r3, [r7, #10]
 8005b7a:	460b      	mov	r3, r1
 8005b7c:	813b      	strh	r3, [r7, #8]
 8005b7e:	4613      	mov	r3, r2
 8005b80:	80fb      	strh	r3, [r7, #6]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b86:	893a      	ldrh	r2, [r7, #8]
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	813b      	strh	r3, [r7, #8]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8005b90:	88f8      	ldrh	r0, [r7, #6]
 8005b92:	893a      	ldrh	r2, [r7, #8]
 8005b94:	8979      	ldrh	r1, [r7, #10]
 8005b96:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005b9a:	9300      	str	r3, [sp, #0]
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	47a0      	blx	r4
}
 8005ba2:	bf00      	nop
 8005ba4:	3714      	adds	r7, #20
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd90      	pop	{r4, r7, pc}

08005baa <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8005baa:	b590      	push	{r4, r7, lr}
 8005bac:	b087      	sub	sp, #28
 8005bae:	af02      	add	r7, sp, #8
 8005bb0:	60f8      	str	r0, [r7, #12]
 8005bb2:	4608      	mov	r0, r1
 8005bb4:	4611      	mov	r1, r2
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	4603      	mov	r3, r0
 8005bba:	817b      	strh	r3, [r7, #10]
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	813b      	strh	r3, [r7, #8]
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	80fb      	strh	r3, [r7, #6]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d075      	beq.n	8005cba <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 8005bce:	88fb      	ldrh	r3, [r7, #6]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d072      	beq.n	8005cba <u8g2_DrawHVLine+0x110>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8005bd4:	88fb      	ldrh	r3, [r7, #6]
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	d91a      	bls.n	8005c10 <u8g2_DrawHVLine+0x66>
      {
	if ( dir == 2 )
 8005bda:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005bde:	2b02      	cmp	r3, #2
 8005be0:	d109      	bne.n	8005bf6 <u8g2_DrawHVLine+0x4c>
	{
	  x -= len;
 8005be2:	897a      	ldrh	r2, [r7, #10]
 8005be4:	88fb      	ldrh	r3, [r7, #6]
 8005be6:	1ad3      	subs	r3, r2, r3
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	817b      	strh	r3, [r7, #10]
	  x++;
 8005bec:	897b      	ldrh	r3, [r7, #10]
 8005bee:	3301      	adds	r3, #1
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	817b      	strh	r3, [r7, #10]
 8005bf4:	e00c      	b.n	8005c10 <u8g2_DrawHVLine+0x66>
	}
	else if ( dir == 3 )
 8005bf6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005bfa:	2b03      	cmp	r3, #3
 8005bfc:	d108      	bne.n	8005c10 <u8g2_DrawHVLine+0x66>
	{
	  y -= len;
 8005bfe:	893a      	ldrh	r2, [r7, #8]
 8005c00:	88fb      	ldrh	r3, [r7, #6]
 8005c02:	1ad3      	subs	r3, r2, r3
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	813b      	strh	r3, [r7, #8]
	  y++;
 8005c08:	893b      	ldrh	r3, [r7, #8]
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	813b      	strh	r3, [r7, #8]
	}
      }
      dir &= 1;  
 8005c10:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005c14:	f003 0301 	and.w	r3, r3, #1
 8005c18:	f887 3020 	strb.w	r3, [r7, #32]
      
      /* clip against the user window */
      if ( dir == 0 )
 8005c1c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d11a      	bne.n	8005c5a <u8g2_DrawHVLine+0xb0>
      {
	if ( y < u8g2->user_y0 )
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8005c2a:	893b      	ldrh	r3, [r7, #8]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d83b      	bhi.n	8005ca8 <u8g2_DrawHVLine+0xfe>
	  return;
	if ( y >= u8g2->user_y1 )
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8005c36:	893b      	ldrh	r3, [r7, #8]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d937      	bls.n	8005cac <u8g2_DrawHVLine+0x102>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8005c48:	1db9      	adds	r1, r7, #6
 8005c4a:	f107 000a 	add.w	r0, r7, #10
 8005c4e:	f7ff ff3d 	bl	8005acc <u8g2_clip_intersection2>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d11a      	bne.n	8005c8e <u8g2_DrawHVLine+0xe4>
	  return;
 8005c58:	e02f      	b.n	8005cba <u8g2_DrawHVLine+0x110>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8005c60:	897b      	ldrh	r3, [r7, #10]
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d824      	bhi.n	8005cb0 <u8g2_DrawHVLine+0x106>
	  return;
	if ( x >= u8g2->user_x1 )
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8005c6c:	897b      	ldrh	r3, [r7, #10]
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	d920      	bls.n	8005cb4 <u8g2_DrawHVLine+0x10a>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8005c7e:	1db9      	adds	r1, r7, #6
 8005c80:	f107 0008 	add.w	r0, r7, #8
 8005c84:	f7ff ff22 	bl	8005acc <u8g2_clip_intersection2>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d014      	beq.n	8005cb8 <u8g2_DrawHVLine+0x10e>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c92:	689c      	ldr	r4, [r3, #8]
 8005c94:	8979      	ldrh	r1, [r7, #10]
 8005c96:	893a      	ldrh	r2, [r7, #8]
 8005c98:	88f8      	ldrh	r0, [r7, #6]
 8005c9a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005c9e:	9300      	str	r3, [sp, #0]
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	68f8      	ldr	r0, [r7, #12]
 8005ca4:	47a0      	blx	r4
 8005ca6:	e008      	b.n	8005cba <u8g2_DrawHVLine+0x110>
	  return;
 8005ca8:	bf00      	nop
 8005caa:	e006      	b.n	8005cba <u8g2_DrawHVLine+0x110>
	  return;
 8005cac:	bf00      	nop
 8005cae:	e004      	b.n	8005cba <u8g2_DrawHVLine+0x110>
	  return;
 8005cb0:	bf00      	nop
 8005cb2:	e002      	b.n	8005cba <u8g2_DrawHVLine+0x110>
	  return;
 8005cb4:	bf00      	nop
 8005cb6:	e000      	b.n	8005cba <u8g2_DrawHVLine+0x110>
	  return;
 8005cb8:	bf00      	nop
    }
}
 8005cba:	3714      	adds	r7, #20
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd90      	pop	{r4, r7, pc}

08005cc0 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8005cc0:	b490      	push	{r4, r7}
 8005cc2:	b082      	sub	sp, #8
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	4604      	mov	r4, r0
 8005cc8:	4608      	mov	r0, r1
 8005cca:	4611      	mov	r1, r2
 8005ccc:	461a      	mov	r2, r3
 8005cce:	4623      	mov	r3, r4
 8005cd0:	80fb      	strh	r3, [r7, #6]
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	80bb      	strh	r3, [r7, #4]
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	807b      	strh	r3, [r7, #2]
 8005cda:	4613      	mov	r3, r2
 8005cdc:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 8005cde:	887a      	ldrh	r2, [r7, #2]
 8005ce0:	88bb      	ldrh	r3, [r7, #4]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d20d      	bcs.n	8005d02 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8005ce6:	883a      	ldrh	r2, [r7, #0]
 8005ce8:	88fb      	ldrh	r3, [r7, #6]
 8005cea:	429a      	cmp	r2, r3
 8005cec:	d901      	bls.n	8005cf2 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e014      	b.n	8005d1c <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8005cf2:	887a      	ldrh	r2, [r7, #2]
 8005cf4:	883b      	ldrh	r3, [r7, #0]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d901      	bls.n	8005cfe <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e00e      	b.n	8005d1c <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	e00c      	b.n	8005d1c <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8005d02:	883a      	ldrh	r2, [r7, #0]
 8005d04:	88fb      	ldrh	r3, [r7, #6]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d907      	bls.n	8005d1a <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8005d0a:	887a      	ldrh	r2, [r7, #2]
 8005d0c:	883b      	ldrh	r3, [r7, #0]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d901      	bls.n	8005d16 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e002      	b.n	8005d1c <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8005d16:	2300      	movs	r3, #0
 8005d18:	e000      	b.n	8005d1c <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8005d1a:	2300      	movs	r3, #0
    }
  }
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3708      	adds	r7, #8
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bc90      	pop	{r4, r7}
 8005d24:	4770      	bx	lr

08005d26 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8005d26:	b580      	push	{r7, lr}
 8005d28:	b084      	sub	sp, #16
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	60f8      	str	r0, [r7, #12]
 8005d2e:	4608      	mov	r0, r1
 8005d30:	4611      	mov	r1, r2
 8005d32:	461a      	mov	r2, r3
 8005d34:	4603      	mov	r3, r0
 8005d36:	817b      	strh	r3, [r7, #10]
 8005d38:	460b      	mov	r3, r1
 8005d3a:	813b      	strh	r3, [r7, #8]
 8005d3c:	4613      	mov	r3, r2
 8005d3e:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f8b3 104e 	ldrh.w	r1, [r3, #78]	@ 0x4e
 8005d4c:	8b3b      	ldrh	r3, [r7, #24]
 8005d4e:	893a      	ldrh	r2, [r7, #8]
 8005d50:	f7ff ffb6 	bl	8005cc0 <u8g2_is_intersection_decision_tree>
 8005d54:	4603      	mov	r3, r0
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d101      	bne.n	8005d5e <u8g2_IsIntersection+0x38>
    return 0; 
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	e00a      	b.n	8005d74 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 8005d6a:	88fb      	ldrh	r3, [r7, #6]
 8005d6c:	897a      	ldrh	r2, [r7, #10]
 8005d6e:	f7ff ffa7 	bl	8005cc0 <u8g2_is_intersection_decision_tree>
 8005d72:	4603      	mov	r3, r0
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3710      	adds	r7, #16
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b089      	sub	sp, #36	@ 0x24
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	60f8      	str	r0, [r7, #12]
 8005d84:	4608      	mov	r0, r1
 8005d86:	4611      	mov	r1, r2
 8005d88:	461a      	mov	r2, r3
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	817b      	strh	r3, [r7, #10]
 8005d8e:	460b      	mov	r3, r1
 8005d90:	813b      	strh	r3, [r7, #8]
 8005d92:	4613      	mov	r3, r2
 8005d94:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8005d96:	893b      	ldrh	r3, [r7, #8]
 8005d98:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8005d9a:	7efb      	ldrb	r3, [r7, #27]
 8005d9c:	f003 0307 	and.w	r3, r3, #7
 8005da0:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 8005da2:	2301      	movs	r3, #1
 8005da4:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 8005da6:	7e3a      	ldrb	r2, [r7, #24]
 8005da8:	7efb      	ldrb	r3, [r7, #27]
 8005daa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dae:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 8005db0:	2300      	movs	r3, #0
 8005db2:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 8005db4:	2300      	movs	r3, #0
 8005db6:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d801      	bhi.n	8005dc6 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8005dc2:	7e3b      	ldrb	r3, [r7, #24]
 8005dc4:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d001      	beq.n	8005dd4 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8005dd0:	7e3b      	ldrb	r3, [r7, #24]
 8005dd2:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8005dd4:	893b      	ldrh	r3, [r7, #8]
 8005dd6:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 8005dd8:	8afb      	ldrh	r3, [r7, #22]
 8005dda:	f023 0307 	bic.w	r3, r3, #7
 8005dde:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	7c1b      	ldrb	r3, [r3, #16]
 8005de6:	461a      	mov	r2, r3
 8005de8:	8afb      	ldrh	r3, [r7, #22]
 8005dea:	fb13 f302 	smulbb	r3, r3, r2
 8005dee:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005df4:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 8005df6:	8afb      	ldrh	r3, [r7, #22]
 8005df8:	69fa      	ldr	r2, [r7, #28]
 8005dfa:	4413      	add	r3, r2
 8005dfc:	61fb      	str	r3, [r7, #28]
  ptr += x;
 8005dfe:	897b      	ldrh	r3, [r7, #10]
 8005e00:	69fa      	ldr	r2, [r7, #28]
 8005e02:	4413      	add	r3, r2
 8005e04:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 8005e06:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d117      	bne.n	8005e3e <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	781a      	ldrb	r2, [r3, #0]
 8005e12:	7ebb      	ldrb	r3, [r7, #26]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	b2da      	uxtb	r2, r3
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	781a      	ldrb	r2, [r3, #0]
 8005e20:	7e7b      	ldrb	r3, [r7, #25]
 8005e22:	4053      	eors	r3, r2
 8005e24:	b2da      	uxtb	r2, r3
 8005e26:	69fb      	ldr	r3, [r7, #28]
 8005e28:	701a      	strb	r2, [r3, #0]
	ptr++;
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	61fb      	str	r3, [r7, #28]
	len--;
 8005e30:	88fb      	ldrh	r3, [r7, #6]
 8005e32:	3b01      	subs	r3, #1
 8005e34:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 8005e36:	88fb      	ldrh	r3, [r7, #6]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d1e8      	bne.n	8005e0e <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8005e3c:	e038      	b.n	8005eb0 <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8005e3e:	69fb      	ldr	r3, [r7, #28]
 8005e40:	781a      	ldrb	r2, [r3, #0]
 8005e42:	7ebb      	ldrb	r3, [r7, #26]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	b2da      	uxtb	r2, r3
 8005e48:	69fb      	ldr	r3, [r7, #28]
 8005e4a:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	781a      	ldrb	r2, [r3, #0]
 8005e50:	7e7b      	ldrb	r3, [r7, #25]
 8005e52:	4053      	eors	r3, r2
 8005e54:	b2da      	uxtb	r2, r3
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8005e5a:	7efb      	ldrb	r3, [r7, #27]
 8005e5c:	3301      	adds	r3, #1
 8005e5e:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 8005e60:	7efb      	ldrb	r3, [r7, #27]
 8005e62:	f003 0307 	and.w	r3, r3, #7
 8005e66:	76fb      	strb	r3, [r7, #27]
      len--;
 8005e68:	88fb      	ldrh	r3, [r7, #6]
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8005e6e:	7efb      	ldrb	r3, [r7, #27]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d114      	bne.n	8005e9e <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8005e78:	461a      	mov	r2, r3
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	4413      	add	r3, r2
 8005e7e:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8005e86:	2b01      	cmp	r3, #1
 8005e88:	d801      	bhi.n	8005e8e <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d008      	beq.n	8005eaa <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	767b      	strb	r3, [r7, #25]
 8005e9c:	e005      	b.n	8005eaa <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 8005e9e:	7ebb      	ldrb	r3, [r7, #26]
 8005ea0:	005b      	lsls	r3, r3, #1
 8005ea2:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 8005ea4:	7e7b      	ldrb	r3, [r7, #25]
 8005ea6:	005b      	lsls	r3, r3, #1
 8005ea8:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 8005eaa:	88fb      	ldrh	r3, [r7, #6]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1c6      	bne.n	8005e3e <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8005eb0:	bf00      	nop
 8005eb2:	3724      	adds	r7, #36	@ 0x24
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b082      	sub	sp, #8
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  u8g2->clip_y0 = 0;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005eda:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005ee4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  
  u8g2->cb->update_page_win(u8g2);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	4798      	blx	r3
}
 8005ef2:	bf00      	nop
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b084      	sub	sp, #16
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	60f8      	str	r0, [r7, #12]
 8005f02:	60b9      	str	r1, [r7, #8]
 8005f04:	603b      	str	r3, [r7, #0]
 8005f06:	4613      	mov	r3, r2
 8005f08:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	683a      	ldr	r2, [r7, #0]
 8005f14:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	68ba      	ldr	r2, [r7, #8]
 8005f1a:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	79fa      	ldrb	r2, [r7, #7]
 8005f20:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2200      	movs	r2, #0
 8005f28:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
  u8g2->bitmap_transparency = 0;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
  u8g2->draw_color = 1;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  u8g2->is_auto_page_clear = 1;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
  
  u8g2->cb = u8g2_cb;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	69ba      	ldr	r2, [r7, #24]
 8005f58:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68f8      	ldr	r0, [r7, #12]
 8005f62:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8005f64:	68f8      	ldr	r0, [r7, #12]
 8005f66:	f7ff ffa9 	bl	8005ebc <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8005f6a:	68f8      	ldr	r0, [r7, #12]
 8005f6c:	f7ff fd84 	bl	8005a78 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
#endif
}
 8005f78:	bf00      	nop
 8005f7a:	3710      	adds	r7, #16
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b085      	sub	sp, #20
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005f94:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8005f96:	89fb      	ldrh	r3, [r7, #14]
 8005f98:	00db      	lsls	r3, r3, #3
 8005f9a:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	89fa      	ldrh	r2, [r7, #14]
 8005fa0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	7c1b      	ldrb	r3, [r3, #16]
 8005fa6:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 8005fa8:	89fb      	ldrh	r3, [r7, #14]
 8005faa:	00db      	lsls	r3, r3, #3
 8005fac:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	89fa      	ldrh	r2, [r7, #14]
 8005fb2:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005fba:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8005fbc:	89fb      	ldrh	r3, [r7, #14]
 8005fbe:	00db      	lsls	r3, r3, #3
 8005fc0:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	89fa      	ldrh	r2, [r7, #14]
 8005fc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005fce:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8005fd0:	89fb      	ldrh	r3, [r7, #14]
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 8005fd8:	4413      	add	r3, r2
 8005fda:	68ba      	ldr	r2, [r7, #8]
 8005fdc:	7c52      	ldrb	r2, [r2, #17]
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	dd07      	ble.n	8005ff2 <u8g2_update_dimension_common+0x72>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	7c5b      	ldrb	r3, [r3, #17]
 8005fe6:	461a      	mov	r2, r3
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005fee:	1ad3      	subs	r3, r2, r3
 8005ff0:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8005ff2:	89fb      	ldrh	r3, [r7, #14]
 8005ff4:	00db      	lsls	r3, r3, #3
 8005ff6:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 8006014:	89fb      	ldrh	r3, [r7, #14]
 8006016:	4413      	add	r3, r2
 8006018:	b29a      	uxth	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	8a9a      	ldrh	r2, [r3, #20]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  u8g2->height = display_info->pixel_height;
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	8ada      	ldrh	r2, [r3, #22]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 8006034:	bf00      	nop
 8006036:	3714      	adds	r7, #20
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr

08006040 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af02      	add	r7, sp, #8
 8006046:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f8b3 0052 	ldrh.w	r0, [r3, #82]	@ 0x52
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006060:	9300      	str	r3, [sp, #0]
 8006062:	4603      	mov	r3, r0
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f7ff fe5e 	bl	8005d26 <u8g2_IsIntersection>
 800606a:	4603      	mov	r3, r0
 800606c:	2b00      	cmp	r3, #0
 800606e:	d104      	bne.n	800607a <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2200      	movs	r2, #0
 8006074:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8006078:	e03b      	b.n	80060f2 <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2201      	movs	r2, #1
 800607e:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800608e:	429a      	cmp	r2, r3
 8006090:	d205      	bcs.n	800609e <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d905      	bls.n	80060ba <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d205      	bcs.n	80060d6 <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d905      	bls.n	80060f2 <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 80060f2:	bf00      	nop
 80060f4:	3708      	adds	r7, #8
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}

080060fa <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 80060fa:	b580      	push	{r7, lr}
 80060fc:	b082      	sub	sp, #8
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f7ff ff3c 	bl	8005f80 <u8g2_update_dimension_common>
}
 8006108:	bf00      	nop
 800610a:	3708      	adds	r7, #8
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}

08006110 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b082      	sub	sp, #8
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  
  u8g2->user_y0 = u8g2->buf_y0;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  u8g2->user_y1 = u8g2->buf_y1;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f7ff ff7b 	bl	8006040 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 800614a:	bf00      	nop
 800614c:	3708      	adds	r7, #8
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}

08006152 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8006152:	b580      	push	{r7, lr}
 8006154:	b086      	sub	sp, #24
 8006156:	af02      	add	r7, sp, #8
 8006158:	60f8      	str	r0, [r7, #12]
 800615a:	4608      	mov	r0, r1
 800615c:	4611      	mov	r1, r2
 800615e:	461a      	mov	r2, r3
 8006160:	4603      	mov	r3, r0
 8006162:	817b      	strh	r3, [r7, #10]
 8006164:	460b      	mov	r3, r1
 8006166:	813b      	strh	r3, [r7, #8]
 8006168:	4613      	mov	r3, r2
 800616a:	80fb      	strh	r3, [r7, #6]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 800616c:	88f8      	ldrh	r0, [r7, #6]
 800616e:	893a      	ldrh	r2, [r7, #8]
 8006170:	8979      	ldrh	r1, [r7, #10]
 8006172:	7e3b      	ldrb	r3, [r7, #24]
 8006174:	9300      	str	r3, [sp, #0]
 8006176:	4603      	mov	r3, r0
 8006178:	68f8      	ldr	r0, [r7, #12]
 800617a:	f7ff fcf5 	bl	8005b68 <u8g2_draw_hv_line_2dir>
}
 800617e:	bf00      	nop
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}

08006186 <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8006186:	b480      	push	{r7}
 8006188:	b083      	sub	sp, #12
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 8006196:	bf00      	nop
 8006198:	370c      	adds	r7, #12
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr

080061a2 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 80061a2:	b480      	push	{r7}
 80061a4:	b083      	sub	sp, #12
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
 80061aa:	460b      	mov	r3, r1
 80061ac:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 80061ae:	78fb      	ldrb	r3, [r7, #3]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d002      	beq.n	80061ba <u8x8_ascii_next+0x18>
 80061b4:	78fb      	ldrb	r3, [r7, #3]
 80061b6:	2b0a      	cmp	r3, #10
 80061b8:	d102      	bne.n	80061c0 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 80061ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80061be:	e001      	b.n	80061c4 <u8x8_ascii_next+0x22>
  return b;
 80061c0:	78fb      	ldrb	r3, [r7, #3]
 80061c2:	b29b      	uxth	r3, r3
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	370c      	adds	r7, #12
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 80061d0:	b590      	push	{r4, r7, lr}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	460b      	mov	r3, r1
 80061da:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	691c      	ldr	r4, [r3, #16]
 80061e0:	78fa      	ldrb	r2, [r7, #3]
 80061e2:	2300      	movs	r3, #0
 80061e4:	2120      	movs	r1, #32
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	47a0      	blx	r4
 80061ea:	4603      	mov	r3, r0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	370c      	adds	r7, #12
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd90      	pop	{r4, r7, pc}

080061f4 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80061f4:	b590      	push	{r4, r7, lr}
 80061f6:	b085      	sub	sp, #20
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	460b      	mov	r3, r1
 80061fe:	607a      	str	r2, [r7, #4]
 8006200:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	691c      	ldr	r4, [r3, #16]
 8006206:	7afa      	ldrb	r2, [r7, #11]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2117      	movs	r1, #23
 800620c:	68f8      	ldr	r0, [r7, #12]
 800620e:	47a0      	blx	r4
 8006210:	4603      	mov	r3, r0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3714      	adds	r7, #20
 8006216:	46bd      	mov	sp, r7
 8006218:	bd90      	pop	{r4, r7, pc}

0800621a <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 800621a:	b580      	push	{r7, lr}
 800621c:	b082      	sub	sp, #8
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
 8006222:	460b      	mov	r3, r1
 8006224:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8006226:	1cfb      	adds	r3, r7, #3
 8006228:	461a      	mov	r2, r3
 800622a:	2101      	movs	r1, #1
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f7ff ffe1 	bl	80061f4 <u8x8_byte_SendBytes>
 8006232:	4603      	mov	r3, r0
}
 8006234:	4618      	mov	r0, r3
 8006236:	3708      	adds	r7, #8
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <u8x8_byte_set_ks0108_cs>:
}

/*=========================================*/

void u8x8_byte_set_ks0108_cs(u8x8_t *u8x8, uint8_t arg)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b082      	sub	sp, #8
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	460b      	mov	r3, r1
 8006246:	70fb      	strb	r3, [r7, #3]
  u8x8_gpio_SetCS(u8x8, arg&1);
 8006248:	78fb      	ldrb	r3, [r7, #3]
 800624a:	f003 0301 	and.w	r3, r3, #1
 800624e:	b2db      	uxtb	r3, r3
 8006250:	461a      	mov	r2, r3
 8006252:	2149      	movs	r1, #73	@ 0x49
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f000 fb8e 	bl	8006976 <u8x8_gpio_call>
  arg = arg >> 1;
 800625a:	78fb      	ldrb	r3, [r7, #3]
 800625c:	085b      	lsrs	r3, r3, #1
 800625e:	70fb      	strb	r3, [r7, #3]
  u8x8_gpio_call(u8x8, U8X8_MSG_GPIO_CS1, arg&1);
 8006260:	78fb      	ldrb	r3, [r7, #3]
 8006262:	f003 0301 	and.w	r3, r3, #1
 8006266:	b2db      	uxtb	r3, r3
 8006268:	461a      	mov	r2, r3
 800626a:	214e      	movs	r1, #78	@ 0x4e
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f000 fb82 	bl	8006976 <u8x8_gpio_call>
  arg = arg >> 1;
 8006272:	78fb      	ldrb	r3, [r7, #3]
 8006274:	085b      	lsrs	r3, r3, #1
 8006276:	70fb      	strb	r3, [r7, #3]
  u8x8_gpio_call(u8x8, U8X8_MSG_GPIO_CS2, arg&1);
 8006278:	78fb      	ldrb	r3, [r7, #3]
 800627a:	f003 0301 	and.w	r3, r3, #1
 800627e:	b2db      	uxtb	r3, r3
 8006280:	461a      	mov	r2, r3
 8006282:	214f      	movs	r1, #79	@ 0x4f
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 fb76 	bl	8006976 <u8x8_gpio_call>
}
 800628a:	bf00      	nop
 800628c:	3708      	adds	r7, #8
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
	...

08006294 <u8x8_byte_ks0108>:

/* 6800 mode */
uint8_t u8x8_byte_ks0108(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8006294:	b590      	push	{r4, r7, lr}
 8006296:	b087      	sub	sp, #28
 8006298:	af00      	add	r7, sp, #0
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	607b      	str	r3, [r7, #4]
 800629e:	460b      	mov	r3, r1
 80062a0:	72fb      	strb	r3, [r7, #11]
 80062a2:	4613      	mov	r3, r2
 80062a4:	72bb      	strb	r3, [r7, #10]
  uint8_t i, b;
  uint8_t *data;
 
  switch(msg)
 80062a6:	7afb      	ldrb	r3, [r7, #11]
 80062a8:	3b14      	subs	r3, #20
 80062aa:	2b0c      	cmp	r3, #12
 80062ac:	f200 8090 	bhi.w	80063d0 <u8x8_byte_ks0108+0x13c>
 80062b0:	a201      	add	r2, pc, #4	@ (adr r2, 80062b8 <u8x8_byte_ks0108+0x24>)
 80062b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b6:	bf00      	nop
 80062b8:	0800636b 	.word	0x0800636b
 80062bc:	080063d1 	.word	0x080063d1
 80062c0:	080063d1 	.word	0x080063d1
 80062c4:	080062ed 	.word	0x080062ed
 80062c8:	08006395 	.word	0x08006395
 80062cc:	080063b3 	.word	0x080063b3
 80062d0:	080063d1 	.word	0x080063d1
 80062d4:	080063d1 	.word	0x080063d1
 80062d8:	080063d1 	.word	0x080063d1
 80062dc:	080063d1 	.word	0x080063d1
 80062e0:	080063d1 	.word	0x080063d1
 80062e4:	080063d1 	.word	0x080063d1
 80062e8:	08006387 	.word	0x08006387
  {
    case U8X8_MSG_BYTE_SEND:
      data = (uint8_t *)arg_ptr;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	613b      	str	r3, [r7, #16]
      while( arg_int > 0 )
 80062f0:	e037      	b.n	8006362 <u8x8_byte_ks0108+0xce>
      {
	b = *data;
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	781b      	ldrb	r3, [r3, #0]
 80062f6:	75bb      	strb	r3, [r7, #22]
	data++;
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	3301      	adds	r3, #1
 80062fc:	613b      	str	r3, [r7, #16]
	arg_int--;
 80062fe:	7abb      	ldrb	r3, [r7, #10]
 8006300:	3b01      	subs	r3, #1
 8006302:	72bb      	strb	r3, [r7, #10]
	for( i = U8X8_MSG_GPIO_D0; i <= U8X8_MSG_GPIO_D7; i++ )
 8006304:	2340      	movs	r3, #64	@ 0x40
 8006306:	75fb      	strb	r3, [r7, #23]
 8006308:	e00e      	b.n	8006328 <u8x8_byte_ks0108+0x94>
	{
	  u8x8_gpio_call(u8x8, i, b&1);
 800630a:	7dbb      	ldrb	r3, [r7, #22]
 800630c:	f003 0301 	and.w	r3, r3, #1
 8006310:	b2da      	uxtb	r2, r3
 8006312:	7dfb      	ldrb	r3, [r7, #23]
 8006314:	4619      	mov	r1, r3
 8006316:	68f8      	ldr	r0, [r7, #12]
 8006318:	f000 fb2d 	bl	8006976 <u8x8_gpio_call>
	  b >>= 1;
 800631c:	7dbb      	ldrb	r3, [r7, #22]
 800631e:	085b      	lsrs	r3, r3, #1
 8006320:	75bb      	strb	r3, [r7, #22]
	for( i = U8X8_MSG_GPIO_D0; i <= U8X8_MSG_GPIO_D7; i++ )
 8006322:	7dfb      	ldrb	r3, [r7, #23]
 8006324:	3301      	adds	r3, #1
 8006326:	75fb      	strb	r3, [r7, #23]
 8006328:	7dfb      	ldrb	r3, [r7, #23]
 800632a:	2b47      	cmp	r3, #71	@ 0x47
 800632c:	d9ed      	bls.n	800630a <u8x8_byte_ks0108+0x76>
	}    
	
	u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, u8x8->display_info->data_setup_time_ns);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	7b9b      	ldrb	r3, [r3, #14]
 8006334:	461a      	mov	r2, r3
 8006336:	212c      	movs	r1, #44	@ 0x2c
 8006338:	68f8      	ldr	r0, [r7, #12]
 800633a:	f000 fb1c 	bl	8006976 <u8x8_gpio_call>
	u8x8_gpio_call(u8x8, U8X8_MSG_GPIO_E, 1);
 800633e:	2201      	movs	r2, #1
 8006340:	2148      	movs	r1, #72	@ 0x48
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	f000 fb17 	bl	8006976 <u8x8_gpio_call>
	u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, u8x8->display_info->write_pulse_width_ns);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	7bdb      	ldrb	r3, [r3, #15]
 800634e:	461a      	mov	r2, r3
 8006350:	212c      	movs	r1, #44	@ 0x2c
 8006352:	68f8      	ldr	r0, [r7, #12]
 8006354:	f000 fb0f 	bl	8006976 <u8x8_gpio_call>
	u8x8_gpio_call(u8x8, U8X8_MSG_GPIO_E, 0);
 8006358:	2200      	movs	r2, #0
 800635a:	2148      	movs	r1, #72	@ 0x48
 800635c:	68f8      	ldr	r0, [r7, #12]
 800635e:	f000 fb0a 	bl	8006976 <u8x8_gpio_call>
      while( arg_int > 0 )
 8006362:	7abb      	ldrb	r3, [r7, #10]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d1c4      	bne.n	80062f2 <u8x8_byte_ks0108+0x5e>
      }
      break;
 8006368:	e034      	b.n	80063d4 <u8x8_byte_ks0108+0x140>
      
    case U8X8_MSG_BYTE_INIT:
      /* disable chipselect */
      u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_disable_level);    
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	785b      	ldrb	r3, [r3, #1]
 8006370:	461a      	mov	r2, r3
 8006372:	2149      	movs	r1, #73	@ 0x49
 8006374:	68f8      	ldr	r0, [r7, #12]
 8006376:	f000 fafe 	bl	8006976 <u8x8_gpio_call>
      /* ensure that the enable signal is low */
      u8x8_gpio_call(u8x8, U8X8_MSG_GPIO_E, 0);
 800637a:	2200      	movs	r2, #0
 800637c:	2148      	movs	r1, #72	@ 0x48
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	f000 faf9 	bl	8006976 <u8x8_gpio_call>
      break;
 8006384:	e026      	b.n	80063d4 <u8x8_byte_ks0108+0x140>
    case U8X8_MSG_BYTE_SET_DC:
      u8x8_gpio_SetDC(u8x8, arg_int);
 8006386:	7abb      	ldrb	r3, [r7, #10]
 8006388:	461a      	mov	r2, r3
 800638a:	214a      	movs	r1, #74	@ 0x4a
 800638c:	68f8      	ldr	r0, [r7, #12]
 800638e:	f000 faf2 	bl	8006976 <u8x8_gpio_call>
      break;
 8006392:	e01f      	b.n	80063d4 <u8x8_byte_ks0108+0x140>
    case U8X8_MSG_BYTE_START_TRANSFER:
      /* expects 3 bits in arg_int for the chip select lines */ 
      u8x8_byte_set_ks0108_cs(u8x8, arg_int);
 8006394:	7abb      	ldrb	r3, [r7, #10]
 8006396:	4619      	mov	r1, r3
 8006398:	68f8      	ldr	r0, [r7, #12]
 800639a:	f7ff ff4f 	bl	800623c <u8x8_byte_set_ks0108_cs>
      u8x8->gpio_and_delay_cb(u8x8, U8X8_MSG_DELAY_NANO, u8x8->display_info->post_chip_enable_wait_ns, NULL);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	695c      	ldr	r4, [r3, #20]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	789a      	ldrb	r2, [r3, #2]
 80063a8:	2300      	movs	r3, #0
 80063aa:	212c      	movs	r1, #44	@ 0x2c
 80063ac:	68f8      	ldr	r0, [r7, #12]
 80063ae:	47a0      	blx	r4
      break;
 80063b0:	e010      	b.n	80063d4 <u8x8_byte_ks0108+0x140>
    case U8X8_MSG_BYTE_END_TRANSFER:
      u8x8->gpio_and_delay_cb(u8x8, U8X8_MSG_DELAY_NANO, u8x8->display_info->pre_chip_disable_wait_ns, NULL);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	695c      	ldr	r4, [r3, #20]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	78da      	ldrb	r2, [r3, #3]
 80063bc:	2300      	movs	r3, #0
 80063be:	212c      	movs	r1, #44	@ 0x2c
 80063c0:	68f8      	ldr	r0, [r7, #12]
 80063c2:	47a0      	blx	r4
      u8x8_byte_set_ks0108_cs(u8x8, arg_int);
 80063c4:	7abb      	ldrb	r3, [r7, #10]
 80063c6:	4619      	mov	r1, r3
 80063c8:	68f8      	ldr	r0, [r7, #12]
 80063ca:	f7ff ff37 	bl	800623c <u8x8_byte_set_ks0108_cs>
      break;
 80063ce:	e001      	b.n	80063d4 <u8x8_byte_ks0108+0x140>
    default:
      return 0;
 80063d0:	2300      	movs	r3, #0
 80063d2:	e000      	b.n	80063d6 <u8x8_byte_ks0108+0x142>
  }
  return 1;
 80063d4:	2301      	movs	r3, #1
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	371c      	adds	r7, #28
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd90      	pop	{r4, r7, pc}
 80063de:	bf00      	nop

080063e0 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 80063e0:	b590      	push	{r4, r7, lr}
 80063e2:	b083      	sub	sp, #12
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
 80063e8:	460b      	mov	r3, r1
 80063ea:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	68dc      	ldr	r4, [r3, #12]
 80063f0:	78fa      	ldrb	r2, [r7, #3]
 80063f2:	2300      	movs	r3, #0
 80063f4:	2115      	movs	r1, #21
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	47a0      	blx	r4
 80063fa:	4603      	mov	r3, r0
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	370c      	adds	r7, #12
 8006400:	46bd      	mov	sp, r7
 8006402:	bd90      	pop	{r4, r7, pc}

08006404 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8006404:	b590      	push	{r4, r7, lr}
 8006406:	b085      	sub	sp, #20
 8006408:	af00      	add	r7, sp, #0
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	460b      	mov	r3, r1
 800640e:	607a      	str	r2, [r7, #4]
 8006410:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	68dc      	ldr	r4, [r3, #12]
 8006416:	7afa      	ldrb	r2, [r7, #11]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2117      	movs	r1, #23
 800641c:	68f8      	ldr	r0, [r7, #12]
 800641e:	47a0      	blx	r4
 8006420:	4603      	mov	r3, r0
}
 8006422:	4618      	mov	r0, r3
 8006424:	3714      	adds	r7, #20
 8006426:	46bd      	mov	sp, r7
 8006428:	bd90      	pop	{r4, r7, pc}

0800642a <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 800642a:	b590      	push	{r4, r7, lr}
 800642c:	b085      	sub	sp, #20
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
 8006432:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	781b      	ldrb	r3, [r3, #0]
 8006438:	73fb      	strb	r3, [r7, #15]
    data++;
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	3301      	adds	r3, #1
 800643e:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8006440:	7bfb      	ldrb	r3, [r7, #15]
 8006442:	2bfe      	cmp	r3, #254	@ 0xfe
 8006444:	d031      	beq.n	80064aa <u8x8_cad_SendSequence+0x80>
 8006446:	2bfe      	cmp	r3, #254	@ 0xfe
 8006448:	dc3d      	bgt.n	80064c6 <u8x8_cad_SendSequence+0x9c>
 800644a:	2b19      	cmp	r3, #25
 800644c:	dc3b      	bgt.n	80064c6 <u8x8_cad_SendSequence+0x9c>
 800644e:	2b18      	cmp	r3, #24
 8006450:	da23      	bge.n	800649a <u8x8_cad_SendSequence+0x70>
 8006452:	2b16      	cmp	r3, #22
 8006454:	dc02      	bgt.n	800645c <u8x8_cad_SendSequence+0x32>
 8006456:	2b15      	cmp	r3, #21
 8006458:	da03      	bge.n	8006462 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 800645a:	e034      	b.n	80064c6 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 800645c:	2b17      	cmp	r3, #23
 800645e:	d00e      	beq.n	800647e <u8x8_cad_SendSequence+0x54>
	return;
 8006460:	e031      	b.n	80064c6 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	781b      	ldrb	r3, [r3, #0]
 8006466:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	68dc      	ldr	r4, [r3, #12]
 800646c:	7bba      	ldrb	r2, [r7, #14]
 800646e:	7bf9      	ldrb	r1, [r7, #15]
 8006470:	2300      	movs	r3, #0
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	47a0      	blx	r4
	  data++;
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	3301      	adds	r3, #1
 800647a:	603b      	str	r3, [r7, #0]
	  break;
 800647c:	e022      	b.n	80064c4 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8006484:	f107 030e 	add.w	r3, r7, #14
 8006488:	461a      	mov	r2, r3
 800648a:	2101      	movs	r1, #1
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f7ff ffb9 	bl	8006404 <u8x8_cad_SendData>
	  data++;
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	3301      	adds	r3, #1
 8006496:	603b      	str	r3, [r7, #0]
	  break;
 8006498:	e014      	b.n	80064c4 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	68dc      	ldr	r4, [r3, #12]
 800649e:	7bf9      	ldrb	r1, [r7, #15]
 80064a0:	2300      	movs	r3, #0
 80064a2:	2200      	movs	r2, #0
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	47a0      	blx	r4
	  break;
 80064a8:	e00c      	b.n	80064c4 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	781b      	ldrb	r3, [r3, #0]
 80064ae:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 80064b0:	7bbb      	ldrb	r3, [r7, #14]
 80064b2:	461a      	mov	r2, r3
 80064b4:	2129      	movs	r1, #41	@ 0x29
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f000 fa5d 	bl	8006976 <u8x8_gpio_call>
	  data++;
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	3301      	adds	r3, #1
 80064c0:	603b      	str	r3, [r7, #0]
	  break;
 80064c2:	bf00      	nop
    cmd = *data;
 80064c4:	e7b6      	b.n	8006434 <u8x8_cad_SendSequence+0xa>
	return;
 80064c6:	bf00      	nop
    }
  }
}
 80064c8:	3714      	adds	r7, #20
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd90      	pop	{r4, r7, pc}
	...

080064d0 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80064d0:	b590      	push	{r4, r7, lr}
 80064d2:	b085      	sub	sp, #20
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	60f8      	str	r0, [r7, #12]
 80064d8:	607b      	str	r3, [r7, #4]
 80064da:	460b      	mov	r3, r1
 80064dc:	72fb      	strb	r3, [r7, #11]
 80064de:	4613      	mov	r3, r2
 80064e0:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 80064e2:	7afb      	ldrb	r3, [r7, #11]
 80064e4:	3b14      	subs	r3, #20
 80064e6:	2b05      	cmp	r3, #5
 80064e8:	d82f      	bhi.n	800654a <u8x8_cad_001+0x7a>
 80064ea:	a201      	add	r2, pc, #4	@ (adr r2, 80064f0 <u8x8_cad_001+0x20>)
 80064ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f0:	08006539 	.word	0x08006539
 80064f4:	08006509 	.word	0x08006509
 80064f8:	0800651d 	.word	0x0800651d
 80064fc:	08006531 	.word	0x08006531
 8006500:	08006539 	.word	0x08006539
 8006504:	08006539 	.word	0x08006539
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8006508:	2100      	movs	r1, #0
 800650a:	68f8      	ldr	r0, [r7, #12]
 800650c:	f7ff fe60 	bl	80061d0 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8006510:	7abb      	ldrb	r3, [r7, #10]
 8006512:	4619      	mov	r1, r3
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f7ff fe80 	bl	800621a <u8x8_byte_SendByte>
      break;
 800651a:	e018      	b.n	800654e <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 800651c:	2100      	movs	r1, #0
 800651e:	68f8      	ldr	r0, [r7, #12]
 8006520:	f7ff fe56 	bl	80061d0 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8006524:	7abb      	ldrb	r3, [r7, #10]
 8006526:	4619      	mov	r1, r3
 8006528:	68f8      	ldr	r0, [r7, #12]
 800652a:	f7ff fe76 	bl	800621a <u8x8_byte_SendByte>
      break;
 800652e:	e00e      	b.n	800654e <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8006530:	2101      	movs	r1, #1
 8006532:	68f8      	ldr	r0, [r7, #12]
 8006534:	f7ff fe4c 	bl	80061d0 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	691c      	ldr	r4, [r3, #16]
 800653c:	7aba      	ldrb	r2, [r7, #10]
 800653e:	7af9      	ldrb	r1, [r7, #11]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68f8      	ldr	r0, [r7, #12]
 8006544:	47a0      	blx	r4
 8006546:	4603      	mov	r3, r0
 8006548:	e002      	b.n	8006550 <u8x8_cad_001+0x80>
    default:
      return 0;
 800654a:	2300      	movs	r3, #0
 800654c:	e000      	b.n	8006550 <u8x8_cad_001+0x80>
  }
  return 1;
 800654e:	2301      	movs	r3, #1
}
 8006550:	4618      	mov	r0, r3
 8006552:	3714      	adds	r7, #20
 8006554:	46bd      	mov	sp, r7
 8006556:	bd90      	pop	{r4, r7, pc}

08006558 <u8x8_ks0108_out>:
  uint8_t c;
  uint8_t arg_int;
};

static void u8x8_ks0108_out(u8x8_t *u8x8, struct u8x8_ks0108_vars *v, void *arg_ptr)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b086      	sub	sp, #24
 800655c:	af00      	add	r7, sp, #0
 800655e:	60f8      	str	r0, [r7, #12]
 8006560:	60b9      	str	r1, [r7, #8]
 8006562:	607a      	str	r2, [r7, #4]
  uint8_t cnt;
  u8x8_cad_SendCmd(u8x8, 0x040 | ((v->x << 3) & 63) );
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	791b      	ldrb	r3, [r3, #4]
 8006568:	b25b      	sxtb	r3, r3
 800656a:	00db      	lsls	r3, r3, #3
 800656c:	b25b      	sxtb	r3, r3
 800656e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006572:	b25b      	sxtb	r3, r3
 8006574:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006578:	b25b      	sxtb	r3, r3
 800657a:	b2db      	uxtb	r3, r3
 800657c:	4619      	mov	r1, r3
 800657e:	68f8      	ldr	r0, [r7, #12]
 8006580:	f7ff ff2e 	bl	80063e0 <u8x8_cad_SendCmd>
  u8x8_cad_SendCmd(u8x8, 0x0b8 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	799b      	ldrb	r3, [r3, #6]
 8006588:	f063 0347 	orn	r3, r3, #71	@ 0x47
 800658c:	b2db      	uxtb	r3, r3
 800658e:	4619      	mov	r1, r3
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f7ff ff25 	bl	80063e0 <u8x8_cad_SendCmd>
  
  while( v->arg_int > 0 )
 8006596:	e04c      	b.n	8006632 <u8x8_ks0108_out+0xda>
  {
      /* calculate tiles to next boundary (end or chip limit) */
      cnt = v->x;
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	791b      	ldrb	r3, [r3, #4]
 800659c:	75fb      	strb	r3, [r7, #23]
      cnt += 8;
 800659e:	7dfb      	ldrb	r3, [r7, #23]
 80065a0:	3308      	adds	r3, #8
 80065a2:	75fb      	strb	r3, [r7, #23]
      cnt &= 0x0f8;
 80065a4:	7dfb      	ldrb	r3, [r7, #23]
 80065a6:	f023 0307 	bic.w	r3, r3, #7
 80065aa:	75fb      	strb	r3, [r7, #23]
      cnt -= v->x;
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	791b      	ldrb	r3, [r3, #4]
 80065b0:	7dfa      	ldrb	r2, [r7, #23]
 80065b2:	1ad3      	subs	r3, r2, r3
 80065b4:	75fb      	strb	r3, [r7, #23]
            
      if ( cnt > v->c )
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	795b      	ldrb	r3, [r3, #5]
 80065ba:	7dfa      	ldrb	r2, [r7, #23]
 80065bc:	429a      	cmp	r2, r3
 80065be:	d902      	bls.n	80065c6 <u8x8_ks0108_out+0x6e>
	cnt = v->c;
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	795b      	ldrb	r3, [r3, #5]
 80065c4:	75fb      	strb	r3, [r7, #23]
    
      /* of cours we still could use cnt=1 here... */
      /* but setting cnt to 1 is not very efficient */
      //cnt = 1;
    
      v->x +=cnt;
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	791a      	ldrb	r2, [r3, #4]
 80065ca:	7dfb      	ldrb	r3, [r7, #23]
 80065cc:	4413      	add	r3, r2
 80065ce:	b2da      	uxtb	r2, r3
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	711a      	strb	r2, [r3, #4]
      v->c-=cnt;
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	795a      	ldrb	r2, [r3, #5]
 80065d8:	7dfb      	ldrb	r3, [r7, #23]
 80065da:	1ad3      	subs	r3, r2, r3
 80065dc:	b2da      	uxtb	r2, r3
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	715a      	strb	r2, [r3, #5]
      cnt<<=3;
 80065e2:	7dfb      	ldrb	r3, [r7, #23]
 80065e4:	00db      	lsls	r3, r3, #3
 80065e6:	75fb      	strb	r3, [r7, #23]
      u8x8_cad_SendData(u8x8, cnt, v->ptr);	/* note: SendData can not handle more than 255 bytes */    
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	7dfb      	ldrb	r3, [r7, #23]
 80065ee:	4619      	mov	r1, r3
 80065f0:	68f8      	ldr	r0, [r7, #12]
 80065f2:	f7ff ff07 	bl	8006404 <u8x8_cad_SendData>
      v->ptr += cnt;
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	7dfb      	ldrb	r3, [r7, #23]
 80065fc:	441a      	add	r2, r3
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	601a      	str	r2, [r3, #0]
    
      if ( v->c == 0 )
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	795b      	ldrb	r3, [r3, #5]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d10d      	bne.n	8006626 <u8x8_ks0108_out+0xce>
      {
	v->ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	601a      	str	r2, [r3, #0]
	v->c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	791a      	ldrb	r2, [r3, #4]
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	715a      	strb	r2, [r3, #5]
	v->arg_int--;
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	799b      	ldrb	r3, [r3, #6]
 800661e:	3b01      	subs	r3, #1
 8006620:	b2da      	uxtb	r2, r3
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	719a      	strb	r2, [r3, #6]
      }
      if ( ((v->x) & 7) == 0 )
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	791b      	ldrb	r3, [r3, #4]
 800662a:	f003 0307 	and.w	r3, r3, #7
 800662e:	2b00      	cmp	r3, #0
 8006630:	d004      	beq.n	800663c <u8x8_ks0108_out+0xe4>
  while( v->arg_int > 0 )
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	799b      	ldrb	r3, [r3, #6]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1ae      	bne.n	8006598 <u8x8_ks0108_out+0x40>
	break;       
  } 
}
 800663a:	e000      	b.n	800663e <u8x8_ks0108_out+0xe6>
	break;       
 800663c:	bf00      	nop
}
 800663e:	bf00      	nop
 8006640:	3718      	adds	r7, #24
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
	...

08006648 <u8x8_d_ks0108_128x64>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_ks0108_128x64(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8006648:	b590      	push	{r4, r7, lr}
 800664a:	b087      	sub	sp, #28
 800664c:	af00      	add	r7, sp, #0
 800664e:	60f8      	str	r0, [r7, #12]
 8006650:	607b      	str	r3, [r7, #4]
 8006652:	460b      	mov	r3, r1
 8006654:	72fb      	strb	r3, [r7, #11]
 8006656:	4613      	mov	r3, r2
 8006658:	72bb      	strb	r3, [r7, #10]
  struct u8x8_ks0108_vars v;
  switch(msg)
 800665a:	7afb      	ldrb	r3, [r7, #11]
 800665c:	3b09      	subs	r3, #9
 800665e:	2b06      	cmp	r3, #6
 8006660:	f200 80c8 	bhi.w	80067f4 <u8x8_d_ks0108_128x64+0x1ac>
 8006664:	a201      	add	r2, pc, #4	@ (adr r2, 800666c <u8x8_d_ks0108_128x64+0x24>)
 8006666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800666a:	bf00      	nop
 800666c:	08006689 	.word	0x08006689
 8006670:	08006693 	.word	0x08006693
 8006674:	080066e3 	.word	0x080066e3
 8006678:	080067f5 	.word	0x080067f5
 800667c:	080067f5 	.word	0x080067f5
 8006680:	080067f5 	.word	0x080067f5
 8006684:	0800677d 	.word	0x0800677d
  {
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ks0108_128x64_display_info);
 8006688:	495e      	ldr	r1, [pc, #376]	@ (8006804 <u8x8_d_ks0108_128x64+0x1bc>)
 800668a:	68f8      	ldr	r0, [r7, #12]
 800668c:	f000 f8c2 	bl	8006814 <u8x8_d_helper_display_setup_memory>
      break;
 8006690:	e0b3      	b.n	80067fa <u8x8_d_ks0108_128x64+0x1b2>
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8006692:	68f8      	ldr	r0, [r7, #12]
 8006694:	f000 f8d2 	bl	800683c <u8x8_d_helper_display_init>
    
      u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 1, NULL);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	68dc      	ldr	r4, [r3, #12]
 800669c:	2300      	movs	r3, #0
 800669e:	2201      	movs	r2, #1
 80066a0:	2118      	movs	r1, #24
 80066a2:	68f8      	ldr	r0, [r7, #12]
 80066a4:	47a0      	blx	r4
      u8x8_cad_SendSequence(u8x8, u8x8_d_ks0108_init_seq);
 80066a6:	4958      	ldr	r1, [pc, #352]	@ (8006808 <u8x8_d_ks0108_128x64+0x1c0>)
 80066a8:	68f8      	ldr	r0, [r7, #12]
 80066aa:	f7ff febe 	bl	800642a <u8x8_cad_SendSequence>
      u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	68dc      	ldr	r4, [r3, #12]
 80066b2:	2300      	movs	r3, #0
 80066b4:	2200      	movs	r2, #0
 80066b6:	2119      	movs	r1, #25
 80066b8:	68f8      	ldr	r0, [r7, #12]
 80066ba:	47a0      	blx	r4
    
      u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 2, NULL);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	68dc      	ldr	r4, [r3, #12]
 80066c0:	2300      	movs	r3, #0
 80066c2:	2202      	movs	r2, #2
 80066c4:	2118      	movs	r1, #24
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	47a0      	blx	r4
      u8x8_cad_SendSequence(u8x8, u8x8_d_ks0108_init_seq);
 80066ca:	494f      	ldr	r1, [pc, #316]	@ (8006808 <u8x8_d_ks0108_128x64+0x1c0>)
 80066cc:	68f8      	ldr	r0, [r7, #12]
 80066ce:	f7ff feac 	bl	800642a <u8x8_cad_SendSequence>
      u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	68dc      	ldr	r4, [r3, #12]
 80066d6:	2300      	movs	r3, #0
 80066d8:	2200      	movs	r2, #0
 80066da:	2119      	movs	r1, #25
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	47a0      	blx	r4
      break;
 80066e0:	e08b      	b.n	80067fa <u8x8_d_ks0108_128x64+0x1b2>
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      
      if ( arg_int == 0 )
 80066e2:	7abb      	ldrb	r3, [r7, #10]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d124      	bne.n	8006732 <u8x8_d_ks0108_128x64+0xea>
      {
	u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 1, NULL);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	68dc      	ldr	r4, [r3, #12]
 80066ec:	2300      	movs	r3, #0
 80066ee:	2201      	movs	r2, #1
 80066f0:	2118      	movs	r1, #24
 80066f2:	68f8      	ldr	r0, [r7, #12]
 80066f4:	47a0      	blx	r4
	u8x8_cad_SendSequence(u8x8, u8x8_d_ks0108_powersave0_seq);
 80066f6:	4945      	ldr	r1, [pc, #276]	@ (800680c <u8x8_d_ks0108_128x64+0x1c4>)
 80066f8:	68f8      	ldr	r0, [r7, #12]
 80066fa:	f7ff fe96 	bl	800642a <u8x8_cad_SendSequence>
	u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	68dc      	ldr	r4, [r3, #12]
 8006702:	2300      	movs	r3, #0
 8006704:	2200      	movs	r2, #0
 8006706:	2119      	movs	r1, #25
 8006708:	68f8      	ldr	r0, [r7, #12]
 800670a:	47a0      	blx	r4

	u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 2, NULL);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	68dc      	ldr	r4, [r3, #12]
 8006710:	2300      	movs	r3, #0
 8006712:	2202      	movs	r2, #2
 8006714:	2118      	movs	r1, #24
 8006716:	68f8      	ldr	r0, [r7, #12]
 8006718:	47a0      	blx	r4
	u8x8_cad_SendSequence(u8x8, u8x8_d_ks0108_powersave0_seq);
 800671a:	493c      	ldr	r1, [pc, #240]	@ (800680c <u8x8_d_ks0108_128x64+0x1c4>)
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f7ff fe84 	bl	800642a <u8x8_cad_SendSequence>
	u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	68dc      	ldr	r4, [r3, #12]
 8006726:	2300      	movs	r3, #0
 8006728:	2200      	movs	r2, #0
 800672a:	2119      	movs	r1, #25
 800672c:	68f8      	ldr	r0, [r7, #12]
 800672e:	47a0      	blx	r4
	u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 2, NULL);
	u8x8_cad_SendSequence(u8x8, u8x8_d_ks0108_powersave1_seq);
	u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
	
      }
      break;
 8006730:	e063      	b.n	80067fa <u8x8_d_ks0108_128x64+0x1b2>
	u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 1, NULL);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	68dc      	ldr	r4, [r3, #12]
 8006736:	2300      	movs	r3, #0
 8006738:	2201      	movs	r2, #1
 800673a:	2118      	movs	r1, #24
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	47a0      	blx	r4
	u8x8_cad_SendSequence(u8x8, u8x8_d_ks0108_powersave1_seq);
 8006740:	4933      	ldr	r1, [pc, #204]	@ (8006810 <u8x8_d_ks0108_128x64+0x1c8>)
 8006742:	68f8      	ldr	r0, [r7, #12]
 8006744:	f7ff fe71 	bl	800642a <u8x8_cad_SendSequence>
	u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	68dc      	ldr	r4, [r3, #12]
 800674c:	2300      	movs	r3, #0
 800674e:	2200      	movs	r2, #0
 8006750:	2119      	movs	r1, #25
 8006752:	68f8      	ldr	r0, [r7, #12]
 8006754:	47a0      	blx	r4
	u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 2, NULL);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	68dc      	ldr	r4, [r3, #12]
 800675a:	2300      	movs	r3, #0
 800675c:	2202      	movs	r2, #2
 800675e:	2118      	movs	r1, #24
 8006760:	68f8      	ldr	r0, [r7, #12]
 8006762:	47a0      	blx	r4
	u8x8_cad_SendSequence(u8x8, u8x8_d_ks0108_powersave1_seq);
 8006764:	492a      	ldr	r1, [pc, #168]	@ (8006810 <u8x8_d_ks0108_128x64+0x1c8>)
 8006766:	68f8      	ldr	r0, [r7, #12]
 8006768:	f7ff fe5f 	bl	800642a <u8x8_cad_SendSequence>
	u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	68dc      	ldr	r4, [r3, #12]
 8006770:	2300      	movs	r3, #0
 8006772:	2200      	movs	r2, #0
 8006774:	2119      	movs	r1, #25
 8006776:	68f8      	ldr	r0, [r7, #12]
 8006778:	47a0      	blx	r4
      break;
 800677a:	e03e      	b.n	80067fa <u8x8_d_ks0108_128x64+0x1b2>
// The KS0108 has no internal contrast command
//    case U8X8_MSG_DISPLAY_SET_CONTRAST:
//      break;
    case U8X8_MSG_DISPLAY_DRAW_TILE:

      v.ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	613b      	str	r3, [r7, #16]
      v.x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	795b      	ldrb	r3, [r3, #5]
 8006786:	753b      	strb	r3, [r7, #20]
      v.c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	791b      	ldrb	r3, [r3, #4]
 800678c:	757b      	strb	r3, [r7, #21]
      v.arg_int = arg_int;    
 800678e:	7abb      	ldrb	r3, [r7, #10]
 8006790:	75bb      	strb	r3, [r7, #22]
      
      
      if ( v.x < 8 )
 8006792:	7d3b      	ldrb	r3, [r7, #20]
 8006794:	2b07      	cmp	r3, #7
 8006796:	d814      	bhi.n	80067c2 <u8x8_d_ks0108_128x64+0x17a>
      {
	u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 1, NULL);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	68dc      	ldr	r4, [r3, #12]
 800679c:	2300      	movs	r3, #0
 800679e:	2201      	movs	r2, #1
 80067a0:	2118      	movs	r1, #24
 80067a2:	68f8      	ldr	r0, [r7, #12]
 80067a4:	47a0      	blx	r4
	u8x8_ks0108_out(u8x8, &v, arg_ptr);
 80067a6:	f107 0310 	add.w	r3, r7, #16
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	4619      	mov	r1, r3
 80067ae:	68f8      	ldr	r0, [r7, #12]
 80067b0:	f7ff fed2 	bl	8006558 <u8x8_ks0108_out>
	u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	68dc      	ldr	r4, [r3, #12]
 80067b8:	2300      	movs	r3, #0
 80067ba:	2200      	movs	r2, #0
 80067bc:	2119      	movs	r1, #25
 80067be:	68f8      	ldr	r0, [r7, #12]
 80067c0:	47a0      	blx	r4
      }
      if ( v.x < 16 )
 80067c2:	7d3b      	ldrb	r3, [r7, #20]
 80067c4:	2b0f      	cmp	r3, #15
 80067c6:	d817      	bhi.n	80067f8 <u8x8_d_ks0108_128x64+0x1b0>
      {
	u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 2, NULL);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	68dc      	ldr	r4, [r3, #12]
 80067cc:	2300      	movs	r3, #0
 80067ce:	2202      	movs	r2, #2
 80067d0:	2118      	movs	r1, #24
 80067d2:	68f8      	ldr	r0, [r7, #12]
 80067d4:	47a0      	blx	r4
	u8x8_ks0108_out(u8x8, &v, arg_ptr);
 80067d6:	f107 0310 	add.w	r3, r7, #16
 80067da:	687a      	ldr	r2, [r7, #4]
 80067dc:	4619      	mov	r1, r3
 80067de:	68f8      	ldr	r0, [r7, #12]
 80067e0:	f7ff feba 	bl	8006558 <u8x8_ks0108_out>
	u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	68dc      	ldr	r4, [r3, #12]
 80067e8:	2300      	movs	r3, #0
 80067ea:	2200      	movs	r2, #0
 80067ec:	2119      	movs	r1, #25
 80067ee:	68f8      	ldr	r0, [r7, #12]
 80067f0:	47a0      	blx	r4
      //{
	//u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 4, NULL);
	//u8x8_ks0108_out(u8x8, &v, arg_ptr);
	//u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
      //}    
      break;
 80067f2:	e001      	b.n	80067f8 <u8x8_d_ks0108_128x64+0x1b0>
    default:
      return 0;
 80067f4:	2300      	movs	r3, #0
 80067f6:	e001      	b.n	80067fc <u8x8_d_ks0108_128x64+0x1b4>
      break;
 80067f8:	bf00      	nop
  }
  return 1;
 80067fa:	2301      	movs	r3, #1
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	371c      	adds	r7, #28
 8006800:	46bd      	mov	sp, r7
 8006802:	bd90      	pop	{r4, r7, pc}
 8006804:	08007334 	.word	0x08007334
 8006808:	08007328 	.word	0x08007328
 800680c:	0800732c 	.word	0x0800732c
 8006810:	08007330 	.word	0x08007330

08006814 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8006814:	b480      	push	{r7}
 8006816:	b083      	sub	sp, #12
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	683a      	ldr	r2, [r7, #0]
 8006822:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	7c9a      	ldrb	r2, [r3, #18]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8006830:	bf00      	nop
 8006832:	370c      	adds	r7, #12
 8006834:	46bd      	mov	sp, r7
 8006836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683a:	4770      	bx	lr

0800683c <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 800683c:	b590      	push	{r4, r7, lr}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);             /* macro, which calls gpio_and_delay_cb with U8X8_MSG_GPIO_AND_DELAY_INIT */
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	695c      	ldr	r4, [r3, #20]
 8006848:	2300      	movs	r3, #0
 800684a:	2200      	movs	r2, #0
 800684c:	2128      	movs	r1, #40	@ 0x28
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	68dc      	ldr	r4, [r3, #12]
 8006856:	2300      	movs	r3, #0
 8006858:	2200      	movs	r2, #0
 800685a:	2114      	movs	r1, #20
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8006860:	2201      	movs	r2, #1
 8006862:	214b      	movs	r1, #75	@ 0x4b
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f000 f886 	bl	8006976 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	791b      	ldrb	r3, [r3, #4]
 8006870:	461a      	mov	r2, r3
 8006872:	2129      	movs	r1, #41	@ 0x29
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f000 f87e 	bl	8006976 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 800687a:	2200      	movs	r2, #0
 800687c:	214b      	movs	r1, #75	@ 0x4b
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f000 f879 	bl	8006976 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	791b      	ldrb	r3, [r3, #4]
 800688a:	461a      	mov	r2, r3
 800688c:	2129      	movs	r1, #41	@ 0x29
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 f871 	bl	8006976 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8006894:	2201      	movs	r2, #1
 8006896:	214b      	movs	r1, #75	@ 0x4b
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f000 f86c 	bl	8006976 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	795b      	ldrb	r3, [r3, #5]
 80068a4:	461a      	mov	r2, r3
 80068a6:	2129      	movs	r1, #41	@ 0x29
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f000 f864 	bl	8006976 <u8x8_gpio_call>
}    
 80068ae:	bf00      	nop
 80068b0:	370c      	adds	r7, #12
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd90      	pop	{r4, r7, pc}

080068b6 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 80068b6:	b590      	push	{r4, r7, lr}
 80068b8:	b085      	sub	sp, #20
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
 80068be:	4608      	mov	r0, r1
 80068c0:	4611      	mov	r1, r2
 80068c2:	461a      	mov	r2, r3
 80068c4:	4603      	mov	r3, r0
 80068c6:	70fb      	strb	r3, [r7, #3]
 80068c8:	460b      	mov	r3, r1
 80068ca:	70bb      	strb	r3, [r7, #2]
 80068cc:	4613      	mov	r3, r2
 80068ce:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 80068d0:	78fb      	ldrb	r3, [r7, #3]
 80068d2:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 80068d4:	78bb      	ldrb	r3, [r7, #2]
 80068d6:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 80068d8:	787b      	ldrb	r3, [r7, #1]
 80068da:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 80068dc:	6a3b      	ldr	r3, [r7, #32]
 80068de:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	689c      	ldr	r4, [r3, #8]
 80068e4:	f107 0308 	add.w	r3, r7, #8
 80068e8:	2201      	movs	r2, #1
 80068ea:	210f      	movs	r1, #15
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	47a0      	blx	r4
 80068f0:	4603      	mov	r3, r0
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3714      	adds	r7, #20
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd90      	pop	{r4, r7, pc}

080068fa <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 80068fa:	b590      	push	{r4, r7, lr}
 80068fc:	b083      	sub	sp, #12
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	689c      	ldr	r4, [r3, #8]
 8006906:	2300      	movs	r3, #0
 8006908:	2200      	movs	r2, #0
 800690a:	2109      	movs	r1, #9
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	47a0      	blx	r4
}
 8006910:	bf00      	nop
 8006912:	370c      	adds	r7, #12
 8006914:	46bd      	mov	sp, r7
 8006916:	bd90      	pop	{r4, r7, pc}

08006918 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8006918:	b590      	push	{r4, r7, lr}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	689c      	ldr	r4, [r3, #8]
 8006924:	2300      	movs	r3, #0
 8006926:	2200      	movs	r2, #0
 8006928:	210a      	movs	r1, #10
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 800692e:	bf00      	nop
 8006930:	370c      	adds	r7, #12
 8006932:	46bd      	mov	sp, r7
 8006934:	bd90      	pop	{r4, r7, pc}

08006936 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8006936:	b590      	push	{r4, r7, lr}
 8006938:	b083      	sub	sp, #12
 800693a:	af00      	add	r7, sp, #0
 800693c:	6078      	str	r0, [r7, #4]
 800693e:	460b      	mov	r3, r1
 8006940:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	689c      	ldr	r4, [r3, #8]
 8006946:	78fa      	ldrb	r2, [r7, #3]
 8006948:	2300      	movs	r3, #0
 800694a:	210b      	movs	r1, #11
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	47a0      	blx	r4
}
 8006950:	bf00      	nop
 8006952:	370c      	adds	r7, #12
 8006954:	46bd      	mov	sp, r7
 8006956:	bd90      	pop	{r4, r7, pc}

08006958 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8006958:	b590      	push	{r4, r7, lr}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	689c      	ldr	r4, [r3, #8]
 8006964:	2300      	movs	r3, #0
 8006966:	2200      	movs	r2, #0
 8006968:	2110      	movs	r1, #16
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	47a0      	blx	r4
}
 800696e:	bf00      	nop
 8006970:	370c      	adds	r7, #12
 8006972:	46bd      	mov	sp, r7
 8006974:	bd90      	pop	{r4, r7, pc}

08006976 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8006976:	b590      	push	{r4, r7, lr}
 8006978:	b083      	sub	sp, #12
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
 800697e:	460b      	mov	r3, r1
 8006980:	70fb      	strb	r3, [r7, #3]
 8006982:	4613      	mov	r3, r2
 8006984:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	695c      	ldr	r4, [r3, #20]
 800698a:	78ba      	ldrb	r2, [r7, #2]
 800698c:	78f9      	ldrb	r1, [r7, #3]
 800698e:	2300      	movs	r3, #0
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	47a0      	blx	r4
}
 8006994:	bf00      	nop
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	bd90      	pop	{r4, r7, pc}

0800699c <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 800699c:	b480      	push	{r7}
 800699e:	b085      	sub	sp, #20
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	607b      	str	r3, [r7, #4]
 80069a6:	460b      	mov	r3, r1
 80069a8:	72fb      	strb	r3, [r7, #11]
 80069aa:	4613      	mov	r3, r2
 80069ac:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 80069ae:	2300      	movs	r3, #0
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3714      	adds	r7, #20
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr

080069bc <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 80069bc:	b480      	push	{r7}
 80069be:	b083      	sub	sp, #12
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a11      	ldr	r2, [pc, #68]	@ (8006a14 <u8x8_SetupDefaults+0x58>)
 80069ce:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	4a10      	ldr	r2, [pc, #64]	@ (8006a14 <u8x8_SetupDefaults+0x58>)
 80069d4:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4a0e      	ldr	r2, [pc, #56]	@ (8006a14 <u8x8_SetupDefaults+0x58>)
 80069da:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	4a0d      	ldr	r2, [pc, #52]	@ (8006a14 <u8x8_SetupDefaults+0x58>)
 80069e0:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2200      	movs	r2, #0
 80069e6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	22ff      	movs	r2, #255	@ 0xff
 80069fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	22ff      	movs	r2, #255	@ 0xff
 8006a04:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8006a08:	bf00      	nop
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr
 8006a14:	0800699d 	.word	0x0800699d

08006a18 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]
 8006a24:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8006a26:	68f8      	ldr	r0, [r7, #12]
 8006a28:	f7ff ffc8 	bl	80069bc <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	68ba      	ldr	r2, [r7, #8]
 8006a30:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	683a      	ldr	r2, [r7, #0]
 8006a3c:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	69ba      	ldr	r2, [r7, #24]
 8006a42:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8006a44:	68f8      	ldr	r0, [r7, #12]
 8006a46:	f7ff ff58 	bl	80068fa <u8x8_SetupMemory>
}
 8006a4a:	bf00      	nop
 8006a4c:	3710      	adds	r7, #16
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}

08006a52 <memset>:
 8006a52:	4402      	add	r2, r0
 8006a54:	4603      	mov	r3, r0
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d100      	bne.n	8006a5c <memset+0xa>
 8006a5a:	4770      	bx	lr
 8006a5c:	f803 1b01 	strb.w	r1, [r3], #1
 8006a60:	e7f9      	b.n	8006a56 <memset+0x4>
	...

08006a64 <__libc_init_array>:
 8006a64:	b570      	push	{r4, r5, r6, lr}
 8006a66:	4d0d      	ldr	r5, [pc, #52]	@ (8006a9c <__libc_init_array+0x38>)
 8006a68:	4c0d      	ldr	r4, [pc, #52]	@ (8006aa0 <__libc_init_array+0x3c>)
 8006a6a:	1b64      	subs	r4, r4, r5
 8006a6c:	10a4      	asrs	r4, r4, #2
 8006a6e:	2600      	movs	r6, #0
 8006a70:	42a6      	cmp	r6, r4
 8006a72:	d109      	bne.n	8006a88 <__libc_init_array+0x24>
 8006a74:	4d0b      	ldr	r5, [pc, #44]	@ (8006aa4 <__libc_init_array+0x40>)
 8006a76:	4c0c      	ldr	r4, [pc, #48]	@ (8006aa8 <__libc_init_array+0x44>)
 8006a78:	f000 f818 	bl	8006aac <_init>
 8006a7c:	1b64      	subs	r4, r4, r5
 8006a7e:	10a4      	asrs	r4, r4, #2
 8006a80:	2600      	movs	r6, #0
 8006a82:	42a6      	cmp	r6, r4
 8006a84:	d105      	bne.n	8006a92 <__libc_init_array+0x2e>
 8006a86:	bd70      	pop	{r4, r5, r6, pc}
 8006a88:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a8c:	4798      	blx	r3
 8006a8e:	3601      	adds	r6, #1
 8006a90:	e7ee      	b.n	8006a70 <__libc_init_array+0xc>
 8006a92:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a96:	4798      	blx	r3
 8006a98:	3601      	adds	r6, #1
 8006a9a:	e7f2      	b.n	8006a82 <__libc_init_array+0x1e>
 8006a9c:	08007354 	.word	0x08007354
 8006aa0:	08007354 	.word	0x08007354
 8006aa4:	08007354 	.word	0x08007354
 8006aa8:	08007358 	.word	0x08007358

08006aac <_init>:
 8006aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aae:	bf00      	nop
 8006ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ab2:	bc08      	pop	{r3}
 8006ab4:	469e      	mov	lr, r3
 8006ab6:	4770      	bx	lr

08006ab8 <_fini>:
 8006ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aba:	bf00      	nop
 8006abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006abe:	bc08      	pop	{r3}
 8006ac0:	469e      	mov	lr, r3
 8006ac2:	4770      	bx	lr
