;  Generated by PSoC Designer 5.4.2946
;
; SPIM_1_SCLK address and mask equates
SPIM_1_SCLK_Data_ADDR:	equ	0h
SPIM_1_SCLK_DriveMode_0_ADDR:	equ	100h
SPIM_1_SCLK_DriveMode_1_ADDR:	equ	101h
SPIM_1_SCLK_DriveMode_2_ADDR:	equ	3h
SPIM_1_SCLK_GlobalSelect_ADDR:	equ	2h
SPIM_1_SCLK_IntCtrl_0_ADDR:	equ	102h
SPIM_1_SCLK_IntCtrl_1_ADDR:	equ	103h
SPIM_1_SCLK_IntEn_ADDR:	equ	1h
SPIM_1_SCLK_MASK:	equ	8h
; MISO_SPIM_1 address and mask equates
MISO_SPIM_1_Data_ADDR:	equ	0h
MISO_SPIM_1_DriveMode_0_ADDR:	equ	100h
MISO_SPIM_1_DriveMode_1_ADDR:	equ	101h
MISO_SPIM_1_DriveMode_2_ADDR:	equ	3h
MISO_SPIM_1_GlobalSelect_ADDR:	equ	2h
MISO_SPIM_1_IntCtrl_0_ADDR:	equ	102h
MISO_SPIM_1_IntCtrl_1_ADDR:	equ	103h
MISO_SPIM_1_IntEn_ADDR:	equ	1h
MISO_SPIM_1_MASK:	equ	10h
; LED1_PWM_CMP address and mask equates
LED1_PWM_CMP_Data_ADDR:	equ	0h
LED1_PWM_CMP_DriveMode_0_ADDR:	equ	100h
LED1_PWM_CMP_DriveMode_1_ADDR:	equ	101h
LED1_PWM_CMP_DriveMode_2_ADDR:	equ	3h
LED1_PWM_CMP_GlobalSelect_ADDR:	equ	2h
LED1_PWM_CMP_IntCtrl_0_ADDR:	equ	102h
LED1_PWM_CMP_IntCtrl_1_ADDR:	equ	103h
LED1_PWM_CMP_IntEn_ADDR:	equ	1h
LED1_PWM_CMP_MASK:	equ	20h
; UART_1_RX address and mask equates
UART_1_RX_Data_ADDR:	equ	0h
UART_1_RX_DriveMode_0_ADDR:	equ	100h
UART_1_RX_DriveMode_1_ADDR:	equ	101h
UART_1_RX_DriveMode_2_ADDR:	equ	3h
UART_1_RX_GlobalSelect_ADDR:	equ	2h
UART_1_RX_IntCtrl_0_ADDR:	equ	102h
UART_1_RX_IntCtrl_1_ADDR:	equ	103h
UART_1_RX_IntEn_ADDR:	equ	1h
UART_1_RX_MASK:	equ	40h
; UART_1_TX address and mask equates
UART_1_TX_Data_ADDR:	equ	0h
UART_1_TX_DriveMode_0_ADDR:	equ	100h
UART_1_TX_DriveMode_1_ADDR:	equ	101h
UART_1_TX_DriveMode_2_ADDR:	equ	3h
UART_1_TX_GlobalSelect_ADDR:	equ	2h
UART_1_TX_IntCtrl_0_ADDR:	equ	102h
UART_1_TX_IntCtrl_1_ADDR:	equ	103h
UART_1_TX_IntEn_ADDR:	equ	1h
UART_1_TX_MASK:	equ	80h
; LED_1Pin address and mask equates
LED_1Pin_Data_ADDR:	equ	4h
LED_1Pin_DriveMode_0_ADDR:	equ	104h
LED_1Pin_DriveMode_1_ADDR:	equ	105h
LED_1Pin_DriveMode_2_ADDR:	equ	7h
LED_1Pin_GlobalSelect_ADDR:	equ	6h
LED_1Pin_IntCtrl_0_ADDR:	equ	106h
LED_1Pin_IntCtrl_1_ADDR:	equ	107h
LED_1Pin_IntEn_ADDR:	equ	5h
LED_1Pin_MASK:	equ	1h
; LED_1Pin_Data access macros
;   GetLED_1Pin_Data macro, return in a
macro GetLED_1Pin_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 1h
endm
;   SetLED_1Pin_Data macro
macro SetLED_1Pin_Data
	or		[Port_1_Data_SHADE], 1h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED_1Pin_Data_ADDR], a
endm
;   ClearLED_1Pin_Data macro
macro ClearLED_1Pin_Data
	and		[Port_1_Data_SHADE], ~1h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED_1Pin_Data_ADDR], a
endm

; SPIM_2_SCLK address and mask equates
SPIM_2_SCLK_Data_ADDR:	equ	4h
SPIM_2_SCLK_DriveMode_0_ADDR:	equ	104h
SPIM_2_SCLK_DriveMode_1_ADDR:	equ	105h
SPIM_2_SCLK_DriveMode_2_ADDR:	equ	7h
SPIM_2_SCLK_GlobalSelect_ADDR:	equ	6h
SPIM_2_SCLK_IntCtrl_0_ADDR:	equ	106h
SPIM_2_SCLK_IntCtrl_1_ADDR:	equ	107h
SPIM_2_SCLK_IntEn_ADDR:	equ	5h
SPIM_2_SCLK_MASK:	equ	8h
; SPIM_2_SCLK_Data access macros
;   GetSPIM_2_SCLK_Data macro, return in a
macro GetSPIM_2_SCLK_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 8h
endm
;   SetSPIM_2_SCLK_Data macro
macro SetSPIM_2_SCLK_Data
	or		[Port_1_Data_SHADE], 8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SPIM_2_SCLK_Data_ADDR], a
endm
;   ClearSPIM_2_SCLK_Data macro
macro ClearSPIM_2_SCLK_Data
	and		[Port_1_Data_SHADE], ~8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SPIM_2_SCLK_Data_ADDR], a
endm

; MISO_SPIM_2 address and mask equates
MISO_SPIM_2_Data_ADDR:	equ	4h
MISO_SPIM_2_DriveMode_0_ADDR:	equ	104h
MISO_SPIM_2_DriveMode_1_ADDR:	equ	105h
MISO_SPIM_2_DriveMode_2_ADDR:	equ	7h
MISO_SPIM_2_GlobalSelect_ADDR:	equ	6h
MISO_SPIM_2_IntCtrl_0_ADDR:	equ	106h
MISO_SPIM_2_IntCtrl_1_ADDR:	equ	107h
MISO_SPIM_2_IntEn_ADDR:	equ	5h
MISO_SPIM_2_MASK:	equ	10h
; MISO_SPIM_2_Data access macros
;   GetMISO_SPIM_2_Data macro, return in a
macro GetMISO_SPIM_2_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 10h
endm
;   SetMISO_SPIM_2_Data macro
macro SetMISO_SPIM_2_Data
	or		[Port_1_Data_SHADE], 10h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[MISO_SPIM_2_Data_ADDR], a
endm
;   ClearMISO_SPIM_2_Data macro
macro ClearMISO_SPIM_2_Data
	and		[Port_1_Data_SHADE], ~10h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[MISO_SPIM_2_Data_ADDR], a
endm

; SPIM_2_MOSI address and mask equates
SPIM_2_MOSI_Data_ADDR:	equ	4h
SPIM_2_MOSI_DriveMode_0_ADDR:	equ	104h
SPIM_2_MOSI_DriveMode_1_ADDR:	equ	105h
SPIM_2_MOSI_DriveMode_2_ADDR:	equ	7h
SPIM_2_MOSI_GlobalSelect_ADDR:	equ	6h
SPIM_2_MOSI_IntCtrl_0_ADDR:	equ	106h
SPIM_2_MOSI_IntCtrl_1_ADDR:	equ	107h
SPIM_2_MOSI_IntEn_ADDR:	equ	5h
SPIM_2_MOSI_MASK:	equ	20h
; SPIM_2_MOSI_Data access macros
;   GetSPIM_2_MOSI_Data macro, return in a
macro GetSPIM_2_MOSI_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 20h
endm
;   SetSPIM_2_MOSI_Data macro
macro SetSPIM_2_MOSI_Data
	or		[Port_1_Data_SHADE], 20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SPIM_2_MOSI_Data_ADDR], a
endm
;   ClearSPIM_2_MOSI_Data macro
macro ClearSPIM_2_MOSI_Data
	and		[Port_1_Data_SHADE], ~20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SPIM_2_MOSI_Data_ADDR], a
endm

; SPIM_1_MOSI address and mask equates
SPIM_1_MOSI_Data_ADDR:	equ	4h
SPIM_1_MOSI_DriveMode_0_ADDR:	equ	104h
SPIM_1_MOSI_DriveMode_1_ADDR:	equ	105h
SPIM_1_MOSI_DriveMode_2_ADDR:	equ	7h
SPIM_1_MOSI_GlobalSelect_ADDR:	equ	6h
SPIM_1_MOSI_IntCtrl_0_ADDR:	equ	106h
SPIM_1_MOSI_IntCtrl_1_ADDR:	equ	107h
SPIM_1_MOSI_IntEn_ADDR:	equ	5h
SPIM_1_MOSI_MASK:	equ	40h
; SPIM_1_MOSI_Data access macros
;   GetSPIM_1_MOSI_Data macro, return in a
macro GetSPIM_1_MOSI_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 40h
endm
;   SetSPIM_1_MOSI_Data macro
macro SetSPIM_1_MOSI_Data
	or		[Port_1_Data_SHADE], 40h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SPIM_1_MOSI_Data_ADDR], a
endm
;   ClearSPIM_1_MOSI_Data macro
macro ClearSPIM_1_MOSI_Data
	and		[Port_1_Data_SHADE], ~40h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SPIM_1_MOSI_Data_ADDR], a
endm

; LED2_PWM_CMP address and mask equates
LED2_PWM_CMP_Data_ADDR:	equ	4h
LED2_PWM_CMP_DriveMode_0_ADDR:	equ	104h
LED2_PWM_CMP_DriveMode_1_ADDR:	equ	105h
LED2_PWM_CMP_DriveMode_2_ADDR:	equ	7h
LED2_PWM_CMP_GlobalSelect_ADDR:	equ	6h
LED2_PWM_CMP_IntCtrl_0_ADDR:	equ	106h
LED2_PWM_CMP_IntCtrl_1_ADDR:	equ	107h
LED2_PWM_CMP_IntEn_ADDR:	equ	5h
LED2_PWM_CMP_MASK:	equ	80h
; LED2_PWM_CMP_Data access macros
;   GetLED2_PWM_CMP_Data macro, return in a
macro GetLED2_PWM_CMP_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 80h
endm
;   SetLED2_PWM_CMP_Data macro
macro SetLED2_PWM_CMP_Data
	or		[Port_1_Data_SHADE], 80h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED2_PWM_CMP_Data_ADDR], a
endm
;   ClearLED2_PWM_CMP_Data macro
macro ClearLED2_PWM_CMP_Data
	and		[Port_1_Data_SHADE], ~80h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED2_PWM_CMP_Data_ADDR], a
endm

; LCD_1D4 address and mask equates
LCD_1D4_Data_ADDR:	equ	8h
LCD_1D4_DriveMode_0_ADDR:	equ	108h
LCD_1D4_DriveMode_1_ADDR:	equ	109h
LCD_1D4_DriveMode_2_ADDR:	equ	bh
LCD_1D4_GlobalSelect_ADDR:	equ	ah
LCD_1D4_IntCtrl_0_ADDR:	equ	10ah
LCD_1D4_IntCtrl_1_ADDR:	equ	10bh
LCD_1D4_IntEn_ADDR:	equ	9h
LCD_1D4_MASK:	equ	1h
; LCD_1D4_Data access macros
;   GetLCD_1D4_Data macro, return in a
macro GetLCD_1D4_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 1h
endm
;   SetLCD_1D4_Data macro
macro SetLCD_1D4_Data
	or		[Port_2_Data_SHADE], 1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm
;   ClearLCD_1D4_Data macro
macro ClearLCD_1D4_Data
	and		[Port_2_Data_SHADE], ~1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm

; LCD_1D4_DriveMode_0 access macros
;   GetLCD_1D4_DriveMode_0 macro, return in a
macro GetLCD_1D4_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 1h
endm
;   SetLCD_1D4_DriveMode_0 macro
macro SetLCD_1D4_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 1h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm
;   ClearLCD_1D4_DriveMode_0 macro
macro ClearLCD_1D4_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~1h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm

; LCD_1D4_DriveMode_1 access macros
;   GetLCD_1D4_DriveMode_1 macro, return in a
macro GetLCD_1D4_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 1h
endm
;   SetLCD_1D4_DriveMode_1 macro
macro SetLCD_1D4_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 1h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm
;   ClearLCD_1D4_DriveMode_1 macro
macro ClearLCD_1D4_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~1h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm

; LCD_1D5 address and mask equates
LCD_1D5_Data_ADDR:	equ	8h
LCD_1D5_DriveMode_0_ADDR:	equ	108h
LCD_1D5_DriveMode_1_ADDR:	equ	109h
LCD_1D5_DriveMode_2_ADDR:	equ	bh
LCD_1D5_GlobalSelect_ADDR:	equ	ah
LCD_1D5_IntCtrl_0_ADDR:	equ	10ah
LCD_1D5_IntCtrl_1_ADDR:	equ	10bh
LCD_1D5_IntEn_ADDR:	equ	9h
LCD_1D5_MASK:	equ	2h
; LCD_1D5_Data access macros
;   GetLCD_1D5_Data macro, return in a
macro GetLCD_1D5_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 2h
endm
;   SetLCD_1D5_Data macro
macro SetLCD_1D5_Data
	or		[Port_2_Data_SHADE], 2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm
;   ClearLCD_1D5_Data macro
macro ClearLCD_1D5_Data
	and		[Port_2_Data_SHADE], ~2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm

; LCD_1D5_DriveMode_0 access macros
;   GetLCD_1D5_DriveMode_0 macro, return in a
macro GetLCD_1D5_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 2h
endm
;   SetLCD_1D5_DriveMode_0 macro
macro SetLCD_1D5_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 2h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm
;   ClearLCD_1D5_DriveMode_0 macro
macro ClearLCD_1D5_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~2h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm

; LCD_1D5_DriveMode_1 access macros
;   GetLCD_1D5_DriveMode_1 macro, return in a
macro GetLCD_1D5_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 2h
endm
;   SetLCD_1D5_DriveMode_1 macro
macro SetLCD_1D5_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 2h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm
;   ClearLCD_1D5_DriveMode_1 macro
macro ClearLCD_1D5_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~2h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm

; LCD_1D6 address and mask equates
LCD_1D6_Data_ADDR:	equ	8h
LCD_1D6_DriveMode_0_ADDR:	equ	108h
LCD_1D6_DriveMode_1_ADDR:	equ	109h
LCD_1D6_DriveMode_2_ADDR:	equ	bh
LCD_1D6_GlobalSelect_ADDR:	equ	ah
LCD_1D6_IntCtrl_0_ADDR:	equ	10ah
LCD_1D6_IntCtrl_1_ADDR:	equ	10bh
LCD_1D6_IntEn_ADDR:	equ	9h
LCD_1D6_MASK:	equ	4h
; LCD_1D6_Data access macros
;   GetLCD_1D6_Data macro, return in a
macro GetLCD_1D6_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 4h
endm
;   SetLCD_1D6_Data macro
macro SetLCD_1D6_Data
	or		[Port_2_Data_SHADE], 4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm
;   ClearLCD_1D6_Data macro
macro ClearLCD_1D6_Data
	and		[Port_2_Data_SHADE], ~4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm

; LCD_1D6_DriveMode_0 access macros
;   GetLCD_1D6_DriveMode_0 macro, return in a
macro GetLCD_1D6_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 4h
endm
;   SetLCD_1D6_DriveMode_0 macro
macro SetLCD_1D6_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 4h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm
;   ClearLCD_1D6_DriveMode_0 macro
macro ClearLCD_1D6_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~4h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm

; LCD_1D6_DriveMode_1 access macros
;   GetLCD_1D6_DriveMode_1 macro, return in a
macro GetLCD_1D6_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 4h
endm
;   SetLCD_1D6_DriveMode_1 macro
macro SetLCD_1D6_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 4h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm
;   ClearLCD_1D6_DriveMode_1 macro
macro ClearLCD_1D6_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~4h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm

; LCD_1D7 address and mask equates
LCD_1D7_Data_ADDR:	equ	8h
LCD_1D7_DriveMode_0_ADDR:	equ	108h
LCD_1D7_DriveMode_1_ADDR:	equ	109h
LCD_1D7_DriveMode_2_ADDR:	equ	bh
LCD_1D7_GlobalSelect_ADDR:	equ	ah
LCD_1D7_IntCtrl_0_ADDR:	equ	10ah
LCD_1D7_IntCtrl_1_ADDR:	equ	10bh
LCD_1D7_IntEn_ADDR:	equ	9h
LCD_1D7_MASK:	equ	8h
; LCD_1D7_Data access macros
;   GetLCD_1D7_Data macro, return in a
macro GetLCD_1D7_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 8h
endm
;   SetLCD_1D7_Data macro
macro SetLCD_1D7_Data
	or		[Port_2_Data_SHADE], 8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm
;   ClearLCD_1D7_Data macro
macro ClearLCD_1D7_Data
	and		[Port_2_Data_SHADE], ~8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm

; LCD_1D7_DriveMode_0 access macros
;   GetLCD_1D7_DriveMode_0 macro, return in a
macro GetLCD_1D7_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 8h
endm
;   SetLCD_1D7_DriveMode_0 macro
macro SetLCD_1D7_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 8h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm
;   ClearLCD_1D7_DriveMode_0 macro
macro ClearLCD_1D7_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~8h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm

; LCD_1D7_DriveMode_1 access macros
;   GetLCD_1D7_DriveMode_1 macro, return in a
macro GetLCD_1D7_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 8h
endm
;   SetLCD_1D7_DriveMode_1 macro
macro SetLCD_1D7_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 8h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm
;   ClearLCD_1D7_DriveMode_1 macro
macro ClearLCD_1D7_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~8h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm

; LCD_1E address and mask equates
LCD_1E_Data_ADDR:	equ	8h
LCD_1E_DriveMode_0_ADDR:	equ	108h
LCD_1E_DriveMode_1_ADDR:	equ	109h
LCD_1E_DriveMode_2_ADDR:	equ	bh
LCD_1E_GlobalSelect_ADDR:	equ	ah
LCD_1E_IntCtrl_0_ADDR:	equ	10ah
LCD_1E_IntCtrl_1_ADDR:	equ	10bh
LCD_1E_IntEn_ADDR:	equ	9h
LCD_1E_MASK:	equ	10h
; LCD_1E_Data access macros
;   GetLCD_1E_Data macro, return in a
macro GetLCD_1E_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 10h
endm
;   SetLCD_1E_Data macro
macro SetLCD_1E_Data
	or		[Port_2_Data_SHADE], 10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm
;   ClearLCD_1E_Data macro
macro ClearLCD_1E_Data
	and		[Port_2_Data_SHADE], ~10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm

; LCD_1E_DriveMode_0 access macros
;   GetLCD_1E_DriveMode_0 macro, return in a
macro GetLCD_1E_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 10h
endm
;   SetLCD_1E_DriveMode_0 macro
macro SetLCD_1E_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 10h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm
;   ClearLCD_1E_DriveMode_0 macro
macro ClearLCD_1E_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~10h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm

; LCD_1E_DriveMode_1 access macros
;   GetLCD_1E_DriveMode_1 macro, return in a
macro GetLCD_1E_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 10h
endm
;   SetLCD_1E_DriveMode_1 macro
macro SetLCD_1E_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 10h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm
;   ClearLCD_1E_DriveMode_1 macro
macro ClearLCD_1E_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~10h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm

; LCD_1RS address and mask equates
LCD_1RS_Data_ADDR:	equ	8h
LCD_1RS_DriveMode_0_ADDR:	equ	108h
LCD_1RS_DriveMode_1_ADDR:	equ	109h
LCD_1RS_DriveMode_2_ADDR:	equ	bh
LCD_1RS_GlobalSelect_ADDR:	equ	ah
LCD_1RS_IntCtrl_0_ADDR:	equ	10ah
LCD_1RS_IntCtrl_1_ADDR:	equ	10bh
LCD_1RS_IntEn_ADDR:	equ	9h
LCD_1RS_MASK:	equ	20h
; LCD_1RS_Data access macros
;   GetLCD_1RS_Data macro, return in a
macro GetLCD_1RS_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 20h
endm
;   SetLCD_1RS_Data macro
macro SetLCD_1RS_Data
	or		[Port_2_Data_SHADE], 20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm
;   ClearLCD_1RS_Data macro
macro ClearLCD_1RS_Data
	and		[Port_2_Data_SHADE], ~20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm

; LCD_1RS_DriveMode_0 access macros
;   GetLCD_1RS_DriveMode_0 macro, return in a
macro GetLCD_1RS_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 20h
endm
;   SetLCD_1RS_DriveMode_0 macro
macro SetLCD_1RS_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 20h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm
;   ClearLCD_1RS_DriveMode_0 macro
macro ClearLCD_1RS_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~20h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm

; LCD_1RS_DriveMode_1 access macros
;   GetLCD_1RS_DriveMode_1 macro, return in a
macro GetLCD_1RS_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 20h
endm
;   SetLCD_1RS_DriveMode_1 macro
macro SetLCD_1RS_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 20h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm
;   ClearLCD_1RS_DriveMode_1 macro
macro ClearLCD_1RS_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~20h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm

; LCD_1RW address and mask equates
LCD_1RW_Data_ADDR:	equ	8h
LCD_1RW_DriveMode_0_ADDR:	equ	108h
LCD_1RW_DriveMode_1_ADDR:	equ	109h
LCD_1RW_DriveMode_2_ADDR:	equ	bh
LCD_1RW_GlobalSelect_ADDR:	equ	ah
LCD_1RW_IntCtrl_0_ADDR:	equ	10ah
LCD_1RW_IntCtrl_1_ADDR:	equ	10bh
LCD_1RW_IntEn_ADDR:	equ	9h
LCD_1RW_MASK:	equ	40h
; LCD_1RW_Data access macros
;   GetLCD_1RW_Data macro, return in a
macro GetLCD_1RW_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 40h
endm
;   SetLCD_1RW_Data macro
macro SetLCD_1RW_Data
	or		[Port_2_Data_SHADE], 40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm
;   ClearLCD_1RW_Data macro
macro ClearLCD_1RW_Data
	and		[Port_2_Data_SHADE], ~40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm

; LCD_1RW_DriveMode_0 access macros
;   GetLCD_1RW_DriveMode_0 macro, return in a
macro GetLCD_1RW_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 40h
endm
;   SetLCD_1RW_DriveMode_0 macro
macro SetLCD_1RW_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 40h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm
;   ClearLCD_1RW_DriveMode_0 macro
macro ClearLCD_1RW_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~40h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm

; LCD_1RW_DriveMode_1 access macros
;   GetLCD_1RW_DriveMode_1 macro, return in a
macro GetLCD_1RW_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 40h
endm
;   SetLCD_1RW_DriveMode_1 macro
macro SetLCD_1RW_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 40h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm
;   ClearLCD_1RW_DriveMode_1 macro
macro ClearLCD_1RW_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~40h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm

