digraph g {
    // header
    rankdir=LR;
    margin=0.01;
    node [shape="plaintext"];
    edge [arrowhead="diamond"];
    // circuit 
    var68[label="X"];
    var76[label="Y"];
    or91 [label="or91", image="gates/or_noleads.png"];
    and86 [label="and86", image="gates/and_noleads.png"];
    and85 [label="and85", image="gates/and_noleads.png"];
    var77[label="A"];
    var70[label="B"];
    var72[label="C"];
    var73[label="D"];
    var77 -> and85 ;
    var70 -> and85 ;
    var72 -> and86 ;
    var73 -> and86 ;
    and85 -> or91 ;
    and86 -> or91 ;
    or91 -> var68 ;
    or91 -> var76 ;
}
