0.7
2020.2
Nov 18 2020
09:47:47
D:/Projects_Verilog/Fpga_design_flow_practice/Fpga_design_flow_practice.sim/sim_1/impl/func/xsim/tb_func_impl.v,1684578752,verilog,,D:/Projects_Verilog/Fpga_design_flow_practice/Fpga_design_flow_practice.srcs/sim_1/new/tb.v,,glbl;top,,,,,,,,
D:/Projects_Verilog/Fpga_design_flow_practice/Fpga_design_flow_practice.srcs/sim_1/new/tb.v,1684577897,verilog,,,,tb,,,,,,,,
