# do Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:47 on Nov 06,2018
# vlog -work work Part2.vo 
# -- Compiling module Part2
# -- Compiling module hard_block
# ** Warning: Part2.vo(226): (vlog-13233) Design unit "hard_block" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	Part2
# End time: 22:30:47 on Nov 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:47 on Nov 06,2018
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module Part2_vlg_vec_tst
# 
# Top level modules:
# 	Part2_vlg_vec_tst
# End time: 22:30:47 on Nov 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Part2_vlg_vec_tst 
# Start time: 22:30:48 on Nov 06,2018
# Loading work.Part2_vlg_vec_tst
# Loading work.Part2
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#27
# ** Note: $finish    : Waveform1.vwf.vt(44)
#    Time: 20 ns  Iteration: 0  Instance: /Part2_vlg_vec_tst
# End time: 22:30:49 on Nov 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
