// Seed: 1975653213
module module_0 #(
    parameter id_1 = 32'd58,
    parameter id_7 = 32'd95
) (
    input tri id_0,
    input tri1 _id_1,
    input wand id_2,
    input tri0 id_3,
    output supply1 id_4,
    output uwire id_5
);
  wire _id_7;
  ;
  time [1 : id_1] id_8 = id_3;
  assign id_5 = (id_3) == id_8[1+id_7];
endmodule
module module_1 #(
    parameter id_1 = 32'd67,
    parameter id_2 = 32'd56,
    parameter id_6 = 32'd97
) (
    output supply1 id_0,
    output wor _id_1,
    input supply0 _id_2,
    input tri0 id_3,
    output tri1 id_4
);
  parameter id_6 = -1;
  assign id_4 = 1 != id_2;
  assign id_0 = -1;
  wire [-1 : id_6] id_7;
  logic [id_2  &  -1 'b0 : id_1  !=?  id_2] id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_3,
      id_0,
      id_4
  );
  assign modCall_1.id_4 = 0;
  assign id_7 = id_8;
  assign #id_9 id_0 = id_8;
endmodule
