# ðŸ‘‹ Hi, I'm Abhinandan Srikantha (ABHICHIRU)

ðŸŽ“ **Electronics & Communication Engg | 7th Sem** | KS School of Engineering  
ðŸ’¼ **PD Intern @ ACL Digital** | VLSI | Embedded Systems  
ðŸ‘¥ Ex-Treasurer, IEEE Sensors Council | Rotaract RACKSSEM

[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white)](https://in.linkedin.com/in/abhinandan-srikantha) [![Email](https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:abhinandan.srikantha@gmail.com)

---

## ðŸ› ï¸ Core Expertise
- ðŸ”§ **VLSI Design** (Verilog, Cadence Genus/Innovus, Timing Analysis)
- âš¡ **Digital Design** (Multipliers: SPST, Vedic, Booth | DSP Accelerators)
- ðŸ–¥ï¸ **Embedded Systems** (AXI-Stream, FPGA, Microcontrollers)
- ðŸ“Š **Signal Processing** (MATLAB, Python, FFT Implementation)
- ðŸ—ï¸ **Physical Design** (Placement, CTS, Power Planning)

---

## ðŸ”¥ Featured Projects

| Project | Tech Stack | Key Achievement | Links |
|---------|------------|-----------------|-------|
| **AXI-Stream DSP Accelerator** | Verilog, SPST Multiplier, Cadence Genus | **>7ns positive slack**, Low-power FFT pipeline | [![Repo](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white)](https://github.com/ABHICHIRU/axistream-dsp) |
| **Li-Fi Text Transmission** | LED/Photodiode, Embedded C | Secure visible light communication | [![Demo](https://img.shields.io/badge/Demo-00D4AA?style=for-the-badge&logo=youtube&logoColor=white)](https://youtube.com/demo) |
| **Order Filter (DIP)** | MATLAB, Digital Image Processing | Spatial filtering for image denoising & enhancement | [![Report](https://img.shields.io/badge/Report-PDF-blue?style=for-the-badge&logo=adobeacrobat&logoColor=white)](https://github.com/ABHICHIRU/order-filter/raw/main/report.pdf) |



*"Building efficient hardware, one gate at a time."* ðŸ’»âš¡
