Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date             : Tue Feb 15 23:19:59 2022
| Host             : TxT running 64-bit major release  (build 9200)
| Command          : report_power -file RunningWaterLight_power_routed.rpt -pb RunningWaterLight_power_summary_routed.pb -rpx RunningWaterLight_power_routed.rpx
| Design           : RunningWaterLight
| Device           : xc7z010clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.119        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.026        |
| Device Static (W)        | 0.093        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |       33 |       --- |             --- |
| Slice Logic    |    <0.001 |      174 |       --- |             --- |
|   LUT as Logic |    <0.001 |       80 |     17600 |            0.45 |
|   CARRY4       |    <0.001 |       15 |      4400 |            0.34 |
|   Register     |    <0.001 |       55 |     35200 |            0.16 |
|   Others       |     0.000 |        9 |       --- |             --- |
| Signals        |    <0.001 |       37 |       --- |             --- |
| I/O            |     0.023 |       10 |       100 |           10.00 |
| Static Power   |     0.093 |          |           |                 |
| Total          |     0.119 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.006 |       0.002 |      0.004 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.006 |       0.001 |      0.005 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.008 |       0.007 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+-------------------------------------+-----------------+
| Clock                           | Domain                              | Constraint (ns) |
+---------------------------------+-------------------------------------+-----------------+
| PWM/levels_reg[0]               | PWM/levels_reg[0]                   |            40.0 |
| PWM/levels_reg[1]               | PWM/levels_reg[1]                   |            40.0 |
| PWM/levels_reg[2]               | PWM/levels_reg[2]                   |            40.0 |
| PWM/levels_reg[3]               | PWM/levels_reg[3]                   |            40.0 |
| PWM/levels_reg[4]               | PWM/levels_reg[4]                   |            40.0 |
| PWM/levels_reg[5]               | PWM/levels_reg[5]                   |            40.0 |
| PWM/levels_reg[6]               | PWM/levels_reg[6]                   |            40.0 |
| PWM/levels_reg[7]               | PWM/levels_reg[7]                   |            40.0 |
| PWM/levels_reg[8]               | PWM/levels_reg[8]                   |            40.0 |
| PWM/levels_reg[9]               | PWM/levels_reg[9]                   |            40.0 |
| clk                             | clk                                 |            40.0 |
| flowclock_generater/counter[0]  | flowclock_generater/counter_reg[0]  |            40.0 |
| flowclock_generater/counter[10] | flowclock_generater/counter_reg[10] |            40.0 |
| flowclock_generater/counter[11] | flowclock_generater/counter_reg[11] |            40.0 |
| flowclock_generater/counter[12] | flowclock_generater/counter_reg[12] |            40.0 |
| flowclock_generater/counter[13] | flowclock_generater/counter_reg[13] |            40.0 |
| flowclock_generater/counter[14] | flowclock_generater/counter_reg[14] |            40.0 |
| flowclock_generater/counter[15] | flowclock_generater/counter_reg[15] |            40.0 |
| flowclock_generater/counter[16] | flowclock_generater/counter_reg[16] |            40.0 |
| flowclock_generater/counter[17] | flowclock_generater/counter_reg[17] |            40.0 |
| flowclock_generater/counter[18] | flowclock_generater/counter_reg[18] |            40.0 |
| flowclock_generater/counter[19] | flowclock_generater/counter_reg[19] |            40.0 |
| flowclock_generater/counter[1]  | flowclock_generater/counter_reg[1]  |            40.0 |
| flowclock_generater/counter[2]  | flowclock_generater/counter_reg[2]  |            40.0 |
| flowclock_generater/counter[3]  | flowclock_generater/counter_reg[3]  |            40.0 |
| flowclock_generater/counter[4]  | flowclock_generater/counter_reg[4]  |            40.0 |
| flowclock_generater/counter[5]  | flowclock_generater/counter_reg[5]  |            40.0 |
| flowclock_generater/counter[6]  | flowclock_generater/counter_reg[6]  |            40.0 |
| flowclock_generater/counter[7]  | flowclock_generater/counter_reg[7]  |            40.0 |
| flowclock_generater/counter[8]  | flowclock_generater/counter_reg[8]  |            40.0 |
| flowclock_generater/counter[9]  | flowclock_generater/counter_reg[9]  |            40.0 |
+---------------------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| RunningWaterLight |     0.026 |
+-------------------+-----------+


