// Seed: 2507542155
module module_0;
  wire id_1;
  module_2 modCall_1 ();
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    output wand  id_1,
    input  tri   id_2,
    output uwire id_3,
    input  uwire id_4,
    input  tri1  id_5,
    output wor   id_6
);
  id_8(
      .id_0(-1)
  );
  module_0 modCall_1 ();
endmodule
module module_2 ();
  assign id_1 = id_1;
  assign id_2 = (-1'b0);
endmodule
module module_3 (
    input wire id_0,
    input wand id_1,
    output supply0 id_2,
    output tri0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input tri id_7,
    input supply0 id_8,
    input wor id_9,
    output wand id_10,
    output supply1 id_11,
    input tri0 id_12,
    input uwire id_13,
    input wand id_14,
    output tri0 id_15,
    input supply0 id_16,
    output tri0 id_17,
    input tri1 id_18,
    output wire id_19,
    input supply1 id_20,
    input supply1 id_21,
    output wor id_22,
    input tri id_23,
    input uwire id_24,
    output wand id_25,
    output tri id_26,
    output supply0 id_27,
    output tri1 id_28,
    input uwire id_29,
    output tri1 id_30,
    input tri0 id_31,
    input supply0 id_32,
    input tri id_33,
    output wand void id_34,
    input tri1 id_35,
    output logic id_36
);
  wire id_38;
  parameter id_39 = 1;
  initial #1 id_36 <= -1;
  module_2 modCall_1 ();
endmodule
