#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001607d868170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001607d868300 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v000001607d8d9880_0 .var "clk", 0 0;
v000001607d8d8a20_0 .net "dataadr", 31 0, v000001607d8c3bf0_0;  1 drivers
v000001607d8d9a60_0 .net "memwrite", 0 0, L_000001607d8dff00;  1 drivers
v000001607d8d74e0_0 .var "reset", 0 0;
v000001607d8d8c00_0 .net "writedata", 31 0, v000001607d8c4550_0;  1 drivers
S_000001607d75e970 .scope module, "dut" "top" 3 8, 4 5 0, S_000001607d868300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001607d8d8200_0 .net "ALUOut", 31 0, v000001607d8c3bf0_0;  alias, 1 drivers
v000001607d8d8fc0_0 .net "LoadW", 0 0, L_000001607d8e1620;  1 drivers
v000001607d8d9060_0 .net "MemWrite", 0 0, L_000001607d8dff00;  alias, 1 drivers
v000001607d8d7440_0 .net "ReadData", 31 0, v000001607d854580_0;  1 drivers
v000001607d8d8840_0 .net "WriteData", 31 0, v000001607d8c4550_0;  alias, 1 drivers
v000001607d8d7760_0 .net "clk", 0 0, v000001607d8d9880_0;  1 drivers
v000001607d8d80c0_0 .net "dhit", 0 0, v000001607d853220_0;  1 drivers
v000001607d8d9100_0 .net "ihit", 0 0, v000001607d7fe340_0;  1 drivers
v000001607d8d7800_0 .net "instr", 31 0, v000001607d80bf90_0;  1 drivers
v000001607d8d88e0_0 .net "pc", 31 0, v000001607d8d3b10_0;  1 drivers
v000001607d8d7bc0_0 .net "reset", 0 0, v000001607d8d74e0_0;  1 drivers
S_000001607d75eb00 .scope module, "dcache" "dcache" 4 12, 5 9 0, S_000001607d75e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 1 "hit";
    .port_info 6 /OUTPUT 32 "rd";
v000001607d854a80_0 .net "a", 31 0, v000001607d8c3bf0_0;  alias, 1 drivers
v000001607d854440_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d852fa0_0 .net "data", 127 0, v000001607d8546c0_0;  1 drivers
v000001607d8539a0_0 .var "data0", 127 0;
v000001607d853a40_0 .var "data1", 127 0;
v000001607d853ae0_0 .var "data2", 127 0;
v000001607d854620_0 .var "data3", 127 0;
v000001607d8544e0 .array "dcache", 0 3, 154 0;
v000001607d853220_0 .var "hit", 0 0;
v000001607d854b20_0 .net "load", 0 0, L_000001607d8e1620;  alias, 1 drivers
v000001607d854580_0 .var "rd", 31 0;
v000001607d854bc0_0 .var "set", 1 0;
v000001607d853720_0 .var "tag0", 25 0;
v000001607d853360_0 .var "tag1", 25 0;
v000001607d8535e0_0 .var "tag2", 25 0;
v000001607d853d60_0 .var "tag3", 25 0;
v000001607d853e00_0 .var "valid0", 0 0;
v000001607d853400_0 .var "valid1", 0 0;
v000001607d853ea0_0 .var "valid2", 0 0;
v000001607d8532c0_0 .var "valid3", 0 0;
v000001607d853f40_0 .net "wd", 31 0, v000001607d8c4550_0;  alias, 1 drivers
v000001607d853fe0_0 .net "we", 0 0, L_000001607d8dff00;  alias, 1 drivers
v000001607d8544e0_0 .array/port v000001607d8544e0, 0;
v000001607d8544e0_1 .array/port v000001607d8544e0, 1;
v000001607d8544e0_2 .array/port v000001607d8544e0, 2;
v000001607d8544e0_3 .array/port v000001607d8544e0, 3;
E_000001607d833ad0/0 .event anyedge, v000001607d8544e0_0, v000001607d8544e0_1, v000001607d8544e0_2, v000001607d8544e0_3;
E_000001607d833ad0/1 .event anyedge, v000001607d8537c0_0, v000001607d852dc0_0, v000001607d854b20_0, v000001607d8546c0_0;
E_000001607d833ad0/2 .event anyedge, v000001607d8541c0_0;
E_000001607d833ad0 .event/or E_000001607d833ad0/0, E_000001607d833ad0/1, E_000001607d833ad0/2;
S_000001607d75ec90 .scope module, "dmem" "dmem" 5 21, 6 1 0, S_000001607d75eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 128 "rd";
v000001607d852f00 .array "RAM", 0 63, 31 0;
v000001607d8537c0_0 .net "a", 31 0, v000001607d8c3bf0_0;  alias, 1 drivers
v000001607d854940_0 .var "add0", 31 0;
v000001607d854800_0 .var "add1", 31 0;
v000001607d853c20_0 .var "add2", 31 0;
v000001607d8549e0_0 .var "add3", 31 0;
v000001607d8543a0_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8546c0_0 .var "rd", 127 0;
v000001607d8541c0_0 .net "wd", 31 0, v000001607d8c4550_0;  alias, 1 drivers
v000001607d852dc0_0 .net "we", 0 0, L_000001607d8dff00;  alias, 1 drivers
E_000001607d833550 .event negedge, v000001607d8543a0_0;
E_000001607d833710 .event posedge, v000001607d8543a0_0;
v000001607d852f00_0 .array/port v000001607d852f00, 0;
E_000001607d832e90/0 .event anyedge, v000001607d8537c0_0, v000001607d854940_0, v000001607d8549e0_0, v000001607d852f00_0;
v000001607d852f00_1 .array/port v000001607d852f00, 1;
v000001607d852f00_2 .array/port v000001607d852f00, 2;
v000001607d852f00_3 .array/port v000001607d852f00, 3;
v000001607d852f00_4 .array/port v000001607d852f00, 4;
E_000001607d832e90/1 .event anyedge, v000001607d852f00_1, v000001607d852f00_2, v000001607d852f00_3, v000001607d852f00_4;
v000001607d852f00_5 .array/port v000001607d852f00, 5;
v000001607d852f00_6 .array/port v000001607d852f00, 6;
v000001607d852f00_7 .array/port v000001607d852f00, 7;
v000001607d852f00_8 .array/port v000001607d852f00, 8;
E_000001607d832e90/2 .event anyedge, v000001607d852f00_5, v000001607d852f00_6, v000001607d852f00_7, v000001607d852f00_8;
v000001607d852f00_9 .array/port v000001607d852f00, 9;
v000001607d852f00_10 .array/port v000001607d852f00, 10;
v000001607d852f00_11 .array/port v000001607d852f00, 11;
v000001607d852f00_12 .array/port v000001607d852f00, 12;
E_000001607d832e90/3 .event anyedge, v000001607d852f00_9, v000001607d852f00_10, v000001607d852f00_11, v000001607d852f00_12;
v000001607d852f00_13 .array/port v000001607d852f00, 13;
v000001607d852f00_14 .array/port v000001607d852f00, 14;
v000001607d852f00_15 .array/port v000001607d852f00, 15;
v000001607d852f00_16 .array/port v000001607d852f00, 16;
E_000001607d832e90/4 .event anyedge, v000001607d852f00_13, v000001607d852f00_14, v000001607d852f00_15, v000001607d852f00_16;
v000001607d852f00_17 .array/port v000001607d852f00, 17;
v000001607d852f00_18 .array/port v000001607d852f00, 18;
v000001607d852f00_19 .array/port v000001607d852f00, 19;
v000001607d852f00_20 .array/port v000001607d852f00, 20;
E_000001607d832e90/5 .event anyedge, v000001607d852f00_17, v000001607d852f00_18, v000001607d852f00_19, v000001607d852f00_20;
v000001607d852f00_21 .array/port v000001607d852f00, 21;
v000001607d852f00_22 .array/port v000001607d852f00, 22;
v000001607d852f00_23 .array/port v000001607d852f00, 23;
v000001607d852f00_24 .array/port v000001607d852f00, 24;
E_000001607d832e90/6 .event anyedge, v000001607d852f00_21, v000001607d852f00_22, v000001607d852f00_23, v000001607d852f00_24;
v000001607d852f00_25 .array/port v000001607d852f00, 25;
v000001607d852f00_26 .array/port v000001607d852f00, 26;
v000001607d852f00_27 .array/port v000001607d852f00, 27;
v000001607d852f00_28 .array/port v000001607d852f00, 28;
E_000001607d832e90/7 .event anyedge, v000001607d852f00_25, v000001607d852f00_26, v000001607d852f00_27, v000001607d852f00_28;
v000001607d852f00_29 .array/port v000001607d852f00, 29;
v000001607d852f00_30 .array/port v000001607d852f00, 30;
v000001607d852f00_31 .array/port v000001607d852f00, 31;
v000001607d852f00_32 .array/port v000001607d852f00, 32;
E_000001607d832e90/8 .event anyedge, v000001607d852f00_29, v000001607d852f00_30, v000001607d852f00_31, v000001607d852f00_32;
v000001607d852f00_33 .array/port v000001607d852f00, 33;
v000001607d852f00_34 .array/port v000001607d852f00, 34;
v000001607d852f00_35 .array/port v000001607d852f00, 35;
v000001607d852f00_36 .array/port v000001607d852f00, 36;
E_000001607d832e90/9 .event anyedge, v000001607d852f00_33, v000001607d852f00_34, v000001607d852f00_35, v000001607d852f00_36;
v000001607d852f00_37 .array/port v000001607d852f00, 37;
v000001607d852f00_38 .array/port v000001607d852f00, 38;
v000001607d852f00_39 .array/port v000001607d852f00, 39;
v000001607d852f00_40 .array/port v000001607d852f00, 40;
E_000001607d832e90/10 .event anyedge, v000001607d852f00_37, v000001607d852f00_38, v000001607d852f00_39, v000001607d852f00_40;
v000001607d852f00_41 .array/port v000001607d852f00, 41;
v000001607d852f00_42 .array/port v000001607d852f00, 42;
v000001607d852f00_43 .array/port v000001607d852f00, 43;
v000001607d852f00_44 .array/port v000001607d852f00, 44;
E_000001607d832e90/11 .event anyedge, v000001607d852f00_41, v000001607d852f00_42, v000001607d852f00_43, v000001607d852f00_44;
v000001607d852f00_45 .array/port v000001607d852f00, 45;
v000001607d852f00_46 .array/port v000001607d852f00, 46;
v000001607d852f00_47 .array/port v000001607d852f00, 47;
v000001607d852f00_48 .array/port v000001607d852f00, 48;
E_000001607d832e90/12 .event anyedge, v000001607d852f00_45, v000001607d852f00_46, v000001607d852f00_47, v000001607d852f00_48;
v000001607d852f00_49 .array/port v000001607d852f00, 49;
v000001607d852f00_50 .array/port v000001607d852f00, 50;
v000001607d852f00_51 .array/port v000001607d852f00, 51;
v000001607d852f00_52 .array/port v000001607d852f00, 52;
E_000001607d832e90/13 .event anyedge, v000001607d852f00_49, v000001607d852f00_50, v000001607d852f00_51, v000001607d852f00_52;
v000001607d852f00_53 .array/port v000001607d852f00, 53;
v000001607d852f00_54 .array/port v000001607d852f00, 54;
v000001607d852f00_55 .array/port v000001607d852f00, 55;
v000001607d852f00_56 .array/port v000001607d852f00, 56;
E_000001607d832e90/14 .event anyedge, v000001607d852f00_53, v000001607d852f00_54, v000001607d852f00_55, v000001607d852f00_56;
v000001607d852f00_57 .array/port v000001607d852f00, 57;
v000001607d852f00_58 .array/port v000001607d852f00, 58;
v000001607d852f00_59 .array/port v000001607d852f00, 59;
v000001607d852f00_60 .array/port v000001607d852f00, 60;
E_000001607d832e90/15 .event anyedge, v000001607d852f00_57, v000001607d852f00_58, v000001607d852f00_59, v000001607d852f00_60;
v000001607d852f00_61 .array/port v000001607d852f00, 61;
v000001607d852f00_62 .array/port v000001607d852f00, 62;
v000001607d852f00_63 .array/port v000001607d852f00, 63;
E_000001607d832e90/16 .event anyedge, v000001607d852f00_61, v000001607d852f00_62, v000001607d852f00_63, v000001607d853c20_0;
E_000001607d832e90/17 .event anyedge, v000001607d854800_0;
E_000001607d832e90 .event/or E_000001607d832e90/0, E_000001607d832e90/1, E_000001607d832e90/2, E_000001607d832e90/3, E_000001607d832e90/4, E_000001607d832e90/5, E_000001607d832e90/6, E_000001607d832e90/7, E_000001607d832e90/8, E_000001607d832e90/9, E_000001607d832e90/10, E_000001607d832e90/11, E_000001607d832e90/12, E_000001607d832e90/13, E_000001607d832e90/14, E_000001607d832e90/15, E_000001607d832e90/16, E_000001607d832e90/17;
S_000001607d7467c0 .scope module, "icache" "icache" 4 13, 7 9 0, S_000001607d75e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /OUTPUT 1 "hit";
    .port_info 3 /OUTPUT 32 "rd";
v000001607d8530e0_0 .net "a", 31 0, v000001607d8d3b10_0;  alias, 1 drivers
v000001607d853900_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d82d350_0 .var "data0", 127 0;
v000001607d82d7b0_0 .var "data1", 127 0;
v000001607d82de90_0 .var "data2", 127 0;
v000001607d82e110_0 .var "data3", 127 0;
v000001607d7fe340_0 .var "hit", 0 0;
v000001607d7fed40 .array "icache", 0 3, 154 0;
v000001607d7fee80_0 .net "instr", 127 0, v000001607d852e60_0;  1 drivers
v000001607d80bf90_0 .var "rd", 31 0;
v000001607d80ab90_0 .var "set", 1 0;
v000001607d80af50_0 .var "tag0", 25 0;
v000001607d7960b0_0 .var "tag1", 25 0;
v000001607d7968d0_0 .var "tag2", 25 0;
v000001607d8bd610_0 .var "tag3", 25 0;
v000001607d8bde30_0 .var "valid0", 0 0;
v000001607d8bdf70_0 .var "valid1", 0 0;
v000001607d8be0b0_0 .var "valid2", 0 0;
v000001607d8be010_0 .var "valid3", 0 0;
v000001607d7fed40_0 .array/port v000001607d7fed40, 0;
v000001607d7fed40_1 .array/port v000001607d7fed40, 1;
v000001607d7fed40_2 .array/port v000001607d7fed40, 2;
v000001607d7fed40_3 .array/port v000001607d7fed40, 3;
E_000001607d832fd0/0 .event anyedge, v000001607d7fed40_0, v000001607d7fed40_1, v000001607d7fed40_2, v000001607d7fed40_3;
E_000001607d832fd0/1 .event anyedge, v000001607d854080_0, v000001607d852e60_0;
E_000001607d832fd0 .event/or E_000001607d832fd0/0, E_000001607d832fd0/1;
S_000001607d746950 .scope module, "imem" "imem" 7 21, 8 1 0, S_000001607d7467c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 128 "rd";
v000001607d853860 .array "RAM", 0 63, 31 0;
v000001607d854080_0 .net "a", 31 0, v000001607d8d3b10_0;  alias, 1 drivers
v000001607d854120_0 .var "add0", 31 0;
v000001607d852d20_0 .var "add1", 31 0;
v000001607d853040_0 .var "add2", 31 0;
v000001607d854260_0 .var "add3", 31 0;
v000001607d852e60_0 .var "rd", 127 0;
v000001607d853860_0 .array/port v000001607d853860, 0;
E_000001607d833a90/0 .event anyedge, v000001607d854080_0, v000001607d854120_0, v000001607d854260_0, v000001607d853860_0;
v000001607d853860_1 .array/port v000001607d853860, 1;
v000001607d853860_2 .array/port v000001607d853860, 2;
v000001607d853860_3 .array/port v000001607d853860, 3;
v000001607d853860_4 .array/port v000001607d853860, 4;
E_000001607d833a90/1 .event anyedge, v000001607d853860_1, v000001607d853860_2, v000001607d853860_3, v000001607d853860_4;
v000001607d853860_5 .array/port v000001607d853860, 5;
v000001607d853860_6 .array/port v000001607d853860, 6;
v000001607d853860_7 .array/port v000001607d853860, 7;
v000001607d853860_8 .array/port v000001607d853860, 8;
E_000001607d833a90/2 .event anyedge, v000001607d853860_5, v000001607d853860_6, v000001607d853860_7, v000001607d853860_8;
v000001607d853860_9 .array/port v000001607d853860, 9;
v000001607d853860_10 .array/port v000001607d853860, 10;
v000001607d853860_11 .array/port v000001607d853860, 11;
v000001607d853860_12 .array/port v000001607d853860, 12;
E_000001607d833a90/3 .event anyedge, v000001607d853860_9, v000001607d853860_10, v000001607d853860_11, v000001607d853860_12;
v000001607d853860_13 .array/port v000001607d853860, 13;
v000001607d853860_14 .array/port v000001607d853860, 14;
v000001607d853860_15 .array/port v000001607d853860, 15;
v000001607d853860_16 .array/port v000001607d853860, 16;
E_000001607d833a90/4 .event anyedge, v000001607d853860_13, v000001607d853860_14, v000001607d853860_15, v000001607d853860_16;
v000001607d853860_17 .array/port v000001607d853860, 17;
v000001607d853860_18 .array/port v000001607d853860, 18;
v000001607d853860_19 .array/port v000001607d853860, 19;
v000001607d853860_20 .array/port v000001607d853860, 20;
E_000001607d833a90/5 .event anyedge, v000001607d853860_17, v000001607d853860_18, v000001607d853860_19, v000001607d853860_20;
v000001607d853860_21 .array/port v000001607d853860, 21;
v000001607d853860_22 .array/port v000001607d853860, 22;
v000001607d853860_23 .array/port v000001607d853860, 23;
v000001607d853860_24 .array/port v000001607d853860, 24;
E_000001607d833a90/6 .event anyedge, v000001607d853860_21, v000001607d853860_22, v000001607d853860_23, v000001607d853860_24;
v000001607d853860_25 .array/port v000001607d853860, 25;
v000001607d853860_26 .array/port v000001607d853860, 26;
v000001607d853860_27 .array/port v000001607d853860, 27;
v000001607d853860_28 .array/port v000001607d853860, 28;
E_000001607d833a90/7 .event anyedge, v000001607d853860_25, v000001607d853860_26, v000001607d853860_27, v000001607d853860_28;
v000001607d853860_29 .array/port v000001607d853860, 29;
v000001607d853860_30 .array/port v000001607d853860, 30;
v000001607d853860_31 .array/port v000001607d853860, 31;
v000001607d853860_32 .array/port v000001607d853860, 32;
E_000001607d833a90/8 .event anyedge, v000001607d853860_29, v000001607d853860_30, v000001607d853860_31, v000001607d853860_32;
v000001607d853860_33 .array/port v000001607d853860, 33;
v000001607d853860_34 .array/port v000001607d853860, 34;
v000001607d853860_35 .array/port v000001607d853860, 35;
v000001607d853860_36 .array/port v000001607d853860, 36;
E_000001607d833a90/9 .event anyedge, v000001607d853860_33, v000001607d853860_34, v000001607d853860_35, v000001607d853860_36;
v000001607d853860_37 .array/port v000001607d853860, 37;
v000001607d853860_38 .array/port v000001607d853860, 38;
v000001607d853860_39 .array/port v000001607d853860, 39;
v000001607d853860_40 .array/port v000001607d853860, 40;
E_000001607d833a90/10 .event anyedge, v000001607d853860_37, v000001607d853860_38, v000001607d853860_39, v000001607d853860_40;
v000001607d853860_41 .array/port v000001607d853860, 41;
v000001607d853860_42 .array/port v000001607d853860, 42;
v000001607d853860_43 .array/port v000001607d853860, 43;
v000001607d853860_44 .array/port v000001607d853860, 44;
E_000001607d833a90/11 .event anyedge, v000001607d853860_41, v000001607d853860_42, v000001607d853860_43, v000001607d853860_44;
v000001607d853860_45 .array/port v000001607d853860, 45;
v000001607d853860_46 .array/port v000001607d853860, 46;
v000001607d853860_47 .array/port v000001607d853860, 47;
v000001607d853860_48 .array/port v000001607d853860, 48;
E_000001607d833a90/12 .event anyedge, v000001607d853860_45, v000001607d853860_46, v000001607d853860_47, v000001607d853860_48;
v000001607d853860_49 .array/port v000001607d853860, 49;
v000001607d853860_50 .array/port v000001607d853860, 50;
v000001607d853860_51 .array/port v000001607d853860, 51;
v000001607d853860_52 .array/port v000001607d853860, 52;
E_000001607d833a90/13 .event anyedge, v000001607d853860_49, v000001607d853860_50, v000001607d853860_51, v000001607d853860_52;
v000001607d853860_53 .array/port v000001607d853860, 53;
v000001607d853860_54 .array/port v000001607d853860, 54;
v000001607d853860_55 .array/port v000001607d853860, 55;
v000001607d853860_56 .array/port v000001607d853860, 56;
E_000001607d833a90/14 .event anyedge, v000001607d853860_53, v000001607d853860_54, v000001607d853860_55, v000001607d853860_56;
v000001607d853860_57 .array/port v000001607d853860, 57;
v000001607d853860_58 .array/port v000001607d853860, 58;
v000001607d853860_59 .array/port v000001607d853860, 59;
v000001607d853860_60 .array/port v000001607d853860, 60;
E_000001607d833a90/15 .event anyedge, v000001607d853860_57, v000001607d853860_58, v000001607d853860_59, v000001607d853860_60;
v000001607d853860_61 .array/port v000001607d853860, 61;
v000001607d853860_62 .array/port v000001607d853860, 62;
v000001607d853860_63 .array/port v000001607d853860, 63;
E_000001607d833a90/16 .event anyedge, v000001607d853860_61, v000001607d853860_62, v000001607d853860_63, v000001607d853040_0;
E_000001607d833a90/17 .event anyedge, v000001607d852d20_0;
E_000001607d833a90 .event/or E_000001607d833a90/0, E_000001607d833a90/1, E_000001607d833a90/2, E_000001607d833a90/3, E_000001607d833a90/4, E_000001607d833a90/5, E_000001607d833a90/6, E_000001607d833a90/7, E_000001607d833a90/8, E_000001607d833a90/9, E_000001607d833a90/10, E_000001607d833a90/11, E_000001607d833a90/12, E_000001607d833a90/13, E_000001607d833a90/14, E_000001607d833a90/15, E_000001607d833a90/16, E_000001607d833a90/17;
S_000001607d746ae0 .scope module, "riscv" "riscv" 4 11, 9 4 0, S_000001607d75e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "ReadData";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 1 "LoadM";
    .port_info 8 /OUTPUT 32 "ALUOut";
    .port_info 9 /OUTPUT 32 "WriteData";
    .port_info 10 /OUTPUT 1 "MemWrite";
v000001607d8d8d40_0 .net "ALUControl", 2 0, v000001607d8bda70_0;  1 drivers
v000001607d8d79e0_0 .net "ALUOut", 31 0, v000001607d8c3bf0_0;  alias, 1 drivers
v000001607d8d7620_0 .net "ALUSrcE", 0 0, L_000001607d8e13a0;  1 drivers
v000001607d8d9380_0 .net "BranchD", 0 0, L_000001607d8df5a0;  1 drivers
v000001607d8d7580_0 .net "BranchM", 0 0, L_000001607d8e05e0;  1 drivers
v000001607d8d9600_0 .net "ByteD", 0 0, L_000001607d8e0720;  1 drivers
v000001607d8d8660_0 .net "ByteW", 0 0, L_000001607d8e1760;  1 drivers
v000001607d8d8700_0 .net "JumpD", 0 0, L_000001607d8dfaa0;  1 drivers
v000001607d8d9560_0 .net "JumpM", 0 0, L_000001607d8e0b80;  1 drivers
v000001607d8d8b60_0 .net "LoadD", 0 0, L_000001607d8e00e0;  1 drivers
v000001607d8d8de0_0 .net "LoadM", 0 0, L_000001607d8e1620;  alias, 1 drivers
v000001607d8d7940_0 .net "MemWrite", 0 0, L_000001607d8dff00;  alias, 1 drivers
v000001607d8d7a80_0 .net "MemWriteD", 0 0, L_000001607d8d83e0;  1 drivers
v000001607d8d7da0_0 .net "MemtoRegW", 0 0, L_000001607d8df320;  1 drivers
v000001607d8d9420_0 .net "ReadData", 31 0, v000001607d854580_0;  alias, 1 drivers
v000001607d8d7e40_0 .net "RegWrite", 0 0, L_000001607d8e16c0;  1 drivers
v000001607d8d87a0_0 .net "RegWriteM", 0 0, L_000001607d8e1080;  1 drivers
v000001607d8d96a0_0 .net "WriteData", 31 0, v000001607d8c4550_0;  alias, 1 drivers
v000001607d8d76c0_0 .net "alu_busy", 0 0, v000001607d8c4af0_0;  1 drivers
v000001607d8d8980_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8d73a0_0 .net "dhit", 0 0, v000001607d853220_0;  alias, 1 drivers
v000001607d8d9920_0 .net "instr", 31 0, v000001607d80bf90_0;  alias, 1 drivers
v000001607d8d9740_0 .net "pc", 31 0, v000001607d8d3b10_0;  alias, 1 drivers
v000001607d8d99c0_0 .net "pc_en", 0 0, v000001607d7fe340_0;  alias, 1 drivers
v000001607d8d8f20_0 .net "reset", 0 0, v000001607d8d74e0_0;  alias, 1 drivers
v000001607d8d97e0_0 .net "sendNop", 0 0, L_000001607d8e1800;  1 drivers
L_000001607d8e14e0 .part v000001607d80bf90_0, 0, 7;
L_000001607d8dfa00 .part v000001607d80bf90_0, 12, 3;
L_000001607d8e0900 .part v000001607d80bf90_0, 25, 7;
S_000001607d753220 .scope module, "c" "controller" 9 16, 10 4 0, S_000001607d746ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 1 "alu_busy";
    .port_info 5 /INPUT 7 "opcode";
    .port_info 6 /INPUT 3 "funct3";
    .port_info 7 /INPUT 7 "funct7";
    .port_info 8 /INPUT 1 "sendNop";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "RegWriteM";
    .port_info 11 /OUTPUT 1 "MemWrite";
    .port_info 12 /OUTPUT 1 "MemWriteD";
    .port_info 13 /OUTPUT 1 "LoadD";
    .port_info 14 /OUTPUT 1 "BranchD";
    .port_info 15 /OUTPUT 1 "JumpD";
    .port_info 16 /OUTPUT 1 "ByteD";
    .port_info 17 /OUTPUT 1 "ALUSrcE";
    .port_info 18 /OUTPUT 1 "BranchM";
    .port_info 19 /OUTPUT 1 "JumpM";
    .port_info 20 /OUTPUT 1 "LoadM";
    .port_info 21 /OUTPUT 1 "ByteW";
    .port_info 22 /OUTPUT 1 "MemtoRegW";
    .port_info 23 /OUTPUT 3 "ALUControl";
v000001607d8c2d60_0 .net "ALUControl", 2 0, v000001607d8bda70_0;  alias, 1 drivers
v000001607d8c29a0_0 .net "ALUSrcE", 0 0, L_000001607d8e13a0;  alias, 1 drivers
v000001607d8c2a40_0 .net "BranchD", 0 0, L_000001607d8df5a0;  alias, 1 drivers
v000001607d8c2b80_0 .net "BranchM", 0 0, L_000001607d8e05e0;  alias, 1 drivers
v000001607d8c3d30_0 .net "ByteD", 0 0, L_000001607d8e0720;  alias, 1 drivers
v000001607d8c4690_0 .net "ByteW", 0 0, L_000001607d8e1760;  alias, 1 drivers
v000001607d8c36f0_0 .net "JumpD", 0 0, L_000001607d8dfaa0;  alias, 1 drivers
v000001607d8c3830_0 .net "JumpM", 0 0, L_000001607d8e0b80;  alias, 1 drivers
v000001607d8c4730_0 .net "LoadD", 0 0, L_000001607d8e00e0;  alias, 1 drivers
v000001607d8c3330_0 .net "LoadM", 0 0, L_000001607d8e1620;  alias, 1 drivers
v000001607d8c4b90_0 .net "MemWrite", 0 0, L_000001607d8dff00;  alias, 1 drivers
v000001607d8c47d0_0 .net "MemWriteD", 0 0, L_000001607d8d83e0;  alias, 1 drivers
v000001607d8c4870_0 .net "MemtoRegW", 0 0, L_000001607d8df320;  alias, 1 drivers
v000001607d8c3790_0 .net "RegWrite", 0 0, L_000001607d8e16c0;  alias, 1 drivers
v000001607d8c3dd0_0 .net "RegWriteM", 0 0, L_000001607d8e1080;  alias, 1 drivers
v000001607d8c3e70_0 .net "alu_busy", 0 0, v000001607d8c4af0_0;  alias, 1 drivers
v000001607d8c35b0_0 .net "aluop", 1 0, L_000001607d8d8160;  1 drivers
v000001607d8c3470_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8c3970_0 .net "dhit", 0 0, v000001607d853220_0;  alias, 1 drivers
v000001607d8c4e10_0 .net "funct3", 2 0, L_000001607d8dfa00;  1 drivers
v000001607d8c4370_0 .net "funct7", 6 0, L_000001607d8e0900;  1 drivers
v000001607d8c4d70_0 .net "ihit", 0 0, v000001607d7fe340_0;  alias, 1 drivers
v000001607d8c4c30_0 .net "opcode", 6 0, L_000001607d8e14e0;  1 drivers
v000001607d8c4910_0 .net "reset", 0 0, v000001607d8d74e0_0;  alias, 1 drivers
v000001607d8c3c90_0 .net "sendNop", 0 0, L_000001607d8e1800;  alias, 1 drivers
S_000001607d753540 .scope module, "aludec" "aludec" 10 17, 11 1 0, S_000001607d753220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dhit";
    .port_info 3 /INPUT 1 "alu_busy";
    .port_info 4 /INPUT 7 "funct7";
    .port_info 5 /INPUT 2 "aluop";
    .port_info 6 /INPUT 1 "sendNop";
    .port_info 7 /OUTPUT 3 "alucontrolE";
L_000001607d813f70 .functor NOT 1, v000001607d8c4af0_0, C4<0>, C4<0>, C4<0>;
L_000001607d815710 .functor AND 1, v000001607d853220_0, L_000001607d813f70, C4<1>, C4<1>;
L_000001607d8141a0 .functor NOT 1, v000001607d8c4af0_0, C4<0>, C4<0>, C4<0>;
L_000001607d814ec0 .functor AND 1, v000001607d853220_0, L_000001607d8141a0, C4<1>, C4<1>;
v000001607d8be150_0 .net *"_ivl_0", 0 0, L_000001607d813f70;  1 drivers
v000001607d8bd930_0 .net *"_ivl_4", 0 0, L_000001607d8141a0;  1 drivers
v000001607d8bdb10_0 .net "alu_busy", 0 0, v000001607d8c4af0_0;  alias, 1 drivers
v000001607d8bd750_0 .net "alucontrolD", 2 0, v000001607d8bd9d0_0;  1 drivers
v000001607d8be5b0_0 .net "alucontrolE", 2 0, v000001607d8bda70_0;  alias, 1 drivers
v000001607d8bedd0_0 .var "alucontrolF", 2 0;
v000001607d8be970_0 .net "aluop", 1 0, L_000001607d8d8160;  alias, 1 drivers
v000001607d8bd390_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8bdbb0_0 .net "dhit", 0 0, v000001607d853220_0;  alias, 1 drivers
v000001607d8bd7f0_0 .net "funct7", 6 0, L_000001607d8e0900;  alias, 1 drivers
v000001607d8bee70_0 .net "reset", 0 0, v000001607d8d74e0_0;  alias, 1 drivers
v000001607d8bf0f0_0 .net "sendNop", 0 0, L_000001607d8e1800;  alias, 1 drivers
E_000001607d833110 .event anyedge, v000001607d8bee70_0, v000001607d8be970_0, v000001607d8bd7f0_0;
S_000001607d72b3a0 .scope module, "cregD" "creg" 11 23, 12 1 0, S_000001607d753540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 3 "controls_";
    .port_info 4 /OUTPUT 3 "controls";
P_000001607d833690 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v000001607d8bd2f0_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8bd9d0_0 .var "controls", 2 0;
v000001607d8bd6b0_0 .net "controls_", 2 0, v000001607d8bedd0_0;  1 drivers
v000001607d8bd890_0 .net "en", 0 0, L_000001607d815710;  1 drivers
v000001607d8be3d0_0 .net "sendNop", 0 0, L_000001607d8e1800;  alias, 1 drivers
S_000001607d72b530 .scope module, "cregE" "creg" 11 24, 12 1 0, S_000001607d753540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 3 "controls_";
    .port_info 4 /OUTPUT 3 "controls";
P_000001607d833810 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v000001607d8bd430_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8bda70_0 .var "controls", 2 0;
v000001607d8be8d0_0 .net "controls_", 2 0, v000001607d8bd9d0_0;  alias, 1 drivers
v000001607d8bf050_0 .net "en", 0 0, L_000001607d814ec0;  1 drivers
v000001607d8bdc50_0 .net "sendNop", 0 0, L_000001607d8e1800;  alias, 1 drivers
S_000001607d72b6c0 .scope module, "maindec" "maindec" 10 14, 13 3 0, S_000001607d753220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 1 "alu_busy";
    .port_info 5 /INPUT 7 "opcode";
    .port_info 6 /INPUT 3 "funct";
    .port_info 7 /INPUT 1 "sendNop";
    .port_info 8 /OUTPUT 1 "RegWriteW";
    .port_info 9 /OUTPUT 1 "RegWriteM";
    .port_info 10 /OUTPUT 1 "MemWriteM";
    .port_info 11 /OUTPUT 1 "MemWriteD";
    .port_info 12 /OUTPUT 1 "LoadD";
    .port_info 13 /OUTPUT 1 "BranchD";
    .port_info 14 /OUTPUT 1 "JumpD";
    .port_info 15 /OUTPUT 1 "ByteD";
    .port_info 16 /OUTPUT 1 "ALUSrcE";
    .port_info 17 /OUTPUT 1 "BranchM";
    .port_info 18 /OUTPUT 1 "JumpM";
    .port_info 19 /OUTPUT 1 "LoadM";
    .port_info 20 /OUTPUT 1 "ByteW";
    .port_info 21 /OUTPUT 1 "MemtoRegW";
    .port_info 22 /OUTPUT 2 "aluop";
L_000001607d8142f0 .functor NOT 1, v000001607d8c4af0_0, C4<0>, C4<0>, C4<0>;
L_000001607d815400 .functor AND 1, v000001607d853220_0, L_000001607d8142f0, C4<1>, C4<1>;
L_000001607d814750 .functor NOT 1, v000001607d8c4af0_0, C4<0>, C4<0>, C4<0>;
L_000001607d813e90 .functor AND 1, v000001607d853220_0, L_000001607d814750, C4<1>, C4<1>;
L_000001607d8147c0 .functor NOT 1, v000001607d8c4af0_0, C4<0>, C4<0>, C4<0>;
L_000001607d813f00 .functor AND 1, v000001607d853220_0, L_000001607d8147c0, C4<1>, C4<1>;
L_000001607d814de0 .functor NOT 1, v000001607d8c4af0_0, C4<0>, C4<0>, C4<0>;
L_000001607d814ad0 .functor AND 1, v000001607d853220_0, L_000001607d814de0, C4<1>, C4<1>;
v000001607d8bed30_0 .net "ALUSrcD", 0 0, L_000001607d8df8c0;  1 drivers
v000001607d8bef10_0 .net "ALUSrcE", 0 0, L_000001607d8e13a0;  alias, 1 drivers
v000001607d8befb0_0 .net "ALUSrcF", 0 0, L_000001607d8d8020;  1 drivers
v000001607d8c1460_0 .net "BranchD", 0 0, L_000001607d8df5a0;  alias, 1 drivers
v000001607d8c2f40_0 .net "BranchE", 0 0, L_000001607d8e0220;  1 drivers
v000001607d8c2fe0_0 .net "BranchF", 0 0, L_000001607d8d7d00;  1 drivers
v000001607d8c2220_0 .net "BranchM", 0 0, L_000001607d8e05e0;  alias, 1 drivers
v000001607d8c2180_0 .net "ByteD", 0 0, L_000001607d8e0720;  alias, 1 drivers
v000001607d8c1280_0 .net "ByteE", 0 0, L_000001607d8e0860;  1 drivers
v000001607d8c2400_0 .net "ByteF", 0 0, L_000001607d8d8ca0;  1 drivers
v000001607d8c3120_0 .net "ByteM", 0 0, L_000001607d8e0ae0;  1 drivers
v000001607d8c1960_0 .net "ByteW", 0 0, L_000001607d8e1760;  alias, 1 drivers
v000001607d8c1a00_0 .net "JumpD", 0 0, L_000001607d8dfaa0;  alias, 1 drivers
v000001607d8c2720_0 .net "JumpE", 0 0, L_000001607d8e0360;  1 drivers
v000001607d8c1820_0 .net "JumpF", 0 0, L_000001607d8d7f80;  1 drivers
v000001607d8c1780_0 .net "JumpM", 0 0, L_000001607d8e0b80;  alias, 1 drivers
v000001607d8c18c0_0 .net "LoadD", 0 0, L_000001607d8e00e0;  alias, 1 drivers
v000001607d8c1f00_0 .net "LoadE", 0 0, L_000001607d8e0180;  1 drivers
v000001607d8c2ea0_0 .net "LoadF", 0 0, L_000001607d8d7c60;  1 drivers
v000001607d8c24a0_0 .net "LoadM", 0 0, L_000001607d8e1620;  alias, 1 drivers
v000001607d8c1fa0_0 .net "MemWriteD", 0 0, L_000001607d8d83e0;  alias, 1 drivers
v000001607d8c2040_0 .net "MemWriteE", 0 0, L_000001607d8dfdc0;  1 drivers
v000001607d8c22c0_0 .net "MemWriteF", 0 0, L_000001607d8d7b20;  1 drivers
v000001607d8c20e0_0 .net "MemWriteM", 0 0, L_000001607d8dff00;  alias, 1 drivers
v000001607d8c3080_0 .net "MemtoRegD", 0 0, L_000001607d8e1300;  1 drivers
v000001607d8c2360_0 .net "MemtoRegE", 0 0, L_000001607d8df500;  1 drivers
v000001607d8c2ae0_0 .net "MemtoRegF", 0 0, L_000001607d8d8520;  1 drivers
v000001607d8c1aa0_0 .net "MemtoRegM", 0 0, L_000001607d8e0cc0;  1 drivers
v000001607d8c1d20_0 .net "MemtoRegW", 0 0, L_000001607d8df320;  alias, 1 drivers
v000001607d8c2c20_0 .net "RegWriteD", 0 0, L_000001607d8d8340;  1 drivers
v000001607d8c15a0_0 .net "RegWriteE", 0 0, L_000001607d8e0c20;  1 drivers
v000001607d8c1320_0 .net "RegWriteF", 0 0, L_000001607d8d78a0;  1 drivers
v000001607d8c2cc0_0 .net "RegWriteM", 0 0, L_000001607d8e1080;  alias, 1 drivers
v000001607d8c1dc0_0 .net "RegWriteW", 0 0, L_000001607d8e16c0;  alias, 1 drivers
v000001607d8c2540_0 .net *"_ivl_11", 9 0, v000001607d8c2680_0;  1 drivers
v000001607d8c2900_0 .net *"_ivl_12", 0 0, L_000001607d8142f0;  1 drivers
v000001607d8c1500_0 .net *"_ivl_27", 0 0, L_000001607d814750;  1 drivers
v000001607d8c2e00_0 .net *"_ivl_42", 0 0, L_000001607d8147c0;  1 drivers
v000001607d8c1b40_0 .net *"_ivl_56", 0 0, L_000001607d814de0;  1 drivers
v000001607d8c25e0_0 .net "alu_busy", 0 0, v000001607d8c4af0_0;  alias, 1 drivers
v000001607d8c13c0_0 .net "aluop", 1 0, L_000001607d8d8160;  alias, 1 drivers
v000001607d8c1be0_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8c2680_0 .var "controls", 9 0;
v000001607d8c1c80_0 .net "dhit", 0 0, v000001607d853220_0;  alias, 1 drivers
v000001607d8c16e0_0 .net "funct", 2 0, L_000001607d8dfa00;  alias, 1 drivers
v000001607d8c1640_0 .net "ihit", 0 0, v000001607d7fe340_0;  alias, 1 drivers
v000001607d8c1e60_0 .net "opcode", 6 0, L_000001607d8e14e0;  alias, 1 drivers
v000001607d8c2860_0 .net "reset", 0 0, v000001607d8d74e0_0;  alias, 1 drivers
v000001607d8c27c0_0 .net "sendNop", 0 0, L_000001607d8e1800;  alias, 1 drivers
E_000001607d832e50 .event anyedge, v000001607d8bee70_0, v000001607d7fe340_0, v000001607d8c1e60_0, v000001607d8c16e0_0;
L_000001607d8d78a0 .part v000001607d8c2680_0, 9, 1;
L_000001607d8d7b20 .part v000001607d8c2680_0, 8, 1;
L_000001607d8d7c60 .part v000001607d8c2680_0, 7, 1;
L_000001607d8d7d00 .part v000001607d8c2680_0, 6, 1;
L_000001607d8d7f80 .part v000001607d8c2680_0, 5, 1;
L_000001607d8d8ca0 .part v000001607d8c2680_0, 4, 1;
L_000001607d8d8020 .part v000001607d8c2680_0, 3, 1;
L_000001607d8d8520 .part v000001607d8c2680_0, 2, 1;
L_000001607d8d8160 .part v000001607d8c2680_0, 0, 2;
LS_000001607d8d82a0_0_0 .concat [ 1 1 1 1], L_000001607d8d8520, L_000001607d8d8020, L_000001607d8d8ca0, L_000001607d8d7f80;
LS_000001607d8d82a0_0_4 .concat [ 1 1 1 1], L_000001607d8d7d00, L_000001607d8d7c60, L_000001607d8d7b20, L_000001607d8d78a0;
L_000001607d8d82a0 .concat [ 4 4 0 0], LS_000001607d8d82a0_0_0, LS_000001607d8d82a0_0_4;
L_000001607d8d8340 .part v000001607d8bd4d0_0, 7, 1;
L_000001607d8d83e0 .part v000001607d8bd4d0_0, 6, 1;
L_000001607d8e00e0 .part v000001607d8bd4d0_0, 5, 1;
L_000001607d8df5a0 .part v000001607d8bd4d0_0, 4, 1;
L_000001607d8dfaa0 .part v000001607d8bd4d0_0, 3, 1;
L_000001607d8e0720 .part v000001607d8bd4d0_0, 2, 1;
L_000001607d8df8c0 .part v000001607d8bd4d0_0, 1, 1;
L_000001607d8e1300 .part v000001607d8bd4d0_0, 0, 1;
LS_000001607d8e1260_0_0 .concat [ 1 1 1 1], L_000001607d8e1300, L_000001607d8df8c0, L_000001607d8e0720, L_000001607d8dfaa0;
LS_000001607d8e1260_0_4 .concat [ 1 1 1 1], L_000001607d8df5a0, L_000001607d8e00e0, L_000001607d8d83e0, L_000001607d8d8340;
L_000001607d8e1260 .concat [ 4 4 0 0], LS_000001607d8e1260_0_0, LS_000001607d8e1260_0_4;
L_000001607d8e0c20 .part v000001607d8beb50_0, 7, 1;
L_000001607d8dfdc0 .part v000001607d8beb50_0, 6, 1;
L_000001607d8e0180 .part v000001607d8beb50_0, 5, 1;
L_000001607d8e0220 .part v000001607d8beb50_0, 4, 1;
L_000001607d8e0360 .part v000001607d8beb50_0, 3, 1;
L_000001607d8e0860 .part v000001607d8beb50_0, 2, 1;
L_000001607d8e13a0 .part v000001607d8beb50_0, 1, 1;
L_000001607d8df500 .part v000001607d8beb50_0, 0, 1;
LS_000001607d8df960_0_0 .concat [ 1 1 1 1], L_000001607d8df500, L_000001607d8e0860, L_000001607d8e0360, L_000001607d8e0220;
LS_000001607d8df960_0_4 .concat [ 1 1 1 0], L_000001607d8e0180, L_000001607d8dfdc0, L_000001607d8e0c20;
L_000001607d8df960 .concat [ 4 3 0 0], LS_000001607d8df960_0_0, LS_000001607d8df960_0_4;
L_000001607d8e1080 .part v000001607d8bd570_0, 6, 1;
L_000001607d8dff00 .part v000001607d8bd570_0, 5, 1;
L_000001607d8e1620 .part v000001607d8bd570_0, 4, 1;
L_000001607d8e05e0 .part v000001607d8bd570_0, 3, 1;
L_000001607d8e0b80 .part v000001607d8bd570_0, 2, 1;
L_000001607d8e0ae0 .part v000001607d8bd570_0, 1, 1;
L_000001607d8e0cc0 .part v000001607d8bd570_0, 0, 1;
L_000001607d8e1440 .concat [ 1 1 1 0], L_000001607d8e0cc0, L_000001607d8e0ae0, L_000001607d8e1080;
L_000001607d8e16c0 .part v000001607d8be290_0, 2, 1;
L_000001607d8e1760 .part v000001607d8be290_0, 1, 1;
L_000001607d8df320 .part v000001607d8be290_0, 0, 1;
S_000001607d31e0b0 .scope module, "cregD" "creg" 13 57, 12 1 0, S_000001607d72b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 8 "controls_";
    .port_info 4 /OUTPUT 8 "controls";
P_000001607d833590 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
v000001607d8be510_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8beb50_0 .var "controls", 7 0;
v000001607d8bea10_0 .net "controls_", 7 0, L_000001607d8e1260;  1 drivers
v000001607d8bdcf0_0 .net "en", 0 0, L_000001607d813e90;  1 drivers
v000001607d8be470_0 .net "sendNop", 0 0, L_000001607d8e1800;  alias, 1 drivers
S_000001607d8bf3f0 .scope module, "cregE" "creg" 13 58, 12 1 0, S_000001607d72b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 7 "controls_";
    .port_info 4 /OUTPUT 7 "controls";
P_000001607d833c10 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000111>;
v000001607d8bebf0_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8bd570_0 .var "controls", 6 0;
v000001607d8be330_0 .net "controls_", 6 0, L_000001607d8df960;  1 drivers
v000001607d8be650_0 .net "en", 0 0, L_000001607d813f00;  1 drivers
v000001607d8beab0_0 .net "sendNop", 0 0, L_000001607d8e1800;  alias, 1 drivers
S_000001607d8bfee0 .scope module, "cregF" "creg" 13 56, 12 1 0, S_000001607d72b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 8 "controls_";
    .port_info 4 /OUTPUT 8 "controls";
P_000001607d8336d0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
v000001607d8be6f0_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8bd4d0_0 .var "controls", 7 0;
v000001607d8bdd90_0 .net "controls_", 7 0, L_000001607d8d82a0;  1 drivers
v000001607d8bded0_0 .net "en", 0 0, L_000001607d815400;  1 drivers
v000001607d8bd250_0 .net "sendNop", 0 0, L_000001607d8e1800;  alias, 1 drivers
S_000001607d8c0070 .scope module, "cregM" "creg" 13 59, 12 1 0, S_000001607d72b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 3 "controls_";
    .port_info 4 /OUTPUT 3 "controls";
P_000001607d83d650 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v000001607d8be1f0_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8be290_0 .var "controls", 2 0;
v000001607d8be790_0 .net "controls_", 2 0, L_000001607d8e1440;  1 drivers
v000001607d8be830_0 .net "en", 0 0, L_000001607d814ad0;  1 drivers
v000001607d8bec90_0 .net "sendNop", 0 0, L_000001607d8e1800;  alias, 1 drivers
S_000001607d8bfa30 .scope module, "dp" "datapath" 9 19, 14 22 0, S_000001607d746ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "ri";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /INPUT 1 "RegWriteM";
    .port_info 7 /INPUT 1 "MemWriteD";
    .port_info 8 /INPUT 1 "LoadD";
    .port_info 9 /INPUT 1 "BranchD";
    .port_info 10 /INPUT 1 "JumpD";
    .port_info 11 /INPUT 3 "AluControlE";
    .port_info 12 /INPUT 32 "ReadData";
    .port_info 13 /INPUT 1 "ByteD";
    .port_info 14 /INPUT 1 "ALUSrcE";
    .port_info 15 /INPUT 1 "BranchM";
    .port_info 16 /INPUT 1 "JumpM";
    .port_info 17 /INPUT 1 "ByteW";
    .port_info 18 /INPUT 1 "MemtoRegW";
    .port_info 19 /OUTPUT 32 "pcf";
    .port_info 20 /OUTPUT 1 "alu_busy";
    .port_info 21 /OUTPUT 32 "ALUOutM";
    .port_info 22 /OUTPUT 32 "WriteDataM";
    .port_info 23 /OUTPUT 1 "sendNop";
L_000001607d814fa0 .functor AND 1, v000001607d7fe340_0, v000001607d853220_0, C4<1>, C4<1>;
L_000001607d815160 .functor NOT 1, v000001607d8c4af0_0, C4<0>, C4<0>, C4<0>;
L_000001607d79d640 .functor AND 1, L_000001607d814fa0, L_000001607d815160, C4<1>, C4<1>;
L_000001607d79d5d0 .functor AND 1, L_000001607d8e05e0, v000001607d8c6380_0, C4<1>, C4<1>;
L_000001607d79d950 .functor NOT 1, v000001607d8c4af0_0, C4<0>, C4<0>, C4<0>;
L_000001607d79d9c0 .functor AND 1, v000001607d853220_0, L_000001607d79d950, C4<1>, C4<1>;
L_000001607d79cf40 .functor AND 1, L_000001607d8e05e0, v000001607d8c6380_0, C4<1>, C4<1>;
L_000001607d79d100 .functor OR 1, L_000001607d79cf40, L_000001607d8e0b80, C4<0>, C4<0>;
L_000001607d93bc70 .functor NOT 1, v000001607d8c4af0_0, C4<0>, C4<0>, C4<0>;
L_000001607d93bdc0 .functor AND 1, v000001607d853220_0, L_000001607d93bc70, C4<1>, C4<1>;
L_000001607d93be30 .functor NOT 1, v000001607d8c4af0_0, C4<0>, C4<0>, C4<0>;
L_000001607d93c990 .functor AND 1, v000001607d853220_0, L_000001607d93be30, C4<1>, C4<1>;
L_000001607d93c4c0 .functor NOT 1, v000001607d8c4af0_0, C4<0>, C4<0>, C4<0>;
L_000001607d93bce0 .functor AND 1, v000001607d853220_0, L_000001607d93c4c0, C4<1>, C4<1>;
v000001607d8d5cd0_0 .net "ALUOutM", 31 0, v000001607d8c3bf0_0;  alias, 1 drivers
v000001607d8d5af0_0 .net "ALUOutW", 31 0, v000001607d8d37f0_0;  1 drivers
v000001607d8d5eb0_0 .net "ALUSrcE", 0 0, L_000001607d8e13a0;  alias, 1 drivers
v000001607d8d6630_0 .net "AluControlE", 2 0, v000001607d8bda70_0;  alias, 1 drivers
v000001607d8d6310_0 .net "BranchD", 0 0, L_000001607d8df5a0;  alias, 1 drivers
v000001607d8d6810_0 .net "BranchM", 0 0, L_000001607d8e05e0;  alias, 1 drivers
v000001607d8d63b0_0 .net "ByteD", 0 0, L_000001607d8e0720;  alias, 1 drivers
v000001607d8d6bd0_0 .net "ByteResultW", 7 0, L_000001607d8e22a0;  1 drivers
v000001607d8d69f0_0 .net "ByteStoreExt", 31 0, L_000001607d8df460;  1 drivers
v000001607d8d7170_0 .net "ByteW", 0 0, L_000001607d8e1760;  alias, 1 drivers
v000001607d8d6450_0 .net "ExtByteResultW", 31 0, L_000001607d8e2e80;  1 drivers
v000001607d8d6a90_0 .net "JumpD", 0 0, L_000001607d8dfaa0;  alias, 1 drivers
v000001607d8d68b0_0 .net "JumpM", 0 0, L_000001607d8e0b80;  alias, 1 drivers
v000001607d8d6130_0 .net "LoadD", 0 0, L_000001607d8e00e0;  alias, 1 drivers
v000001607d8d6b30_0 .net "MemWriteD", 0 0, L_000001607d8d83e0;  alias, 1 drivers
v000001607d8d61d0_0 .net "MemtoRegW", 0 0, L_000001607d8df320;  alias, 1 drivers
v000001607d8d5b90_0 .net "ReadData", 31 0, v000001607d854580_0;  alias, 1 drivers
v000001607d8d64f0_0 .net "ReadDataW", 31 0, v000001607d8d3890_0;  1 drivers
v000001607d8d6590_0 .net "RegWriteM", 0 0, L_000001607d8e1080;  alias, 1 drivers
v000001607d8d6db0_0 .net "RegWriteW", 0 0, L_000001607d8e16c0;  alias, 1 drivers
v000001607d8d6c70_0 .net "ResultW", 31 0, L_000001607d8e1d00;  1 drivers
v000001607d8d6e50_0 .net "SignImmD", 31 0, v000001607d8d6090_0;  1 drivers
v000001607d8d66d0_0 .net "SignImmE", 31 0, v000001607d8c6420_0;  1 drivers
v000001607d8d6f90_0 .net "SrcAE", 31 0, v000001607d8c6060_0;  1 drivers
v000001607d8d70d0_0 .net "SrcBE", 31 0, L_000001607d8e2840;  1 drivers
v000001607d8d5c30_0 .net "StoreDataD", 31 0, L_000001607d8e0f40;  1 drivers
v000001607d8d6950_0 .net "WriteDataE", 31 0, v000001607d8c6e20_0;  1 drivers
v000001607d8d5d70_0 .net "WriteDataM", 31 0, v000001607d8c4550_0;  alias, 1 drivers
v000001607d8d5e10_0 .net "WriteDataRFW", 31 0, L_000001607d8e1bc0;  1 drivers
v000001607d8d5f50_0 .net "WriteRegE", 4 0, v000001607d8c6a60_0;  1 drivers
v000001607d8d5ff0_0 .net "WriteRegM", 4 0, v000001607d8c53e0_0;  1 drivers
v000001607d8da0a0_0 .net "WriteRegW", 4 0, v000001607d8d4790_0;  1 drivers
v000001607d8dafa0_0 .net *"_ivl_0", 0 0, L_000001607d814fa0;  1 drivers
v000001607d8d9ec0_0 .net *"_ivl_12", 0 0, L_000001607d79cf40;  1 drivers
v000001607d8da3c0_0 .net *"_ivl_15", 0 0, L_000001607d79d100;  1 drivers
v000001607d8db040_0 .net *"_ivl_16", 31 0, L_000001607d8e09a0;  1 drivers
L_000001607d8e32d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001607d8da460_0 .net *"_ivl_19", 30 0, L_000001607d8e32d8;  1 drivers
v000001607d8da500_0 .net *"_ivl_2", 0 0, L_000001607d815160;  1 drivers
L_000001607d8e3320 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001607d8d9c40_0 .net/2u *"_ivl_20", 31 0, L_000001607d8e3320;  1 drivers
v000001607d8db0e0_0 .net *"_ivl_22", 0 0, L_000001607d8e11c0;  1 drivers
L_000001607d8e3368 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001607d8da5a0_0 .net/2s *"_ivl_24", 1 0, L_000001607d8e3368;  1 drivers
L_000001607d8e33b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001607d8daf00_0 .net/2s *"_ivl_26", 1 0, L_000001607d8e33b0;  1 drivers
v000001607d8da1e0_0 .net *"_ivl_28", 1 0, L_000001607d8e04a0;  1 drivers
v000001607d8d9e20_0 .net *"_ivl_38", 0 0, L_000001607d93bc70;  1 drivers
v000001607d8db180_0 .net *"_ivl_48", 0 0, L_000001607d93be30;  1 drivers
v000001607d8dab40_0 .net *"_ivl_52", 0 0, L_000001607d93c4c0;  1 drivers
v000001607d8da820_0 .net *"_ivl_8", 0 0, L_000001607d79d950;  1 drivers
v000001607d8dadc0_0 .net "alu_busy", 0 0, v000001607d8c4af0_0;  alias, 1 drivers
v000001607d8dad20_0 .net "aluresult", 31 0, v000001607d8c3fb0_0;  1 drivers
v000001607d8da960_0 .net "bMux_PC_output", 31 0, L_000001607d8e1580;  1 drivers
v000001607d8da6e0_0 .net "b_alu_result", 31 0, v000001607d8c4190_0;  1 drivers
v000001607d8da640_0 .net "b_alu_result_", 31 0, v000001607d8c3290_0;  1 drivers
v000001607d8dae60_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8da8c0_0 .net "dhit", 0 0, v000001607d853220_0;  alias, 1 drivers
v000001607d8d9f60_0 .net "finalPC", 31 0, L_000001607d8e1120;  1 drivers
v000001607d8da780_0 .net "forwardA", 1 0, L_000001607d93c450;  1 drivers
v000001607d8da000_0 .net "forwardB", 1 0, L_000001607d93c920;  1 drivers
v000001607d8da140_0 .net "fwAoutput", 31 0, v000001607d8c69c0_0;  1 drivers
v000001607d8da280_0 .net "fwBoutput", 31 0, v000001607d8d2e50_0;  1 drivers
v000001607d8d9ce0_0 .net "instr", 31 0, v000001607d8d1f50_0;  1 drivers
v000001607d8da320_0 .net "pcDE", 31 0, v000001607d8c58e0_0;  1 drivers
v000001607d8d9b00_0 .net "pcEM", 31 0, v000001607d8c3b50_0;  1 drivers
v000001607d8daa00_0 .net "pcFD", 31 0, v000001607d8d2c70_0;  1 drivers
v000001607d8daaa0_0 .net "pc_", 31 0, v000001607d8d41f0_0;  1 drivers
v000001607d8d9ba0_0 .net "pc_en", 0 0, v000001607d7fe340_0;  alias, 1 drivers
v000001607d8dabe0_0 .net "pcf", 31 0, v000001607d8d3b10_0;  alias, 1 drivers
v000001607d8d9d80_0 .net "ra1", 4 0, L_000001607d8e18a0;  1 drivers
v000001607d8dac80_0 .net "ra1_out", 4 0, v000001607d8c5a20_0;  1 drivers
v000001607d8d7ee0_0 .net "ra2", 4 0, L_000001607d8e0680;  1 drivers
v000001607d8d85c0_0 .net "ra2_out", 4 0, v000001607d8c5700_0;  1 drivers
v000001607d8d8ac0_0 .net "rd1", 31 0, L_000001607d8dfe60;  1 drivers
v000001607d8d8e80_0 .net "rd2", 31 0, L_000001607d8df640;  1 drivers
v000001607d8d7300_0 .net "rd2E", 31 0, v000001607d8c6100_0;  1 drivers
v000001607d8d91a0_0 .net "reset", 0 0, v000001607d8d74e0_0;  alias, 1 drivers
v000001607d8d8480_0 .net "ri", 31 0, v000001607d80bf90_0;  alias, 1 drivers
v000001607d8d92e0_0 .net "sendNop", 0 0, L_000001607d8e1800;  alias, 1 drivers
v000001607d8d94c0_0 .net "zero_", 0 0, v000001607d8c6380_0;  1 drivers
v000001607d8d9240_0 .net "zero_flag", 0 0, v000001607d8c44b0_0;  1 drivers
L_000001607d8e09a0 .concat [ 1 31 0 0], L_000001607d79d100, L_000001607d8e32d8;
L_000001607d8e11c0 .cmp/eq 32, L_000001607d8e09a0, L_000001607d8e3320;
L_000001607d8e04a0 .functor MUXZ 2, L_000001607d8e33b0, L_000001607d8e3368, L_000001607d8e11c0, C4<>;
L_000001607d8e1800 .part L_000001607d8e04a0, 0, 1;
L_000001607d8e18a0 .part v000001607d8d1f50_0, 15, 5;
L_000001607d8e0680 .part v000001607d8d1f50_0, 20, 5;
L_000001607d8e0ea0 .part L_000001607d8df640, 0, 8;
L_000001607d8e28e0 .part v000001607d8d1f50_0, 7, 5;
L_000001607d8e20c0 .part v000001607d8d37f0_0, 0, 2;
L_000001607d8e2de0 .part v000001607d8d3890_0, 24, 8;
L_000001607d8e2a20 .part v000001607d8d3890_0, 16, 8;
L_000001607d8e2ac0 .part v000001607d8d3890_0, 8, 8;
L_000001607d8e1b20 .part v000001607d8d3890_0, 0, 8;
S_000001607d8bfd50 .scope module, "alu" "alu" 14 86, 15 6 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 32 "Y";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "busy";
L_000001607d93b6c0 .functor NOT 32, L_000001607d8e2840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001607d8c4a50_0 .net "A", 31 0, v000001607d8c69c0_0;  alias, 1 drivers
v000001607d8c3ab0_0 .net "B", 31 0, L_000001607d8e2840;  alias, 1 drivers
v000001607d8c4050_0 .net "Bout", 31 0, L_000001607d8e2160;  1 drivers
v000001607d8c4410_0 .net "F", 2 0, v000001607d8bda70_0;  alias, 1 drivers
v000001607d8c3f10_0 .net "M", 31 0, L_000001607d8e1ee0;  1 drivers
v000001607d8c4eb0_0 .net "S", 31 0, L_000001607d8e2200;  1 drivers
v000001607d8c3fb0_0 .var "Y", 31 0;
v000001607d8c3510_0 .net *"_ivl_1", 0 0, L_000001607d8e2ca0;  1 drivers
v000001607d8c45f0_0 .net *"_ivl_10", 31 0, L_000001607d8e3060;  1 drivers
L_000001607d8e37e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001607d8c4230_0 .net *"_ivl_13", 30 0, L_000001607d8e37e8;  1 drivers
v000001607d8c4cd0_0 .net *"_ivl_2", 31 0, L_000001607d93b6c0;  1 drivers
v000001607d8c49b0_0 .net *"_ivl_6", 31 0, L_000001607d8e1c60;  1 drivers
v000001607d8c5090_0 .net *"_ivl_9", 0 0, L_000001607d8e2660;  1 drivers
v000001607d8c4af0_0 .var "busy", 0 0;
v000001607d8c3a10_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8c44b0_0 .var "zero_flag", 0 0;
E_000001607d83d150/0 .event anyedge, v000001607d8bda70_0, v000001607d8c4a50_0, v000001607d8c4050_0, v000001607d8c4eb0_0;
E_000001607d83d150/1 .event anyedge, v000001607d8c3ab0_0, v000001607d8c3fb0_0;
E_000001607d83d150 .event/or E_000001607d83d150/0, E_000001607d83d150/1;
L_000001607d8e2ca0 .part v000001607d8bda70_0, 2, 1;
L_000001607d8e2160 .functor MUXZ 32, L_000001607d8e2840, L_000001607d93b6c0, L_000001607d8e2ca0, C4<>;
L_000001607d8e1c60 .arith/sum 32, v000001607d8c69c0_0, L_000001607d8e2160;
L_000001607d8e2660 .part v000001607d8bda70_0, 2, 1;
L_000001607d8e3060 .concat [ 1 31 0 0], L_000001607d8e2660, L_000001607d8e37e8;
L_000001607d8e2200 .arith/sum 32, L_000001607d8e1c60, L_000001607d8e3060;
L_000001607d8e1ee0 .arith/mult 32, v000001607d8c69c0_0, L_000001607d8e2840;
S_000001607d8bf8a0 .scope module, "aluPC" "aluPC" 14 87, 16 1 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /OUTPUT 32 "b_alu_result";
v000001607d8c40f0_0 .net "PC", 31 0, v000001607d8c58e0_0;  alias, 1 drivers
v000001607d8c4190_0 .var "b_alu_result", 31 0;
v000001607d8c42d0_0 .net "imm", 31 0, v000001607d8c6420_0;  alias, 1 drivers
E_000001607d83d3d0 .event anyedge, v000001607d8c40f0_0, v000001607d8c42d0_0;
S_000001607d8bf260 .scope module, "alureg" "alureg" 14 88, 17 1 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcDE";
    .port_info 3 /INPUT 32 "aluresult";
    .port_info 4 /INPUT 1 "zero_flag";
    .port_info 5 /INPUT 32 "b_alu_result";
    .port_info 6 /INPUT 32 "WriteDataE";
    .port_info 7 /INPUT 5 "writereg_";
    .port_info 8 /INPUT 1 "sendNop";
    .port_info 9 /OUTPUT 32 "aluout";
    .port_info 10 /OUTPUT 1 "zero_flagM";
    .port_info 11 /OUTPUT 32 "b_alu_result_";
    .port_info 12 /OUTPUT 32 "WriteDataM";
    .port_info 13 /OUTPUT 5 "writereg";
    .port_info 14 /OUTPUT 32 "pcEM";
v000001607d8c5130_0 .net "WriteDataE", 31 0, v000001607d8c6e20_0;  alias, 1 drivers
v000001607d8c4550_0 .var "WriteDataM", 31 0;
v000001607d8c3bf0_0 .var "aluout", 31 0;
v000001607d8c33d0_0 .net "aluresult", 31 0, v000001607d8c3fb0_0;  alias, 1 drivers
v000001607d8c4f50_0 .net "b_alu_result", 31 0, v000001607d8c4190_0;  alias, 1 drivers
v000001607d8c3290_0 .var "b_alu_result_", 31 0;
v000001607d8c4ff0_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8c3650_0 .net "en", 0 0, L_000001607d93c990;  1 drivers
v000001607d8c38d0_0 .net "pcDE", 31 0, v000001607d8c58e0_0;  alias, 1 drivers
v000001607d8c3b50_0 .var "pcEM", 31 0;
v000001607d8c6b00_0 .net "sendNop", 0 0, L_000001607d8e1800;  alias, 1 drivers
v000001607d8c53e0_0 .var "writereg", 4 0;
v000001607d8c5980_0 .net "writereg_", 4 0, v000001607d8c6a60_0;  alias, 1 drivers
v000001607d8c6c40_0 .net "zero_flag", 0 0, v000001607d8c44b0_0;  alias, 1 drivers
v000001607d8c6380_0 .var "zero_flagM", 0 0;
S_000001607d8bf580 .scope module, "areg" "areg" 14 79, 18 1 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcFD";
    .port_info 3 /INPUT 32 "rd1";
    .port_info 4 /INPUT 32 "rd2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "SignImm_";
    .port_info 7 /INPUT 1 "sendNop";
    .port_info 8 /INPUT 5 "ra1";
    .port_info 9 /INPUT 5 "ra2";
    .port_info 10 /OUTPUT 32 "SrcAE";
    .port_info 11 /OUTPUT 32 "SrcBE";
    .port_info 12 /OUTPUT 5 "WriteRegE";
    .port_info 13 /OUTPUT 32 "WriteDataE";
    .port_info 14 /OUTPUT 32 "SignImm";
    .port_info 15 /OUTPUT 32 "pcDE";
    .port_info 16 /OUTPUT 5 "ra1_out";
    .port_info 17 /OUTPUT 5 "ra2_out";
v000001607d8c6420_0 .var "SignImm", 31 0;
v000001607d8c5fc0_0 .net "SignImm_", 31 0, v000001607d8d6090_0;  alias, 1 drivers
v000001607d8c6060_0 .var "SrcAE", 31 0;
v000001607d8c6100_0 .var "SrcBE", 31 0;
v000001607d8c6e20_0 .var "WriteDataE", 31 0;
v000001607d8c6a60_0 .var "WriteRegE", 4 0;
v000001607d8c5520_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8c64c0_0 .net "en", 0 0, L_000001607d93bdc0;  1 drivers
v000001607d8c58e0_0 .var "pcDE", 31 0;
v000001607d8c6d80_0 .net "pcFD", 31 0, v000001607d8d2c70_0;  alias, 1 drivers
v000001607d8c5c00_0 .net "ra1", 4 0, L_000001607d8e18a0;  alias, 1 drivers
v000001607d8c5a20_0 .var "ra1_out", 4 0;
v000001607d8c5840_0 .net "ra2", 4 0, L_000001607d8e0680;  alias, 1 drivers
v000001607d8c5700_0 .var "ra2_out", 4 0;
v000001607d8c6560_0 .net "rd", 4 0, L_000001607d8e28e0;  1 drivers
v000001607d8c6600_0 .net "rd1", 31 0, L_000001607d8dfe60;  alias, 1 drivers
v000001607d8c61a0_0 .net "rd2", 31 0, L_000001607d8e0f40;  alias, 1 drivers
v000001607d8c62e0_0 .net "sendNop", 0 0, L_000001607d8e1800;  alias, 1 drivers
S_000001607d8bfbc0 .scope module, "extbytewrite" "signext" 14 97, 19 6 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_000001607d83d210 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000001000>;
v000001607d8c5de0_0 .net *"_ivl_1", 0 0, L_000001607d8e1f80;  1 drivers
v000001607d8c5b60_0 .net *"_ivl_2", 7 0, L_000001607d8e2b60;  1 drivers
v000001607d8c6ec0_0 .net *"_ivl_4", 15 0, L_000001607d8e2c00;  1 drivers
L_000001607d8e3830 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001607d8c52a0_0 .net *"_ivl_9", 15 0, L_000001607d8e3830;  1 drivers
v000001607d8c6ba0_0 .net "a", 7 0, L_000001607d8e22a0;  alias, 1 drivers
v000001607d8c6ce0_0 .net "y", 31 0, L_000001607d8e2e80;  alias, 1 drivers
L_000001607d8e1f80 .part L_000001607d8e22a0, 7, 1;
LS_000001607d8e2b60_0_0 .concat [ 1 1 1 1], L_000001607d8e1f80, L_000001607d8e1f80, L_000001607d8e1f80, L_000001607d8e1f80;
LS_000001607d8e2b60_0_4 .concat [ 1 1 1 1], L_000001607d8e1f80, L_000001607d8e1f80, L_000001607d8e1f80, L_000001607d8e1f80;
L_000001607d8e2b60 .concat [ 4 4 0 0], LS_000001607d8e2b60_0_0, LS_000001607d8e2b60_0_4;
L_000001607d8e2c00 .concat [ 8 8 0 0], L_000001607d8e22a0, L_000001607d8e2b60;
L_000001607d8e2e80 .concat [ 16 16 0 0], L_000001607d8e2c00, L_000001607d8e3830;
S_000001607d8d0d50 .scope module, "extrd2" "signext" 14 76, 19 6 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_000001607d83d6d0 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000001000>;
v000001607d8c6740_0 .net *"_ivl_1", 0 0, L_000001607d8e19e0;  1 drivers
v000001607d8c5ca0_0 .net *"_ivl_2", 7 0, L_000001607d8dffa0;  1 drivers
v000001607d8c6240_0 .net *"_ivl_4", 15 0, L_000001607d8e1a80;  1 drivers
L_000001607d8e3710 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001607d8c67e0_0 .net *"_ivl_9", 15 0, L_000001607d8e3710;  1 drivers
v000001607d8c5660_0 .net "a", 7 0, L_000001607d8e0ea0;  1 drivers
v000001607d8c66a0_0 .net "y", 31 0, L_000001607d8df460;  alias, 1 drivers
L_000001607d8e19e0 .part L_000001607d8e0ea0, 7, 1;
LS_000001607d8dffa0_0_0 .concat [ 1 1 1 1], L_000001607d8e19e0, L_000001607d8e19e0, L_000001607d8e19e0, L_000001607d8e19e0;
LS_000001607d8dffa0_0_4 .concat [ 1 1 1 1], L_000001607d8e19e0, L_000001607d8e19e0, L_000001607d8e19e0, L_000001607d8e19e0;
L_000001607d8dffa0 .concat [ 4 4 0 0], LS_000001607d8dffa0_0_0, LS_000001607d8dffa0_0_4;
L_000001607d8e1a80 .concat [ 8 8 0 0], L_000001607d8e0ea0, L_000001607d8dffa0;
L_000001607d8df460 .concat [ 16 16 0 0], L_000001607d8e1a80, L_000001607d8e3710;
S_000001607d8d08a0 .scope module, "forwardUnit" "forwardUnit" 14 90, 20 2 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "r1A";
    .port_info 1 /INPUT 5 "r1B";
    .port_info 2 /INPUT 1 "regWriteM";
    .port_info 3 /INPUT 1 "regWriteW";
    .port_info 4 /INPUT 5 "rd_M";
    .port_info 5 /INPUT 5 "rd_W";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
L_000001607d93c450 .functor BUFZ 2, v000001607d8c70a0_0, C4<00>, C4<00>, C4<00>;
L_000001607d93c920 .functor BUFZ 2, v000001607d8c7140_0, C4<00>, C4<00>, C4<00>;
v000001607d8c6880_0 .net "ForwardA", 1 0, L_000001607d93c450;  alias, 1 drivers
v000001607d8c6f60_0 .net "ForwardB", 1 0, L_000001607d93c920;  alias, 1 drivers
v000001607d8c5d40_0 .net "r1A", 4 0, v000001607d8c5a20_0;  alias, 1 drivers
v000001607d8c5e80_0 .net "r1B", 4 0, v000001607d8c5700_0;  alias, 1 drivers
v000001607d8c55c0_0 .net "rd_M", 4 0, v000001607d8c53e0_0;  alias, 1 drivers
v000001607d8c5f20_0 .net "rd_W", 4 0, v000001607d8d4790_0;  alias, 1 drivers
v000001607d8c57a0_0 .net "regWriteM", 0 0, L_000001607d8e1080;  alias, 1 drivers
v000001607d8c6920_0 .net "regWriteW", 0 0, L_000001607d8e16c0;  alias, 1 drivers
v000001607d8c70a0_0 .var "solA", 1 0;
v000001607d8c7140_0 .var "solB", 1 0;
E_000001607d83d790/0 .event anyedge, v000001607d8c2cc0_0, v000001607d8c53e0_0, v000001607d8c5a20_0, v000001607d8c1dc0_0;
E_000001607d83d790/1 .event anyedge, v000001607d8c5f20_0, v000001607d8c5700_0;
E_000001607d83d790 .event/or E_000001607d83d790/0, E_000001607d83d790/1;
S_000001607d8cf450 .scope module, "fwA" "mux4Full" 14 83, 21 6 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 32 "d3";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d1";
    .port_info 4 /INPUT 32 "d0";
    .port_info 5 /OUTPUT 32 "Y";
P_000001607d83d190 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v000001607d8c69c0_0 .var "Y", 31 0;
v000001607d8c7000_0 .net "d0", 31 0, v000001607d8c6060_0;  alias, 1 drivers
v000001607d8c5340_0 .net "d1", 31 0, L_000001607d8e1d00;  alias, 1 drivers
v000001607d8c5480_0 .net "d2", 31 0, v000001607d8c3bf0_0;  alias, 1 drivers
L_000001607d8e3758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001607d8d1af0_0 .net "d3", 31 0, L_000001607d8e3758;  1 drivers
v000001607d8d1690_0 .net "s", 1 0, L_000001607d93c450;  alias, 1 drivers
E_000001607d83d7d0/0 .event anyedge, v000001607d8c6880_0, v000001607d8c6060_0, v000001607d8c5340_0, v000001607d8537c0_0;
E_000001607d83d7d0/1 .event anyedge, v000001607d8d1af0_0;
E_000001607d83d7d0 .event/or E_000001607d83d7d0/0, E_000001607d83d7d0/1;
S_000001607d8cf2c0 .scope module, "fwB" "mux4Full" 14 84, 21 6 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 32 "d3";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d1";
    .port_info 4 /INPUT 32 "d0";
    .port_info 5 /OUTPUT 32 "Y";
P_000001607d83d490 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v000001607d8d2e50_0 .var "Y", 31 0;
v000001607d8d2a90_0 .net "d0", 31 0, v000001607d8c6100_0;  alias, 1 drivers
v000001607d8d24f0_0 .net "d1", 31 0, L_000001607d8e1d00;  alias, 1 drivers
v000001607d8d28b0_0 .net "d2", 31 0, v000001607d8c3bf0_0;  alias, 1 drivers
L_000001607d8e37a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001607d8d2450_0 .net "d3", 31 0, L_000001607d8e37a0;  1 drivers
v000001607d8d2d10_0 .net "s", 1 0, L_000001607d93c920;  alias, 1 drivers
E_000001607d83d410/0 .event anyedge, v000001607d8c6f60_0, v000001607d8c6100_0, v000001607d8c5340_0, v000001607d8537c0_0;
E_000001607d83d410/1 .event anyedge, v000001607d8d2450_0;
E_000001607d83d410 .event/or E_000001607d83d410/0, E_000001607d83d410/1;
S_000001607d8d0260 .scope module, "instreg" "instreg" 14 69, 22 1 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "dhit";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "rd";
    .port_info 4 /OUTPUT 32 "instr";
    .port_info 5 /OUTPUT 32 "pcFD";
v000001607d8d2590_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8d1870_0 .net "dhit", 0 0, L_000001607d79d9c0;  1 drivers
v000001607d8d1f50_0 .var "instr", 31 0;
v000001607d8d2b30_0 .net "pc", 31 0, v000001607d8d3b10_0;  alias, 1 drivers
v000001607d8d2c70_0 .var "pcFD", 31 0;
v000001607d8d2950_0 .net "rd", 31 0, v000001607d80bf90_0;  alias, 1 drivers
S_000001607d8d1070 .scope module, "muxALUSrcBE" "mux2" 14 85, 23 6 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001607d83dc90 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000100000>;
v000001607d8d1a50_0 .net "d0", 31 0, v000001607d8d2e50_0;  alias, 1 drivers
v000001607d8d2130_0 .net "d1", 31 0, v000001607d8c6420_0;  alias, 1 drivers
v000001607d8d30d0_0 .net "s", 0 0, L_000001607d8e13a0;  alias, 1 drivers
v000001607d8d2770_0 .net "y", 31 0, L_000001607d8e2840;  alias, 1 drivers
L_000001607d8e2840 .functor MUXZ 32, v000001607d8d2e50_0, v000001607d8c6420_0, L_000001607d8e13a0, C4<>;
S_000001607d8d0a30 .scope module, "muxMemToReg" "mux2" 14 100, 23 6 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001607d83d9d0 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000100000>;
v000001607d8d17d0_0 .net "d0", 31 0, v000001607d8d37f0_0;  alias, 1 drivers
v000001607d8d2db0_0 .net "d1", 31 0, v000001607d8d3890_0;  alias, 1 drivers
v000001607d8d2310_0 .net "s", 0 0, L_000001607d8df320;  alias, 1 drivers
v000001607d8d1730_0 .net "y", 31 0, L_000001607d8e1d00;  alias, 1 drivers
L_000001607d8e1d00 .functor MUXZ 32, v000001607d8d37f0_0, v000001607d8d3890_0, L_000001607d8df320, C4<>;
S_000001607d8cff40 .scope module, "muxPCBranch" "mux2" 14 66, 23 6 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001607d83d850 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000100000>;
v000001607d8d1d70_0 .net "d0", 31 0, v000001607d8d41f0_0;  alias, 1 drivers
v000001607d8d15f0_0 .net "d1", 31 0, v000001607d8c3290_0;  alias, 1 drivers
v000001607d8d14b0_0 .net "s", 0 0, L_000001607d79d5d0;  1 drivers
v000001607d8d2630_0 .net "y", 31 0, L_000001607d8e1580;  alias, 1 drivers
L_000001607d8e1580 .functor MUXZ 32, v000001607d8d41f0_0, v000001607d8c3290_0, L_000001607d79d5d0, C4<>;
S_000001607d8d0bc0 .scope module, "muxPCJump" "mux2" 14 67, 23 6 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001607d83d8d0 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000100000>;
v000001607d8d29f0_0 .net "d0", 31 0, L_000001607d8e1580;  alias, 1 drivers
v000001607d8d21d0_0 .net "d1", 31 0, v000001607d8c3bf0_0;  alias, 1 drivers
v000001607d8d2ef0_0 .net "s", 0 0, L_000001607d8e0b80;  alias, 1 drivers
v000001607d8d1550_0 .net "y", 31 0, L_000001607d8e1120;  alias, 1 drivers
L_000001607d8e1120 .functor MUXZ 32, L_000001607d8e1580, v000001607d8c3bf0_0, L_000001607d8e0b80, C4<>;
S_000001607d8d03f0 .scope module, "muxStoreData" "mux2" 14 77, 23 6 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001607d83dbd0 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000100000>;
v000001607d8d2bd0_0 .net "d0", 31 0, L_000001607d8df640;  alias, 1 drivers
v000001607d8d2f90_0 .net "d1", 31 0, L_000001607d8df460;  alias, 1 drivers
v000001607d8d3030_0 .net "s", 0 0, L_000001607d8e0720;  alias, 1 drivers
v000001607d8d23b0_0 .net "y", 31 0, L_000001607d8e0f40;  alias, 1 drivers
L_000001607d8e0f40 .functor MUXZ 32, L_000001607d8df640, L_000001607d8df460, L_000001607d8e0720, C4<>;
S_000001607d8cfdb0 .scope module, "muxbyte" "mux4" 14 96, 24 8 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 8 "d3";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d1";
    .port_info 4 /INPUT 8 "d0";
    .port_info 5 /OUTPUT 8 "y";
P_000001607d83ced0 .param/l "WIDTH" 0 24 8, +C4<00000000000000000000000000001000>;
v000001607d8d1cd0_0 .net "d0", 7 0, L_000001607d8e1b20;  1 drivers
v000001607d8d1e10_0 .net "d1", 7 0, L_000001607d8e2ac0;  1 drivers
v000001607d8d1eb0_0 .net "d2", 7 0, L_000001607d8e2a20;  1 drivers
v000001607d8d2090_0 .net "d3", 7 0, L_000001607d8e2de0;  1 drivers
v000001607d8d32f0_0 .net "i0", 7 0, L_000001607d8e2d40;  1 drivers
v000001607d8d3750_0 .net "i1", 7 0, L_000001607d8e27a0;  1 drivers
v000001607d8d3c50_0 .net "s", 1 0, L_000001607d8e20c0;  1 drivers
v000001607d8d3a70_0 .net "y", 7 0, L_000001607d8e22a0;  alias, 1 drivers
E_000001607d83d950/0 .event anyedge, v000001607d8d2270_0, v000001607d8d26d0_0, v000001607d8d12d0_0, v000001607d8d1ff0_0;
E_000001607d83d950/1 .event anyedge, v000001607d8c6ba0_0, v000001607d8d3c50_0;
E_000001607d83d950 .event/or E_000001607d83d950/0, E_000001607d83d950/1;
L_000001607d8e2fc0 .part L_000001607d8e20c0, 1, 1;
L_000001607d8e31a0 .part L_000001607d8e20c0, 1, 1;
L_000001607d8e2980 .part L_000001607d8e20c0, 0, 1;
S_000001607d8cfc20 .scope module, "mux0" "mux2" 24 15, 23 6 0, S_000001607d8cfdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000001607d83cf10 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000001000>;
v000001607d8d2270_0 .net "d0", 7 0, L_000001607d8e1b20;  alias, 1 drivers
v000001607d8d12d0_0 .net "d1", 7 0, L_000001607d8e2a20;  alias, 1 drivers
v000001607d8d3170_0 .net "s", 0 0, L_000001607d8e2fc0;  1 drivers
v000001607d8d19b0_0 .net "y", 7 0, L_000001607d8e2d40;  alias, 1 drivers
L_000001607d8e2d40 .functor MUXZ 8, L_000001607d8e1b20, L_000001607d8e2a20, L_000001607d8e2fc0, C4<>;
S_000001607d8cf900 .scope module, "mux1" "mux2" 24 16, 23 6 0, S_000001607d8cfdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000001607d83d590 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000001000>;
v000001607d8d26d0_0 .net "d0", 7 0, L_000001607d8e2ac0;  alias, 1 drivers
v000001607d8d1ff0_0 .net "d1", 7 0, L_000001607d8e2de0;  alias, 1 drivers
v000001607d8d1370_0 .net "s", 0 0, L_000001607d8e31a0;  1 drivers
v000001607d8d1410_0 .net "y", 7 0, L_000001607d8e27a0;  alias, 1 drivers
L_000001607d8e27a0 .functor MUXZ 8, L_000001607d8e2ac0, L_000001607d8e2de0, L_000001607d8e31a0, C4<>;
S_000001607d8d00d0 .scope module, "mux2" "mux2" 24 17, 23 6 0, S_000001607d8cfdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000001607d83cf50 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000001000>;
v000001607d8d1910_0 .net "d0", 7 0, L_000001607d8e2d40;  alias, 1 drivers
v000001607d8d1b90_0 .net "d1", 7 0, L_000001607d8e27a0;  alias, 1 drivers
v000001607d8d1c30_0 .net "s", 0 0, L_000001607d8e2980;  1 drivers
v000001607d8d2810_0 .net "y", 7 0, L_000001607d8e22a0;  alias, 1 drivers
L_000001607d8e22a0 .functor MUXZ 8, L_000001607d8e2d40, L_000001607d8e27a0, L_000001607d8e2980, C4<>;
S_000001607d8d0ee0 .scope module, "muxbytewrite" "mux2" 14 98, 23 6 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001607d83d010 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000100000>;
v000001607d8d4c90_0 .net "d0", 31 0, L_000001607d8e1d00;  alias, 1 drivers
v000001607d8d3570_0 .net "d1", 31 0, L_000001607d8e2e80;  alias, 1 drivers
v000001607d8d45b0_0 .net "s", 0 0, L_000001607d8e1760;  alias, 1 drivers
v000001607d8d5230_0 .net "y", 31 0, L_000001607d8e1bc0;  alias, 1 drivers
L_000001607d8e1bc0 .functor MUXZ 32, L_000001607d8e1d00, L_000001607d8e2e80, L_000001607d8e1760, C4<>;
S_000001607d8d0580 .scope module, "pc" "pc" 14 65, 25 1 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "pc_";
    .port_info 4 /OUTPUT 32 "pc";
v000001607d8d3e30_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8d3ed0_0 .net "en", 0 0, L_000001607d79d640;  1 drivers
v000001607d8d3b10_0 .var "pc", 31 0;
v000001607d8d4970_0 .net "pc_", 31 0, L_000001607d8e1120;  alias, 1 drivers
v000001607d8d3f70_0 .net "reset", 0 0, v000001607d8d74e0_0;  alias, 1 drivers
E_000001607d83d910 .event posedge, v000001607d8bee70_0, v000001607d8543a0_0;
S_000001607d8d0710 .scope module, "pc_plus4" "pc_plus4" 14 68, 26 1 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "pc_";
v000001607d8d3610_0 .net "pc", 31 0, v000001607d8d3b10_0;  alias, 1 drivers
v000001607d8d41f0_0 .var "pc_", 31 0;
E_000001607d83da90 .event anyedge, v000001607d854080_0;
S_000001607d8cf5e0 .scope module, "rdreg" "rdreg" 14 94, 27 1 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "rd";
    .port_info 3 /INPUT 5 "wrE";
    .port_info 4 /INPUT 32 "ALUOutM";
    .port_info 5 /OUTPUT 32 "result";
    .port_info 6 /OUTPUT 5 "wrW";
    .port_info 7 /OUTPUT 32 "ALUOutW";
v000001607d8d4830_0 .net "ALUOutM", 31 0, v000001607d8c3bf0_0;  alias, 1 drivers
v000001607d8d37f0_0 .var "ALUOutW", 31 0;
v000001607d8d4dd0_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8d4e70_0 .net "en", 0 0, L_000001607d93bce0;  1 drivers
v000001607d8d3d90_0 .net "rd", 31 0, v000001607d854580_0;  alias, 1 drivers
v000001607d8d3890_0 .var "result", 31 0;
v000001607d8d40b0_0 .net "wrE", 4 0, v000001607d8c53e0_0;  alias, 1 drivers
v000001607d8d4790_0 .var "wrW", 4 0;
S_000001607d8cf770 .scope module, "regfile" "regfile" 14 75, 28 7 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we3";
    .port_info 3 /INPUT 5 "ra1";
    .port_info 4 /INPUT 5 "ra2";
    .port_info 5 /INPUT 5 "wa3";
    .port_info 6 /INPUT 32 "wd3";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v000001607d8d3930_0 .net *"_ivl_0", 31 0, L_000001607d8e0040;  1 drivers
v000001607d8d4b50_0 .net *"_ivl_10", 6 0, L_000001607d8df3c0;  1 drivers
L_000001607d8e3488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001607d8d39d0_0 .net *"_ivl_13", 1 0, L_000001607d8e3488;  1 drivers
L_000001607d8e34d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001607d8d4010_0 .net/2u *"_ivl_14", 31 0, L_000001607d8e34d0;  1 drivers
v000001607d8d4510_0 .net *"_ivl_18", 31 0, L_000001607d8e0d60;  1 drivers
L_000001607d8e3518 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001607d8d5910_0 .net *"_ivl_21", 26 0, L_000001607d8e3518;  1 drivers
L_000001607d8e3560 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001607d8d50f0_0 .net/2u *"_ivl_22", 31 0, L_000001607d8e3560;  1 drivers
v000001607d8d3bb0_0 .net *"_ivl_24", 0 0, L_000001607d8e0400;  1 drivers
v000001607d8d4150_0 .net *"_ivl_26", 31 0, L_000001607d8e1940;  1 drivers
L_000001607d8e35a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001607d8d36b0_0 .net *"_ivl_29", 26 0, L_000001607d8e35a8;  1 drivers
L_000001607d8e33f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001607d8d3cf0_0 .net *"_ivl_3", 26 0, L_000001607d8e33f8;  1 drivers
L_000001607d8e35f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001607d8d4290_0 .net/2u *"_ivl_30", 31 0, L_000001607d8e35f0;  1 drivers
v000001607d8d52d0_0 .net *"_ivl_32", 0 0, L_000001607d8dfbe0;  1 drivers
v000001607d8d5410_0 .net *"_ivl_34", 31 0, L_000001607d8dfb40;  1 drivers
v000001607d8d4bf0_0 .net *"_ivl_36", 6 0, L_000001607d8dfc80;  1 drivers
L_000001607d8e3638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001607d8d4330_0 .net *"_ivl_39", 1 0, L_000001607d8e3638;  1 drivers
L_000001607d8e3440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001607d8d43d0_0 .net/2u *"_ivl_4", 31 0, L_000001607d8e3440;  1 drivers
L_000001607d8e3680 .functor BUFT 1, C4<00000000000000000000000100000010>, C4<0>, C4<0>, C4<0>;
v000001607d8d4470_0 .net/2u *"_ivl_40", 31 0, L_000001607d8e3680;  1 drivers
v000001607d8d4650_0 .net *"_ivl_42", 31 0, L_000001607d8df820;  1 drivers
L_000001607d8e36c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001607d8d46f0_0 .net/2u *"_ivl_44", 31 0, L_000001607d8e36c8;  1 drivers
v000001607d8d59b0_0 .net *"_ivl_6", 0 0, L_000001607d8e0fe0;  1 drivers
v000001607d8d48d0_0 .net *"_ivl_8", 31 0, L_000001607d8e0e00;  1 drivers
v000001607d8d5050_0 .net "clk", 0 0, v000001607d8d9880_0;  alias, 1 drivers
v000001607d8d4a10_0 .net "ra1", 4 0, L_000001607d8e18a0;  alias, 1 drivers
v000001607d8d55f0_0 .net "ra2", 4 0, L_000001607d8e0680;  alias, 1 drivers
v000001607d8d4ab0_0 .net "rd1", 31 0, L_000001607d8dfe60;  alias, 1 drivers
v000001607d8d4f10_0 .net "rd2", 31 0, L_000001607d8df640;  alias, 1 drivers
v000001607d8d4fb0_0 .net "reset", 0 0, v000001607d8d74e0_0;  alias, 1 drivers
v000001607d8d3390 .array "rf", 0 31, 31 0;
v000001607d8d5190_0 .net "wa3", 4 0, v000001607d8d4790_0;  alias, 1 drivers
v000001607d8d5370_0 .net "wd3", 31 0, L_000001607d8e1d00;  alias, 1 drivers
v000001607d8d54b0_0 .net "we3", 0 0, L_000001607d8e16c0;  alias, 1 drivers
E_000001607d83d4d0/0 .event anyedge, v000001607d8bee70_0;
E_000001607d83d4d0/1 .event posedge, v000001607d8543a0_0;
E_000001607d83d4d0 .event/or E_000001607d83d4d0/0, E_000001607d83d4d0/1;
L_000001607d8e0040 .concat [ 5 27 0 0], L_000001607d8e18a0, L_000001607d8e33f8;
L_000001607d8e0fe0 .cmp/ne 32, L_000001607d8e0040, L_000001607d8e3440;
L_000001607d8e0e00 .array/port v000001607d8d3390, L_000001607d8df3c0;
L_000001607d8df3c0 .concat [ 5 2 0 0], L_000001607d8e18a0, L_000001607d8e3488;
L_000001607d8dfe60 .functor MUXZ 32, L_000001607d8e34d0, L_000001607d8e0e00, L_000001607d8e0fe0, C4<>;
L_000001607d8e0d60 .concat [ 5 27 0 0], L_000001607d8e0680, L_000001607d8e3518;
L_000001607d8e0400 .cmp/ne 32, L_000001607d8e0d60, L_000001607d8e3560;
L_000001607d8e1940 .concat [ 5 27 0 0], L_000001607d8e0680, L_000001607d8e35a8;
L_000001607d8dfbe0 .cmp/ne 32, L_000001607d8e1940, L_000001607d8e35f0;
L_000001607d8dfb40 .array/port v000001607d8d3390, L_000001607d8dfc80;
L_000001607d8dfc80 .concat [ 5 2 0 0], L_000001607d8e0680, L_000001607d8e3638;
L_000001607d8df820 .functor MUXZ 32, L_000001607d8e3680, L_000001607d8dfb40, L_000001607d8dfbe0, C4<>;
L_000001607d8df640 .functor MUXZ 32, L_000001607d8e36c8, L_000001607d8df820, L_000001607d8e0400, C4<>;
S_000001607d8cfa90 .scope module, "signImm" "signextD" 14 78, 29 6 0, S_000001607d8bfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 1 "isLoad";
    .port_info 2 /INPUT 1 "isStore";
    .port_info 3 /INPUT 1 "isBranch";
    .port_info 4 /INPUT 1 "isJump";
    .port_info 5 /OUTPUT 32 "y";
v000001607d8d5550_0 .net *"_ivl_1", 0 0, L_000001607d8e02c0;  1 drivers
v000001607d8d5690_0 .net *"_ivl_11", 6 0, L_000001607d8dfd20;  1 drivers
v000001607d8d5730_0 .net *"_ivl_13", 4 0, L_000001607d8df780;  1 drivers
v000001607d8d57d0_0 .net *"_ivl_3", 0 0, L_000001607d8e0540;  1 drivers
v000001607d8d5870_0 .net *"_ivl_5", 5 0, L_000001607d8e07c0;  1 drivers
v000001607d8d5a50_0 .net *"_ivl_7", 3 0, L_000001607d8e0a40;  1 drivers
v000001607d8d3430_0 .net "instr", 31 0, v000001607d8d1f50_0;  alias, 1 drivers
v000001607d8d34d0_0 .net "isBranch", 0 0, L_000001607d8df5a0;  alias, 1 drivers
v000001607d8d6770_0 .net "isJump", 0 0, L_000001607d8dfaa0;  alias, 1 drivers
v000001607d8d6ef0_0 .net "isLoad", 0 0, L_000001607d8e00e0;  alias, 1 drivers
v000001607d8d6d10_0 .net "isStore", 0 0, L_000001607d8d83e0;  alias, 1 drivers
v000001607d8d7030_0 .net "tempBranch", 11 0, L_000001607d8df6e0;  1 drivers
v000001607d8d6270_0 .net "tempStore", 11 0, L_000001607d8e2f20;  1 drivers
v000001607d8d6090_0 .var "y", 31 0;
E_000001607d83d0d0/0 .event anyedge, v000001607d8c18c0_0, v000001607d8d1f50_0, v000001607d8c1fa0_0, v000001607d8d6270_0;
E_000001607d83d0d0/1 .event anyedge, v000001607d8c1460_0, v000001607d8d7030_0, v000001607d8c1a00_0;
E_000001607d83d0d0 .event/or E_000001607d83d0d0/0, E_000001607d83d0d0/1;
L_000001607d8e02c0 .part v000001607d8d1f50_0, 31, 1;
L_000001607d8e0540 .part v000001607d8d1f50_0, 7, 1;
L_000001607d8e07c0 .part v000001607d8d1f50_0, 25, 6;
L_000001607d8e0a40 .part v000001607d8d1f50_0, 8, 4;
L_000001607d8df6e0 .concat [ 4 6 1 1], L_000001607d8e0a40, L_000001607d8e07c0, L_000001607d8e0540, L_000001607d8e02c0;
L_000001607d8dfd20 .part v000001607d8d1f50_0, 25, 7;
L_000001607d8df780 .part v000001607d8d1f50_0, 7, 5;
L_000001607d8e2f20 .concat [ 5 7 0 0], L_000001607d8df780, L_000001607d8dfd20;
    .scope S_000001607d8bfee0;
T_0 ;
    %wait E_000001607d833710;
    %load/vec4 v000001607d8bded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001607d8bd250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001607d8bd4d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001607d8bdd90_0;
    %assign/vec4 v000001607d8bd4d0_0, 0;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001607d31e0b0;
T_1 ;
    %wait E_000001607d833710;
    %load/vec4 v000001607d8bdcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001607d8be470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001607d8beb50_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001607d8bea10_0;
    %assign/vec4 v000001607d8beb50_0, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001607d8bf3f0;
T_2 ;
    %wait E_000001607d833710;
    %load/vec4 v000001607d8be650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001607d8beab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001607d8bd570_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001607d8be330_0;
    %assign/vec4 v000001607d8bd570_0, 0;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001607d8c0070;
T_3 ;
    %wait E_000001607d833710;
    %load/vec4 v000001607d8be830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001607d8bec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001607d8be290_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001607d8be790_0;
    %assign/vec4 v000001607d8be290_0, 0;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001607d72b6c0;
T_4 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
    %end;
    .thread T_4;
    .scope S_000001607d72b6c0;
T_5 ;
    %wait E_000001607d832e50;
    %load/vec4 v000001607d8c2860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001607d8c1640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001607d8c1e60_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 927, 927, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v000001607d8c16e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
    %jmp T_5.14;
T_5.11 ;
    %pushi/vec4 668, 0, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 652, 0, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v000001607d8c16e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 284, 4, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 268, 4, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v000001607d8c16e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
    %jmp T_5.21;
T_5.19 ;
    %pushi/vec4 64, 0, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
    %jmp T_5.21;
T_5.21 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v000001607d8c16e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
    %jmp T_5.24;
T_5.22 ;
    %pushi/vec4 40, 0, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v000001607d8c16e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
    %jmp T_5.27;
T_5.25 ;
    %pushi/vec4 642, 128, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001607d8c2680_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001607d72b3a0;
T_6 ;
    %wait E_000001607d833710;
    %load/vec4 v000001607d8bd890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001607d8be3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001607d8bd9d0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001607d8bd6b0_0;
    %assign/vec4 v000001607d8bd9d0_0, 0;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001607d72b530;
T_7 ;
    %wait E_000001607d833710;
    %load/vec4 v000001607d8bf050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001607d8bdc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001607d8bda70_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001607d8be8d0_0;
    %assign/vec4 v000001607d8bda70_0, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001607d753540;
T_8 ;
    %wait E_000001607d833110;
    %load/vec4 v000001607d8bee70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001607d8be970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %load/vec4 v000001607d8bd7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v000001607d8bedd0_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001607d8bedd0_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001607d8bedd0_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001607d8bedd0_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001607d8bedd0_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001607d8bedd0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001607d753220;
T_9 ;
    %wait E_000001607d833550;
    %vpi_call/w 10 22 "$display", "At %d:", $time {0 0 0};
    %vpi_call/w 10 23 "$display", "CONTROLLER: funct3=%b, funct7=%b, opcode=%b, RegWrite=%b, MemWrite=%b, LoadD=%b, ByteD=%b, ALUSrcE=%b, ByteW=%b, MemtoRegW=%b, aluop=%b, ALUControl=%b", v000001607d8c4e10_0, v000001607d8c4370_0, v000001607d8c4c30_0, v000001607d8c3790_0, v000001607d8c4b90_0, v000001607d8c4730_0, v000001607d8c3d30_0, v000001607d8c29a0_0, v000001607d8c4690_0, v000001607d8c4870_0, v000001607d8c35b0_0, v000001607d8c2d60_0 {0 0 0};
    %vpi_call/w 10 25 "$display", "------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_9;
    .thread T_9;
    .scope S_000001607d8d0580;
T_10 ;
    %wait E_000001607d83d910;
    %load/vec4 v000001607d8d3f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001607d8d3b10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001607d8d3ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001607d8d4970_0;
    %assign/vec4 v000001607d8d3b10_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001607d8d0710;
T_11 ;
    %wait E_000001607d83da90;
    %load/vec4 v000001607d8d3610_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001607d8d41f0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001607d8d0260;
T_12 ;
    %wait E_000001607d833710;
    %load/vec4 v000001607d8d1870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001607d8d2950_0;
    %assign/vec4 v000001607d8d1f50_0, 0;
    %load/vec4 v000001607d8d2b30_0;
    %assign/vec4 v000001607d8d2c70_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001607d8cf770;
T_13 ;
    %wait E_000001607d83d4d0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %vpi_call/w 28 25 "$display", "Reg x5 value=%d and reg x9 value=%d", &A<v000001607d8d3390, 5>, &A<v000001607d8d3390, 9> {0 0 0};
    %load/vec4 v000001607d8d4fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
T_13.0 ;
    %load/vec4 v000001607d8d4fb0_0;
    %nor/r;
    %load/vec4 v000001607d8d54b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001607d8d5370_0;
    %load/vec4 v000001607d8d5190_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8d3390, 0, 4;
    %vpi_call/w 28 44 "$display", "+In regfile at %d output: in rf[%d]=%d", $time, v000001607d8d5190_0, v000001607d8d5370_0 {0 0 0};
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001607d8cfa90;
T_14 ;
    %wait E_000001607d83d0d0;
    %load/vec4 v000001607d8d6ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001607d8d3430_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001607d8d3430_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001607d8d6090_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001607d8d6d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001607d8d3430_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001607d8d6270_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001607d8d6090_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000001607d8d34d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v000001607d8d3430_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001607d8d7030_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001607d8d6090_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v000001607d8d6770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v000001607d8d3430_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001607d8d3430_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001607d8d6090_0, 0;
T_14.6 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001607d8bf580;
T_15 ;
    %wait E_000001607d833710;
    %load/vec4 v000001607d8c64c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001607d8c62e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001607d8c6060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001607d8c6100_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001607d8c6a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001607d8c6e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001607d8c6420_0, 0;
    %load/vec4 v000001607d8c6d80_0;
    %assign/vec4 v000001607d8c58e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001607d8c5a20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001607d8c5700_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000001607d8c6600_0;
    %assign/vec4 v000001607d8c6060_0, 0;
    %load/vec4 v000001607d8c61a0_0;
    %assign/vec4 v000001607d8c6100_0, 0;
    %load/vec4 v000001607d8c6560_0;
    %assign/vec4 v000001607d8c6a60_0, 0;
    %load/vec4 v000001607d8c61a0_0;
    %assign/vec4 v000001607d8c6e20_0, 0;
    %load/vec4 v000001607d8c5fc0_0;
    %assign/vec4 v000001607d8c6420_0, 0;
    %load/vec4 v000001607d8c6d80_0;
    %assign/vec4 v000001607d8c58e0_0, 0;
    %load/vec4 v000001607d8c5c00_0;
    %assign/vec4 v000001607d8c5a20_0, 0;
    %load/vec4 v000001607d8c5840_0;
    %assign/vec4 v000001607d8c5700_0, 0;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001607d8cf450;
T_16 ;
    %wait E_000001607d83d7d0;
    %load/vec4 v000001607d8d1690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %load/vec4 v000001607d8d1af0_0;
    %assign/vec4 v000001607d8c69c0_0, 0;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v000001607d8c7000_0;
    %assign/vec4 v000001607d8c69c0_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v000001607d8c5340_0;
    %assign/vec4 v000001607d8c69c0_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v000001607d8c5480_0;
    %assign/vec4 v000001607d8c69c0_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001607d8cf2c0;
T_17 ;
    %wait E_000001607d83d410;
    %load/vec4 v000001607d8d2d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %load/vec4 v000001607d8d2450_0;
    %assign/vec4 v000001607d8d2e50_0, 0;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v000001607d8d2a90_0;
    %assign/vec4 v000001607d8d2e50_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v000001607d8d24f0_0;
    %assign/vec4 v000001607d8d2e50_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v000001607d8d28b0_0;
    %assign/vec4 v000001607d8d2e50_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001607d8bfd50;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001607d8c44b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001607d8c4af0_0, 0;
    %end;
    .thread T_18;
    .scope S_000001607d8bfd50;
T_19 ;
    %wait E_000001607d83d150;
    %load/vec4 v000001607d8c4410_0;
    %dup/vec4;
    %pushi/vec4 0, 4, 3;
    %cmp/z;
    %jmp/1 T_19.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 4, 3;
    %cmp/z;
    %jmp/1 T_19.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 4, 3;
    %cmp/z;
    %jmp/1 T_19.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_19.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_19.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001607d8c4af0_0, 0;
    %jmp T_19.6;
T_19.0 ;
    %load/vec4 v000001607d8c4a50_0;
    %load/vec4 v000001607d8c4050_0;
    %and;
    %assign/vec4 v000001607d8c3fb0_0, 0;
    %jmp T_19.6;
T_19.1 ;
    %load/vec4 v000001607d8c4a50_0;
    %load/vec4 v000001607d8c4050_0;
    %or;
    %assign/vec4 v000001607d8c3fb0_0, 0;
    %jmp T_19.6;
T_19.2 ;
    %load/vec4 v000001607d8c4eb0_0;
    %assign/vec4 v000001607d8c3fb0_0, 0;
    %jmp T_19.6;
T_19.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d8c4af0_0, 0;
    %pushi/vec4 4, 0, 32;
T_19.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.8, 5;
    %jmp/1 T_19.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001607d833710;
    %load/vec4 v000001607d8c4a50_0;
    %load/vec4 v000001607d8c3ab0_0;
    %mul;
    %assign/vec4 v000001607d8c3fb0_0, 0;
    %jmp T_19.7;
T_19.8 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001607d8c4af0_0, 0;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v000001607d8c4eb0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %assign/vec4 v000001607d8c3fb0_0, 0;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
    %load/vec4 v000001607d8c3fb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d8c44b0_0, 0;
    %jmp T_19.10;
T_19.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001607d8c44b0_0, 0;
T_19.10 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001607d8bf8a0;
T_20 ;
    %wait E_000001607d83d3d0;
    %load/vec4 v000001607d8c40f0_0;
    %load/vec4 v000001607d8c42d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v000001607d8c4190_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001607d8bf260;
T_21 ;
    %wait E_000001607d833710;
    %load/vec4 v000001607d8c3650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000001607d8c6b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001607d8c3bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001607d8c6380_0, 0;
    %load/vec4 v000001607d8c4f50_0;
    %assign/vec4 v000001607d8c3290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001607d8c4550_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001607d8c53e0_0, 0;
    %load/vec4 v000001607d8c38d0_0;
    %assign/vec4 v000001607d8c3b50_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v000001607d8c33d0_0;
    %assign/vec4 v000001607d8c3bf0_0, 0;
    %load/vec4 v000001607d8c6c40_0;
    %assign/vec4 v000001607d8c6380_0, 0;
    %load/vec4 v000001607d8c4f50_0;
    %assign/vec4 v000001607d8c3290_0, 0;
    %load/vec4 v000001607d8c5130_0;
    %assign/vec4 v000001607d8c4550_0, 0;
    %load/vec4 v000001607d8c5980_0;
    %assign/vec4 v000001607d8c53e0_0, 0;
    %load/vec4 v000001607d8c38d0_0;
    %assign/vec4 v000001607d8c3b50_0, 0;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001607d8d08a0;
T_22 ;
    %wait E_000001607d83d790;
    %load/vec4 v000001607d8c57a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001607d8c55c0_0;
    %load/vec4 v000001607d8c5d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001607d8c70a0_0, 0, 2;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001607d8c6920_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001607d8c5f20_0;
    %load/vec4 v000001607d8c5d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001607d8c70a0_0, 0, 2;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001607d8c70a0_0, 0, 2;
T_22.3 ;
T_22.1 ;
    %load/vec4 v000001607d8c57a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001607d8c55c0_0;
    %load/vec4 v000001607d8c5e80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001607d8c7140_0, 0, 2;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v000001607d8c6920_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001607d8c5f20_0;
    %load/vec4 v000001607d8c5e80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001607d8c7140_0, 0, 2;
    %jmp T_22.7;
T_22.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001607d8c7140_0, 0, 2;
T_22.7 ;
T_22.5 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001607d8cf5e0;
T_23 ;
    %wait E_000001607d833710;
    %load/vec4 v000001607d8d4e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001607d8d3d90_0;
    %assign/vec4 v000001607d8d3890_0, 0;
    %load/vec4 v000001607d8d40b0_0;
    %assign/vec4 v000001607d8d4790_0, 0;
    %load/vec4 v000001607d8d4830_0;
    %assign/vec4 v000001607d8d37f0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001607d8cfdb0;
T_24 ;
    %wait E_000001607d83d950;
    %vpi_call/w 24 20 "$display", "In mux4 at %d: d0=%d d1=%d d2=%d d3=%d y=%d, s=%b", $time, v000001607d8d1cd0_0, v000001607d8d1e10_0, v000001607d8d1eb0_0, v000001607d8d2090_0, v000001607d8d3a70_0, v000001607d8d3c50_0 {0 0 0};
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001607d8bfa30;
T_25 ;
    %wait E_000001607d833550;
    %delay 1, 0;
    %vpi_call/w 14 105 "$display", "At %d", $time {0 0 0};
    %vpi_call/w 14 106 "$display", "INSTREG: instr=%h", v000001607d8d9ce0_0 {0 0 0};
    %vpi_call/w 14 107 "$display", "AREG: SrcAE=%d, rd2E=%d, WriteRegE=%d, WriteDataE=%d, SignImmE=%d", v000001607d8d6f90_0, v000001607d8d7300_0, v000001607d8d5f50_0, v000001607d8d6950_0, v000001607d8d66d0_0 {0 0 0};
    %vpi_call/w 14 108 "$display", "ALU: SrcAE=%d, SrcBE=%d, AluControl=%b, aluresult=%d", v000001607d8d6f90_0, v000001607d8d70d0_0, v000001607d8d6630_0, v000001607d8dad20_0 {0 0 0};
    %vpi_call/w 14 109 "$display", "ALUREG: ALUOutM=%d, WriteDataM=%d, WriteRegM=%d", v000001607d8d5cd0_0, v000001607d8d5d70_0, v000001607d8d5ff0_0 {0 0 0};
    %vpi_call/w 14 110 "$display", "RDREG: ReadDataW=%d, WriteRegW=%d, ALUOutW=%d", v000001607d8d64f0_0, v000001607d8da0a0_0, v000001607d8d5af0_0 {0 0 0};
    %vpi_call/w 14 111 "$display", "======================================================================================================" {0 0 0};
    %jmp T_25;
    .thread T_25;
    .scope S_000001607d746ae0;
T_26 ;
    %wait E_000001607d833550;
    %load/vec4 v000001607d8d7940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call/w 9 24 "$display", "In top at %d: MemWrite=%b, ALUOut=%d, WriteData=%d", $time, v000001607d8d7940_0, v000001607d8d79e0_0, v000001607d8d96a0_0 {0 0 0};
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001607d75ec90;
T_27 ;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001607d852f00, 4, 0;
    %end;
    .thread T_27;
    .scope S_000001607d75ec90;
T_28 ;
    %wait E_000001607d832e90;
    %load/vec4 v000001607d8537c0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001607d854940_0, 0, 32;
    %load/vec4 v000001607d854940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001607d854800_0, 0, 32;
    %load/vec4 v000001607d854940_0;
    %addi 2, 0, 32;
    %store/vec4 v000001607d853c20_0, 0, 32;
    %load/vec4 v000001607d854940_0;
    %addi 3, 0, 32;
    %store/vec4 v000001607d8549e0_0, 0, 32;
    %ix/getv 4, v000001607d8549e0_0;
    %load/vec4a v000001607d852f00, 4;
    %ix/getv 4, v000001607d853c20_0;
    %load/vec4a v000001607d852f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001607d854800_0;
    %load/vec4a v000001607d852f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001607d854940_0;
    %load/vec4a v000001607d852f00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001607d8546c0_0, 0, 128;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001607d75ec90;
T_29 ;
    %wait E_000001607d833710;
    %load/vec4 v000001607d852dc0_0;
    %load/vec4 v000001607d8537c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v000001607d8541c0_0;
    %load/vec4 v000001607d8537c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d852f00, 0, 4;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001607d75ec90;
T_30 ;
    %wait E_000001607d833550;
    %load/vec4 v000001607d852dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %vpi_call/w 6 25 "$display", "-in memory at %d: in %d, it is writen: %d", $time, v000001607d8537c0_0, v000001607d8541c0_0 {0 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001607d75eb00;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d853220_0, 0;
    %end;
    .thread T_31;
    .scope S_000001607d75eb00;
T_32 ;
    %wait E_000001607d833ad0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001607d853e00_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001607d853720_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001607d8539a0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001607d853400_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001607d853360_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001607d853a40_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001607d853ea0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001607d8535e0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001607d853ae0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001607d8532c0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001607d853d60_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001607d854620_0, 0;
    %load/vec4 v000001607d854a80_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v000001607d854bc0_0, 0;
    %load/vec4 v000001607d853fe0_0;
    %load/vec4 v000001607d854b20_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v000001607d854a80_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %jmp T_32.6;
T_32.2 ;
    %load/vec4 v000001607d854a80_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d853220_0, 0;
    %jmp T_32.8;
T_32.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001607d853220_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %load/vec4 v000001607d854a80_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.10, 5;
    %jmp/1 T_32.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001607d833710;
    %jmp T_32.9;
T_32.10 ;
    %pop/vec4 1;
    %load/vec4 v000001607d852fa0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d853220_0, 0;
T_32.8 ;
    %load/vec4 v000001607d853fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.11, 8;
    %load/vec4 v000001607d854a80_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.16, 6;
    %jmp T_32.17;
T_32.13 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 0, 4;
    %jmp T_32.17;
T_32.14 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %jmp T_32.17;
T_32.15 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %jmp T_32.17;
T_32.16 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %jmp T_32.17;
T_32.17 ;
    %pop/vec4 1;
    %jmp T_32.12;
T_32.11 ;
    %load/vec4 v000001607d854a80_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.21, 6;
    %jmp T_32.22;
T_32.18 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.22;
T_32.19 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.22;
T_32.20 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.22;
T_32.21 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.22;
T_32.22 ;
    %pop/vec4 1;
T_32.12 ;
    %jmp T_32.6;
T_32.3 ;
    %load/vec4 v000001607d854a80_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d853220_0, 0;
    %jmp T_32.24;
T_32.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001607d853220_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %load/vec4 v000001607d854a80_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.26, 5;
    %jmp/1 T_32.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001607d833710;
    %jmp T_32.25;
T_32.26 ;
    %pop/vec4 1;
    %load/vec4 v000001607d852fa0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d853220_0, 0;
T_32.24 ;
    %load/vec4 v000001607d853fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.27, 8;
    %load/vec4 v000001607d854a80_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.32, 6;
    %jmp T_32.33;
T_32.29 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 0, 4;
    %jmp T_32.33;
T_32.30 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %jmp T_32.33;
T_32.31 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %jmp T_32.33;
T_32.32 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %jmp T_32.33;
T_32.33 ;
    %pop/vec4 1;
    %jmp T_32.28;
T_32.27 ;
    %load/vec4 v000001607d854a80_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.37, 6;
    %jmp T_32.38;
T_32.34 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.38;
T_32.35 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.38;
T_32.36 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.38;
T_32.37 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.38;
T_32.38 ;
    %pop/vec4 1;
T_32.28 ;
    %jmp T_32.6;
T_32.4 ;
    %load/vec4 v000001607d854a80_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d853220_0, 0;
    %jmp T_32.40;
T_32.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001607d853220_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %load/vec4 v000001607d854a80_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.41 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.42, 5;
    %jmp/1 T_32.42, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001607d833710;
    %jmp T_32.41;
T_32.42 ;
    %pop/vec4 1;
    %load/vec4 v000001607d852fa0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d853220_0, 0;
T_32.40 ;
    %load/vec4 v000001607d853fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.43, 8;
    %load/vec4 v000001607d854a80_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.48, 6;
    %jmp T_32.49;
T_32.45 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 0, 4;
    %jmp T_32.49;
T_32.46 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %jmp T_32.49;
T_32.47 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %jmp T_32.49;
T_32.48 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %jmp T_32.49;
T_32.49 ;
    %pop/vec4 1;
    %jmp T_32.44;
T_32.43 ;
    %load/vec4 v000001607d854a80_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.52, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.53, 6;
    %jmp T_32.54;
T_32.50 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.54;
T_32.51 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.54;
T_32.52 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.54;
T_32.53 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.54;
T_32.54 ;
    %pop/vec4 1;
T_32.44 ;
    %jmp T_32.6;
T_32.5 ;
    %load/vec4 v000001607d854a80_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.55, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d853220_0, 0;
    %jmp T_32.56;
T_32.55 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001607d853220_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %load/vec4 v000001607d854a80_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.57 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.58, 5;
    %jmp/1 T_32.58, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001607d833710;
    %jmp T_32.57;
T_32.58 ;
    %pop/vec4 1;
    %load/vec4 v000001607d852fa0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d853220_0, 0;
T_32.56 ;
    %load/vec4 v000001607d853fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.59, 8;
    %load/vec4 v000001607d854a80_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.62, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.63, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.64, 6;
    %jmp T_32.65;
T_32.61 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 0, 4;
    %jmp T_32.65;
T_32.62 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %jmp T_32.65;
T_32.63 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %jmp T_32.65;
T_32.64 ;
    %load/vec4 v000001607d853f40_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d8544e0, 4, 5;
    %jmp T_32.65;
T_32.65 ;
    %pop/vec4 1;
    %jmp T_32.60;
T_32.59 ;
    %load/vec4 v000001607d854a80_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.66, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.67, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.68, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.69, 6;
    %jmp T_32.70;
T_32.66 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.70;
T_32.67 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.70;
T_32.68 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.70;
T_32.69 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d8544e0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001607d854580_0, 0;
    %jmp T_32.70;
T_32.70 ;
    %pop/vec4 1;
T_32.60 ;
    %jmp T_32.6;
T_32.6 ;
    %pop/vec4 1;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001607d746950;
T_33 ;
    %vpi_call/w 8 9 "$readmemh", "memfile.dat", v000001607d853860 {0 0 0};
    %end;
    .thread T_33;
    .scope S_000001607d746950;
T_34 ;
    %wait E_000001607d833a90;
    %load/vec4 v000001607d854080_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001607d854120_0, 0, 32;
    %load/vec4 v000001607d854120_0;
    %addi 1, 0, 32;
    %store/vec4 v000001607d852d20_0, 0, 32;
    %load/vec4 v000001607d854120_0;
    %addi 2, 0, 32;
    %store/vec4 v000001607d853040_0, 0, 32;
    %load/vec4 v000001607d854120_0;
    %addi 3, 0, 32;
    %store/vec4 v000001607d854260_0, 0, 32;
    %ix/getv 4, v000001607d854260_0;
    %load/vec4a v000001607d853860, 4;
    %ix/getv 4, v000001607d853040_0;
    %load/vec4a v000001607d853860, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001607d852d20_0;
    %load/vec4a v000001607d853860, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001607d854120_0;
    %load/vec4a v000001607d853860, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001607d852e60_0, 0;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000001607d7467c0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 4, 5;
    %end;
    .thread T_35;
    .scope S_000001607d7467c0;
T_36 ;
    %wait E_000001607d832fd0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001607d8bde30_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001607d80af50_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001607d82d350_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001607d8bdf70_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001607d7960b0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001607d82d7b0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001607d8be0b0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001607d7968d0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001607d82de90_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001607d8be010_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001607d8bd610_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001607d82e110_0, 0;
    %load/vec4 v000001607d8530e0_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v000001607d80ab90_0, 0;
    %load/vec4 v000001607d8530e0_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v000001607d8530e0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d7fe340_0, 0;
    %load/vec4 v000001607d8530e0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %jmp T_36.11;
T_36.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.11;
T_36.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.11;
T_36.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.11;
T_36.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.11;
T_36.11 ;
    %pop/vec4 1;
    %jmp T_36.6;
T_36.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001607d7fe340_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 4, 5;
    %load/vec4 v000001607d8530e0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 4, 5;
    %pushi/vec4 10, 0, 32;
T_36.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.13, 5;
    %jmp/1 T_36.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001607d833710;
    %jmp T_36.12;
T_36.13 ;
    %pop/vec4 1;
    %load/vec4 v000001607d7fee80_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d7fe340_0, 0;
T_36.6 ;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v000001607d8530e0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d7fe340_0, 0;
    %load/vec4 v000001607d8530e0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.19, 6;
    %jmp T_36.20;
T_36.16 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.20;
T_36.17 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.20;
T_36.18 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.20;
T_36.19 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.20;
T_36.20 ;
    %pop/vec4 1;
    %jmp T_36.15;
T_36.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001607d7fe340_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 4, 5;
    %load/vec4 v000001607d8530e0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 4, 5;
    %pushi/vec4 10, 0, 32;
T_36.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.22, 5;
    %jmp/1 T_36.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001607d833710;
    %jmp T_36.21;
T_36.22 ;
    %pop/vec4 1;
    %load/vec4 v000001607d7fee80_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d7fe340_0, 0;
T_36.15 ;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v000001607d8530e0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d7fe340_0, 0;
    %load/vec4 v000001607d8530e0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.28, 6;
    %jmp T_36.29;
T_36.25 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.29;
T_36.26 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.29;
T_36.27 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.29;
T_36.28 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.29;
T_36.29 ;
    %pop/vec4 1;
    %jmp T_36.24;
T_36.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001607d7fe340_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 4, 5;
    %load/vec4 v000001607d8530e0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 4, 5;
    %pushi/vec4 10, 0, 32;
T_36.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.31, 5;
    %jmp/1 T_36.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001607d833710;
    %jmp T_36.30;
T_36.31 ;
    %pop/vec4 1;
    %load/vec4 v000001607d7fee80_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d7fe340_0, 0;
T_36.24 ;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v000001607d8530e0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d7fe340_0, 0;
    %load/vec4 v000001607d8530e0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.37, 6;
    %jmp T_36.38;
T_36.34 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.38;
T_36.35 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.38;
T_36.36 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.38;
T_36.37 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001607d7fed40, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001607d80bf90_0, 0;
    %jmp T_36.38;
T_36.38 ;
    %pop/vec4 1;
    %jmp T_36.33;
T_36.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001607d7fe340_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 4, 5;
    %load/vec4 v000001607d8530e0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 4, 5;
    %pushi/vec4 10, 0, 32;
T_36.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.40, 5;
    %jmp/1 T_36.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001607d833710;
    %jmp T_36.39;
T_36.40 ;
    %pop/vec4 1;
    %load/vec4 v000001607d7fee80_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001607d7fed40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001607d7fe340_0, 0;
T_36.33 ;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001607d868300;
T_37 ;
    %vpi_call/w 3 12 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001607d868300 {0 0 0};
    %end;
    .thread T_37;
    .scope S_000001607d868300;
T_38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001607d8d74e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001607d8d74e0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_000001607d868300;
T_39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001607d8d9880_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001607d8d9880_0, 0, 1;
    %delay 5, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_000001607d868300;
T_40 ;
    %wait E_000001607d833550;
    %load/vec4 v000001607d8d9a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v000001607d8d8a20_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001607d8d8c00_0;
    %pushi/vec4 49, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %vpi_call/w 3 30 "$display", "simulation succeeded at %d", $time {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
T_40.2 ;
    %jmp T_40.1;
T_40.0 ;
    %vpi_func 3 39 "$time" 64 {0 0 0};
    %cmpi/u 1500, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_40.4, 5;
    %vpi_call/w 3 40 "$finish" {0 0 0};
T_40.4 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "./top.v";
    "./dcache.v";
    "./dmem.v";
    "./icache.v";
    "./imem.v";
    "./riscv.v";
    "./controller.v";
    "./aludec.v";
    "./creg.v";
    "./maindec.v";
    "./datapath.v";
    "./alu.v";
    "./aluPC.v";
    "./alureg.v";
    "./areg.v";
    "./signext.v";
    "./forwardUnit.v";
    "./mux4Full.v";
    "./instreg.v";
    "./mux2.v";
    "./mux4.v";
    "./pc.v";
    "./pc_plus4.v";
    "./rdreg.v";
    "./regfile.v";
    "./signextD.v";
