Info: Starting: Create simulation model
Info: qsys-generate C:\Users\rfranca\Development\GitHub\SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project_Burst.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\rfranca\Development\GitHub\SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project_Burst\simulation --family="Stratix IV" --part=EP4SGX230KF40C2
Progress: Loading Qsys_Project/MebX_Qsys_Project_Burst.qsys
Progress: Reading input file
Progress: Adding Communication_Module_A [Communication_Module 1.4]
Progress: Parameterizing module Communication_Module_A
Progress: Adding Pattern_Generator_A [Pattern_Generator 1.0]
Progress: Parameterizing module Pattern_Generator_A
Progress: Adding clk_100 [clock_source 16.1]
Progress: Parameterizing module clk_100
Progress: Adding clk_200 [clock_source 16.1]
Progress: Parameterizing module clk_200
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_afi_50 [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module clock_bridge_afi_50
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding dma_DDR_M [altera_msgdma 16.1]
Progress: Parameterizing module dma_DDR_M
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer_1ms [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1ms
Progress: Adding timer_1us [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1us
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MebX_Qsys_Project_Burst.dma_DDR_M: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project_Burst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MebX_Qsys_Project_Burst.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MebX_Qsys_Project_Burst.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: MebX_Qsys_Project_Burst: Generating MebX_Qsys_Project_Burst "MebX_Qsys_Project_Burst" for SIM_VHDL
Info: Communication_Module_A: "MebX_Qsys_Project_Burst" instantiated Communication_Module "Communication_Module_A"
Info: Pattern_Generator_A: "MebX_Qsys_Project_Burst" instantiated Pattern_Generator "Pattern_Generator_A"
Info: clock_bridge_afi_50: "MebX_Qsys_Project_Burst" instantiated altera_avalon_mm_clock_crossing_bridge "clock_bridge_afi_50"
Info: descriptor_memory: Starting RTL generation for module 'MebX_Qsys_Project_Burst_descriptor_memory'
Info: descriptor_memory:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MebX_Qsys_Project_Burst_descriptor_memory --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0066_descriptor_memory_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0066_descriptor_memory_gen//MebX_Qsys_Project_Burst_descriptor_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0066_descriptor_memory_gen/  ]
Info: descriptor_memory: Done RTL generation for module 'MebX_Qsys_Project_Burst_descriptor_memory'
Info: descriptor_memory: "MebX_Qsys_Project_Burst" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: dma_DDR_M: "MebX_Qsys_Project_Burst" instantiated altera_msgdma "dma_DDR_M"
Info: jtag_uart_0: Starting RTL generation for module 'MebX_Qsys_Project_Burst_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MebX_Qsys_Project_Burst_jtag_uart_0 --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0067_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0067_jtag_uart_0_gen//MebX_Qsys_Project_Burst_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0067_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'MebX_Qsys_Project_Burst_jtag_uart_0'
Info: jtag_uart_0: "MebX_Qsys_Project_Burst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "MebX_Qsys_Project_Burst" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory: Starting RTL generation for module 'MebX_Qsys_Project_Burst_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MebX_Qsys_Project_Burst_onchip_memory --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0068_onchip_memory_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0068_onchip_memory_gen//MebX_Qsys_Project_Burst_onchip_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0068_onchip_memory_gen/  ]
Info: onchip_memory: Done RTL generation for module 'MebX_Qsys_Project_Burst_onchip_memory'
Info: onchip_memory: "MebX_Qsys_Project_Burst" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: sysid_qsys: "MebX_Qsys_Project_Burst" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer_1ms: Starting RTL generation for module 'MebX_Qsys_Project_Burst_timer_1ms'
Info: timer_1ms:   Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MebX_Qsys_Project_Burst_timer_1ms --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0070_timer_1ms_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0070_timer_1ms_gen//MebX_Qsys_Project_Burst_timer_1ms_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0070_timer_1ms_gen/  ]
Info: timer_1ms: Done RTL generation for module 'MebX_Qsys_Project_Burst_timer_1ms'
Info: timer_1ms: "MebX_Qsys_Project_Burst" instantiated altera_avalon_timer "timer_1ms"
Info: timer_1us: Starting RTL generation for module 'MebX_Qsys_Project_Burst_timer_1us'
Info: timer_1us:   Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MebX_Qsys_Project_Burst_timer_1us --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0071_timer_1us_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0071_timer_1us_gen//MebX_Qsys_Project_Burst_timer_1us_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0071_timer_1us_gen/  ]
Info: timer_1us: Done RTL generation for module 'MebX_Qsys_Project_Burst_timer_1us'
Info: timer_1us: "MebX_Qsys_Project_Burst" instantiated altera_avalon_timer "timer_1us"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "MebX_Qsys_Project_Burst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "MebX_Qsys_Project_Burst" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "MebX_Qsys_Project_Burst" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "MebX_Qsys_Project_Burst" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "MebX_Qsys_Project_Burst" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "MebX_Qsys_Project_Burst" instantiated altera_reset_controller "rst_controller"
Info: dispatcher_internal: "dma_DDR_M" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: read_mstr_internal: "dma_DDR_M" instantiated dma_read_master "read_mstr_internal"
Info: write_mstr_internal: "dma_DDR_M" instantiated dma_write_master "write_mstr_internal"
Info: cpu: Starting RTL generation for module 'MebX_Qsys_Project_Burst_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MebX_Qsys_Project_Burst_nios2_gen2_0_cpu --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0078_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0078_cpu_gen//MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0078_cpu_gen/  ]
Info: cpu: # 2018.09.12 11:36:10 (*) Starting Nios II generation
Info: cpu: # 2018.09.12 11:36:10 (*)   Checking for plaintext license.
Info: cpu: # 2018.09.12 11:36:11 (*)   Plaintext license not found.
Info: cpu: # 2018.09.12 11:36:11 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.09.12 11:36:12 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.09.12 11:36:12 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.09.12 11:36:12 (*)   Creating all objects for CPU
Info: cpu: # 2018.09.12 11:36:12 (*)     Testbench
Info: cpu: # 2018.09.12 11:36:12 (*)     Instruction decoding
Info: cpu: # 2018.09.12 11:36:12 (*)       Instruction fields
Info: cpu: # 2018.09.12 11:36:12 (*)       Instruction decodes
Info: cpu: # 2018.09.12 11:36:13 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.09.12 11:36:13 (*)       Instruction controls
Info: cpu: # 2018.09.12 11:36:13 (*)     Pipeline frontend
Info: cpu: # 2018.09.12 11:36:13 (*)     Pipeline backend
Info: cpu: # 2018.09.12 11:36:15 (*)   Creating 'C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0078_cpu_gen//MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2018.09.12 11:36:15 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.09.12 11:36:17 (*)   Creating encrypted RTL
Info: cpu: # 2018.09.12 11:36:17 (*)   Creating IP functional simulation model
Info: cpu: # 2018.09.12 11:36:33 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'MebX_Qsys_Project_Burst_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: nios2_gen2_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_instruction_master_limiter"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/submodules/altera_avalon_sc_fifo.v
Info: nios2_gen2_0_debug_mem_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "nios2_gen2_0_debug_mem_slave_burst_adapter"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/submodules/altera_merlin_arbitrator.sv
Info: dma_DDR_M_descriptor_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "dma_DDR_M_descriptor_slave_cmd_width_adapter"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_2" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: MebX_Qsys_Project_Burst: Done "MebX_Qsys_Project_Burst" with 66 modules, 192 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\rfranca\Development\GitHub\SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project_Burst\MebX_Qsys_Project_Burst.spd --output-directory=C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\rfranca\Development\GitHub\SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project_Burst\MebX_Qsys_Project_Burst.spd --output-directory=C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	47 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\rfranca\Development\GitHub\SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project_Burst.qsys --block-symbol-file --output-directory=C:\Users\rfranca\Development\GitHub\SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project_Burst --family="Stratix IV" --part=EP4SGX230KF40C2
Progress: Loading Qsys_Project/MebX_Qsys_Project_Burst.qsys
Progress: Reading input file
Progress: Adding Communication_Module_A [Communication_Module 1.4]
Progress: Parameterizing module Communication_Module_A
Progress: Adding Pattern_Generator_A [Pattern_Generator 1.0]
Progress: Parameterizing module Pattern_Generator_A
Progress: Adding clk_100 [clock_source 16.1]
Progress: Parameterizing module clk_100
Progress: Adding clk_200 [clock_source 16.1]
Progress: Parameterizing module clk_200
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_afi_50 [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module clock_bridge_afi_50
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding dma_DDR_M [altera_msgdma 16.1]
Progress: Parameterizing module dma_DDR_M
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer_1ms [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1ms
Progress: Adding timer_1us [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1us
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MebX_Qsys_Project_Burst.dma_DDR_M: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project_Burst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MebX_Qsys_Project_Burst.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MebX_Qsys_Project_Burst.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\rfranca\Development\GitHub\SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project_Burst.qsys --synthesis=VHDL --output-directory=C:\Users\rfranca\Development\GitHub\SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project_Burst\synthesis --family="Stratix IV" --part=EP4SGX230KF40C2
Progress: Loading Qsys_Project/MebX_Qsys_Project_Burst.qsys
Progress: Reading input file
Progress: Adding Communication_Module_A [Communication_Module 1.4]
Progress: Parameterizing module Communication_Module_A
Progress: Adding Pattern_Generator_A [Pattern_Generator 1.0]
Progress: Parameterizing module Pattern_Generator_A
Progress: Adding clk_100 [clock_source 16.1]
Progress: Parameterizing module clk_100
Progress: Adding clk_200 [clock_source 16.1]
Progress: Parameterizing module clk_200
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_afi_50 [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module clock_bridge_afi_50
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding dma_DDR_M [altera_msgdma 16.1]
Progress: Parameterizing module dma_DDR_M
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer_1ms [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1ms
Progress: Adding timer_1us [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1us
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MebX_Qsys_Project_Burst.dma_DDR_M: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project_Burst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MebX_Qsys_Project_Burst.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MebX_Qsys_Project_Burst.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: MebX_Qsys_Project_Burst: Generating MebX_Qsys_Project_Burst "MebX_Qsys_Project_Burst" for QUARTUS_SYNTH
Info: Communication_Module_A: "MebX_Qsys_Project_Burst" instantiated Communication_Module "Communication_Module_A"
Info: Pattern_Generator_A: "MebX_Qsys_Project_Burst" instantiated Pattern_Generator "Pattern_Generator_A"
Info: clock_bridge_afi_50: "MebX_Qsys_Project_Burst" instantiated altera_avalon_mm_clock_crossing_bridge "clock_bridge_afi_50"
Info: descriptor_memory: Starting RTL generation for module 'MebX_Qsys_Project_Burst_descriptor_memory'
Info: descriptor_memory:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MebX_Qsys_Project_Burst_descriptor_memory --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0124_descriptor_memory_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0124_descriptor_memory_gen//MebX_Qsys_Project_Burst_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]
Info: descriptor_memory: Done RTL generation for module 'MebX_Qsys_Project_Burst_descriptor_memory'
Info: descriptor_memory: "MebX_Qsys_Project_Burst" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: dma_DDR_M: "MebX_Qsys_Project_Burst" instantiated altera_msgdma "dma_DDR_M"
Info: jtag_uart_0: Starting RTL generation for module 'MebX_Qsys_Project_Burst_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MebX_Qsys_Project_Burst_jtag_uart_0 --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0125_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0125_jtag_uart_0_gen//MebX_Qsys_Project_Burst_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'MebX_Qsys_Project_Burst_jtag_uart_0'
Info: jtag_uart_0: "MebX_Qsys_Project_Burst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "MebX_Qsys_Project_Burst" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory: Starting RTL generation for module 'MebX_Qsys_Project_Burst_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MebX_Qsys_Project_Burst_onchip_memory --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0126_onchip_memory_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0126_onchip_memory_gen//MebX_Qsys_Project_Burst_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'MebX_Qsys_Project_Burst_onchip_memory'
Info: onchip_memory: "MebX_Qsys_Project_Burst" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: sysid_qsys: "MebX_Qsys_Project_Burst" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer_1ms: Starting RTL generation for module 'MebX_Qsys_Project_Burst_timer_1ms'
Info: timer_1ms:   Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MebX_Qsys_Project_Burst_timer_1ms --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0128_timer_1ms_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0128_timer_1ms_gen//MebX_Qsys_Project_Burst_timer_1ms_component_configuration.pl  --do_build_sim=0  ]
Info: timer_1ms: Done RTL generation for module 'MebX_Qsys_Project_Burst_timer_1ms'
Info: timer_1ms: "MebX_Qsys_Project_Burst" instantiated altera_avalon_timer "timer_1ms"
Info: timer_1us: Starting RTL generation for module 'MebX_Qsys_Project_Burst_timer_1us'
Info: timer_1us:   Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MebX_Qsys_Project_Burst_timer_1us --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0129_timer_1us_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0129_timer_1us_gen//MebX_Qsys_Project_Burst_timer_1us_component_configuration.pl  --do_build_sim=0  ]
Info: timer_1us: Done RTL generation for module 'MebX_Qsys_Project_Burst_timer_1us'
Info: timer_1us: "MebX_Qsys_Project_Burst" instantiated altera_avalon_timer "timer_1us"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "MebX_Qsys_Project_Burst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "MebX_Qsys_Project_Burst" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "MebX_Qsys_Project_Burst" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "MebX_Qsys_Project_Burst" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "MebX_Qsys_Project_Burst" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "MebX_Qsys_Project_Burst" instantiated altera_reset_controller "rst_controller"
Info: dispatcher_internal: "dma_DDR_M" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: read_mstr_internal: "dma_DDR_M" instantiated dma_read_master "read_mstr_internal"
Info: write_mstr_internal: "dma_DDR_M" instantiated dma_write_master "write_mstr_internal"
Info: cpu: Starting RTL generation for module 'MebX_Qsys_Project_Burst_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MebX_Qsys_Project_Burst_nios2_gen2_0_cpu --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0136_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0136_cpu_gen//MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.09.12 11:36:57 (*) Starting Nios II generation
Info: cpu: # 2018.09.12 11:36:57 (*)   Checking for plaintext license.
Info: cpu: # 2018.09.12 11:36:58 (*)   Plaintext license not found.
Info: cpu: # 2018.09.12 11:36:58 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.09.12 11:36:59 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2018.09.12 11:36:59 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.09.12 11:36:59 (*)   Creating all objects for CPU
Info: cpu: # 2018.09.12 11:36:59 (*)     Testbench
Info: cpu: # 2018.09.12 11:36:59 (*)     Instruction decoding
Info: cpu: # 2018.09.12 11:36:59 (*)       Instruction fields
Info: cpu: # 2018.09.12 11:36:59 (*)       Instruction decodes
Info: cpu: # 2018.09.12 11:37:00 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.09.12 11:37:00 (*)       Instruction controls
Info: cpu: # 2018.09.12 11:37:00 (*)     Pipeline frontend
Info: cpu: # 2018.09.12 11:37:00 (*)     Pipeline backend
Info: cpu: # 2018.09.12 11:37:02 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.09.12 11:37:03 (*)   Creating encrypted RTL
Info: cpu: # 2018.09.12 11:37:04 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'MebX_Qsys_Project_Burst_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: nios2_gen2_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_instruction_master_limiter"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v
Info: nios2_gen2_0_debug_mem_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "nios2_gen2_0_debug_mem_slave_burst_adapter"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv
Info: dma_DDR_M_descriptor_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "dma_DDR_M_descriptor_slave_cmd_width_adapter"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_2" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: MebX_Qsys_Project_Burst: Done "MebX_Qsys_Project_Burst" with 66 modules, 183 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
