<?xml version="1.0"?>
<mapping>
	<map>
		<framework name="conv2d_8_input" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="conv2d_8_input" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="conv2d_8_input" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_8_input" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="conv2d_8_input" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_8_input" output_port_id="conv2d_8_input:0" />
		<IR name="conv2d_8_input" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="conv2d_8_input:0" />
		<IR name="conv2d_8_input" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_8_input" output_port_id="conv2d_8_input:0" />
		<IR name="conv2d_8_input" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_8/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_8/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_8/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_8/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_8/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_8/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_8/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_8/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_8/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_8/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_8/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_8/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_8/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_8/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_8/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_8/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_8/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_8/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_8/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/conv2d_8/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_8/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/conv2d_8/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_11/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_11/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_11/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_11/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_11/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_11/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_9/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_9/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_9/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_9/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_9/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_9/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_9/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_9/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_9/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_9/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_9/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_9/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_9/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_9/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_9/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_9/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_9/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_9/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_9/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/conv2d_9/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_9/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/conv2d_9/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_12/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_12/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_12/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_12/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_12/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_12/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d_5/MaxPool" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d_5/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_5/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d_5/MaxPool" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d_5/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_5/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_10/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_10/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_10/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_10/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_10/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_10/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_10/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_10/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_10/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_10/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_10/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_10/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_10/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_10/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_10/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_10/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_10/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_10/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_10/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/conv2d_10/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_10/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/conv2d_10/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_13/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_13/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_13/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_13/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_13/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_13/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_11/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_11/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_11/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_11/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_11/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_11/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_11/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_11/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_11/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_11/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_11/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_11/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_11/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_11/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_11/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_11/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_11/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_11/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_11/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/conv2d_11/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_11/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/conv2d_11/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_14/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_14/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_14/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_14/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_14/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_14/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d_6/MaxPool" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d_6/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_6/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d_6/MaxPool" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d_6/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_6/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_12/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_12/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_12/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_12/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_12/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_12/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_12/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_12/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_12/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_12/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_12/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_12/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_12/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_12/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_12/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_12/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_12/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_12/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_12/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/conv2d_12/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_12/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_12/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/conv2d_12/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_12/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_15/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_15/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_15/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_15/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_15/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_15/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_13/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_13/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_13/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_13/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_13/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_13/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_13/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_13/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_13/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_13/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_13/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_13/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_13/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_13/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_13/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_13/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_13/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_13/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_13/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/conv2d_13/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_13/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_13/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/conv2d_13/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_13/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_16/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_16/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_16/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_16/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_16/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_16/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d_7/MaxPool" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d_7/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_7/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d_7/MaxPool" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d_7/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_7/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_14/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_14/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_14/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_14/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_14/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_14/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_14/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_14/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_14/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_14/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_14/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_14/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_14/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_14/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_14/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_14/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_14/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_14/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_14/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/conv2d_14/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_14/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/conv2d_14/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_17/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_17/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_17/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_17/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_17/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_17/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d_8/MaxPool/Transpose" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d_8/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_8/MaxPool/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d_8/MaxPool" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d_8/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_8/MaxPool/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/flatten_2/Const" output_port_id="StatefulPartitionedCall/sequential/flatten_2/Const:0" />
		<IR name="StatefulPartitionedCall/sequential/flatten_2/Const" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/flatten_2/Const" output_port_id="StatefulPartitionedCall/sequential/flatten_2/Const:0" />
		<IR name="StatefulPartitionedCall/sequential/flatten_2/Const" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/flatten_2/Reshape" output_port_id="StatefulPartitionedCall/sequential/flatten_2/Reshape:0" />
		<IR name="StatefulPartitionedCall/sequential/flatten_2/Reshape" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/flatten_2/Reshape" output_port_id="StatefulPartitionedCall/sequential/flatten_2/Reshape:0" />
		<IR name="StatefulPartitionedCall/sequential/flatten_2/Reshape" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_4/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_4/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_4/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_4/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_4/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_4/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/dense_4/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/dense_4/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_18/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_18/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_18/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_18/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_18/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_18/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dropout_3/Identity" output_port_id="StatefulPartitionedCall/sequential/activation_18/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_18/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_18/Relu" output_port_id="StatefulPartitionedCall/sequential/dropout_3/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_18/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_18/Relu" output_port_id="StatefulPartitionedCall/sequential/dropout_3/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_18/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dropout_3/Identity" output_port_id="StatefulPartitionedCall/sequential/dropout_3/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_18/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_5/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_5/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_5/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_5/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_5/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_5/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/dense_5/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/dense_5/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_19/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_19/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_19/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_19/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_19/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_19/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dropout_4/Identity" output_port_id="StatefulPartitionedCall/sequential/activation_19/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_19/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_19/Relu" output_port_id="StatefulPartitionedCall/sequential/dropout_4/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_19/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_19/Relu" output_port_id="StatefulPartitionedCall/sequential/dropout_4/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_19/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dropout_4/Identity" output_port_id="StatefulPartitionedCall/sequential/dropout_4/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_19/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_6/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_6/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_6/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_6/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_6/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_6/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_6/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_6/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_6/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_6/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_6/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_6/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_6/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_6/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_6/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_6/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_6/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_6/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_6/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/dense_6/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_6/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/dense_6/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_20/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_20/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_20/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_20/Relu" output_port_id="StatefulPartitionedCall/sequential/activation_20/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_20/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dropout_5/Identity" output_port_id="StatefulPartitionedCall/sequential/activation_20/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_20/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_20/Relu" output_port_id="StatefulPartitionedCall/sequential/dropout_5/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_20/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_20/Relu" output_port_id="StatefulPartitionedCall/sequential/dropout_5/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_20/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dropout_5/Identity" output_port_id="StatefulPartitionedCall/sequential/dropout_5/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_20/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_7/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_7/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_7/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_7/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_7/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_7/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_7/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_7/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_7/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_7/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_7/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_7/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_7/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_7/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_7/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_7/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_7/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_7/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_7/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/dense_7/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_7/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/dense_7/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="Func/StatefulPartitionedCall/output/_23:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_23" output_port_id="Func/StatefulPartitionedCall/output/_23:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Func/StatefulPartitionedCall/output/_23:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="Func/StatefulPartitionedCall/output/_23:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="Func/StatefulPartitionedCall/output/_23:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_23" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_23" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="Identity" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="StatefulPartitionedCall/sequential/activation_21/Sigmoid:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_23" output_port_id="StatefulPartitionedCall/sequential/activation_21/Sigmoid:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="Identity" output_port_id="StatefulPartitionedCall/sequential/activation_21/Sigmoid:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="StatefulPartitionedCall/sequential/activation_21/Sigmoid:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="StatefulPartitionedCall/sequential/activation_21/Sigmoid:0" />
		<IR name="StatefulPartitionedCall/sequential/activation_21/Sigmoid" output_port_id="1" />
	</map>
</mapping>
