# SDMMC and CAN subsystem register maps and I/O signals

**Source**: Page 80, Chunk 452  
**Category**: SDMMC and CAN subsystem register maps and I/O signals  
**Chunk Index**: 452

---

Table 477. SDMMC register map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2456
Table 478. CAN subsystem I/O signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2459
Table 479. CAN subsystem I/O pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2460

---

**AI Reasoning**: The content chunk includes register maps and I/O signals related to SDMMC and CAN subsystems, which are technical specifications of the hardware. Grouping these under 'specifications' provides a broad yet relevant category, and the filename captures the essence of the content by mentioning both SDMMC and CAN subsystems.
