{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 14:10:07 2012 " "Info: Processing started: Thu Feb 23 14:10:07 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0_vga_qsys -c de0_vga_qsys " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off de0_vga_qsys -c de0_vga_qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_vga_qsys EP3C16F484C6 " "Info (119006): Selected device EP3C16F484C6 for design \"de0_vga_qsys\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|pll7 Cyclone III PLL " "Info (15535): Implemented PLL \"system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 150 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 150 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 192 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info (176445): Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info (176445): Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info (176445): Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info (169124): Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16801 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16803 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16805 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16807 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[10\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[10\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[16\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[16\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[15\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[15\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[18\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[18\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[17\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[17\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[21\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[21\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[9\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[9\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[22\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[22\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[12\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[12\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[11\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[11\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[14\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[14\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[13\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[13\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[20\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[20\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[19\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[19\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[8\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[8\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[7\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[7\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[6\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[6\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[5\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[5\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[4\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[4\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[3\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[3\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Info (332165): Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Info (332165): Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_eai1 " "Info (332165): Entity dcfifo_eai1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Info (332165): Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "Info (332166): set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_reset_controller.sdc " "Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_reset_controller.sdc 17 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr pin " "Warning (332174): Ignored filter at altera_reset_controller.sdc(17): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr could not be matched with a pin" {  } { { "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_reset_controller.sdc 17 Argument <to> is an empty collection " "Warning (332049): Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\] " "Info (332050): set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\]" {  } { { "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_cpu_0.sdc " "Info (332104): Reading SDC File: 'system/synthesis/submodules/system_cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|s_px_clk " "Warning (332060): Node: system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|s_px_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\] " "Warning (332060): Node: system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 8 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16784 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_2) " "Info (176353): Automatically promoted node system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 192 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 6019 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_2) " "Info (176353): Automatically promoted node system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 192 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 6019 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|s_px_clk  " "Info (176353): Automatically promoted node system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|s_px_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|s_px_clk~0 " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|s_px_clk~0" {  } { { "../ip/vga_controller/vga_signals.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd" 46 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|s_px_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 11972 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../ip/vga_controller/vga_signals.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd" 46 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|s_px_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 2099 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7245 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~CLKDRUSER  " "Info (176353): Automatically promoted node altera_internal_jtag~CLKDRUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7245 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Info (176353): Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Info (176357): Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/pzdyqx.vhd" 705 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16368 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "pzdyqx.vhd" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/pzdyqx.vhd" 705 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16218 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|vga_controller:vga_0\|comb~0  " "Info (176353): Automatically promoted node system:qsys_system_0\|vga_controller:vga_0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|burstcount\[0\]~0 " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|burstcount\[0\]~0" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|burstcount[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 10903 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[9\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[9\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[9]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7978 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[22\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[22\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[22]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7982 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[10\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[10\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[10]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7986 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[12\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[12\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[12]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7994 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[11\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[11\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[11]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7990 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[14\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[14\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[14]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8002 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[13\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[13\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[13]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7998 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[16\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[16\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[16]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8010 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[15\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[15\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 102 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[15]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8006 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8219 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Info (176353): Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "pzdyqx.vhd" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/pzdyqx.vhd" 803 0 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|ZNXJ5711_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16240 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~UPDATEUSER  " "Info (176353): Automatically promoted node altera_internal_jtag~UPDATEUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:VWQM3427\|HENC6638 " "Info (176357): Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:VWQM3427\|HENC6638" {  } { { "pzdyqx.vhd" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/pzdyqx.vhd" 984 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16155 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7245 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|system_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Info (176353): Automatically promoted node system:qsys_system_0\|system_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug\|resetlatch~0 " "Info (176357): Destination node system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug\|resetlatch~0" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 316 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 11775 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7237 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Info (176353): Automatically promoted node system:qsys_system_0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|active_rnw~3 " "Info (176357): Destination node system:qsys_system_0\|system_sdram_0:sdram_0\|active_rnw~3" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 213 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8387 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|active_cs_n~0 " "Info (176357): Destination node system:qsys_system_0\|system_sdram_0:sdram_0\|active_cs_n~0" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 210 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8397 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|addr_width_burstwrap\[2\]~0 " "Info (176357): Destination node system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|addr_width_burstwrap\[2\]~0" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 976 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|addr_width_burstwrap[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 9763 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|i_refs\[0\] " "Info (176357): Destination node system:qsys_system_0\|system_sdram_0:sdram_0\|i_refs\[0\]" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 354 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 2892 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|i_refs\[2\] " "Info (176357): Destination node system:qsys_system_0\|system_sdram_0:sdram_0\|i_refs\[2\]" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 354 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 2890 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|i_refs\[1\] " "Info (176357): Destination node system:qsys_system_0\|system_sdram_0:sdram_0\|i_refs\[1\]" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 354 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 2891 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 6945 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Info (176353): Automatically promoted node system:qsys_system_0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Info (176357): Destination node system:qsys_system_0\|system_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7237 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug\|jtag_break~0 " "Info (176357): Destination node system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug\|jtag_break~0" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 333 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|jtag_break~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 9576 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 6949 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Info (176353): Automatically promoted node system:qsys_system_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 1459 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\]  " "Info (176353): Automatically promoted node system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|comb~0 " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|comb~0" {  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8219 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\]~1 " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\]~1" {  } { { "../ip/vga_controller/vga_controll_slave.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controll_slave.vhd" 24 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|vga_controll_slave:ctrl|registers[1][0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8316 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|line_cnt\[13\]~96 " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|line_cnt\[13\]~96" {  } { { "../ip/vga_controller/vga_signals.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd" 75 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|line_cnt[13]~96 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8383 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../ip/vga_controller/vga_controll_slave.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controll_slave.vhd" 24 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|vga_controll_slave:ctrl|registers[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 2554 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|screen_active  " "Info (176353): Automatically promoted node system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|screen_active " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo_read~0 " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo_read~0" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 61 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo_read~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8220 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../ip/vga_controller/vga_signals.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd" 11 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|screen_active } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 2109 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|system_sysclks:sysclks\|comb~0  " "Info (176353): Automatically promoted node system:qsys_system_0\|system_sysclks:sysclks\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sysclks:sysclks|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8080 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[0\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[0\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[0\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[0\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[0]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16879 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[0\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[0]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16879 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[1\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[1\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[1\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[1\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[1]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16882 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[1\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[1]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16882 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[2\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[2\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[2\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[2\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[2]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16885 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[2\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[2]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16885 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[3\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[3\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[3\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[3\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[3]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16888 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[3\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[3]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16888 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[4\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[4\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[4\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[4\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[4]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16891 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[4\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[4]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16891 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[5\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[5\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[5\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[5\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[5]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16894 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[5\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[5]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16894 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[6\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[6\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[6\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[6\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[6]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16897 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[6\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[6]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16897 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[7\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[7\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[7\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[7\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[7]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16900 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[7\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[7]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16900 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[8\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[8\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[8\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[8\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[8]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16903 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[8\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[8]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16903 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[9\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[9\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[9\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[9\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[9]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16906 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[9\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[9]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16906 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[10\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[10\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[10\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[10\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[10]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16909 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[10\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[10]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16909 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[11\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[11\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[11\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[11\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[11]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16912 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[11\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[11]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16912 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[12\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[12\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[12\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[12\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[12]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16915 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[12\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[12]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16915 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[13\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[13\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[13\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[13\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[13]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16918 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[13\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[13]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16918 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[14\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[14\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[14\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[14\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[14]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16921 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[14\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[14]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16921 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[15\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[15\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[15\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[15\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[15]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16924 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[15\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[15]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16924 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Info (176252): Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Info (176252): Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Extra Info (176218): Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Extra Info (176218): Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "54 I/O Output Buffer " "Extra Info (176218): Packed 54 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "51 " "Extra Info (176220): Created 51 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "Warning (15064): PLL \"system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 150 -1 0 } } { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 270 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 582 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 16 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning (15709): Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_50_2 " "Warning (15710): Ignored I/O standard assignment to node \"CLOCK_50_2\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[12\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[10\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[11\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[12\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[13\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[14\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[15\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[16\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[17\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[17\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[18\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[18\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[19\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[19\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[20\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[20\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[21\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[21\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[8\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[9\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_BYTE_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_BYTE_N\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_CE_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_CE_N\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ15_AM1 " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ15_AM1\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[10\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[11\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[12\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[13\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[14\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[8\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[9\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_OE_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_OE_N\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RST_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_RST_N\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RY " "Warning (15710): Ignored I/O standard assignment to node \"FL_RY\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WE_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_WE_N\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WP_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_WP_N\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKIN_N0 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKIN_N0\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKIN_N1 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKIN_N1\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKIN_P0 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKIN_P0\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKIN_P1 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKIN_P1\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKOUT_N0 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKOUT_N0\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKOUT_N1 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKOUT_N1\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKOUT_P0 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKOUT_P0\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKOUT_P1 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKOUT_P1\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_BLON " "Warning (15710): Ignored I/O standard assignment to node \"LCD_BLON\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_EN " "Warning (15710): Ignored I/O standard assignment to node \"LCD_EN\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_RS " "Warning (15710): Ignored I/O standard assignment to node \"LCD_RS\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_RW " "Warning (15710): Ignored I/O standard assignment to node \"LCD_RW\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_KBCLK " "Warning (15710): Ignored I/O standard assignment to node \"PS2_KBCLK\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_KBDAT " "Warning (15710): Ignored I/O standard assignment to node \"PS2_KBDAT\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_MSCLK " "Warning (15710): Ignored I/O standard assignment to node \"PS2_MSCLK\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_MSDAT " "Warning (15710): Ignored I/O standard assignment to node \"PS2_MSDAT\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CLK " "Warning (15710): Ignored I/O standard assignment to node \"SD_CLK\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CMD " "Warning (15710): Ignored I/O standard assignment to node \"SD_CMD\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT0 " "Warning (15710): Ignored I/O standard assignment to node \"SD_DAT0\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT3 " "Warning (15710): Ignored I/O standard assignment to node \"SD_DAT3\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_WP_N " "Warning (15710): Ignored I/O standard assignment to node \"SD_WP_N\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[8\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[9\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_CTS " "Warning (15710): Ignored I/O standard assignment to node \"UART_CTS\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RTS " "Warning (15710): Ignored I/O standard assignment to node \"UART_RTS\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Warning (15710): Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Warning (15710): Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_2 " "Warning (15706): Node \"CLOCK_50_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning (15706): Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning (15706): Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning (15706): Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning (15706): Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning (15706): Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning (15706): Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning (15706): Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning (15706): Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning (15706): Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning (15706): Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning (15706): Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning (15706): Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning (15706): Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning (15706): Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning (15706): Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning (15706): Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning (15706): Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning (15706): Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning (15706): Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning (15706): Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning (15706): Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning (15706): Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning (15706): Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_BYTE_N " "Warning (15706): Node \"FL_BYTE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning (15706): Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ15_AM1 " "Warning (15706): Node \"FL_DQ15_AM1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning (15706): Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[10\] " "Warning (15706): Node \"FL_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[11\] " "Warning (15706): Node \"FL_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[12\] " "Warning (15706): Node \"FL_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[13\] " "Warning (15706): Node \"FL_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[14\] " "Warning (15706): Node \"FL_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning (15706): Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning (15706): Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning (15706): Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning (15706): Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning (15706): Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning (15706): Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning (15706): Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[8\] " "Warning (15706): Node \"FL_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[9\] " "Warning (15706): Node \"FL_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning (15706): Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning (15706): Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Warning (15706): Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning (15706): Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Warning (15706): Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning (15706): Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning (15706): Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning (15706): Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning (15706): Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning (15706): Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning (15706): Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning (15706): Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning (15706): Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning (15706): Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning (15706): Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning (15706): Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning (15706): Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning (15706): Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning (15706): Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning (15706): Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning (15706): Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning (15706): Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning (15706): Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning (15706): Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning (15706): Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning (15706): Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning (15706): Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning (15706): Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning (15706): Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning (15706): Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning (15706): Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning (15706): Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning (15706): Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning (15706): Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning (15706): Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning (15706): Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning (15706): Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning (15706): Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning (15706): Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning (15706): Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning (15706): Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning (15706): Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning (15706): Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning (15706): Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning (15706): Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning (15706): Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning (15706): Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning (15706): Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning (15706): Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning (15706): Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning (15706): Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning (15706): Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning (15706): Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning (15706): Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning (15706): Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning (15706): Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning (15706): Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning (15706): Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning (15706): Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning (15706): Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning (15706): Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning (15706): Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning (15706): Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning (15706): Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning (15706): Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning (15706): Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning (15706): Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning (15706): Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning (15706): Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N0 " "Warning (15706): Node \"GPIO_CLKIN_N0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N1 " "Warning (15706): Node \"GPIO_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P0 " "Warning (15706): Node \"GPIO_CLKIN_P0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P1 " "Warning (15706): Node \"GPIO_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N0 " "Warning (15706): Node \"GPIO_CLKOUT_N0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N1 " "Warning (15706): Node \"GPIO_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P0 " "Warning (15706): Node \"GPIO_CLKOUT_P0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P1 " "Warning (15706): Node \"GPIO_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning (15706): Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning (15706): Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning (15706): Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning (15706): Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning (15706): Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning (15706): Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning (15706): Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Warning (15706): Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning (15706): Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning (15706): Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning (15706): Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning (15706): Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning (15706): Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning (15706): Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning (15706): Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Warning (15706): Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning (15706): Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning (15706): Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning (15706): Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning (15706): Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning (15706): Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning (15706): Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning (15706): Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Warning (15706): Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning (15706): Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning (15706): Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning (15706): Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning (15706): Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning (15706): Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning (15706): Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning (15706): Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Warning (15706): Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning (15706): Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning (15706): Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning (15706): Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning (15706): Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning (15706): Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning (15706): Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning (15706): Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning (15706): Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning (15706): Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning (15706): Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning (15706): Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning (15706): Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Warning (15706): Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Warning (15706): Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Warning (15706): Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Warning (15706): Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning (15706): Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning (15706): Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT0 " "Warning (15706): Node \"SD_DAT0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning (15706): Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Warning (15706): Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Warning (15706): Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning (15706): Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning (15706): Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning (15706): Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning (15706): Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning (15706): Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning (15706): Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning (15706): Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning (15706): Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning (15706): Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Warning (15706): Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Warning (15706): Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning (15706): Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning (15706): Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Info (170195): Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X21_Y10 X30_Y19 " "Info (170196): Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "20 Cyclone III " "Warning (169177): 20 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL G3 " "Info (169178): Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { KEY[1] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 9 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 247 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL F1 " "Info (169178): Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { KEY[2] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 9 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 248 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL D10 " "Info (169178): Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 285 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G10 " "Info (169178): Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 286 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL H10 " "Info (169178): Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 287 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL E9 " "Info (169178): Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 288 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL F9 " "Info (169178): Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 289 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL G9 " "Info (169178): Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 290 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL H9 " "Info (169178): Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at H9" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 291 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL F8 " "Info (169178): Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 292 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL A8 " "Info (169178): Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 293 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL B9 " "Info (169178): Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 294 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL A9 " "Info (169178): Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 295 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL C10 " "Info (169178): Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 296 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL B10 " "Info (169178): Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 297 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL A10 " "Info (169178): Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 298 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL E10 " "Info (169178): Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 299 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F10 " "Info (169178): Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 300 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL H2 " "Info (169178): Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { KEY[0] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 9 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 246 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 8 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 301 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 448 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 448 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Info: Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 14:10:59 2012 " "Info: Processing ended: Thu Feb 23 14:10:59 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Info: Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Info: Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
