SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_COMMAND_CONTEXT STRING webbrowserpath C:\Program Files\Internet Explorer\IEXPLORE.EXE
SET_COMMAND_CONTEXT STRING pdfviewerpath "C:\Program Files\Adobe\Reader 8.0\Reader\AcroRd32.exe"
SET_COMMAND_CONTEXT INT mainwindowxcoord 0
SET_COMMAND_CONTEXT INT mainwindowycoord 0
SET_COMMAND_CONTEXT INT mainwindowwidth 200
SET_COMMAND_CONTEXT INT mainwindowheight 400
SET_PREFERENCE flowvendor Foundation_iSE
SET_PREFERENCE verilogsim True
SET_PREFERENCE vhdlsim True
SET_PREFERENCE workingdirectory I:\ECE554\FINAL_PROJECT\Curveball\source\vga_controller\tmp
SET_PREFERENCE speedgrade -6
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE asysymbol True
SET_PREFERENCE addpads False
SET_PREFERENCE outputdirectory I:\ECE554\FINAL_PROJECT\Curveball\source\vga_controller
SET_PREFERENCE device xc2vp30
SET_PREFERENCE projectname I:\ECE554\FINAL_PROJECT\Curveball\source\vga_controller\tmp
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE foundationsym False
SET_PREFERENCE package ff896
SET_PREFERENCE createndf False
SET_PREFERENCE designentry VHDL
SET_PREFERENCE devicefamily virtex2p
SET_PREFERENCE formalverification False
SET_PREFERENCE removerpms False
SET_SIM_PARAMETER c_prog_empty_thresh_negate_val 5
SET_SIM_PARAMETER c_common_clock 0
SET_SIM_PARAMETER c_valid_low 0
SET_SIM_PARAMETER c_prog_full_thresh_negate_val 14
SET_SIM_PARAMETER c_full_flags_rst_val 1
SET_SIM_PARAMETER c_din_width 24
SET_SIM_PARAMETER c_wr_data_count_width 4
SET_SIM_PARAMETER c_use_dout_rst 1
SET_SIM_PARAMETER c_has_data_count 0
SET_SIM_PARAMETER c_wr_pntr_width 4
SET_SIM_PARAMETER c_implementation_type 2
SET_SIM_PARAMETER c_preload_latency 0
SET_SIM_PARAMETER c_has_rst 1
SET_SIM_PARAMETER c_wr_freq 1
SET_SIM_PARAMETER c_underflow_low 0
SET_SIM_PARAMETER c_dout_width 24
SET_SIM_PARAMETER c_msgon_val 1
SET_SIM_PARAMETER c_rd_depth 16
SET_SIM_PARAMETER c_dout_rst_val 0
SET_SIM_PARAMETER c_prog_empty_thresh_assert_val 4
SET_SIM_PARAMETER c_has_almost_full 0
SET_SIM_PARAMETER c_overflow_low 0
SET_SIM_PARAMETER c_has_underflow 0
SET_SIM_PARAMETER c_memory_type 1
SET_SIM_PARAMETER c_rd_data_count_width 4
SET_SIM_PARAMETER c_has_rd_data_count 0
SET_SIM_PARAMETER c_has_overflow 0
SET_SIM_PARAMETER component_name xclk_fifo
SET_SIM_PARAMETER c_prog_full_thresh_assert_val 15
SET_SIM_PARAMETER c_has_wr_ack 0
SET_SIM_PARAMETER c_wr_ack_low 0
SET_SIM_PARAMETER c_has_srst 0
SET_SIM_PARAMETER c_has_int_clk 0
SET_SIM_PARAMETER c_rd_pntr_width 4
SET_SIM_PARAMETER c_use_embedded_reg 0
SET_SIM_PARAMETER c_preload_regs 1
SET_SIM_PARAMETER c_prog_full_type 0
SET_SIM_PARAMETER c_has_wr_data_count 0
SET_SIM_PARAMETER c_use_ecc 0
SET_SIM_PARAMETER c_use_fwft_data_count 0
SET_SIM_PARAMETER c_wr_depth 16
SET_SIM_PARAMETER c_prim_fifo_type 512x36
SET_SIM_PARAMETER c_has_valid 0
SET_SIM_PARAMETER c_data_count_width 4
SET_SIM_PARAMETER c_prog_empty_type 0
SET_SIM_PARAMETER c_has_almost_empty 0
SET_SIM_PARAMETER c_rd_freq 1
SET_PARAMETER almost_empty_flag false
SET_PARAMETER write_data_count false
SET_PARAMETER full_threshold_negate_value 14
SET_PARAMETER empty_threshold_negate_value 5
SET_PARAMETER output_data_width 24
SET_PARAMETER input_depth 16
SET_PARAMETER valid_flag false
SET_PARAMETER programmable_empty_type No_Programmable_Empty_Threshold
SET_PARAMETER write_acknowledge_flag false
SET_PARAMETER enable_int_clk false
SET_PARAMETER fifo_implementation Independent_Clocks_Block_RAM
SET_PARAMETER underflow_flag false
SET_PARAMETER use_extra_logic false
SET_PARAMETER full_flags_reset_value 1
SET_PARAMETER valid_sense Active_High
SET_PARAMETER write_data_count_width 4
SET_PARAMETER data_count_width 4
SET_PARAMETER output_depth 16
SET_PARAMETER dout_reset_value 0
SET_PARAMETER reset_pin true
SET_PARAMETER underflow_sense Active_High
SET_PARAMETER component_name xclk_fifo
SET_PARAMETER overflow_sense Active_High
SET_PARAMETER overflow_flag false
SET_PARAMETER read_data_count false
SET_PARAMETER data_count false
SET_PARAMETER programmable_full_type No_Programmable_Full_Threshold
SET_PARAMETER read_data_count_width 4
SET_PARAMETER reset_type Asynchronous_Reset
SET_PARAMETER performance_options First_Word_Fall_Through
SET_PARAMETER full_threshold_assert_value 15
SET_PARAMETER use_dout_reset true
SET_PARAMETER almost_full_flag false
SET_PARAMETER use_embedded_registers false
SET_PARAMETER read_clock_frequency 1
SET_PARAMETER write_acknowledge_sense Active_High
SET_PARAMETER disable_timing_violations false
SET_PARAMETER empty_threshold_assert_value 4
SET_PARAMETER input_data_width 24
SET_PARAMETER write_clock_frequency 1
SET_PARAMETER enable_ecc false
SET_CORE_CLASS com.xilinx.ip.fifo_generator_v4_4.fifo_generator_v4_4
SET_CORE_PATH C:\Xilinx\10.1\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\fifo_generator_v4_4\
SET_CORE_NAME Fifo Generator
SET_CORE_VERSION 4.4
