============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Thu Sep 12 14:08:41 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 15 view nodes, 15 trigger nets, 15 data nets.
KIT-1004 : Chipwatcher code = 0111010100110000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=15,BUS_DIN_NUM=15,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101,32'sb01110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01010100}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=112) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=112) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=15,BUS_DIN_NUM=15,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101,32'sb01110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01010100}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=15,BUS_DIN_NUM=15,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101,32'sb01110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01010100}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=15,BUS_DIN_NUM=15,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101,32'sb01110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01010100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=112)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=112)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=15,BUS_DIN_NUM=15,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101,32'sb01110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01010100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=15,BUS_DIN_NUM=15,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101,32'sb01110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01010100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2444/47 useful/useless nets, 1411/45 useful/useless insts
SYN-1016 : Merged 68 instances.
SYN-1032 : 2117/30 useful/useless nets, 1755/30 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2101/16 useful/useless nets, 1743/12 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/din_r1_reg
SYN-1002 :     cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/din_r2_reg
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 1, 376 better
SYN-1014 : Optimize round 2
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 10 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.447577s wall, 0.734375s user + 0.718750s system = 1.453125s CPU (100.4%)

RUN-1004 : used memory is 111 MB, reserved memory is 81 MB, peak memory is 113 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 2 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 2205/2 useful/useless nets, 1850/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7980, tnet num: 2203, tinst num: 1848, tnode num: 9723, tedge num: 12179.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2203 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 162 (4.13), #lev = 5 (2.52)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 162 (4.13), #lev = 5 (2.52)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 595 instances into 162 LUTs, name keeping = 72%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 345 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.159522s wall, 1.296875s user + 0.828125s system = 2.125000s CPU (98.4%)

RUN-1004 : used memory is 117 MB, reserved memory is 87 MB, peak memory is 137 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (221 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (230 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1315 instances
RUN-0007 : 532 luts, 593 seqs, 108 mslices, 61 lslices, 11 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1670 nets
RUN-1001 : 1034 nets have 2 pins
RUN-1001 : 546 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     365     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     226     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1313 instances, 532 luts, 593 seqs, 169 slices, 19 macros(169 instances: 108 mslices 61 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6664, tnet num: 1668, tinst num: 1313, tnode num: 8750, tedge num: 11136.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1668 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.152997s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (102.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 398768
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1313.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 328397, overlap = 9
PHY-3002 : Step(2): len = 273139, overlap = 9
PHY-3002 : Step(3): len = 234391, overlap = 6.75
PHY-3002 : Step(4): len = 201999, overlap = 6.75
PHY-3002 : Step(5): len = 172446, overlap = 9
PHY-3002 : Step(6): len = 152615, overlap = 9
PHY-3002 : Step(7): len = 131890, overlap = 9
PHY-3002 : Step(8): len = 111925, overlap = 9
PHY-3002 : Step(9): len = 98194.7, overlap = 9
PHY-3002 : Step(10): len = 86148.4, overlap = 4.5
PHY-3002 : Step(11): len = 73131.8, overlap = 4.5
PHY-3002 : Step(12): len = 62795, overlap = 6.75
PHY-3002 : Step(13): len = 56378.7, overlap = 6.75
PHY-3002 : Step(14): len = 49362.4, overlap = 6.75
PHY-3002 : Step(15): len = 44421.9, overlap = 7.25
PHY-3002 : Step(16): len = 41195.5, overlap = 4.75
PHY-3002 : Step(17): len = 37848.7, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000927192
PHY-3002 : Step(18): len = 37554.3, overlap = 5
PHY-3002 : Step(19): len = 36112.3, overlap = 5
PHY-3002 : Step(20): len = 35575.5, overlap = 5
PHY-3002 : Step(21): len = 32577.2, overlap = 5
PHY-3002 : Step(22): len = 31646.7, overlap = 5.5
PHY-3002 : Step(23): len = 30120.4, overlap = 3.75
PHY-3002 : Step(24): len = 29751.3, overlap = 4.28125
PHY-3002 : Step(25): len = 28375.8, overlap = 6.625
PHY-3002 : Step(26): len = 27881, overlap = 6.875
PHY-3002 : Step(27): len = 26713.1, overlap = 12.4062
PHY-3002 : Step(28): len = 25616.7, overlap = 10.5938
PHY-3002 : Step(29): len = 25150.1, overlap = 10.6875
PHY-3002 : Step(30): len = 25068.5, overlap = 10.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005483s wall, 0.000000s user + 0.078125s system = 0.078125s CPU (1424.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1668 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037529s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(31): len = 24471.7, overlap = 16.3438
PHY-3002 : Step(32): len = 24437.8, overlap = 16.3438
PHY-3002 : Step(33): len = 23694.6, overlap = 16.875
PHY-3002 : Step(34): len = 23394.5, overlap = 17.0625
PHY-3002 : Step(35): len = 22589.3, overlap = 17.1875
PHY-3002 : Step(36): len = 22476.1, overlap = 17.625
PHY-3002 : Step(37): len = 22382.9, overlap = 17.1875
PHY-3002 : Step(38): len = 21984.2, overlap = 17.6875
PHY-3002 : Step(39): len = 21759.1, overlap = 18.1875
PHY-3002 : Step(40): len = 20969.2, overlap = 19.7188
PHY-3002 : Step(41): len = 20524.7, overlap = 20.4688
PHY-3002 : Step(42): len = 20391.8, overlap = 21.2188
PHY-3002 : Step(43): len = 20041.1, overlap = 22.5938
PHY-3002 : Step(44): len = 19779, overlap = 22.5938
PHY-3002 : Step(45): len = 19764.5, overlap = 23.1875
PHY-3002 : Step(46): len = 19472.2, overlap = 24.1875
PHY-3002 : Step(47): len = 19371.9, overlap = 23.4062
PHY-3002 : Step(48): len = 19301, overlap = 22.9375
PHY-3002 : Step(49): len = 19039.9, overlap = 23.125
PHY-3002 : Step(50): len = 19067.5, overlap = 23.0938
PHY-3002 : Step(51): len = 18834.4, overlap = 24.875
PHY-3002 : Step(52): len = 18613.9, overlap = 26.9688
PHY-3002 : Step(53): len = 18603.7, overlap = 28.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00345736
PHY-3002 : Step(54): len = 18366.7, overlap = 28.0625
PHY-3002 : Step(55): len = 18334.1, overlap = 27.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1668 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037384s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.70764e-05
PHY-3002 : Step(56): len = 18973.1, overlap = 64.4062
PHY-3002 : Step(57): len = 18973.1, overlap = 64.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.41528e-05
PHY-3002 : Step(58): len = 19672.5, overlap = 62.5
PHY-3002 : Step(59): len = 19991.2, overlap = 61.3125
PHY-3002 : Step(60): len = 21733.1, overlap = 50.5938
PHY-3002 : Step(61): len = 22722.9, overlap = 45.125
PHY-3002 : Step(62): len = 22224.4, overlap = 43.75
PHY-3002 : Step(63): len = 22209.8, overlap = 43.25
PHY-3002 : Step(64): len = 21892.9, overlap = 43.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000108306
PHY-3002 : Step(65): len = 21539.6, overlap = 43.75
PHY-3002 : Step(66): len = 21622.7, overlap = 43.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000216611
PHY-3002 : Step(67): len = 22603.6, overlap = 38.3438
PHY-3002 : Step(68): len = 22929.8, overlap = 36.2188
PHY-3002 : Step(69): len = 23097.5, overlap = 33.5938
PHY-3002 : Step(70): len = 22198.6, overlap = 37.6562
PHY-3002 : Step(71): len = 22198.6, overlap = 37.6562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6664, tnet num: 1668, tinst num: 1313, tnode num: 8750, tedge num: 11136.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 79.75 peak overflow 2.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1670.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 25696, over cnt = 119(0%), over = 337, worst = 14
PHY-1001 : End global iterations;  0.065446s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (119.4%)

PHY-1001 : Congestion index: top1 = 25.56, top5 = 14.32, top10 = 8.70, top15 = 6.17.
PHY-1001 : End incremental global routing;  0.120879s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (116.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1668 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043555s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.6%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1296 has valid locations, 13 needs to be replaced
PHY-3001 : design contains 1324 instances, 532 luts, 604 seqs, 169 slices, 19 macros(169 instances: 108 mslices 61 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 22407.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6708, tnet num: 1679, tinst num: 1324, tnode num: 8827, tedge num: 11202.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1679 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166565s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(72): len = 22520.6, overlap = 6.84375
PHY-3002 : Step(73): len = 22675.2, overlap = 6.84375
PHY-3002 : Step(74): len = 22696.1, overlap = 6.84375
PHY-3002 : Step(75): len = 22683.9, overlap = 6.84375
PHY-3002 : Step(76): len = 22669.1, overlap = 6.84375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1679 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037907s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (123.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(77): len = 22669.1, overlap = 37.6562
PHY-3002 : Step(78): len = 22669.1, overlap = 37.6562
PHY-3001 : Final: Len = 22669.1, Over = 37.6562
PHY-3001 : End incremental placement;  0.361159s wall, 0.328125s user + 0.281250s system = 0.609375s CPU (168.7%)

OPT-1001 : Total overflow 80.06 peak overflow 2.78
OPT-1001 : End high-fanout net optimization;  0.561314s wall, 0.531250s user + 0.296875s system = 0.828125s CPU (147.5%)

OPT-1001 : Current memory(MB): used = 180, reserve = 149, peak = 181.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 917/1681.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 26136, over cnt = 119(0%), over = 331, worst = 14
PHY-1002 : len = 28384, over cnt = 66(0%), over = 132, worst = 7
PHY-1002 : len = 30040, over cnt = 9(0%), over = 15, worst = 4
PHY-1002 : len = 30280, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.061687s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (126.6%)

PHY-1001 : Congestion index: top1 = 24.96, top5 = 15.33, top10 = 9.74, top15 = 6.93.
OPT-1001 : End congestion update;  0.106896s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (116.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1679 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037426s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.2%)

OPT-0007 : Start: WNS 325 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 425 TNS 0 NUM_FEPS 0 with 17 cells processed and 250 slack improved
OPT-0007 : Iter 2: improved WNS 425 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.147018s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (116.9%)

OPT-1001 : Current memory(MB): used = 178, reserve = 147, peak = 181.
OPT-1001 : End physical optimization;  0.862074s wall, 0.843750s user + 0.296875s system = 1.140625s CPU (132.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 532 LUT to BLE ...
SYN-4008 : Packed 532 LUT and 311 SEQ to BLE.
SYN-4003 : Packing 293 remaining SEQ's ...
SYN-4005 : Packed 110 SEQ with LUT/SLICE
SYN-4006 : 120 single LUT's are left
SYN-4006 : 183 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 715/905 primitive instances ...
PHY-3001 : End packing;  0.050643s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.6%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 594 instances
RUN-1001 : 287 mslices, 286 lslices, 11 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1378 nets
RUN-1001 : 692 nets have 2 pins
RUN-1001 : 584 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 592 instances, 573 slices, 19 macros(169 instances: 108 mslices 61 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 22877.2, Over = 51.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5736, tnet num: 1376, tinst num: 592, tnode num: 7281, tedge num: 10126.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.179709s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.25279e-05
PHY-3002 : Step(79): len = 22289.6, overlap = 52.75
PHY-3002 : Step(80): len = 22133.6, overlap = 53.25
PHY-3002 : Step(81): len = 22052.8, overlap = 53
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.50558e-05
PHY-3002 : Step(82): len = 22164.8, overlap = 52
PHY-3002 : Step(83): len = 22205.3, overlap = 52.5
PHY-3002 : Step(84): len = 22170.6, overlap = 52
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123178
PHY-3002 : Step(85): len = 22865.3, overlap = 51
PHY-3002 : Step(86): len = 23178.4, overlap = 49.5
PHY-3002 : Step(87): len = 23227.1, overlap = 49.5
PHY-3002 : Step(88): len = 23279.3, overlap = 48.25
PHY-3002 : Step(89): len = 23329.8, overlap = 48.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.126236s wall, 0.062500s user + 0.343750s system = 0.406250s CPU (321.8%)

PHY-3001 : Trial Legalized: Len = 37076.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033819s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00115401
PHY-3002 : Step(90): len = 32531, overlap = 7
PHY-3002 : Step(91): len = 30973.9, overlap = 8
PHY-3002 : Step(92): len = 28562.5, overlap = 15.25
PHY-3002 : Step(93): len = 27378.4, overlap = 17.25
PHY-3002 : Step(94): len = 26903.5, overlap = 20.25
PHY-3002 : Step(95): len = 26606.2, overlap = 20.75
PHY-3002 : Step(96): len = 26429, overlap = 20.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00230802
PHY-3002 : Step(97): len = 26636.3, overlap = 21.25
PHY-3002 : Step(98): len = 26678.8, overlap = 21.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00461604
PHY-3002 : Step(99): len = 26863.8, overlap = 21
PHY-3002 : Step(100): len = 26962.9, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006532s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 33235.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 33277.2, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5736, tnet num: 1376, tinst num: 592, tnode num: 7281, tedge num: 10126.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 42/1378.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 40032, over cnt = 129(0%), over = 195, worst = 4
PHY-1002 : len = 41064, over cnt = 49(0%), over = 57, worst = 3
PHY-1002 : len = 41824, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 41840, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 41872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.135197s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (138.7%)

PHY-1001 : Congestion index: top1 = 24.59, top5 = 17.87, top10 = 13.36, top15 = 9.74.
PHY-1001 : End incremental global routing;  0.189831s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (123.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040757s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.258186s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (121.0%)

OPT-1001 : Current memory(MB): used = 178, reserve = 147, peak = 181.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1176/1378.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004781s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 24.59, top5 = 17.87, top10 = 13.36, top15 = 9.74.
OPT-1001 : End congestion update;  0.051692s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033478s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.3%)

OPT-0007 : Start: WNS 461 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 577 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 592 instances, 573 slices, 19 macros(169 instances: 108 mslices 61 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 36358.2, Over = 0
PHY-3001 : End spreading;  0.004715s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 36358.2, Over = 0
PHY-3001 : End incremental legalization;  0.033281s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (422.5%)

OPT-0007 : Iter 1: improved WNS 461 TNS 0 NUM_FEPS 0 with 19 cells processed and 3600 slack improved
OPT-0007 : Iter 2: improved WNS 461 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.138218s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (180.9%)

OPT-1001 : Current memory(MB): used = 183, reserve = 152, peak = 183.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032799s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1108/1378.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44904, over cnt = 6(0%), over = 9, worst = 3
PHY-1002 : len = 44904, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 44936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030585s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.1%)

PHY-1001 : Congestion index: top1 = 25.73, top5 = 18.41, top10 = 13.86, top15 = 10.18.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033308s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 461 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 25.310345
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 461ps with logic level 3 and starts from PAD
OPT-1001 : End physical optimization;  0.707066s wall, 0.781250s user + 0.078125s system = 0.859375s CPU (121.5%)

RUN-1003 : finish command "place" in  4.632984s wall, 5.546875s user + 4.953125s system = 10.500000s CPU (226.6%)

RUN-1004 : used memory is 165 MB, reserved memory is 134 MB, peak memory is 183 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 594 instances
RUN-1001 : 287 mslices, 286 lslices, 11 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1378 nets
RUN-1001 : 692 nets have 2 pins
RUN-1001 : 584 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5736, tnet num: 1376, tinst num: 592, tnode num: 7281, tedge num: 10126.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 287 mslices, 286 lslices, 11 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 42256, over cnt = 138(0%), over = 199, worst = 4
PHY-1002 : len = 43336, over cnt = 52(0%), over = 59, worst = 3
PHY-1002 : len = 44152, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 44184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.096280s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (146.1%)

PHY-1001 : Congestion index: top1 = 25.62, top5 = 18.34, top10 = 13.74, top15 = 10.09.
PHY-1001 : End global routing;  0.148420s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (136.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 203, reserve = 172, peak = 214.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 467, reserve = 440, peak = 467.
PHY-1001 : End build detailed router design. 3.378877s wall, 3.265625s user + 0.109375s system = 3.375000s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 20112, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.916122s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 500, reserve = 474, peak = 500.
PHY-1001 : End phase 1; 0.921829s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 175744, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 500, reserve = 474, peak = 500.
PHY-1001 : End initial routed; 0.992113s wall, 1.296875s user + 0.187500s system = 1.484375s CPU (149.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1215(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.261   |   0.000   |   0   
RUN-1001 :   Hold   |  -1.160   |  -10.125  |  14   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.231570s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.2%)

PHY-1001 : Current memory(MB): used = 502, reserve = 475, peak = 502.
PHY-1001 : End phase 2; 1.223774s wall, 1.531250s user + 0.187500s system = 1.718750s CPU (140.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 175744, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.011418s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (136.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 175680, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.026916s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (290.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 175688, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.018024s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1215(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.261   |   0.000   |   0   
RUN-1001 :   Hold   |  -1.160   |  -10.125  |  14   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.189059s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : End commit to database; 0.177497s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (105.6%)

PHY-1001 : Current memory(MB): used = 515, reserve = 488, peak = 515.
PHY-1001 : End phase 3; 0.605590s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (108.4%)

PHY-1003 : Routed, final wirelength = 175688
PHY-1001 : Current memory(MB): used = 515, reserve = 489, peak = 515.
PHY-1001 : End export database. 0.006987s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  6.301606s wall, 6.468750s user + 0.359375s system = 6.828125s CPU (108.4%)

RUN-1003 : finish command "route" in  6.691487s wall, 6.843750s user + 0.421875s system = 7.265625s CPU (108.6%)

RUN-1004 : used memory is 470 MB, reserved memory is 442 MB, peak memory is 515 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      924   out of  19600    4.71%
#reg                      623   out of  19600    3.18%
#le                      1107
  #lut only               484   out of   1107   43.72%
  #reg only               183   out of   1107   16.53%
  #lut&reg                440   out of   1107   39.75%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                   Fanout
#1        U1_pll/clk0_buf      GCLK               pll                U1_pll/pll_inst.clkc0    160
#2        config_inst_syn_9    GCLK               config             config_inst.jtck         129
#3        sys_clk_dup_1        GCLK               io                 sys_clk_syn_2.di         97
#4        U2_control/clk_5M    GCLK               pll                U1_pll/pll_inst.clkc1    8


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1107   |755     |169     |630     |4       |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |528    |438     |83      |242     |0       |0       |
|  U3_led                             |led            |88     |71      |17      |39      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |490    |246     |69      |341     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |490    |246     |69      |341     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |240    |74      |0       |227     |0       |0       |
|        reg_inst                     |register       |238    |72      |0       |225     |0       |0       |
|        tap_inst                     |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                   |trigger        |250    |172     |69      |114     |0       |0       |
|        bus_inst                     |bus_top        |25     |17      |0       |25      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det        |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[13]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[14]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |3      |2       |0       |3       |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |130    |93      |37      |50      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       681   
    #2          2       308   
    #3          3       259   
    #4          4        17   
    #5        5-10       54   
    #6        11-50      36   
    #7       51-100      4    
    #8       101-500     2    
  Average     2.90            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5736, tnet num: 1376, tinst num: 592, tnode num: 7281, tedge num: 10126.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 4 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: af164bd60045ca4e8dc5c920354c82c88258c7f0437c3691046758bde4a14d50 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 592
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1378, pip num: 12987
BIT-1002 : Init feedthrough completely, num: 4
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1270 valid insts, and 35176 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001001110111010100110000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.105670s wall, 17.515625s user + 0.078125s system = 17.593750s CPU (835.5%)

RUN-1004 : used memory is 480 MB, reserved memory is 453 MB, peak memory is 660 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240912_140841.log"
