INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pc/Desktop/UMASS BOSTON/2021/Spring 2021/Advanced Digital Design/Vivado/Lab0/Lab0.srcs/sources_1/new/half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'half_adder'
