Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 14:03:31 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.459    -7912.195                   1386                 8973        0.037        0.000                      0                 8973        2.750        0.000                       0                  3324  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk               -6.459    -7912.195                   1386                 8973        0.037        0.000                      0                 8973        2.750        0.000                       0                  3324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :         1386  Failing Endpoints,  Worst Slack       -6.459ns,  Total Violation    -7912.195ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.459ns  (required time - arrival time)
  Source:                 manta_inst/lab8_io_core_inst/soft_inp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dut/acs_36/sm_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        16.277ns  (logic 6.894ns (42.355%)  route 9.383ns (57.645%))
  Logic Levels:           20  (CARRY4=12 LUT2=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3323, routed)        1.627     5.135    manta_inst/lab8_io_core_inst/clk_100mhz_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  manta_inst/lab8_io_core_inst/soft_inp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518     5.653 r  manta_inst/lab8_io_core_inst/soft_inp_reg[1]/Q
                         net (fo=35, routed)          0.946     6.599    manta_inst/lab8_io_core_inst/Q[1]
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.723 r  manta_inst/lab8_io_core_inst/met_out1__28_carry_i_1__0/O
                         net (fo=1, routed)           0.552     7.275    dut/bmu_inst[2].bmu_j/met_out1__58_carry_i_5__0_0[2]
    SLICE_X8Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.671 r  dut/bmu_inst[2].bmu_j/met_out1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     7.671    dut/bmu_inst[2].bmu_j/met_out1__28_carry_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.994 r  dut/bmu_inst[2].bmu_j/met_out1__28_carry__0/O[1]
                         net (fo=3, routed)           0.798     8.791    dut/bmu_inst[2].bmu_j/soft_inp_reg[4][1]
    SLICE_X15Y12         LUT4 (Prop_lut4_I0_O)        0.306     9.097 r  dut/bmu_inst[2].bmu_j/met_out1__58_carry__0_i_11__0/O
                         net (fo=4, routed)           0.760     9.857    dut/bmu_inst[2].bmu_j/soft_inp_reg[1]_1
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.981 r  dut/bmu_inst[2].bmu_j/met_out1__58_carry__0_i_3__0/O
                         net (fo=1, routed)           0.339    10.320    dut/bmu_inst[2].bmu_j/met_out1__58_carry__0_i_3__0_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.827 r  dut/bmu_inst[2].bmu_j/met_out1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.827    dut/bmu_inst[2].bmu_j/met_out1__58_carry__0_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.049 r  dut/bmu_inst[2].bmu_j/met_out1__58_carry__1/O[0]
                         net (fo=3, routed)           1.183    12.232    dut/bmu_inst[1].bmu_j/sm_out_reg[15]_i_4__0_0[1]
    SLICE_X36Y24         LUT2 (Prop_lut2_I1_O)        0.299    12.531 r  dut/bmu_inst[1].bmu_j/sm_out[15]_i_16__0/O
                         net (fo=1, routed)           0.000    12.531    dut/bmu_inst[1].bmu_j/sm_out[15]_i_16__0_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.081 r  dut/bmu_inst[1].bmu_j/sm_out_reg[15]_i_4__0/CO[3]
                         net (fo=1, routed)           0.009    13.090    dut/bmu_inst[1].bmu_j/sm_out_reg[15]_i_4__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.424 r  dut/bmu_inst[1].bmu_j/sm_out_reg[19]_i_8__11/O[1]
                         net (fo=128, routed)         1.398    14.822    dut/bmu_inst[1].bmu_j/sm_out_reg[19]_i_8__11_n_6
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.303    15.125 r  dut/bmu_inst[1].bmu_j/sm_out[15]_i_4__43/O
                         net (fo=1, routed)           0.000    15.125    dut/bmu_inst[1].bmu_j/sm_out[15]_i_4__43_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.526 r  dut/bmu_inst[1].bmu_j/sm_out_reg[15]_i_2__45/CO[3]
                         net (fo=1, routed)           0.000    15.526    dut/bmu_inst[1].bmu_j/sm_out_reg[15]_i_2__45_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.765 f  dut/bmu_inst[1].bmu_j/sm_out_reg[19]_i_2__44/O[2]
                         net (fo=5, routed)           1.446    17.211    dut/bmu_inst[1].bmu_j/sm_out50_out_23[18]
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.302    17.513 r  dut/bmu_inst[1].bmu_j/sm_out[19]_i_11__45/O
                         net (fo=1, routed)           0.000    17.513    dut/bmu_inst[1].bmu_j/sm_out[19]_i_11__45_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    18.004 r  dut/bmu_inst[1].bmu_j/sm_out_reg[19]_i_3__45/CO[1]
                         net (fo=40, routed)          0.724    18.728    dut/bmu_inst[3].bmu_j/sm_out_reg[0]_11[0]
    SLICE_X52Y32         LUT6 (Prop_lut6_I3_O)        0.329    19.057 r  dut/bmu_inst[3].bmu_j/sm_out[19]_i_69__44/O
                         net (fo=1, routed)           0.466    19.523    dut/bmu_inst[3].bmu_j/sm_out[19]_i_69__44_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.043 r  dut/bmu_inst[3].bmu_j/sm_out_reg[19]_i_42__43/CO[3]
                         net (fo=1, routed)           0.000    20.043    dut/bmu_inst[3].bmu_j/sm_out_reg[19]_i_42__43_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.160 r  dut/bmu_inst[3].bmu_j/sm_out_reg[19]_i_19__43/CO[3]
                         net (fo=1, routed)           0.000    20.160    dut/bmu_inst[3].bmu_j/sm_out_reg[19]_i_19__43_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.317 r  dut/bmu_inst[3].bmu_j/sm_out_reg[19]_i_6__45/CO[1]
                         net (fo=21, routed)          0.763    21.080    dut/bmu_inst[3].bmu_j/sm_out[19]_i_23__45_0[0]
    SLICE_X49Y31         LUT5 (Prop_lut5_I4_O)        0.332    21.412 r  dut/bmu_inst[3].bmu_j/sm_out[2]_i_1__45/O
                         net (fo=1, routed)           0.000    21.412    dut/acs_36/sm_out_reg[19]_1[2]
    SLICE_X49Y31         FDRE                                         r  dut/acs_36/sm_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3323, routed)        1.441    14.771    dut/acs_36/clk_100mhz_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  dut/acs_36/sm_out_reg[2]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X49Y31         FDRE (Setup_fdre_C_D)        0.031    14.953    dut/acs_36/sm_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -21.412    
  -------------------------------------------------------------------
                         slack                                 -6.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dut/acs_60/desc_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dut/tbu_inst/din_w_reg[15][6]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.661%)  route 0.203ns (55.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3323, routed)        0.569     1.437    dut/acs_60/clk_100mhz_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  dut/acs_60/desc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  dut/acs_60/desc_reg/Q
                         net (fo=1, routed)           0.203     1.804    dut/tbu_inst/din_w_reg[15][27]_0[1]
    SLICE_X56Y50         FDRE                                         r  dut/tbu_inst/din_w_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3323, routed)        0.835     1.949    dut/tbu_inst/clk_100mhz_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  dut/tbu_inst/din_w_reg[15][6]/C
                         clock pessimism             -0.245     1.704    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.063     1.767    dut/tbu_inst/din_w_reg[15][6]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y17  dut/tbu_inst/rows_0[0].store_row/BRAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X60Y5   dut/tbu_inst/filo_buff_last_state_reg_0_31_0_5/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y5   dut/tbu_inst/filo_buff_last_state_reg_0_31_0_5/DP/CLK



