{"Source Block": ["oh/elink/hdl/etx_arbiter.v@71:81@HdlIdDef", "   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;  \n   wire [PW-1:0]   txrd_splice_packet;\n   wire [PW-1:0]   txwr_splice_packet;\n   wire [PW-1:0]   etx_mux;\n\n   //#########################################################################\n   //# Insert special control mode in packet (UGLY)\n   //#########################################################################\n"], "Clone Blocks": [["oh/elink/hdl/etx_arbiter.v@66:76", "   \n   //wires  \n   wire [3:0] \t   txrd_ctrlmode;\n   wire [3:0] \t   txwr_ctrlmode;\n   wire \t   access_in;   \n   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;  \n   wire [PW-1:0]   txrd_splice_packet;\n   wire [PW-1:0]   txwr_splice_packet;\n"], ["oh/elink/hdl/etx_arbiter.v@68:78", "   wire [3:0] \t   txrd_ctrlmode;\n   wire [3:0] \t   txwr_ctrlmode;\n   wire \t   access_in;   \n   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;  \n   wire [PW-1:0]   txrd_splice_packet;\n   wire [PW-1:0]   txwr_splice_packet;\n   wire [PW-1:0]   etx_mux;\n\n"], ["oh/elink/hdl/etx_arbiter.v@67:77", "   //wires  \n   wire [3:0] \t   txrd_ctrlmode;\n   wire [3:0] \t   txwr_ctrlmode;\n   wire \t   access_in;   \n   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;  \n   wire [PW-1:0]   txrd_splice_packet;\n   wire [PW-1:0]   txwr_splice_packet;\n   wire [PW-1:0]   etx_mux;\n"], ["oh/elink/hdl/etx_arbiter.v@65:75", "   reg \t\t   etx_rr;     //bypass translation on read response\n   \n   //wires  \n   wire [3:0] \t   txrd_ctrlmode;\n   wire [3:0] \t   txwr_ctrlmode;\n   wire \t   access_in;   \n   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;  \n   wire [PW-1:0]   txrd_splice_packet;\n"], ["oh/elink/hdl/etx_arbiter.v@70:80", "   wire \t   access_in;   \n   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;  \n   wire [PW-1:0]   txrd_splice_packet;\n   wire [PW-1:0]   txwr_splice_packet;\n   wire [PW-1:0]   etx_mux;\n\n   //#########################################################################\n   //# Insert special control mode in packet (UGLY)\n"], ["oh/elink/hdl/etx_arbiter.v@69:79", "   wire [3:0] \t   txwr_ctrlmode;\n   wire \t   access_in;   \n   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;  \n   wire [PW-1:0]   txrd_splice_packet;\n   wire [PW-1:0]   txwr_splice_packet;\n   wire [PW-1:0]   etx_mux;\n\n   //#########################################################################\n"], ["oh/elink/hdl/etx_arbiter.v@64:74", "   reg [PW-1:0]    etx_packet;\n   reg \t\t   etx_rr;     //bypass translation on read response\n   \n   //wires  \n   wire [3:0] \t   txrd_ctrlmode;\n   wire [3:0] \t   txwr_ctrlmode;\n   wire \t   access_in;   \n   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;  \n"], ["oh/elink/hdl/etx_arbiter.v@72:82", "   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;  \n   wire [PW-1:0]   txrd_splice_packet;\n   wire [PW-1:0]   txwr_splice_packet;\n   wire [PW-1:0]   etx_mux;\n\n   //#########################################################################\n   //# Insert special control mode in packet (UGLY)\n   //#########################################################################\n   assign txrd_ctrlmode[3:0] =  ctrlmode_bypass ?  ctrlmode[3:0] : \n"]], "Diff Content": {"Delete": [[76, "   wire [PW-1:0]   txwr_splice_packet;\n"]], "Add": []}}