# RISC-V Processor (Verilog Implementation)

This project is part of my Embedded Electronics course.  
I'm building a RISC-V processor **module by module** using **Verilog** and simulating it on **ModelSim**.

## Folder Structure
- `modules/` — Contains Verilog files for each module (ALU, Register File, Decoder, etc.)
- `testbench/` — Testbench files for simulation
- `docs/` — Design diagrams or notes
- `README.md` — Project overview

## Simulation
Simulations are done in **ModelSim**.  
Each module has its own testbench (`*_tb.v`).

## Progress Log
| Date | Update |
|------|---------|
| 2025-10-15 | Repository initialized |
