/*******************************************************************************
  Ethernet Driver Library Source Code

  Summary:
    This file contains the source code for the Ethernet Driver library.

  Description:
    This library provides a low-level abstraction of the Ethernet module
    on Microchip PIC32MX family microcontrollers with a convenient C language
    interface.  It can be used to simplify low-level access to the module
    without the necessity of interacting directly with the module's registers,
    thus hiding differences from one microcontroller variant to another.
*******************************************************************************/
//DOM-IGNORE-BEGIN
/*****************************************************************************
 Copyright (C) 2008-2018 Microchip Technology Inc. and its subsidiaries.

Microchip Technology Inc. and its subsidiaries.

Subject to your compliance with these terms, you may use Microchip software 
and any derivatives exclusively with Microchip products. It is your 
responsibility to comply with third party license terms applicable to your 
use of third party software (including open source software) that may 
accompany Microchip software.

THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER 
EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED 
WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR 
PURPOSE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, 
INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND 
WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS 
BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE 
FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN 
ANY WAY RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, 
THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
*****************************************************************************/

//DOM-IGNORE-END

#include "driver/gmac/src/dynamic/drv_gmac_lib.h"

/** D E F I N I T I O N S ****************************************************/
//PIC32C internal GMAC peripheral
#define TCPIP_THIS_MODULE_ID    TCPIP_MODULE_MAC_PIC32C
// RX Buffer allocation types
#define GMAC_RX_STICKY_BUFFERS	1
#define GMAC_RX_DYNAMIC_BUFFERS	0
#define GMAC_INT_BITS  (GMAC_INT_RX_BITS | GMAC_INT_TX_BITS)

/******************************************************************************
 * Prototypes
 ******************************************************************************/
static bool _MacPacketAck(TCPIP_MAC_PACKET* pkt,  const void* param);
static inline uint16_t _Calculate_Descriptor_Count (uint16_t numBytes, uint16_t buffSize );
static bool _IsBufferNotAvailable(DRV_GMAC_DRIVER * pMACDrv);
static GMAC_RXFRAME_STATE _SearchRxPacket(DRV_GMAC_DRIVER * pMACDrv,
        DRV_PIC32CGMAC_RX_FRAME_INFO *rx_state, GMAC_QUE_LIST queueIdx);
static DRV_PIC32CGMAC_RESULT _GetRxPacket(DRV_GMAC_DRIVER * pMACDrv,
        DRV_PIC32CGMAC_RX_FRAME_INFO *rx_state, TCPIP_MAC_PACKET** pRxPkt, GMAC_QUE_LIST queueIdx);  
static DRV_PIC32CGMAC_RESULT _AllocateRxPacket(DRV_GMAC_DRIVER * pMACDrv, uint16_t buffer_count, GMAC_QUE_LIST queue_idx, bool sticky_flag);


//GMAC TX and RX Descriptor structure with multiple Queues	
typedef struct
{
	DRV_PIC32CGMAC_HW_TXDCPT sTxDesc_queue0[TCPIP_GMAC_TX_DESCRIPTORS_COUNT_QUE0];
	DRV_PIC32CGMAC_HW_TXDCPT sTxDesc_queue1[TCPIP_GMAC_TX_DESCRIPTORS_COUNT_QUE1];
    DRV_PIC32CGMAC_HW_TXDCPT sTxDesc_queue2[TCPIP_GMAC_TX_DESCRIPTORS_COUNT_QUE2];
	DRV_PIC32CGMAC_HW_TXDCPT sTxDesc_queue3[TCPIP_GMAC_TX_DESCRIPTORS_COUNT_QUE3];
    DRV_PIC32CGMAC_HW_TXDCPT sTxDesc_queue4[TCPIP_GMAC_TX_DESCRIPTORS_COUNT_QUE4];
	DRV_PIC32CGMAC_HW_TXDCPT sTxDesc_queue5[TCPIP_GMAC_TX_DESCRIPTORS_COUNT_QUE5];
    
    DRV_PIC32CGMAC_HW_RXDCPT sRxDesc_queue0[TCPIP_GMAC_RX_DESCRIPTORS_COUNT_QUE0];
	DRV_PIC32CGMAC_HW_RXDCPT sRxDesc_queue1[TCPIP_GMAC_RX_DESCRIPTORS_COUNT_QUE1];
    DRV_PIC32CGMAC_HW_RXDCPT sRxDesc_queue2[TCPIP_GMAC_RX_DESCRIPTORS_COUNT_QUE2];
	DRV_PIC32CGMAC_HW_RXDCPT sRxDesc_queue3[TCPIP_GMAC_RX_DESCRIPTORS_COUNT_QUE3];
    DRV_PIC32CGMAC_HW_RXDCPT sRxDesc_queue4[TCPIP_GMAC_RX_DESCRIPTORS_COUNT_QUE4];
	DRV_PIC32CGMAC_HW_RXDCPT sRxDesc_queue5[TCPIP_GMAC_RX_DESCRIPTORS_COUNT_QUE5];
    
} DRV_PIC32CGMAC_HW_DCPT_ARRAY ;
  
// place the descriptors in an uncached memory region
#if defined(__IAR_SYSTEMS_ICC__)
  static __attribute__((__aligned__(8)))  DRV_PIC32CGMAC_HW_DCPT_ARRAY gmac_dcpt_array @0x2045F000;
#elif defined(__GNUC__)
  static __attribute__((__aligned__(8))) __attribute__((space(data),address(0x2045F000))) DRV_PIC32CGMAC_HW_DCPT_ARRAY gmac_dcpt_array;
#endif
  
uint32_t    drvGmacQueEvents;     //Priority Queue Event Status 
//GMAC Interrupt sources for 6 Priority Queues
INT_SOURCE  drvGmacIRQ[DRV_GMAC_NUMBER_OF_QUEUES] = {GMAC_IRQn, GMAC_Q1_IRQn, 
                        GMAC_Q2_IRQn, GMAC_Q3_IRQn, GMAC_Q4_IRQn, GMAC_Q5_IRQn};
/****************************************************************************
 * Function:        DRV_PIC32CGMAC_LibInit
 * Summary: Initialize GMAC peripheral registers
 *****************************************************************************/
void DRV_PIC32CGMAC_LibInit(DRV_GMAC_DRIVER* pMACDrv) 
{		
	
	//disable Tx
	GMAC_REGS->GMAC_NCR &= ~GMAC_NCR_TXEN_Msk;
	//disable Rx
	GMAC_REGS->GMAC_NCR &= ~GMAC_NCR_RXEN_Msk;
	
	//disable all GMAC interrupts for QUEUE 0
	GMAC_REGS->GMAC_IDR = GMAC_INT_ALL;
	//disable all GMAC interrupts for QUEUE 1
	GMAC_REGS->GMAC_IDRPQ[0] = GMAC_INT_ALL;
	//disable all GMAC interrupts for QUEUE 2
	GMAC_REGS->GMAC_IDRPQ[1] = GMAC_INT_ALL;
	//disable all GMAC interrupts for QUEUE 3
	GMAC_REGS->GMAC_IDRPQ[2] = GMAC_INT_ALL;
	//disable all GMAC interrupts for QUEUE 4
	GMAC_REGS->GMAC_IDRPQ[3] = GMAC_INT_ALL;
	//disable all GMAC interrupts for QUEUE 5
	GMAC_REGS->GMAC_IDRPQ[4] = GMAC_INT_ALL;
	
	//Clear statistics register
	GMAC_REGS->GMAC_NCR |=  GMAC_NCR_CLRSTAT_Msk;
	//Clear RX Status
	GMAC_REGS->GMAC_RSR =  GMAC_RSR_RXOVR_Msk | GMAC_RSR_REC_Msk | GMAC_RSR_BNA_Msk  | GMAC_RSR_HNO_Msk;
	//Clear TX Status
	GMAC_REGS->GMAC_TSR = GMAC_TSR_UBR_Msk  | GMAC_TSR_COL_Msk  | GMAC_TSR_RLE_Msk | GMAC_TSR_TXGO_Msk |
                                            GMAC_TSR_TFC_Msk  | GMAC_TSR_TXCOMP_Msk  | GMAC_TSR_HRESP_Msk;
									
	//Clear all GMAC Interrupt status
	GMAC_REGS->GMAC_ISR;
	GMAC_REGS->GMAC_ISRPQ[0] ;   
	GMAC_REGS->GMAC_ISRPQ[1] ;
    GMAC_REGS->GMAC_ISRPQ[2] ;
    GMAC_REGS->GMAC_ISRPQ[3] ;
    GMAC_REGS->GMAC_ISRPQ[4] ;
	//Set network configurations like speed, full duplex, copy all frames, no broadcast, 
	// pause enable, remove FCS, MDC clock
    GMAC_REGS->GMAC_NCFGR = GMAC_NCFGR_SPD(1) | GMAC_NCFGR_FD(1) | GMAC_NCFGR_DBW(0) | GMAC_NCFGR_CLK(4)  |	GMAC_NCFGR_PEN(1)  | GMAC_NCFGR_RFCS(1);
    
    if((pMACDrv->sGmacData.gmacConfig.checksumOffloadRx) != TCPIP_MAC_CHECKSUM_NONE)
    {
        GMAC_REGS->GMAC_NCFGR |= GMAC_NCFGR_RXCOEN_Msk;
    }
	// Set MAC address    
    DRV_PIC32CGMAC_LibSetMacAddr((const uint8_t *)(pMACDrv->sGmacData.gmacConfig.macAddress.v));
	// MII mode config
    //Configure in RMII mode
	if((TCPIP_INTMAC_PHY_CONFIG_FLAGS) & DRV_ETHPHY_CFG_RMII)
		GMAC_REGS->GMAC_UR = GMAC_UR_RMII(0); //initial mode set as RMII
	else
		GMAC_REGS->GMAC_UR = GMAC_UR_RMII(1); //initial mode set as MII
}




/****************************************************************************
 * Function:        DRV_PIC32CGMAC_LibInitTransfer
 * Summary :  Configure DMA and interrupts
 *****************************************************************************/
DRV_PIC32CGMAC_RESULT DRV_PIC32CGMAC_LibInitTransfer(DRV_GMAC_DRIVER* pMACDrv,GMAC_QUE_LIST queueIdx) 
{
	
	uint16_t wRxDescCnt_temp = pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nRxDescCnt;
	uint16_t wTxDescCnt_temp = pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nTxDescCnt;
	uint16_t wRxBufferSize_temp = pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].rxBufferSize;
    uint32_t queIntEnable = 0;
	
	if (wRxDescCnt_temp < 1 || wTxDescCnt_temp < 1)
	return DRV_PIC32CGMAC_RES_DESC_CNT_ERR;

	if (!wRxBufferSize_temp || wRxBufferSize_temp > TCPIP_GMAC_RX_MAX_FRAME)
	return DRV_PIC32CGMAC_RES_RX_SIZE_ERR;

    
    if(pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].queueRxEnable == true)
    {
        queIntEnable = GMAC_INT_RX_BITS;
    }
    if(pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].queueTxEnable == true)
    {
        queIntEnable |= GMAC_INT_TX_BITS;
    }
    // Setup the interrupts for RX/TX completion (and errors) 
    if(queueIdx)
    {   //for all QUEUEs other than QUEUE 0
        if(queueIdx < DRV_GMAC_NUMBER_OF_QUEUES)
		{
			//dma configuration
            GMAC_REGS->GMAC_RBSRPQ[queueIdx - 1] = (GMAC_RBSRPQ_RBS_Msk & ((wRxBufferSize_temp >> 6) << GMAC_RBSRPQ_RBS_Pos));

            //enable GMAC interrupts
            GMAC_REGS->GMAC_IERPQ[queueIdx - 1] = queIntEnable;            

        }
        else
        {
           return DRV_PIC32CGMAC_RES_QUEUE_ERR;
        }
    }
    else //for QUEUE 0
    {
        //dma configuration
        GMAC_REGS->GMAC_DCFGR = (GMAC_DCFGR_DRBS_Msk & ((wRxBufferSize_temp >> 6) << GMAC_DCFGR_DRBS_Pos))
                                | (GMAC_DCFGR_RXBMS_Msk & ((3) << GMAC_DCFGR_RXBMS_Pos)) | GMAC_DCFGR_TXPBMS_Msk  
                                | GMAC_DCFGR_FBLDO_INCR4 | GMAC_DCFGR_DDRP_Msk;

        if((pMACDrv->sGmacData.gmacConfig.checksumOffloadTx) != TCPIP_MAC_CHECKSUM_NONE)
        {
            GMAC_REGS->GMAC_DCFGR |= GMAC_DCFGR_TXCOEN_Msk;
        }
        //enable GMAC interrupts
        GMAC_REGS->GMAC_IER = queIntEnable;
    }
	return DRV_PIC32CGMAC_RES_OK;
	
}

/****************************************************************************
 * Function:        DRV_PIC32CGMAC_LibTransferEnable
 * Summary: Enable Rx and Tx of GMAC
 *****************************************************************************/
void DRV_PIC32CGMAC_LibTransferEnable (DRV_GMAC_DRIVER* pMACDrv)
{
	// Enable Rx and Tx, plus the statistics register.
	GMAC_REGS->GMAC_NCR |= GMAC_NCR_TXEN_Msk;
	GMAC_REGS->GMAC_NCR |= GMAC_NCR_RXEN_Msk;	
	GMAC_REGS->GMAC_NCR |= GMAC_NCR_WESTAT_Msk;
	
}


/****************************************************************************
 * Function:        DRV_PIC32CGMAC_LibClose
 * Summary: Disable GMAC Rx, Tx and interrupts
 *****************************************************************************/
void DRV_PIC32CGMAC_LibClose(DRV_GMAC_DRIVER * pMACDrv, DRV_PIC32CGMAC_CLOSE_FLAGS cFlags)
{
	// disable Rx, Tx, Eth controller itself
	GMAC_REGS->GMAC_NCR &= ~GMAC_NCR_TXEN_Msk;
	GMAC_REGS->GMAC_NCR &= ~GMAC_NCR_RXEN_Msk;

	GMAC_REGS->GMAC_ISR;
	GMAC_REGS->GMAC_ISRPQ[0];
	GMAC_REGS->GMAC_ISRPQ[1];
    GMAC_REGS->GMAC_ISRPQ[2] ;
    GMAC_REGS->GMAC_ISRPQ[3] ;
    GMAC_REGS->GMAC_ISRPQ[4] ;
}


/****************************************************************************
 * Function:        DRV_PIC32CGMAC_LibMACOpen
 * Summary : Open GMAC driver
 *****************************************************************************/
void DRV_PIC32CGMAC_LibMACOpen(DRV_GMAC_DRIVER * pMACDrv, TCPIP_ETH_OPEN_FLAGS oFlags, TCPIP_ETH_PAUSE_TYPE pauseType)
{	
	uint32_t ncfgr;
	
	GMAC_REGS->GMAC_NCR &= ~GMAC_NCR_TXEN_Msk;
	GMAC_REGS->GMAC_NCR &= ~GMAC_NCR_RXEN_Msk;
	
	ncfgr = GMAC_REGS->GMAC_NCFGR;
	
	if(oFlags & TCPIP_ETH_OPEN_FDUPLEX)
		ncfgr |= GMAC_NCFGR_FD_Msk ;
	else
		ncfgr &= ~GMAC_NCFGR_FD_Msk ;	
	
	if(oFlags & TCPIP_ETH_OPEN_100)
		ncfgr |= GMAC_NCFGR_SPD_Msk ;
	else
		ncfgr &= ~GMAC_NCFGR_SPD_Msk ;
		
	if(pauseType & TCPIP_ETH_PAUSE_TYPE_EN_RX)
		ncfgr |= GMAC_NCFGR_PEN_Msk ;
	else
		ncfgr &= ~GMAC_NCFGR_PEN_Msk ;		
	
	GMAC_REGS->GMAC_NCFGR = ncfgr;
	
	if(oFlags & TCPIP_ETH_OPEN_RMII)	
	{
        //Configure in RMII mode
        GMAC_REGS->GMAC_UR = GMAC_UR_RMII(0);
	}
	else
	{
        //Configure in MII mode
        GMAC_REGS->GMAC_UR = GMAC_UR_RMII(1);
	}
	
	GMAC_REGS->GMAC_NCR |= GMAC_NCR_RXEN_Msk;
	GMAC_REGS->GMAC_NCR |= GMAC_NCR_TXEN_Msk;

}



/****************************************************************************
 * Function:        DRV_PIC32CGMAC_LibRxBuffersAppend
 * Summary : allocate and add new RX buffers to RX descriptor
 *****************************************************************************/
DRV_PIC32CGMAC_RESULT DRV_PIC32CGMAC_LibRxBuffersAppend(DRV_GMAC_DRIVER* pMACDrv, GMAC_QUE_LIST queueIdx, uint16_t start_index, uint16_t nDesc_Cnt) 
{ 
	DRV_PIC32CGMAC_RESULT gmacRes = DRV_PIC32CGMAC_RES_OK;
	DRV_PIC32CGMAC_SGL_LIST_NODE*   pRxBuffQueueNode;
	uint16_t nRxDescCnt = pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nRxDescCnt;	
	uint8_t desc_idx = start_index;

	while (nDesc_Cnt--)
	{
        //dynamically allocate new rx packets, if number of rx packets are less than threshold
		if((pMACDrv->sGmacData.gmac_queue[queueIdx]._RxBuffNewQueue.nNodes) < (pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nRxBuffCntThres))
        {      
            gmacRes = _AllocateRxPacket(pMACDrv, pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nRxBuffAllocCnt, queueIdx, GMAC_RX_DYNAMIC_BUFFERS);
            if(gmacRes == DRV_PIC32CGMAC_RES_OUT_OF_MEMORY)
            {
                pMACDrv->sGmacData._rxStat.nRxBuffNotAvailable++;			
                break; 
            }
        }
        
		if(pMACDrv->sGmacData.gmac_queue[queueIdx].pRxPckt[desc_idx] == 0)
		{
			if((pRxBuffQueueNode = DRV_PIC32CGMAC_SingleListHeadRemove(&pMACDrv->sGmacData.gmac_queue[queueIdx]._RxBuffNewQueue))!= NULL)
			{
                _DRV_GMAC_RxLock(pMACDrv);			
				/* Reset status value. */
				pMACDrv->sGmacData.gmac_queue[queueIdx].pRxDesc[desc_idx].rx_desc_status.val = 0;
			
				if (desc_idx == pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nRxDescCnt - 1)
                    pMACDrv->sGmacData.gmac_queue[queueIdx].pRxDesc[desc_idx].rx_desc_buffaddr.val =  ((uint32_t)((TCPIP_MAC_PACKET*)pRxBuffQueueNode->data)->pDSeg->segLoad | GMAC_RX_WRAP_BIT);
                else
                    pMACDrv->sGmacData.gmac_queue[queueIdx].pRxDesc[desc_idx].rx_desc_buffaddr.val =  ((uint32_t)((TCPIP_MAC_PACKET*)pRxBuffQueueNode->data)->pDSeg->segLoad & GMAC_ADDRESS_MASK);

                _DRV_GMAC_RxUnlock(pMACDrv);			

				// set the packet acknowledgment
				((TCPIP_MAC_PACKET*)pRxBuffQueueNode->data)->ackFunc = (TCPIP_MAC_PACKET_ACK_FUNC)_MacPacketAck;
				((TCPIP_MAC_PACKET*)pRxBuffQueueNode->data)->ackParam = pMACDrv;
						
				/* Save packet pointer */
				pMACDrv->sGmacData.gmac_queue[queueIdx].pRxPckt[desc_idx] = (pRxBuffQueueNode->data);
				((TCPIP_MAC_PACKET*)pRxBuffQueueNode->data)->next = 0;
				
				DRV_PIC32CGMAC_SingleListTailAdd(&pMACDrv->sGmacData.gmac_queue[queueIdx]._RxBuffAckQueue,pRxBuffQueueNode);
				GCIRC_INC(desc_idx,nRxDescCnt );
			}	

		}

	}  
    
    
	return gmacRes;	

} //DRV_PIC32CGMAC_LibRxBuffersAppend

/****************************************************************************
 * Function:        DRV_PIC32CGMAC_LibRxInit
 * Summary : initialize Rx Descriptors
 *****************************************************************************/
DRV_PIC32CGMAC_RESULT DRV_PIC32CGMAC_LibRxInit(DRV_GMAC_DRIVER* pMACDrv) 
{	   
	DRV_PIC32CGMAC_RESULT gmacRes = DRV_PIC32CGMAC_RES_OK;
    uint8_t queue_idx, desc_idx;
    TCPIP_MAC_PACKET **pRxPcktAlloc;
	
	for(queue_idx=0; queue_idx < DRV_GMAC_NUMBER_OF_QUEUES; queue_idx++)
	{		
        DRV_PIC32CGMAC_SingleListInitialize(&pMACDrv->sGmacData.gmac_queue[queue_idx]._RxBuffNewQueue);
        DRV_PIC32CGMAC_SingleListInitialize(&pMACDrv->sGmacData.gmac_queue[queue_idx]._RxBuffAckQueue);
        
        //allocate array of rxpckt pointer
        pRxPcktAlloc = (*pMACDrv->sGmacData._callocF)(pMACDrv->sGmacData._AllocH,pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queue_idx].nRxDescCnt, sizeof(TCPIP_MAC_PACKET *));
		if(pRxPcktAlloc == NULL)
		{   
			// failed
			gmacRes = DRV_PIC32CGMAC_RES_OUT_OF_MEMORY;
			break;
		}   
        (pMACDrv->sGmacData.gmac_queue[queue_idx].pRxPckt) = pRxPcktAlloc;
        
		for(desc_idx=0; desc_idx < pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queue_idx].nRxDescCnt; desc_idx++)
		{
            pMACDrv->sGmacData.gmac_queue[queue_idx].nRxDescIndex = 0;
			pMACDrv->sGmacData.gmac_queue[queue_idx].pRxPckt[desc_idx] = 0;
			pMACDrv->sGmacData.gmac_queue[queue_idx].pRxDesc[desc_idx].rx_desc_buffaddr.val = 0;
			pMACDrv->sGmacData.gmac_queue[queue_idx].pRxDesc[desc_idx].rx_desc_status.val = 0;
		}
		pMACDrv->sGmacData.gmac_queue[queue_idx].pRxDesc[desc_idx-1].rx_desc_buffaddr.val |= GMAC_RX_WRAP_BIT;
		
		gmacRes = _AllocateRxPacket(pMACDrv, pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queue_idx].nRxBuffCount, queue_idx, GMAC_RX_STICKY_BUFFERS);	
		if(gmacRes != DRV_PIC32CGMAC_RES_OK)
		{
			break;
		}
		
		gmacRes = DRV_PIC32CGMAC_LibRxBuffersAppend(pMACDrv, queue_idx,0,pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queue_idx].nRxDescCnt);		
		if(gmacRes != DRV_PIC32CGMAC_RES_OK)
		{
			break;
		}
		
		if (!queue_idx)
			GMAC_REGS->GMAC_RBQB = GMAC_RBQB_ADDR_Msk & ((uint32_t)pMACDrv->sGmacData.gmac_queue[queue_idx].pRxDesc);
		else
			GMAC_REGS->GMAC_RBQBAPQ[queue_idx - 1] = GMAC_RBQB_ADDR_Msk & ((uint32_t)pMACDrv->sGmacData.gmac_queue[queue_idx].pRxDesc);
	}
	
	return gmacRes;
}//DRV_PIC32CGMAC_LibRxInit


/****************************************************************************
 * Function:        DRV_PIC32CGMAC_LibRxQueFilterInit
 * Summary : initialize priority queue Rx filters
 *****************************************************************************/
DRV_PIC32CGMAC_RESULT DRV_PIC32CGMAC_LibRxQueFilterInit(DRV_GMAC_DRIVER* pMACDrv)
{
    DRV_PIC32CGMAC_RESULT gmacRes = DRV_PIC32CGMAC_RES_OK;

#if (TCPIP_GMAC_SCREEN1_COUNT_QUE)
    uint32_t st1rpq_val = 0;
    for(uint8_t type1_idx=0; type1_idx < pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type1FiltCount; type1_idx++)
    {
        st1rpq_val = GMAC_ST1RPQ_QNB(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type1FiltInit[type1_idx].queueIndex);
        
        if(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type1FiltInit[type1_idx].dstcEnable == true)
        {
            st1rpq_val |= GMAC_ST1RPQ_DSTCE(1) | GMAC_ST1RPQ_DSTCM(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type1FiltInit[type1_idx].dstcValue); 
        }
                
        if(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type1FiltInit[type1_idx].udpEnable == true)
        {
            st1rpq_val |= GMAC_ST1RPQ_UDPE(1) | GMAC_ST1RPQ_UDPM(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type1FiltInit[type1_idx].udpPortNum); 
        }

        GMAC_REGS->GMAC_ST1RPQ[type1_idx] = st1rpq_val;
        
    }
#endif   
#if (TCPIP_GMAC_SCREEN2_COUNT_QUE)
    uint32_t st2rpq_val = 0;
    uint16_t comp_val = 0, comp_mask = 0;
    uint8_t ethType_index = 0, comp_index = 0;
    
    for(uint8_t type2_idx=0; type2_idx < pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltCount; type2_idx++)
    {                
        st2rpq_val = GMAC_ST2RPQ_QNB(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].queueIndex);
        
        if(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].vlanPrioEnable == true)
        {
            st2rpq_val |= GMAC_ST2RPQ_VLANE(1) | GMAC_ST2RPQ_VLANP(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].vlanPrio); 
        }
                
        if(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].ethTypeEnable == true)
        {
            st2rpq_val |= GMAC_ST2RPQ_ETHE(1) | GMAC_ST2RPQ_I2ETH(ethType_index);            
            GMAC_REGS->GMAC_ST2ER[ethType_index] = GMAC_ST2ER_COMPVAL(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].ethType); 
            ethType_index++;
        }

        if(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compAEnable == true)
        {
            st2rpq_val |= GMAC_ST2RPQ_COMPAE(1) | GMAC_ST2RPQ_COMPA(comp_index);
            comp_val = __REVSH(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compAValue);
            comp_mask = __REVSH(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compAMask);
            GMAC_REGS->GMAC_ST2CW[comp_index].GMAC_ST2CW0 = GMAC_ST2CW0_COMPVAL(comp_val) | GMAC_ST2CW0_MASKVAL(comp_mask);
            GMAC_REGS->GMAC_ST2CW[comp_index].GMAC_ST2CW1 =
                    GMAC_ST2CW1_OFFSVAL(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compAOffset) |
                    GMAC_ST2CW1_OFFSSTRT(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compAOffsetStart);
            comp_index++;
        }
        
        if(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compBEnable == true)
        {
            st2rpq_val |= GMAC_ST2RPQ_COMPBE(1) | GMAC_ST2RPQ_COMPB(comp_index);
            comp_val = __REVSH(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compBValue);
            comp_mask = __REVSH(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compBMask);
            GMAC_REGS->GMAC_ST2CW[comp_index].GMAC_ST2CW0 = GMAC_ST2CW0_COMPVAL(comp_val) | GMAC_ST2CW0_MASKVAL(comp_mask);
            GMAC_REGS->GMAC_ST2CW[comp_index].GMAC_ST2CW1 =
                    GMAC_ST2CW1_OFFSVAL(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compBOffset) |
                    GMAC_ST2CW1_OFFSSTRT(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compBOffsetStart);
            comp_index++;
        }
        
        if(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compCEnable == true)
        {
            st2rpq_val |= GMAC_ST2RPQ_COMPCE(1) | GMAC_ST2RPQ_COMPC(comp_index);
            comp_val = __REVSH(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compCValue);
            comp_mask = __REVSH(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compCMask);
            GMAC_REGS->GMAC_ST2CW[comp_index].GMAC_ST2CW0 = GMAC_ST2CW0_COMPVAL(comp_val) | GMAC_ST2CW0_MASKVAL(comp_mask);
            GMAC_REGS->GMAC_ST2CW[comp_index].GMAC_ST2CW1 =
                    GMAC_ST2CW1_OFFSVAL(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compCOffset) |
                    GMAC_ST2CW1_OFFSSTRT(pMACDrv->sGmacData.gmacConfig.pRxQueFiltInit->type2FiltInit[type2_idx].compCOffsetStart);
            comp_index++;
        }
        GMAC_REGS->GMAC_ST2RPQ[type2_idx] = st2rpq_val;
    }
#endif         
    return gmacRes;    
}
/****************************************************************************
 * Function:        DRV_PIC32CGMAC_LibTxInit
 * Summary : initialize TX Descriptors
 *****************************************************************************/
DRV_PIC32CGMAC_RESULT DRV_PIC32CGMAC_LibTxInit(DRV_GMAC_DRIVER* pMACDrv) 
{
	uint8_t queue_idx, desc_idx;
	DRV_PIC32CGMAC_RESULT gmacRes = DRV_PIC32CGMAC_RES_OK;
	DRV_PIC32CGMAC_SGL_LIST_NODE*   pNewQueueNode;
	
	for(queue_idx=0; queue_idx < DRV_GMAC_NUMBER_OF_QUEUES; queue_idx++)
	{
		//initialise the 3 different Tx Queues
		DRV_PIC32CGMAC_SingleListInitialize(&pMACDrv->sGmacData.gmac_queue[queue_idx]._TxNewQueue);
		DRV_PIC32CGMAC_SingleListInitialize(&pMACDrv->sGmacData.gmac_queue[queue_idx]._TxStartQueue);
		DRV_PIC32CGMAC_SingleListInitialize(&pMACDrv->sGmacData.gmac_queue[queue_idx]._TxAckQueue);
		for(desc_idx=0; desc_idx < pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queue_idx].nTxDescCnt; desc_idx++)
		{
            pMACDrv->sGmacData.gmac_queue[queue_idx].nTxDescHead = 0;
            pMACDrv->sGmacData.gmac_queue[queue_idx].nTxDescTail = 0;
			pMACDrv->sGmacData.gmac_queue[queue_idx].pTxDesc[desc_idx].tx_desc_buffaddr = 0;
			pMACDrv->sGmacData.gmac_queue[queue_idx].pTxDesc[desc_idx].tx_desc_status.val = GMAC_TX_USED_BIT | GMAC_TX_LAST_BUFFER_BIT;
			
			pNewQueueNode = (*pMACDrv->sGmacData._callocF)(pMACDrv->sGmacData._AllocH,1, sizeof(*pNewQueueNode));
			DRV_PIC32CGMAC_SingleListTailAdd(&pMACDrv->sGmacData.gmac_queue[queue_idx]._TxNewQueue, (DRV_PIC32CGMAC_SGL_LIST_NODE*)pNewQueueNode); // each gmac_queue will have seperate _TxNewQueue
		}
		pMACDrv->sGmacData.gmac_queue[queue_idx].pTxDesc[desc_idx-1].tx_desc_status.val |= GMAC_TX_WRAP_BIT;
				
		if (!queue_idx)
			GMAC_REGS->GMAC_TBQB = GMAC_TBQB_ADDR_Msk & ((uint32_t)pMACDrv->sGmacData.gmac_queue[queue_idx].pTxDesc);
		else
			GMAC_REGS->GMAC_TBQBAPQ[queue_idx - 1] = GMAC_TBQB_ADDR_Msk & ((uint32_t)pMACDrv->sGmacData.gmac_queue[queue_idx].pTxDesc);
	}
	
	return gmacRes;
}//DRV_PIC32CGMAC_LibTxInit

/****************************************************************************
 * Function:        DRV_PIC32CGMAC_LibTxSendPacket
 * Summary: Add Tx packet to Tx descriptors and trigger Tx Start
 *****************************************************************************/

DRV_PIC32CGMAC_RESULT DRV_PIC32CGMAC_LibTxSendPacket(DRV_GMAC_DRIVER * pMACDrv,GMAC_QUE_LIST queueIdx)  
{
	DRV_PIC32CGMAC_RESULT     res;
	DRV_PIC32CGMAC_SGL_LIST_NODE*   txqueue_node;	
	DRV_PIC32CGMAC_HW_TXDCPT *pTxDesc = pMACDrv->sGmacData.gmac_queue[queueIdx].pTxDesc;
    TCPIP_MAC_DATA_SEGMENT *pPkt,*pPkt_temp;	
	uint16_t wTxIndex =0, wNewTxHead =0;
	uint16_t nRemByte =0, nLoopCnt =0;
	uint16_t txBufferSize = pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].txBufferSize;
	uint16_t wTxDescCount =pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nTxDescCnt;	
	uint32_t nTotalDesc_count = 0; 

	res=DRV_PIC32CGMAC_RES_NO_PACKET;	
    
    if((txqueue_node = DRV_PIC32CGMAC_SingleListHeadRemove(&pMACDrv->sGmacData.gmac_queue[queueIdx]._TxStartQueue))== NULL)
    {
        return DRV_PIC32CGMAC_RES_NO_TX_QUEUE;
    }

	pPkt_temp = pPkt = ((TCPIP_MAC_PACKET *)txqueue_node->data)->pDSeg;
    
	txqueue_node->startIndex = pMACDrv->sGmacData.gmac_queue[queueIdx].nTxDescHead;
	

	//calculate the number of descriptors, even for multi packet frame
	while(pPkt_temp != 0)
	{
		nTotalDesc_count  += _Calculate_Descriptor_Count(pPkt_temp->segLen,pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].txBufferSize);
		pPkt_temp = pPkt_temp->next;
	}
	

	//check for enough number of tx descriptors available
	if(nTotalDesc_count <= (GCIRC_SPACE(pMACDrv->sGmacData.gmac_queue[queueIdx].nTxDescHead, pMACDrv->sGmacData.gmac_queue[queueIdx].nTxDescTail,
															wTxDescCount)))
	{
		wTxIndex = pMACDrv->sGmacData.gmac_queue[queueIdx].nTxDescHead ;
		wNewTxHead = fixed_mod((wTxIndex + nTotalDesc_count),wTxDescCount);
        
        //Clean D-Cache is cache is enabled
        if( (SCB->CCR & SCB_CCR_DC_Msk) == SCB_CCR_DC_Msk)
        {
#ifdef CACHE_CLEAN_BY_ADDRESS
			SCB_CleanDCache_by_Addr ((uint32_t*)pPkt->segLoad, (int32_t) pPkt_temp->segLen);
#else
			SCB_CleanDCache();
#endif			
        }
		
		while (pPkt)
		{
			//number of descriptor for each packets
			nLoopCnt = _Calculate_Descriptor_Count(pPkt->segLen,pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].txBufferSize);
			nRemByte = pPkt->segLen;
			
			//until all the descriptors for this packet is updated
			while(nLoopCnt != 0)
			{
				pTxDesc[wTxIndex].tx_desc_status.val &= (GMAC_TX_WRAP_BIT |GMAC_TX_USED_BIT); //clear all Tx Status except Wrap Bit and Used Bit
				pTxDesc[wTxIndex].tx_desc_buffaddr = (uint32_t)(&((uint8_t *)pPkt->segLoad)[pPkt->segLen - nRemByte]);	//set the buffer address
				if(nRemByte > txBufferSize)
				{
					pTxDesc[wTxIndex].tx_desc_status.val |= txBufferSize & GMAC_LENGTH_FRAME; //Set Length for each frame
					nRemByte -= txBufferSize;
				}
				else
				{
					pTxDesc[wTxIndex].tx_desc_status.val |= nRemByte & GMAC_LENGTH_FRAME;
					nRemByte = 0;
				}
				GCIRC_INC(wTxIndex,pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nTxDescCnt); //Increment the index of Tx Desc
				nLoopCnt--;
				
			}
			pPkt = pPkt->next;
		}
		//Set Last Buffer bit for the last descriptor of the packet frame
		GCIRC_DEC(wTxIndex,pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nTxDescCnt);
		pTxDesc[wTxIndex].tx_desc_status.val |= GMAC_TX_LAST_BUFFER_BIT;
		txqueue_node->endIndex = wTxIndex;
		
		//Clear the Used bit for all descriptors in reverse order to avoid race condition
		nLoopCnt = nTotalDesc_count;
		while(nLoopCnt != 0)
		{
			pTxDesc[wTxIndex].tx_desc_status.val &= ~GMAC_TX_USED_BIT;
			GCIRC_DEC(wTxIndex,pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nTxDescCnt);
			nLoopCnt--;
		}
		//Update new Tx Head Index
		pMACDrv->sGmacData.gmac_queue[queueIdx].nTxDescHead = wNewTxHead;
		
		//memory barrier to ensure all the memories updated before enabling transmission
        __DMB();
		//Enable Transmission
		GMAC_REGS->GMAC_NCR |= GMAC_NCR_TSTART_Msk;	
		
		//Add to TxAck Queue
		DRV_PIC32CGMAC_SingleListTailAdd(&pMACDrv->sGmacData.gmac_queue[queueIdx]._TxAckQueue, txqueue_node);
		
		res=DRV_PIC32CGMAC_RES_OK;
		
	}
	else
	{ //not enough descriptors available; add back the packet to TxStartQueue head
		DRV_PIC32CGMAC_SingleListHeadAdd(&pMACDrv->sGmacData.gmac_queue[queueIdx]._TxStartQueue, txqueue_node); 
		res=DRV_PIC32CGMAC_RES_NO_DESCRIPTORS;
	}
	return res;

} //DRV_PIC32CGMAC_LibTxSendPacket



/****************************************************************************
 * Function:        DRV_PIC32CGMAC_LibTxAckPacket
 *
 * PreCondition:    None
 *
 * Input:           pMACDrv    - GMAC driver instance
 *                  queueIdx   - GMAc queue index
 *
 * Output:          DRV_PIC32CGMAC_RES_OK - success
 *                  DRV_PIC32CGMAC_RES_DESC_CNT_ERR   - descriptor error
 *
 * Side Effects:    None
 *
 * Overview:        This function acknowledges a packet.
 *                  The supplied packet has to have been completed otherwise the call will fail.
 *             
 *
 * Note:            None
 *****************************************************************************/


DRV_PIC32CGMAC_RESULT DRV_PIC32CGMAC_LibTxAckPacket(DRV_GMAC_DRIVER * pMACDrv, GMAC_QUE_LIST queueIdx)  
{
	TCPIP_MAC_PACKET* pPkt;
	DRV_PIC32CGMAC_SGL_LIST_NODE*   pTxAckNode;
	DRV_PIC32CGMAC_RESULT res;
	uint16_t tempIndex = 0;	

	res = DRV_PIC32CGMAC_RES_DESC_CNT_ERR;		
	
	//any packet to be acknowledged in the TxAckQueue	
	while( pMACDrv->sGmacData.gmac_queue[queueIdx]._TxAckQueue.nNodes != 0)	
	{		
		tempIndex = (pMACDrv->sGmacData.gmac_queue[queueIdx]._TxAckQueue.head)->startIndex;	
			
		//Only check the first Descriptor USED bit to see whether the buffer is used by GMAC
		if((pMACDrv->sGmacData.gmac_queue[queueIdx].pTxDesc[tempIndex].tx_desc_status.val) & GMAC_TX_USED_BIT)
		{
			pTxAckNode = DRV_PIC32CGMAC_SingleListHeadRemove(&pMACDrv->sGmacData.gmac_queue[queueIdx]._TxAckQueue); 
			pPkt  = (TCPIP_MAC_PACKET*)(pTxAckNode->data);
			pPkt->pktFlags &= ~TCPIP_MAC_PKT_FLAG_QUEUED;
			pMACDrv->sGmacData.gmac_queue[queueIdx].nTxDescTail= pTxAckNode->endIndex;
				
			//increment the tail for the next packet processing
			GCIRC_INC(pMACDrv->sGmacData.gmac_queue[queueIdx].nTxDescTail,pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nTxDescCnt);
				
			// Tx Callback
			(*pMACDrv->sGmacData.pktAckF)(pPkt, TCPIP_MAC_PKT_ACK_TX_OK, TCPIP_THIS_MODULE_ID);			
			pMACDrv->sGmacData._txStat.nTxOkPackets++;
						
			// Set USED bit for all the ack packets; because hardware set USED bit only for first buffer
			while(1)
			{
				pMACDrv->sGmacData.gmac_queue[queueIdx].pTxDesc[tempIndex].tx_desc_status.val |= GMAC_TX_USED_BIT;
				
				if(tempIndex == pTxAckNode->endIndex)
				{					
					break;
				}
				GCIRC_INC(tempIndex,pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nTxDescCnt);
			}
			
			//clean the Tx Node	for reusing		
			_Clear_TxNode(pTxAckNode);
				
			// add the node to Free queue
			DRV_PIC32CGMAC_SingleListTailAdd(&pMACDrv->sGmacData.gmac_queue[queueIdx]._TxNewQueue,pTxAckNode);
			
			res = DRV_PIC32CGMAC_RES_OK;
				
		}
		else
		{	
			//packet in TxAckQueue, but transmission not complete	
			break;
		}		
	}			
	return res;	

} //DRV_PIC32CGMAC_LibTxAckPacket



/****************************************************************************
 * Function:        DRV_PIC32CGMAC_LibRxGetPacket
 * Summary: extract  RX packet from the RX descriptor
 *****************************************************************************/
DRV_PIC32CGMAC_RESULT DRV_PIC32CGMAC_LibRxGetPacket(DRV_GMAC_DRIVER * pMACDrv, TCPIP_MAC_PACKET** pRxPkt, int* pnBuffs, DRV_GMAC_RXDCPT_STATUS* pRxStat, GMAC_QUE_LIST queueIdx)  
{	
	DRV_PIC32CGMAC_RX_FRAME_INFO rx_state = {0,0,0};
    DRV_PIC32CGMAC_RESULT   res = DRV_PIC32CGMAC_RES_NO_PACKET;
	GMAC_RXFRAME_STATE  frameState = GMAC_RX_NO_FRAME_STATE;
    bool bna_flag = 0;	
    
	//Check for BNA error due to shortage of Rx Buffers
	bna_flag = _IsBufferNotAvailable(pMACDrv);
	
	if(!pRxPkt)
	{
        
		return res;
	}
    
    //Search all Rx descriptors for a valid rx packet
	frameState = _SearchRxPacket(pMACDrv, &rx_state, queueIdx);
    
	//Valid packet detected with SOF and EOF
	if (frameState == GMAC_RX_VALID_FRAME_DETECTED_STATE)
	{		
		//pass the packet status to upper layer
		*pRxStat = pMACDrv->sGmacData.gmac_queue[queueIdx].pRxDesc[rx_state.endIndex].rx_desc_status;		
		//number of buffers to return
		*pnBuffs = rx_state.buffer_count;		
		// extract Rx packet and pass it to upper layer
		res = _GetRxPacket(pMACDrv, &rx_state, pRxPkt, queueIdx);			
	}
	
    if(bna_flag == true)
    {
		//Clear Buffer Not Available Flag	
        GMAC_REGS->GMAC_RSR = GMAC_RSR_BNA_Msk ; 
        bna_flag = false;
       __DMB();          
    }
    
	return res;	

} //DRV_PIC32CGMAC_LibRxGetPacket



/*****************************************************************************
 ********************** Generic Single Linked List Manipulation **************
 *****************************************************************************/

// removes the head node
DRV_PIC32CGMAC_SGL_LIST_NODE*  DRV_PIC32CGMAC_SingleListHeadRemove(DRV_PIC32CGMAC_SGL_LIST* pL)  
{
	DRV_PIC32CGMAC_SGL_LIST_NODE* pN = pL->head;
    if(pN)
    {
        if(pL->head == pL->tail)
        {
            pL->head = pL->tail = 0;
        }
        else
        {
            pL->head = pN->next;
        }
        pL->nNodes--;
    }

	return pN;
}

// adds node to tail
void  DRV_PIC32CGMAC_SingleListTailAdd(DRV_PIC32CGMAC_SGL_LIST* pL, DRV_PIC32CGMAC_SGL_LIST_NODE* pN)  
{
	pN->next = 0;
	if(pL->tail == 0)
	{
		pL->head = pL->tail = pN;
	}
	else
	{
		pL->tail->next = pN;
		pL->tail = pN;
	}
    pL->nNodes++;
}

// adds node to tail
void  DRV_PIC32CGMAC_SingleListHeadAdd(DRV_PIC32CGMAC_SGL_LIST* pL, DRV_PIC32CGMAC_SGL_LIST_NODE* pN)  
{
	
	if(pN)
	{
		if(pL->head == 0)
		{
			pL->head = pL->tail = pN;
		}
		else
		{
			pN->next = pL->head;
			pL->head = pN;
			
		}
		pL->nNodes++;
	}

}


void DRV_GMAC_LibDescriptorsPoolAdd (DRV_GMAC_DRIVER * pMACDrv, DRV_GMAC_DCPT_TYPE dType)
{
   // GMAC_QUE_LIST queueIdx;
    
    if(dType == DRV_GMAC_DCPT_TYPE_TX)
    {
        pMACDrv->sGmacData.gmac_queue[0].pTxDesc = gmac_dcpt_array.sTxDesc_queue0;
        pMACDrv->sGmacData.gmac_queue[1].pTxDesc = gmac_dcpt_array.sTxDesc_queue1;
        pMACDrv->sGmacData.gmac_queue[2].pTxDesc = gmac_dcpt_array.sTxDesc_queue2;
        pMACDrv->sGmacData.gmac_queue[3].pTxDesc = gmac_dcpt_array.sTxDesc_queue3;
        pMACDrv->sGmacData.gmac_queue[4].pTxDesc = gmac_dcpt_array.sTxDesc_queue4;
        pMACDrv->sGmacData.gmac_queue[5].pTxDesc = gmac_dcpt_array.sTxDesc_queue5;
    }
    else if(dType == DRV_GMAC_DCPT_TYPE_RX)
    {
        pMACDrv->sGmacData.gmac_queue[0].pRxDesc = gmac_dcpt_array.sRxDesc_queue0;
        pMACDrv->sGmacData.gmac_queue[1].pRxDesc = gmac_dcpt_array.sRxDesc_queue1;
        pMACDrv->sGmacData.gmac_queue[2].pRxDesc = gmac_dcpt_array.sRxDesc_queue2;
        pMACDrv->sGmacData.gmac_queue[3].pRxDesc = gmac_dcpt_array.sRxDesc_queue3;
        pMACDrv->sGmacData.gmac_queue[4].pRxDesc = gmac_dcpt_array.sRxDesc_queue4;
        pMACDrv->sGmacData.gmac_queue[5].pRxDesc = gmac_dcpt_array.sRxDesc_queue5;
    }
    
}

/****************************************************************************
 * Function:    DRV_PIC32CGMAC_LibRxFilterHash_Calculate
 * Summary :    calculate the hash value for given mac address and set the hash value in GMAC register
 *****************************************************************************/
DRV_PIC32CGMAC_RESULT DRV_PIC32CGMAC_LibRxFilterHash_Calculate(DRV_GMAC_DRIVER* pMACDrv, DRV_GMAC_HASH *hash) 
{
    uint64_t hash_value;        
      
    DRV_GMAC_HASH_INDEX hash_Index;
    DRV_GMAC_MAC_ADDR *mac_addr;

    if(hash->calculate_hash == true) // Calculate hash for given MAC address
    {
        mac_addr = (DRV_GMAC_MAC_ADDR*)(hash->DestMACAddr);

        hash_Index.index = 0;      
        hash_Index.bits.b0 = (mac_addr[5].bits.b0)^(mac_addr[5].bits.b6)^(mac_addr[4].bits.b4)^(mac_addr[3].bits.b2)^(mac_addr[2].bits.b0)^(mac_addr[2].bits.b6)^(mac_addr[1].bits.b4)^(mac_addr[0].bits.b2);
        hash_Index.bits.b1 = (mac_addr[5].bits.b1)^(mac_addr[5].bits.b7)^(mac_addr[4].bits.b5)^(mac_addr[3].bits.b3)^(mac_addr[2].bits.b1)^(mac_addr[2].bits.b7)^(mac_addr[1].bits.b5)^(mac_addr[0].bits.b3);
        hash_Index.bits.b2 = (mac_addr[5].bits.b2)^(mac_addr[4].bits.b0)^(mac_addr[4].bits.b6)^(mac_addr[3].bits.b4)^(mac_addr[2].bits.b2)^(mac_addr[1].bits.b0)^(mac_addr[1].bits.b6)^(mac_addr[0].bits.b4);
        hash_Index.bits.b3 = (mac_addr[5].bits.b3)^(mac_addr[4].bits.b1)^(mac_addr[4].bits.b7)^(mac_addr[3].bits.b5)^(mac_addr[2].bits.b3)^(mac_addr[1].bits.b1)^(mac_addr[1].bits.b7)^(mac_addr[0].bits.b5);
        hash_Index.bits.b4 = (mac_addr[5].bits.b4)^(mac_addr[4].bits.b2)^(mac_addr[3].bits.b0)^(mac_addr[3].bits.b6)^(mac_addr[2].bits.b4)^(mac_addr[1].bits.b2)^(mac_addr[0].bits.b0)^(mac_addr[0].bits.b6);
        hash_Index.bits.b5 = (mac_addr[5].bits.b5)^(mac_addr[4].bits.b3)^(mac_addr[3].bits.b1)^(mac_addr[3].bits.b7)^(mac_addr[2].bits.b5)^(mac_addr[1].bits.b3)^(mac_addr[0].bits.b1)^(mac_addr[0].bits.b7);

        // read the current hash value stored in register
        hash_value = _DRV_GMAC_HashValueGet();
        hash_value  |= (1 << (hash_Index.index));
    }
    else
    {   // Set hash value directly
        hash_value = hash->hash_value;
    }
    _DRV_GMAC_HashValueSet(hash_value);

    return DRV_PIC32CGMAC_RES_OK;
}

DRV_PIC32CGMAC_RESULT DRV_PIC32CGMAC_LibSetMacAddr (const uint8_t * pMacAddr)
{
    GMAC_REGS->GMAC_SA[0].GMAC_SAB = (pMacAddr[3] << 24)
                                | (pMacAddr[2] << 16)
                                | (pMacAddr[1] <<  8)
                                | (pMacAddr[0]);

    GMAC_REGS->GMAC_SA[0].GMAC_SAT = (pMacAddr[5] <<  8)
                                | (pMacAddr[4]) ;
    
    return DRV_PIC32CGMAC_RES_OK;
}
DRV_PIC32CGMAC_RESULT DRV_PIC32CGMAC_LibGetMacAddr (uint8_t * pMacAddr)
{

    pMacAddr[0] = (GMAC_REGS->GMAC_SA[0].GMAC_SAB)& 0xFF;
    pMacAddr[1] = ((GMAC_REGS->GMAC_SA[0].GMAC_SAB)>>8)& 0xFF;
    pMacAddr[2] = ((GMAC_REGS->GMAC_SA[0].GMAC_SAB)>>16)& 0xFF;
    pMacAddr[3] = ((GMAC_REGS->GMAC_SA[0].GMAC_SAB)>>24)& 0xFF;
    pMacAddr[4] = (GMAC_REGS->GMAC_SA[0].GMAC_SAT)& 0xFF;
    pMacAddr[5] = ((GMAC_REGS->GMAC_SA[0].GMAC_SAT)>>8)& 0xFF;
    
    return DRV_PIC32CGMAC_RES_OK;
}

/****************************************************************************
 * Function:    DRV_PIC32CGMAC_LibRxBuffersCountGet
 * Summary :    Returns the number of pending RX buffers and scheduled buffers in the GMAC queues.
 *****************************************************************************/
DRV_PIC32CGMAC_RESULT DRV_PIC32CGMAC_LibRxBuffersCountGet(DRV_GMAC_DRIVER* pMACDrv, int* pendBuffs, int* schedBuffs)
{
    int pend_buffer_cnt = 0;
    int sched_buffer_cnt = 0;
    
     
    for(uint16_t queue_idx=0; queue_idx < DRV_GMAC_NUMBER_OF_QUEUES; queue_idx++)	
    {
        for(uint16_t desc_idx=0; desc_idx < pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queue_idx].nRxDescCnt; desc_idx++)
        {                
            if ((pMACDrv->sGmacData.gmac_queue[queue_idx].pRxDesc[desc_idx].rx_desc_buffaddr.val) & GMAC_ADDRESS_MASK)
            {
                if ((pMACDrv->sGmacData.gmac_queue[queue_idx].pRxDesc[desc_idx].rx_desc_buffaddr.val) & GMAC_RX_OWNERSHIP_BIT)
                {
                    pend_buffer_cnt++;
                }
                else
                {
                    sched_buffer_cnt++;
                }
            }
        }
    }
    
    if(pendBuffs)
    {
        *pendBuffs = pend_buffer_cnt;
    }
    if(schedBuffs)
    {
        *schedBuffs = sched_buffer_cnt;
    }
    return DRV_PIC32CGMAC_RES_OK;
}

/****************************************************************************
 * Function: DRV_PIC32CGMAC_LibSetInterruptSrc
 * Summary: update GMAC Queue structure with interrupt source
 *****************************************************************************/
void DRV_PIC32CGMAC_LibSetInterruptSrc(DRV_GMAC_DRIVER* pMACDrv)
{
    for(GMAC_QUE_LIST queueIdx = GMAC_QUE_0; queueIdx < DRV_GMAC_NUMBER_OF_QUEUES; queueIdx++)
    {
        pMACDrv->sGmacData.gmac_queue[queueIdx]._queIntSrc = drvGmacIRQ[queueIdx];
    }
}

/****************************************************************************
 * Function: DRV_PIC32CGMAC_LibSetPriorityToQueueNum
 * Summary: mapping priority to GMAC Queue number
 *****************************************************************************/
bool DRV_PIC32CGMAC_LibSetPriorityToQueueNum(DRV_GMAC_DRIVER* pMACDrv) 
{   
    GMAC_QUE_LIST   queueIdx;
    uint8_t index_count = 0;       
    
    if(pMACDrv->sGmacData.gmacConfig.macTxPrioNum <= DRV_GMAC_NUMBER_OF_QUEUES)
    {
        for(queueIdx = GMAC_QUE_0; queueIdx < DRV_GMAC_NUMBER_OF_QUEUES; queueIdx++)
        {
            pMACDrv->sGmacData.gmacConfig.txPrioNumToQueIndx[queueIdx] = DRV_GMAC_DUMMY_PRIORITY;
            if(pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].queueTxEnable == true)
            {
                pMACDrv->sGmacData.gmacConfig.txPrioNumToQueIndx[index_count] = queueIdx;
                index_count++;
            }
        }        
    }
    else
    {
        return false; //return failure
    }
    
    index_count = 0;
    if(pMACDrv->sGmacData.gmacConfig.macRxPrioNum <= DRV_GMAC_NUMBER_OF_QUEUES)
    {
        for(queueIdx = GMAC_QUE_0; queueIdx < DRV_GMAC_NUMBER_OF_QUEUES; queueIdx++)
        {
            pMACDrv->sGmacData.gmacConfig.rxPrioNumToQueIndx[queueIdx] = 0xff;
            if(pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].queueRxEnable == true)
            {
                pMACDrv->sGmacData.gmacConfig.rxPrioNumToQueIndx[index_count] = queueIdx;
                index_count++;
            }
        } 
    }
    else
    {
        return false; //return failure
    }
    
    // successful
    return true;
}

/****************************************************************************
 * Function: DRV_PIC32CGMAC_LibGetPriorityFromQueueNum
 * Summary: retrieve priority number from queue index
 *****************************************************************************/
uint8_t DRV_PIC32CGMAC_LibGetPriorityFromQueueNum(DRV_GMAC_DRIVER* pMACDrv, GMAC_QUE_LIST queueIdx) 
{
    uint8_t index_count = 0;  
    uint8_t pktPriority = 0; 
    
    while(index_count < DRV_GMAC_NUMBER_OF_QUEUES)
    {
        if(pMACDrv->sGmacData.gmacConfig.rxPrioNumToQueIndx[index_count] == queueIdx)
        {
            pktPriority = index_count;
            break;
        }
        index_count++;
    }
    return pktPriority;
}

/****************************************************************************
 * Function: DRV_PIC32CGMAC_LibGetHighPrioReadyQue
 * Summary: Return the highest priority queue ready
 *****************************************************************************/
uint8_t DRV_PIC32CGMAC_LibGetHighPrioReadyQue(void)
{
    int8_t bitPos;  
    uint32_t queEvMask = drvGmacQueEvents;
    for (bitPos = DRV_GMAC_NUMBER_OF_QUEUES - 1; bitPos >= 0; bitPos--)
    {
        if(queEvMask & (1 << bitPos))
        {
            return (uint8_t)bitPos;            
        }
    }
    return DRV_GMAC_NO_ACTIVE_QUEUE;
}

/****************************************************************************
 * Function: DRV_PIC32CGMAC_LibClearPriorityQue
 * Summary: Clear the ready status of  priority queue
 *****************************************************************************/
void DRV_PIC32CGMAC_LibClearPriorityQue(DRV_GMAC_DRIVER *pMACDrv, GMAC_QUE_LIST queueIdx)
{
    bool intStat;
    intStat = SYS_INT_Disable();
    drvGmacQueEvents &= ~(1<<queueIdx);
    __DMB();
    SYS_INT_Restore(intStat);
}

/****************************************************************************
 * Function: DRV_PIC32CGMAC_LibSysInt_Disable
 * Summary: Disable all GMAC interrupts specified in queue mask
 *****************************************************************************/
void DRV_PIC32CGMAC_LibSysInt_Disable(DRV_GMAC_DRIVER *pMACDrv, uint32_t queMask, bool *queStat)
{
    GMAC_QUE_LIST queueIdx;
    
    for(queueIdx = GMAC_QUE_0; queueIdx < DRV_GMAC_NUMBER_OF_QUEUES; queueIdx++)
    {
        if(queMask & (1 << queueIdx))
        {
            if(queStat)
            {
                queStat[queueIdx] = SYS_INT_SourceDisable(pMACDrv->sGmacData.gmac_queue[queueIdx]._queIntSrc);
            }
            else
            {
                SYS_INT_SourceDisable(pMACDrv->sGmacData.gmac_queue[queueIdx]._queIntSrc);
            }
            
        }
    }
}

/****************************************************************************
 * Function: DRV_PIC32CGMAC_LibSysIntStatus_Clear
 * Summary: Clear all GMAC interrupts status specified in queue mask
 *****************************************************************************/
void DRV_PIC32CGMAC_LibSysIntStatus_Clear(DRV_GMAC_DRIVER *pMACDrv, uint32_t queMask)
{
    GMAC_QUE_LIST queueIdx;
    
    for(queueIdx = GMAC_QUE_0; queueIdx < DRV_GMAC_NUMBER_OF_QUEUES; queueIdx++)
    {
        if(queMask & (1 << queueIdx))
        {
            SYS_INT_SourceStatusClear(pMACDrv->sGmacData.gmac_queue[queueIdx]._queIntSrc);                        
        }
    }
    
}

/****************************************************************************
 * Function: DRV_PIC32CGMAC_LibSysInt_Enable
 * Summary: Enable all GMAC interrupts specified in queue mask 
 *****************************************************************************/
void DRV_PIC32CGMAC_LibSysInt_Enable(DRV_GMAC_DRIVER *pMACDrv, uint32_t queMask)
{
    int8_t queueIdx = 0;
    
    //start processing high priority Queue first
    for(queueIdx = DRV_GMAC_NUMBER_OF_QUEUES -1; queueIdx >= (int32_t)GMAC_QUE_0; queueIdx--)
    {
        if(queMask & (1 << queueIdx))
        {
            if((pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].queueTxEnable == true) ||
              (pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].queueRxEnable == true))
            {
                SYS_INT_SourceEnable(pMACDrv->sGmacData.gmac_queue[queueIdx]._queIntSrc); 
            }
        }
    }
}

/****************************************************************************
 * Function: DRV_PIC32CGMAC_LibSysInt_Restore
 * Summary: Restore all GMAC interrupts specified in queue mask
 *****************************************************************************/
void DRV_PIC32CGMAC_LibSysInt_Restore(DRV_GMAC_DRIVER *pMACDrv, uint32_t queMask, bool *queStat)
{
    int8_t queueIdx = 0;
    
    //start processing high priority Queue first
    for(queueIdx = DRV_GMAC_NUMBER_OF_QUEUES -1; queueIdx >= (int32_t)GMAC_QUE_0; queueIdx--)
    {
        if(queMask & (1 << queueIdx))
        {
            if(queStat)
            {
                SYS_INT_SourceRestore(pMACDrv->sGmacData.gmac_queue[queueIdx]._queIntSrc, queStat[queueIdx]);   // re-enable 
            }            
        }
    }
}

/****************************************************************************
 * Function: DRV_PIC32CGMAC_LibReadInterruptStatus
 * Summary: read GMAC interrupt status
 *****************************************************************************/
uint32_t DRV_PIC32CGMAC_LibReadInterruptStatus(GMAC_QUE_LIST queueIdx)
{
    uint32_t isr = 0;
    if(queueIdx == (uint32_t)GMAC_QUE_0)
    {
        isr = GMAC_REGS->GMAC_ISR;
    }
    else
    {
        isr = GMAC_REGS->GMAC_ISRPQ[queueIdx - 1];
        
    }
    
    return isr;
}

/****************************************************************************
 * Function: DRV_PIC32CGMAC_LibSysInt_Restore
 * Summary: enable GMAC interrupt events
 *****************************************************************************/
void DRV_PIC32CGMAC_LibEnableInterrupt(GMAC_QUE_LIST queueIdx, GMAC_EVENTS ethEvents)
{
    if(queueIdx == (uint32_t)GMAC_QUE_0)
    {
        GMAC_REGS->GMAC_IER = ethEvents;
    }
    else
    {
        GMAC_REGS->GMAC_IERPQ[queueIdx-1] = ethEvents;
    }
}

/****************************************************************************
 * Function: DRV_PIC32CGMAC_LibSysInt_Restore
 * Summary: disable GMAC interrupt events
 *****************************************************************************/
void DRV_PIC32CGMAC_LibDisableInterrupt(GMAC_QUE_LIST queueIdx, GMAC_EVENTS ethEvents)
{
    if(queueIdx == (uint32_t)GMAC_QUE_0)
    {
        GMAC_REGS->GMAC_IDR = ethEvents;
    }
    else
    {
        GMAC_REGS->GMAC_IDRPQ[queueIdx-1] = ethEvents;
    }
}
/****************************************************************************
 * GMAC Interrupt Service Routines(ISR)
 *****************************************************************************/
//GMAC interrupt handler for Priority Queue 0
void GMAC_InterruptHandler(void)
{
    GMAC_EVENTS  currEthEvents = (GMAC_EVENTS)GMAC_REGS->GMAC_ISR;
    GMAC_REGS->GMAC_IDR = currEthEvents;
    if(currEthEvents & GMAC_EV_RX_ALL)
    {
        drvGmacQueEvents |= GMAC_QUE0_MASK;
    }
    __DMB();
	DRV_GMAC_Tasks_ISR((SYS_MODULE_OBJ)0, (uint32_t)currEthEvents);
}

//GMAC interrupt handler for Priority Queue 1
void GMAC_Q1_Handler(void)
{
    GMAC_EVENTS  currEthEvents = (GMAC_EVENTS)GMAC_REGS->GMAC_ISRPQ[0];
    GMAC_REGS->GMAC_IDRPQ[0] = currEthEvents; 
    if(currEthEvents & GMAC_EV_RX_ALL)
    {
        drvGmacQueEvents |= GMAC_QUE1_MASK;
    }
    __DMB();
	DRV_GMAC_Tasks_ISR((SYS_MODULE_OBJ)0, (uint32_t)currEthEvents);
}

//GMAC interrupt handler for Priority Queue 2
void GMAC_Q2_Handler(void)
{
    GMAC_EVENTS  currEthEvents = (GMAC_EVENTS)GMAC_REGS->GMAC_ISRPQ[1];
    GMAC_REGS->GMAC_IDRPQ[1] = currEthEvents; 
    if(currEthEvents & GMAC_EV_RX_ALL)
    {
        drvGmacQueEvents |= GMAC_QUE2_MASK;
    }
    __DMB();
	DRV_GMAC_Tasks_ISR((SYS_MODULE_OBJ)0, (uint32_t)currEthEvents);
}

//GMAC interrupt handler for Priority Queue 3
void GMAC_Q3_Handler(void)
{
    GMAC_EVENTS  currEthEvents = (GMAC_EVENTS)GMAC_REGS->GMAC_ISRPQ[2];
    GMAC_REGS->GMAC_IDRPQ[2] = currEthEvents;
    if(currEthEvents & GMAC_EV_RX_ALL)
    {
        drvGmacQueEvents |= GMAC_QUE3_MASK;
    }
    __DMB();
	DRV_GMAC_Tasks_ISR((SYS_MODULE_OBJ)0, (uint32_t)currEthEvents);
}

//GMAC interrupt handler for Priority Queue 4
void GMAC_Q4_Handler(void)
{
    GMAC_EVENTS  currEthEvents = (GMAC_EVENTS)GMAC_REGS->GMAC_ISRPQ[3];
    GMAC_REGS->GMAC_IDRPQ[3] = currEthEvents; 
    if(currEthEvents & GMAC_EV_RX_ALL)
    {
        drvGmacQueEvents |= GMAC_QUE4_MASK;
    }
    __DMB();
	DRV_GMAC_Tasks_ISR((SYS_MODULE_OBJ)0, (uint32_t)currEthEvents);
}

//GMAC interrupt handler for Priority Queue 5
void GMAC_Q5_Handler(void)
{
    GMAC_EVENTS  currEthEvents = (GMAC_EVENTS)GMAC_REGS->GMAC_ISRPQ[4];
    GMAC_REGS->GMAC_IDRPQ[4] = currEthEvents; 
    if(currEthEvents & GMAC_EV_RX_ALL)
    {
        drvGmacQueEvents |= GMAC_QUE5_MASK;
    }
    __DMB();
	DRV_GMAC_Tasks_ISR((SYS_MODULE_OBJ)0, (uint32_t)currEthEvents);
}

/****************************************************************************
 * Function:        _MacPacketAck
 * Summary: ACK function to free the RX/TX packet
 *****************************************************************************/
static bool _MacPacketAck(TCPIP_MAC_PACKET* pPkt,  const void* param) 
{
	TCPIP_MAC_PACKET* pCurrPkt;
	DRV_GMAC_DRIVER * pMacDrv = (DRV_GMAC_DRIVER *)param;	  
    DRV_PIC32CGMAC_SGL_LIST_NODE*   pRxBuffQueueUsedNode;    
    GMAC_QUE_LIST queueIdx = (GMAC_QUE_LIST)(pMacDrv->sGmacData.gmacConfig.rxPrioNumToQueIndx[pPkt->pktPriority]);
    
    bool res = false;
    
    if(pPkt)
    {
       if(pPkt->pDSeg == 0)
        return false;
    }
    
	while(pPkt != 0)
	{
		pCurrPkt = 0;
		
		//Ethernet packet stored in multiple GMAC descriptors?
        if(pPkt->pDSeg->next)
        {          
            pCurrPkt = (TCPIP_MAC_PACKET*)((uint32_t)(pPkt->pDSeg->next) - ((uint32_t)(pPkt->pDSeg) - (uint32_t)(pPkt)));
			pPkt->pDSeg->next = 0;
            pPkt->pDSeg->segLen = 0;
        }		

		//if number of free RX packets greater than the defined threshold, then free the non-sticky (dynamic) rx packets
        if(((pMacDrv->sGmacData.gmac_queue[queueIdx]._RxBuffNewQueue.nNodes) > (pMacDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nRxBuffCntThres))&&
            (pPkt->pDSeg->segFlags  & TCPIP_MAC_SEG_FLAG_RX_STICKY) == 0)
        {            
            (*pMacDrv->sGmacData.pktFreeF)(pPkt);
            pRxBuffQueueUsedNode = DRV_PIC32CGMAC_SingleListHeadRemove(&pMacDrv->sGmacData.gmac_queue[queueIdx]._RxBuffAckQueue);
            if(pRxBuffQueueUsedNode == NULL)
            {   
                // failed
                res = false;
                break;
            }  
            (*pMacDrv->sGmacData._freeF)(pMacDrv->sGmacData._AllocH, pRxBuffQueueUsedNode);
            pPkt = pCurrPkt;
            res  = true;            
        }		
        else if((pRxBuffQueueUsedNode = DRV_PIC32CGMAC_SingleListHeadRemove(&pMacDrv->sGmacData.gmac_queue[queueIdx]._RxBuffAckQueue))!= NULL)
		{
            pRxBuffQueueUsedNode->data = (TCPIP_MAC_PACKET*) pPkt;
            // add the packet to new queue for re-use
            DRV_PIC32CGMAC_SingleListTailAdd(&pMacDrv->sGmacData.gmac_queue[queueIdx]._RxBuffNewQueue,pRxBuffQueueUsedNode);
            pPkt = pCurrPkt;
            res  = true;
        }
        else //error state
        {           
            res = false;
            break;
        }            
        
	}	
    
    return res;	
}

/****************************************************************************
 * Function:        _Calculate_Descriptor_Count
 * Summary : calculate number of Tx descriptors needed for a Tx frame packet
 *****************************************************************************/
static inline uint16_t _Calculate_Descriptor_Count (uint16_t numBytes, uint16_t buffSize )
{
	uint16_t nTxDesc = 0;
	nTxDesc = numBytes/buffSize;
	if((numBytes) % buffSize)
	{
		nTxDesc +=1;
	}
	return nTxDesc;
}

/****************************************************************************
 * Function:        _IsBufferNotAvailable
 * Summary: Check if 'Buffer Not Available' set by GMAC; if set, clear the BNA status bit
 * Return : True if BNA is set; False for no BNA status
 *****************************************************************************/
static bool _IsBufferNotAvailable(DRV_GMAC_DRIVER * pMACDrv)
{
    if(GMAC_REGS->GMAC_RSR & GMAC_RSR_BNA_Msk ) //Check for BNA error due to shortage of Rx Buffers
    {       
		//Clear GMAC 'Buffer Not Available' Flag			
		GMAC_REGS->GMAC_RSR = GMAC_RSR_BNA_Msk ;             
		__DMB();  
		return true;
    }
	else
	{
		return false; 
	}		
	
}

/****************************************************************************
 * Function:        _SearchRxPacket
 * Summary: Search Rx descriptors for valid Rx data packet; identify start and 
 * end rx descriptor indexes of valid rx data packet  
 * Return : frame search status
 *****************************************************************************/
static GMAC_RXFRAME_STATE _SearchRxPacket(DRV_GMAC_DRIVER * pMACDrv,DRV_PIC32CGMAC_RX_FRAME_INFO *rx_state, GMAC_QUE_LIST queueIdx)  
{   
	DRV_PIC32CGMAC_SGL_LIST_NODE*   pRxBuffQueueUsedNode;
    DRV_PIC32CGMAC_HW_RXDCPT *pRxDesc = pMACDrv->sGmacData.gmac_queue[queueIdx].pRxDesc;
    TCPIP_MAC_PACKET* pRxPkt;
    GMAC_RXFRAME_STATE frameState = GMAC_RX_NO_FRAME_STATE;
    uint16_t search_count = 0;
	uint16_t nRxDscCnt =  pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nRxDescCnt;
	uint16_t nRxDescIndex = pMACDrv->sGmacData.gmac_queue[queueIdx].nRxDescIndex;		
	uint16_t rx_index;
	uint16_t nRx_buffer;	
	
	//search the descriptors for valid data frame; search maximum of descriptor count
	while ( search_count < nRxDscCnt)
	{
		//Rx Descriptors with Ownership bit Set? i.e. software owned descriptor?
		if ((((uint32_t)(pRxDesc[nRxDescIndex].rx_desc_buffaddr.val) & GMAC_RX_OWNERSHIP_BIT) == GMAC_RX_OWNERSHIP_BIT))
        {
            //valid buffer address
            if(((uint32_t)(pRxDesc[nRxDescIndex].rx_desc_buffaddr.val) & GMAC_ADDRESS_MASK) != (uint32_t)0)
            {                
                //look for the first descriptor of data frame
                if(frameState == GMAC_RX_NO_FRAME_STATE)
                {
                    // Start of Frame bit set?
                    if(GMAC_RX_SOF_BIT == ((uint32_t)(pRxDesc[nRxDescIndex].rx_desc_status.val) & GMAC_RX_SOF_BIT))
                    {
                        
                        //transition the state to SOF detected
                        frameState = GMAC_RX_SOF_DETECTED_STATE;
                        rx_state->startIndex = nRxDescIndex;
                        rx_state->buffer_count = 1; //start counting number of frames from 1
                        search_count = 1; // Search maximum total number of descriptor count to find a valid frame 

                        // End of Frame in same descriptor?	
                        if(GMAC_RX_EOF_BIT == ((uint32_t)(pRxDesc[nRxDescIndex].rx_desc_status.val) & GMAC_RX_EOF_BIT))
                        {
                            //SOF and EOF in same descriptor; transition to EOF detected
                            frameState = GMAC_RX_VALID_FRAME_DETECTED_STATE;
                            rx_state->endIndex = nRxDescIndex;
                            break;
                        }
                    }					
                }
                else if(frameState == GMAC_RX_SOF_DETECTED_STATE)
                {	
                    //SOF detected in another descriptor; then it an error			
                    if(GMAC_RX_SOF_BIT == ((uint32_t)(pRxDesc[nRxDescIndex].rx_desc_status.val) & GMAC_RX_SOF_BIT))
                    {
                        rx_index =  fixed_mod(((rx_state->startIndex) + (rx_state->buffer_count) -1),nRxDscCnt);					
                        nRx_buffer = rx_state->buffer_count;
                        frameState = GMAC_RX_NO_FRAME_STATE;

                        //clear the above descriptors
                        while(nRx_buffer--)
                        {
                            if((pRxBuffQueueUsedNode = DRV_PIC32CGMAC_SingleListHeadRemove(&pMACDrv->sGmacData.gmac_queue[0]._RxBuffAckQueue))!= NULL)
                            {
                                pRxBuffQueueUsedNode->data = (TCPIP_MAC_PACKET*) (pMACDrv->sGmacData.gmac_queue[queueIdx].pRxPckt[rx_index]);
                                // add the node to Free queue
                                DRV_PIC32CGMAC_SingleListTailAdd(&pMACDrv->sGmacData.gmac_queue[0]._RxBuffNewQueue,pRxBuffQueueUsedNode);
                            }
                            else //error state
                            {      
                                SYS_CONSOLE_PRINT("_SearchRxPacket: Rx Buffer Queue error 1\r\n");
                                break;
                            }
                            pRxPkt = pMACDrv->sGmacData.gmac_queue[queueIdx].pRxPckt[rx_index];
                            (pRxPkt->ackFunc)(pRxPkt, pRxPkt->ackParam);
                            pMACDrv->sGmacData.gmac_queue[queueIdx].pRxPckt[rx_index] = 0; //remove rx packet from rx desc
                            _DRV_GMAC_RxLock(pMACDrv);
                            pMACDrv->sGmacData.gmac_queue[queueIdx].pRxDesc[rx_index].rx_desc_buffaddr.val &= ~GMAC_ADDRESS_MASK; //clear the buffer address bitfields
                            _DRV_GMAC_RxUnlock(pMACDrv);
                            GCIRC_DEC(rx_index, nRxDscCnt); //decrement

                        }

                        DRV_PIC32CGMAC_LibRxBuffersAppend(pMACDrv, queueIdx, (rx_state->startIndex), (rx_state->buffer_count));
                        search_count--; //decrement search count
                        GCIRC_DEC(nRxDescIndex, nRxDscCnt); //decrement rx index to restart searching from new SOF frame
                    }
                    else
                    {
                        rx_state->buffer_count++; //increment the frame count
                        //EOF detected in new descriptor?
                        if(GMAC_RX_EOF_BIT == ((uint32_t)(pRxDesc[nRxDescIndex].rx_desc_status.val) & GMAC_RX_EOF_BIT))
                        {
                            frameState = GMAC_RX_VALID_FRAME_DETECTED_STATE;
                            rx_state->endIndex = nRxDescIndex;
                            break;
                        }					
                    }				
                }				
            }
            else
            {
                //software owned descriptor without valid buffer
                DRV_PIC32CGMAC_LibRxBuffersAppend(pMACDrv, queueIdx, nRxDescIndex, 1);

            }
        }
		else
		{
			//Ownership bit not set in an intermediate descriptor after an SOF is detected? error condition, free all the used buffers
			if(frameState == GMAC_RX_SOF_DETECTED_STATE)
			{
				rx_index = fixed_mod(((rx_state->startIndex) + (rx_state->buffer_count) -1),nRxDscCnt);	
				nRx_buffer = rx_state->buffer_count;
				frameState = GMAC_RX_NO_FRAME_STATE;
								
				while(nRx_buffer--)
				{
                    if((pRxBuffQueueUsedNode = DRV_PIC32CGMAC_SingleListHeadRemove(&pMACDrv->sGmacData.gmac_queue[0]._RxBuffAckQueue))!= NULL)
                    {
                        pRxBuffQueueUsedNode->data = (TCPIP_MAC_PACKET*) (pMACDrv->sGmacData.gmac_queue[queueIdx].pRxPckt[rx_index]);
                        // add the node to Free queue
                        DRV_PIC32CGMAC_SingleListTailAdd(&pMACDrv->sGmacData.gmac_queue[0]._RxBuffNewQueue,pRxBuffQueueUsedNode);
                    }
                    else //error state
                    {    
                        SYS_CONSOLE_PRINT("_SearchRxPacket: Rx Buffer Queue error 2 \r\n");
                        break;
                    }
                    //call the rx packet ack function, to reuse/free the packet
                    pRxPkt = pMACDrv->sGmacData.gmac_queue[queueIdx].pRxPckt[rx_index];
                    (pRxPkt->ackFunc)(pRxPkt, pRxPkt->ackParam);					
					pMACDrv->sGmacData.gmac_queue[queueIdx].pRxPckt[rx_index] = 0; //remove rx packet from rx desc
                    _DRV_GMAC_RxLock(pMACDrv);
					pMACDrv->sGmacData.gmac_queue[queueIdx].pRxDesc[rx_index].rx_desc_buffaddr.val &= ~GMAC_ADDRESS_MASK; //clear the buffer address bit fields
					_DRV_GMAC_RxUnlock(pMACDrv);
                    GCIRC_DEC(rx_index, nRxDscCnt); //decrement 
					
				}								
				DRV_PIC32CGMAC_LibRxBuffersAppend(pMACDrv, queueIdx, (rx_state->startIndex), (rx_state->buffer_count));
				search_count--; //decrement search count 
				GCIRC_DEC(nRxDescIndex, nRxDscCnt); //decrement rx index to restart searching from new SOF frame			
			}
		}
		
		GCIRC_INC(nRxDescIndex, nRxDscCnt);
		if ((search_count++) >  nRxDscCnt)
        {
			break;		
        }
		
	}
	pMACDrv->sGmacData.gmac_queue[queueIdx].nRxDescIndex = nRxDescIndex;	

	return frameState;
}

/****************************************************************************
 * Function:        _GetRxPacket
 * Summary: Get Rx packet buffer from GMAC and transfer to TCP/IP stack. 
 * Assign new Rx buffers to GMAC
 * Return : new buffer allocation status
 *****************************************************************************/
static DRV_PIC32CGMAC_RESULT _GetRxPacket(DRV_GMAC_DRIVER * pMACDrv,DRV_PIC32CGMAC_RX_FRAME_INFO *rx_state, TCPIP_MAC_PACKET** pRxPkt, GMAC_QUE_LIST queueIdx)  
{
	TCPIP_MAC_PACKET* pRxTempPkt;
    TCPIP_MAC_DATA_SEGMENT *pPkt;
    DRV_PIC32CGMAC_HW_RXDCPT *pRxDesc = pMACDrv->sGmacData.gmac_queue[queueIdx].pRxDesc;
	DRV_PIC32CGMAC_RESULT   res = DRV_PIC32CGMAC_RES_NO_PACKET;
	uint32_t frameSize = 0;
	uint16_t rx_index;
	uint16_t nRx_buffer;
    
	
	pRxTempPkt = *pRxPkt = pMACDrv->sGmacData.gmac_queue[queueIdx].pRxPckt[rx_state->startIndex]; 
	nRx_buffer = rx_state->buffer_count;		
	rx_index = rx_state->startIndex;
	
	//calculate the size of frame
	frameSize = (pRxDesc[rx_state->endIndex].rx_desc_status.val & GMAC_LENGTH_FRAME); 
	
	//backup of data Segment for later use
	pPkt = (*pRxPkt)->pDSeg; 
    
    if(nRx_buffer)
    {	
		//process all the packet buffers
		while(nRx_buffer--) 
		{
			(*pRxPkt)->pDSeg->segLen = (frameSize >= pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].rxBufferSize) ?
												pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].rxBufferSize :frameSize;
													
			(*pRxPkt)->pDSeg->segSize = pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].rxBufferSize;
			
			// RX frame bigger than GMAC RX buffer?
			if(frameSize >= pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].rxBufferSize)
				frameSize = frameSize - pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].rxBufferSize;
			else
				frameSize = 0;			
			
			//release the rx packets from GMAC queue
			pMACDrv->sGmacData.gmac_queue[queueIdx].pRxPckt[rx_index] = 0; 
			
			_DRV_GMAC_RxLock(pMACDrv);
			//clear the buffer address bit-fields
			pMACDrv->sGmacData.gmac_queue[queueIdx].pRxDesc[rx_index].rx_desc_buffaddr.val &= ~GMAC_ADDRESS_MASK; 
			_DRV_GMAC_RxUnlock(pMACDrv);
			
			//Invalidate D-Cache if cache is enabled
			if( (SCB->CCR & SCB_CCR_DC_Msk) == SCB_CCR_DC_Msk)
			{
				SCB_InvalidateDCache_by_Addr((uint32_t *)(pRxTempPkt)->pDSeg->segLoad, (*pRxPkt)->pDSeg->segLen);
			}
			
			if(frameSize)
			{
				GCIRC_INC(rx_index, pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queueIdx].nRxDescCnt);
				
				(*pRxPkt)->pDSeg->next = pMACDrv->sGmacData.gmac_queue[queueIdx].pRxPckt[rx_index]->pDSeg;
				(*pRxPkt)->pDSeg = (*pRxPkt)->pDSeg->next;	
			}			
			
		}
			
		// restore to first data segment
		(*pRxPkt)->pDSeg = (TCPIP_MAC_DATA_SEGMENT*)pPkt; 
		
		//allocate new packets in place of used buffers
		DRV_PIC32CGMAC_LibRxBuffersAppend(pMACDrv, queueIdx, rx_state->startIndex, (rx_state->buffer_count)); 
		res = DRV_PIC32CGMAC_RES_OK;
	}
	else
    {
        res = DRV_PIC32CGMAC_RES_NO_PACKET;
    }
	
	return res;
}

/****************************************************************************
 * Function:        _AllocateRxPacket
 * Summary: Dynamically allocate Rx packet
 * Allocate new Rx buffers to GMAC
 * Return : new buffer allocation status
 *****************************************************************************/
static DRV_PIC32CGMAC_RESULT _AllocateRxPacket(DRV_GMAC_DRIVER * pMACDrv, uint16_t buffer_count, GMAC_QUE_LIST queue_idx, bool sticky_flag)
{
	TCPIP_MAC_PACKET* pRxPkt;
    DRV_PIC32CGMAC_RESULT gmacAllocRes = DRV_PIC32CGMAC_RES_OK;
    DRV_PIC32CGMAC_SGL_LIST_NODE*   pRxBuffQueueNode;
	uint8_t rxbuff_idx;
	
	for(rxbuff_idx=0; rxbuff_idx < buffer_count; rxbuff_idx++)
	{    
		pRxBuffQueueNode = (*pMACDrv->sGmacData._callocF)(pMACDrv->sGmacData._AllocH,1, sizeof(*pRxBuffQueueNode));
		if(pRxBuffQueueNode == NULL)
		{   
			// failed
			gmacAllocRes = DRV_PIC32CGMAC_RES_OUT_OF_MEMORY;
			break;
		}           
		//allocated packet will be cache-aligned (32-byte aligned)
		pRxPkt = (*pMACDrv->sGmacData.pktAllocF)(sizeof(*pRxPkt), pMACDrv->sGmacData.gmacConfig.gmac_queue_config[queue_idx].rxBufferSize   - sizeof(TCPIP_MAC_ETHERNET_HEADER), 0);
		if(pRxPkt == NULL)
		{   
			//rx pkt allocation failed; so free the allocated node
            (*pMACDrv->sGmacData._freeF)(pMACDrv->sGmacData._AllocH, pRxBuffQueueNode);
			gmacAllocRes = DRV_PIC32CGMAC_RES_OUT_OF_MEMORY;
			break;
		}
		
        if(sticky_flag)
            pRxPkt->pDSeg->segFlags |=  TCPIP_MAC_SEG_FLAG_RX_STICKY;
       
		pRxBuffQueueNode->data = (TCPIP_MAC_PACKET*) pRxPkt;
		DRV_PIC32CGMAC_SingleListTailAdd(&pMACDrv->sGmacData.gmac_queue[queue_idx]._RxBuffNewQueue, (DRV_PIC32CGMAC_SGL_LIST_NODE*)pRxBuffQueueNode); 
    }
	return gmacAllocRes;
}	

