// Seed: 1222058976
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    inout wand id_1,
    output wire id_2,
    input tri1 id_3,
    input tri id_4,
    output supply1 id_5,
    output tri id_6,
    input wor id_7
);
  wire  id_9;
  wire  id_10;
  logic id_11;
  ;
  wire id_12;
  assign id_12 = id_7;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_11
  );
endmodule
