---
content_type: page
description: ''
draft: false
learning_resource_types: []
ocw_type: CourseSection
title: Calendar
uid: f263cd28-a6e2-b509-dabb-96de1cb4dd59
---
{{< tableopen >}}{{< theadopen >}}{{< tropen >}}{{< thopen >}}
LEC #
{{< thclose >}}{{< thopen >}}
TOPICS
{{< thclose >}}{{< thopen >}}
KEY DATES
{{< thclose >}}{{< trclose >}}{{< theadclose >}}{{< tbodyopen >}}{{< tropen >}}{{< tdopen >}}
1
{{< tdclose >}}{{< tdopen >}}
**Challenges in Digital IC Design**   
Course Overview
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
2
{{< tdclose >}}{{< tdopen >}}
**CMOS Inverter I**   
MOS Device Model with Sub-micron Effects   
VTC Parameters - DC Characteristics
{{< tdclose >}}{{< tdopen >}}
Problem Set #1 Out
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
3
{{< tdclose >}}{{< tdopen >}}
**CMOS Inverter II**   
CMOS Propagation Delay   
Parasitic Capacitance Estimation   
Layout of an Inverter   
Supply and Threshold Voltage Scaling   
SPICE Simulation Techniques
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
 
{{< tdclose >}}{{< tdopen >}}
Tutorial on Design Tools - Layout of a CMOS Gate, Extraction, SPICE, IRSIM
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
4
{{< tdclose >}}{{< tdopen >}}
**CMOS Inverter III**   
Components of Energy and Power   
Switching, Short-Circuit and Leakage Components   
SPICE Simulation Techniques
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
5
{{< tdclose >}}{{< tdopen >}}
**Combinational Logic I**   
Static CMOS Construction   
Ratioed Logic
{{< tdclose >}}{{< tdopen >}}
Problem Set #1 Due   
Problem Set #2 Out
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
6
{{< tdclose >}}{{< tdopen >}}
**Combinational Logic II**   
Pass Transistor / Transmission Gate Logic   
DCVSL   
Introduction to Dynamic Logic
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
7
{{< tdclose >}}{{< tdopen >}}
**Combinational Logic III**   
Dynamic Logic Design Considerations   
Power Dissipation in CMOS
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
8
{{< tdclose >}}{{< tdopen >}}
**Combinational Logic IV**   
Power Consumption in CMOS Logic (cont.)   
Leakage Power Dissipation   
Logical Effort Sizing - Performance Optimization of Digital Circuits
{{< tdclose >}}{{< tdopen >}}
Problem Set #2 Due   
Problem Set #3 Out
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
9
{{< tdclose >}}{{< tdopen >}}

**Arithmetic Structures / Bit Slice Design**   
Adders, Multipliers, Shifters   
Design Methodology   
Layout Techniques and Mapping

**Project Schedule and Guidelines**

{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
10
{{< tdclose >}}{{< tdopen >}}
**Evening Session on Exploring Project Ideas**   
Finish Arithmetic Structures and Project Ideas
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
11
{{< tdclose >}}{{< tdopen >}}
**Guest Lecture by Prof. Tayo Akinwande**   
Integrated CMOS Processing
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
12
{{< tdclose >}}{{< tdopen >}}
**Sequential Circuits I**   
Classification / Parameters   
Static Latches and Register
{{< tdclose >}}{{< tdopen >}}
Problem Set #3 Due   
Problem Set #4 Out
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
13
{{< tdclose >}}{{< tdopen >}}
**Sequential Circuits II**   
Race Condition   
Dynamic Latches and Registers   
Two Phase vs. Single Phase
{{< tdclose >}}{{< tdopen >}}
1-Page Project Proposal Due
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
 
{{< tdclose >}}{{< tdopen >}}
**Quiz #1**   
Covers Inverter, Combinational Logic
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
14
{{< tdclose >}}{{< tdopen >}}
**Sequential Circuits III**   
Pulse Based Registers   
Latch vs. Register Systems   
Metastability
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
15
{{< tdclose >}}{{< tdopen >}}
**Interconnect**   
Capacitance Estimation   
Buffer Chains   
Low Swing Drivers   
Power Distribution
{{< tdclose >}}{{< tdopen >}}
Problem Set #4 Due   
Problem Set #5 Out
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
16
{{< tdclose >}}{{< tdopen >}}
**Interconnect (cont.)**   
Issues in Timing - Impact of Clock Skew and Jitter
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
17
{{< tdclose >}}{{< tdopen >}}
**Clock Distribution**   
Origins of Clock Skew / Jitter and Impact on Performance   
Clock Distribution Techniques   
Self-timed Circuits
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
18
{{< tdclose >}}{{< tdopen >}}
**Memory I: ROM / EPROM / PLA Design**   
Organization / Architecture   
Cell Design   
Sense-amplifiers   
PLA Folding Techniques   
Self-timing
{{< tdclose >}}{{< tdopen >}}
Problem Set #5 Due
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
19
{{< tdclose >}}{{< tdopen >}}
**Memory II: SRAM Design**   
Cell Design   
Differential Sense Amplifiers   
Self-timing
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
20
{{< tdclose >}}{{< tdopen >}}
**Memory III**   
DRAM Design   
Single Ended Sense Amplifier   
CMOS Scaling
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
 
{{< tdclose >}}{{< tdopen >}}
**Quiz #2**   
Covers Arithmetic Structures, Inter-connect, Sequential Circuits and Memory
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
21
{{< tdclose >}}{{< tdopen >}}
**Advanced Voltage Scaling Techniques**   
DC-DC Converter Design   
Performance Feedback   
Dynamic Voltage / Frequency Scaling
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
22
{{< tdclose >}}{{< tdopen >}}

**Power Reduction Through Switching Activity Reduction**

**Testing in VLSI**   
Defects, Fault Models, Path Sensitization   
Scan, Built-in-self Test, IDDQ

{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
23
{{< tdclose >}}{{< tdopen >}}
Presentation of Final Projects
{{< tdclose >}}{{< tdopen >}}
Project Report Due
{{< tdclose >}}{{< trclose >}}{{< tropen >}}{{< tdopen >}}
24
{{< tdclose >}}{{< tdopen >}}
Presentation of Final Projects (cont.)
{{< tdclose >}}{{< tdopen >}}
 
{{< tdclose >}}{{< trclose >}}{{< tbodyclose >}}{{< tableclose >}}