
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-V6FS948

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

Modified Files: 30
FID:  path (prevtimestamp, timestamp)
27       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2024-11-07 16:55:54, N/A)
28       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\component\work\OSC_C0\OSC_C0.v (2024-11-07 16:55:54, N/A)
29       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v (2024-11-07 16:55:54, N/A)
30       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (2025-02-05 12:31:27, N/A)
31       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\hdl\MRSC_decoder.sv (2024-11-07 16:55:54, N/A)
32       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\hdl\MRSC_encoder.sv (2024-11-07 16:55:54, N/A)
33       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\hdl\TBEC_RSC_decoder.sv (2025-02-05 12:29:33, N/A)
34       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\hdl\TBEC_RSC_encoder.sv (2024-11-07 16:55:54, N/A)
35       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\hdl\TBEC_RSC_encoder13.sv (2024-11-07 16:55:54, N/A)
36       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\hdl\TBEC_RSC_encoder17.sv (2024-11-07 16:55:54, N/A)
37       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\hdl\design.sv (2025-02-05 12:30:19, N/A)
38       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\hdl\ecc_design.sv (2025-02-05 12:29:48, N/A)
39       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\hdl\lfsr_random_generator.sv (2024-11-07 16:55:54, N/A)
40       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\hdl\lfsr_random_generator3.sv (2024-11-07 16:55:54, N/A)
41       C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\hdl\lfsr_random_generator_position.sv (2024-11-07 16:55:54, N/A)
42       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2025-02-12 16:09:25)
43       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0.v (N/A, 2025-02-12 16:09:25)
44       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v (N/A, 2025-02-12 16:09:25)
45       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25)
46       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_decoder.sv (N/A, 2025-02-12 16:09:25)
47       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_encoder.sv (N/A, 2025-02-12 16:09:25)
48       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_decoder.sv (N/A, 2025-02-12 16:12:48)
49       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_encoder.sv (N/A, 2025-02-12 16:09:25)
50       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_encoder13.sv (N/A, 2025-02-12 16:09:25)
51       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_encoder17.sv (N/A, 2025-02-12 16:09:25)
52       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\design.sv (N/A, 2025-02-12 16:09:25)
53       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\ecc_design.sv (N/A, 2025-02-12 16:09:25)
54       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\lfsr_random_generator.sv (N/A, 2025-02-12 16:09:25)
55       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\lfsr_random_generator3.sv (N/A, 2025-02-12 16:09:25)
56       C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\lfsr_random_generator_position.sv (N/A, 2025-02-12 16:09:25)

*******************************************************************
Modules that may have changed as a result of file changes: 20
MID:  lib.cell.view
0        work.MRSC_decoder.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_decoder.sv (N/A, 2025-02-12 16:09:25) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_decoder.sv (N/A, 2025-02-12 16:12:48) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\design.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\ecc_design.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
1        work.MRSC_encoder.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_decoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_decoder.sv (N/A, 2025-02-12 16:12:48) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\design.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\ecc_design.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
7        work.OSC_C0.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0.v (N/A, 2025-02-12 16:09:25) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
8        work.OSC_C0_OSC_C0_0_OSC.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v (N/A, 2025-02-12 16:09:25) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
9        work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2025-02-12 16:09:25) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
10       work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2025-02-12 16:09:25) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
11       work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2025-02-12 16:09:25) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
12       work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2025-02-12 16:09:25) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
2        work.TBEC_RSC_decoder.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_decoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_decoder.sv (N/A, 2025-02-12 16:12:48) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\design.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\ecc_design.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
3        work.TBEC_RSC_encoder.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_decoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_decoder.sv (N/A, 2025-02-12 16:12:48) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\design.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\ecc_design.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
13       work.TBEC_RSC_encoder13.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_decoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_decoder.sv (N/A, 2025-02-12 16:12:48) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_encoder13.sv (N/A, 2025-02-12 16:09:25) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\design.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\ecc_design.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
14       work.TBEC_RSC_encoder17.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_decoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_decoder.sv (N/A, 2025-02-12 16:12:48) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_encoder17.sv (N/A, 2025-02-12 16:09:25) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\design.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\ecc_design.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
15       work.XTLOSC.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2025-02-12 16:09:25) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
16       work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2025-02-12 16:09:25) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
4        work.ecc_design.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_decoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_decoder.sv (N/A, 2025-02-12 16:12:48) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\design.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\ecc_design.sv (N/A, 2025-02-12 16:09:25) <-- (module definition)
5        work.fpga_top_design.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_decoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\MRSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_decoder.sv (N/A, 2025-02-12 16:12:48) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\TBEC_RSC_encoder.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\design.sv (N/A, 2025-02-12 16:09:25) <-- (module definition)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\ecc_design.sv (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
17       work.lfsr_random_generator.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\lfsr_random_generator.sv (N/A, 2025-02-12 16:09:25) <-- (module definition)
18       work.lfsr_random_generator3.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\lfsr_random_generator3.sv (N/A, 2025-02-12 16:09:25) <-- (module definition)
19       work.lfsr_random_generator_position.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (may instantiate this module)
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\hdl\lfsr_random_generator_position.sv (N/A, 2025-02-12 16:09:25) <-- (module definition)
6        work.prj_2_memory_sb.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v (N/A, 2025-02-12 16:09:25) <-- (module definition)

*******************************************************************
Unmodified files: 5
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v (2024-01-04 13:11:02)
1        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\hypermods.v (2024-01-04 13:04:40)
2        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_objects.v (2024-01-04 13:04:40)
3        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_pipes.svh (2024-01-04 13:04:40)
4        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\umr_capim.v (2024-01-04 13:08:34)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
