{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": -5.12196,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": -2.0121,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 5.89196,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 5.83659,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.79055,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 5.83659,
	"finish__design__instance__count__class:tie_cell": 2476,
	"finish__design__instance__area__class:tie_cell": 108.3,
	"finish__design__instance__count__class:buffer": 2307,
	"finish__design__instance__area__class:buffer": 351.291,
	"finish__design__instance__count__class:clock_buffer": 178,
	"finish__design__instance__area__class:clock_buffer": 66.8347,
	"finish__design__instance__count__class:timing_repair_buffer": 910,
	"finish__design__instance__area__class:timing_repair_buffer": 90.7022,
	"finish__design__instance__count__class:inverter": 820,
	"finish__design__instance__area__class:inverter": 41.0864,
	"finish__design__instance__count__class:clock_inverter": 53,
	"finish__design__instance__area__class:clock_inverter": 5.86116,
	"finish__design__instance__count__class:timing_repair_inverter": 1,
	"finish__design__instance__area__class:timing_repair_inverter": 0.05832,
	"finish__design__instance__count__class:sequential_cell": 2476,
	"finish__design__instance__area__class:sequential_cell": 938.602,
	"finish__design__instance__count__class:multi_input_combinational_cell": 16287,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1898.26,
	"finish__design__instance__count": 25508,
	"finish__design__instance__area": 3500.99,
	"finish__timing__setup__tns": -2.20066e+06,
	"finish__timing__hold__tns": -66928.2,
	"finish__timing__setup__ws": -699.915,
	"finish__timing__hold__ws": -86.5837,
	"finish__clock__skew__setup": 20.3568,
	"finish__clock__skew__hold": 24.7224,
	"finish__timing__drv__max_slew_limit": -0.226977,
	"finish__timing__drv__max_slew": 137,
	"finish__timing__drv__max_cap_limit": -0.0204243,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 5026,
	"finish__timing__drv__hold_violation_count": 2376,
	"finish__power__internal__total": 3.65331,
	"finish__power__switching__total": 3.611,
	"finish__power__leakage__total": 2.77963e-06,
	"finish__power__total": 7.26431,
	"finish__design__io": 520,
	"finish__design__die__area": 7744.53,
	"finish__design__core__area": 7381.21,
	"finish__design__instance__count": 26624,
	"finish__design__instance__area": 3533.54,
	"finish__design__instance__count__stdcell": 26624,
	"finish__design__instance__area__stdcell": 3533.54,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.47872,
	"finish__design__instance__utilization__stdcell": 0.47872,
	"finish__design__rows": 318,
	"finish__design__rows:asap7sc7p5t": 318,
	"finish__design__sites": 506256,
	"finish__design__sites:asap7sc7p5t": 506256,
	"finish__flow__warnings__count": 19,
	"finish__flow__errors__count": 0
}