# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe PipelineRegister-harness.cpp --assert --coverage-user -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --top-module PipelineRegister +define+TOP_TYPE=VPipelineRegister -CFLAGS -O1 -DVL_USER_STOP -DVL_USER_FATAL -DVL_USER_FINISH -DTOP_TYPE=VPipelineRegister -include VPipelineRegister.h -fPIC -shared -I'/home/lhh/.sdkman/candidates/java/11.0.21-tem/include' -I'/home/lhh/.sdkman/candidates/java/11.0.21-tem/include/linux' -fvisibility=hidden -Mdir /home/lhh/computer_arch/final_lab/riscv-core/test_run_dir/Pipeline_Register_should_be_able_to_stall_and_flush/verilated -LDFLAGS -shared -dynamiclib -fvisibility=hidden PipelineRegister.sv"
T      5380 45352335  1737197496   733259688  1737197496   733259688 "/home/lhh/computer_arch/final_lab/riscv-core/test_run_dir/Pipeline_Register_should_be_able_to_stall_and_flush/verilated/VPipelineRegister.cpp"
T      3509 45352333  1737197496   733259688  1737197496   733259688 "/home/lhh/computer_arch/final_lab/riscv-core/test_run_dir/Pipeline_Register_should_be_able_to_stall_and_flush/verilated/VPipelineRegister.h"
T      2185 45352337  1737197496   733259688  1737197496   733259688 "/home/lhh/computer_arch/final_lab/riscv-core/test_run_dir/Pipeline_Register_should_be_able_to_stall_and_flush/verilated/VPipelineRegister.mk"
T      3420 45352334  1737197496   733259688  1737197496   733259688 "/home/lhh/computer_arch/final_lab/riscv-core/test_run_dir/Pipeline_Register_should_be_able_to_stall_and_flush/verilated/VPipelineRegister__Slow.cpp"
T       594 45352331  1737197496   733259688  1737197496   733259688 "/home/lhh/computer_arch/final_lab/riscv-core/test_run_dir/Pipeline_Register_should_be_able_to_stall_and_flush/verilated/VPipelineRegister__Syms.cpp"
T       858 45352332  1737197496   733259688  1737197496   733259688 "/home/lhh/computer_arch/final_lab/riscv-core/test_run_dir/Pipeline_Register_should_be_able_to_stall_and_flush/verilated/VPipelineRegister__Syms.h"
T      1229 45352338  1737197496   733259688  1737197496   733259688 "/home/lhh/computer_arch/final_lab/riscv-core/test_run_dir/Pipeline_Register_should_be_able_to_stall_and_flush/verilated/VPipelineRegister__ver.d"
T         0        0  1737197496   733259688  1737197496   733259688 "/home/lhh/computer_arch/final_lab/riscv-core/test_run_dir/Pipeline_Register_should_be_able_to_stall_and_flush/verilated/VPipelineRegister__verFiles.dat"
T      1607 45352336  1737197496   733259688  1737197496   733259688 "/home/lhh/computer_arch/final_lab/riscv-core/test_run_dir/Pipeline_Register_should_be_able_to_stall_and_flush/verilated/VPipelineRegister_classes.mk"
S   7892640 28467048  1732438738   776700868  1598506306           0 "/usr/bin/verilator_bin"
S      2913 43914781  1737197496   677259485  1737197496   677259485 "PipelineRegister.sv"
