{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603089908328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603089908329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 23:45:08 2020 " "Processing started: Sun Oct 18 23:45:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603089908329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089908329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off copper -c copper " "Command: quartus_map --read_settings_files=on --write_settings_files=off copper -c copper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089908329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603089909324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603089909324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "copper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file copper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 copper " "Found entity 1: copper" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/onesecondperiodpulse.v 1 1 " "Found 1 design units, including 1 entities, in source file library/onesecondperiodpulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneSecondPeriodPulse " "Found entity 1: OneSecondPeriodPulse" {  } { { "library/OneSecondPeriodPulse.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/OneSecondPeriodPulse.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/general27bitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file library/general27bitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 General27bitCounter " "Found entity 1: General27bitCounter" {  } { { "library/General27bitCounter.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/General27bitCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/sevensegmentdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file library/sevensegmentdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay_RevA " "Found entity 1: SevenSegmentDisplay_RevA" {  } { { "library/SevenSegmentDisplay.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/SevenSegmentDisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_reva.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_reva.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_RevA " "Found entity 1: HexDecoder_RevA" {  } { { "library/HexDecoder_RevA.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_RevA.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/general42bitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file library/general42bitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 General42bitCounter " "Found entity 1: General42bitCounter" {  } { { "library/General42bitCounter.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/General42bitCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_core.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_Core " "Found entity 1: HexDecoder_Core" {  } { { "library/HexDecoder_Core.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_Core.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_revb.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_revb.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_RevB " "Found entity 1: HexDecoder_RevB" {  } { { "library/HexDecoder_RevB.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_RevB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_revc.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_revc.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_RevC " "Found entity 1: HexDecoder_RevC" {  } { { "library/HexDecoder_RevC.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_RevC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/unmapdisplays.v 1 1 " "Found 1 design units, including 1 entities, in source file library/unmapdisplays.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnmapDisplays " "Found entity 1: UnmapDisplays" {  } { { "library/UnmapDisplays.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/UnmapDisplays.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/rs232_testmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file library/rs232_testmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_testModule " "Found entity 1: RS232_testModule" {  } { { "library/RS232_testModule.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_testModule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/generallatch.v 1 1 " "Found 1 design units, including 1 entities, in source file library/generallatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeneralLatch " "Found entity 1: GeneralLatch" {  } { { "library/GeneralLatch.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/GeneralLatch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/rs232_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file library/rs232_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_rx " "Found entity 1: RS232_rx" {  } { { "library/RS232_rx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/rs232_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file library/rs232_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_tx " "Found entity 1: RS232_tx" {  } { { "library/RS232_tx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file library/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneShot " "Found entity 1: OneShot" {  } { { "library/OneShot.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/OneShot.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/receivebuffer_reva.v 1 1 " "Found 1 design units, including 1 entities, in source file library/receivebuffer_reva.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReceiveBuffer_revA " "Found entity 1: ReceiveBuffer_revA" {  } { { "library/ReceiveBuffer_revA.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/ReceiveBuffer_revA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603089923963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089923963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "copper " "Elaborating entity \"copper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603089924068 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX0 " "Converted elements in bus name \"HEX0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX0\[6..0\] HEX06..0 " "Converted element name(s) from \"HEX0\[6..0\]\" to \"HEX06..0\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 624 3224 3344 641 "HEX0\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603089924072 ""}  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 624 3224 3344 641 "HEX0\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1603089924072 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX1 " "Converted elements in bus name \"HEX1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX1\[6..0\] HEX16..0 " "Converted element name(s) from \"HEX1\[6..0\]\" to \"HEX16..0\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 608 3224 3344 625 "HEX1\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603089924072 ""}  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 608 3224 3344 625 "HEX1\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1603089924072 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX2 " "Converted elements in bus name \"HEX2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX2\[6..0\] HEX26..0 " "Converted element name(s) from \"HEX2\[6..0\]\" to \"HEX26..0\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 592 3224 3344 609 "HEX2\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603089924073 ""}  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 592 3224 3344 609 "HEX2\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1603089924073 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX3 " "Converted elements in bus name \"HEX3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX3\[6..0\] HEX36..0 " "Converted element name(s) from \"HEX3\[6..0\]\" to \"HEX36..0\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 576 3224 3344 593 "HEX3\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603089924073 ""}  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 576 3224 3344 593 "HEX3\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1603089924073 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX4 " "Converted elements in bus name \"HEX4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX4\[6..0\] HEX46..0 " "Converted element name(s) from \"HEX4\[6..0\]\" to \"HEX46..0\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 560 3224 3344 577 "HEX4\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603089924073 ""}  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 560 3224 3344 577 "HEX4\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1603089924073 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX5 " "Converted elements in bus name \"HEX5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX5\[6..0\] HEX56..0 " "Converted element name(s) from \"HEX5\[6..0\]\" to \"HEX56..0\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 544 3224 3344 561 "HEX5\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603089924074 ""}  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 544 3224 3344 561 "HEX5\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1603089924074 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR2 " "Pin \"LEDR2\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 376 664 840 392 "LEDR2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1603089924074 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR3 " "Pin \"LEDR3\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 392 664 840 408 "LEDR3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1603089924074 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR4 " "Pin \"LEDR4\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 408 664 840 424 "LEDR4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1603089924074 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR6 " "Pin \"LEDR6\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 440 664 840 456 "LEDR6" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1603089924074 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR7 " "Pin \"LEDR7\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 456 664 840 472 "LEDR7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1603089924074 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR8 " "Pin \"LEDR8\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 472 664 840 488 "LEDR8" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1603089924074 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR9 " "Pin \"LEDR9\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 488 664 840 504 "LEDR9" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1603089924074 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY1 " "Pin \"KEY1\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 440 320 488 456 "KEY1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1603089924074 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY2 " "Pin \"KEY2\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 456 320 488 472 "KEY2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1603089924074 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY3 " "Pin \"KEY3\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 472 320 488 488 "KEY3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1603089924074 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK2_50 " "Pin \"CLOCK2_50\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 360 320 488 376 "CLOCK2_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1603089924075 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK3_50 " "Pin \"CLOCK3_50\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 376 320 488 392 "CLOCK3_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1603089924075 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK4_50 " "Pin \"CLOCK4_50\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 392 320 488 408 "CLOCK4_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1603089924075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneSecondPeriodPulse OneSecondPeriodPulse:inst2 " "Elaborating entity \"OneSecondPeriodPulse\" for hierarchy \"OneSecondPeriodPulse:inst2\"" {  } { { "copper.bdf" "inst2" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 96 88 208 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603089924077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 OneSecondPeriodPulse.v(30) " "Verilog HDL assignment warning at OneSecondPeriodPulse.v(30): truncated value with size 32 to match size of target (25)" {  } { { "library/OneSecondPeriodPulse.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/OneSecondPeriodPulse.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603089924080 "|copper|OneSecondPeriodPulse:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneralLatch GeneralLatch:inst12 " "Elaborating entity \"GeneralLatch\" for hierarchy \"GeneralLatch:inst12\"" {  } { { "copper.bdf" "inst12" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 288 3576 3744 400 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603089924082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_tx RS232_tx:inst4 " "Elaborating entity \"RS232_tx\" for hierarchy \"RS232_tx:inst4\"" {  } { { "copper.bdf" "inst4" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 280 2976 3136 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603089924085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 RS232_tx.v(67) " "Verilog HDL assignment warning at RS232_tx.v(67): truncated value with size 32 to match size of target (9)" {  } { { "library/RS232_tx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_tx.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603089924088 "|copper|RS232_tx:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RS232_tx.v(79) " "Verilog HDL assignment warning at RS232_tx.v(79): truncated value with size 32 to match size of target (3)" {  } { { "library/RS232_tx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_tx.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603089924088 "|copper|RS232_tx:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 RS232_tx.v(95) " "Verilog HDL assignment warning at RS232_tx.v(95): truncated value with size 32 to match size of target (9)" {  } { { "library/RS232_tx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_tx.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603089924088 "|copper|RS232_tx:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 RS232_tx.v(113) " "Verilog HDL assignment warning at RS232_tx.v(113): truncated value with size 32 to match size of target (9)" {  } { { "library/RS232_tx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_tx.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603089924088 "|copper|RS232_tx:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_rx RS232_rx:inst5 " "Elaborating entity \"RS232_rx\" for hierarchy \"RS232_rx:inst5\"" {  } { { "copper.bdf" "inst5" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 280 2448 2616 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603089924090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 RS232_rx.v(67) " "Verilog HDL assignment warning at RS232_rx.v(67): truncated value with size 32 to match size of target (9)" {  } { { "library/RS232_rx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_rx.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603089924092 "|copper|RS232_rx:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RS232_rx.v(78) " "Verilog HDL assignment warning at RS232_rx.v(78): truncated value with size 32 to match size of target (3)" {  } { { "library/RS232_rx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_rx.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603089924092 "|copper|RS232_rx:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 RS232_rx.v(94) " "Verilog HDL assignment warning at RS232_rx.v(94): truncated value with size 32 to match size of target (9)" {  } { { "library/RS232_rx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_rx.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603089924092 "|copper|RS232_rx:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 RS232_rx.v(114) " "Verilog HDL assignment warning at RS232_rx.v(114): truncated value with size 32 to match size of target (9)" {  } { { "library/RS232_rx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_rx.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603089924092 "|copper|RS232_rx:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnmapDisplays UnmapDisplays:inst9 " "Elaborating entity \"UnmapDisplays\" for hierarchy \"UnmapDisplays:inst9\"" {  } { { "copper.bdf" "inst9" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 528 3024 3224 672 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603089924093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDecoder_RevC HexDecoder_RevC:inst8 " "Elaborating entity \"HexDecoder_RevC\" for hierarchy \"HexDecoder_RevC:inst8\"" {  } { { "copper.bdf" "inst8" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 528 2720 2976 640 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603089924096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDecoder_Core HexDecoder_RevC:inst8\|HexDecoder_Core:makeCore\[0\].inst " "Elaborating entity \"HexDecoder_Core\" for hierarchy \"HexDecoder_RevC:inst8\|HexDecoder_Core:makeCore\[0\].inst\"" {  } { { "library/HexDecoder_RevC.v" "makeCore\[0\].inst" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_RevC.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603089924099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReceiveBuffer_revA ReceiveBuffer_revA:inst11 " "Elaborating entity \"ReceiveBuffer_revA\" for hierarchy \"ReceiveBuffer_revA:inst11\"" {  } { { "copper.bdf" "inst11" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 480 2280 2488 592 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603089924103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ReceiveBuffer_revA.v(30) " "Verilog HDL assignment warning at ReceiveBuffer_revA.v(30): truncated value with size 32 to match size of target (2)" {  } { { "library/ReceiveBuffer_revA.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/ReceiveBuffer_revA.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603089924104 "|copper|ReceiveBuffer_revA:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneShot ReceiveBuffer_revA:inst11\|OneShot:oneShotInstance " "Elaborating entity \"OneShot\" for hierarchy \"ReceiveBuffer_revA:inst11\|OneShot:oneShotInstance\"" {  } { { "library/ReceiveBuffer_revA.v" "oneShotInstance" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/ReceiveBuffer_revA.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603089924126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay_RevA SevenSegmentDisplay_RevA:inst1 " "Elaborating entity \"SevenSegmentDisplay_RevA\" for hierarchy \"SevenSegmentDisplay_RevA:inst1\"" {  } { { "copper.bdf" "inst1" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 408 1232 1376 552 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603089924130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "General42bitCounter General42bitCounter:inst13 " "Elaborating entity \"General42bitCounter\" for hierarchy \"General42bitCounter:inst13\"" {  } { { "copper.bdf" "inst13" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 8 1352 1520 88 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603089924133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "General27bitCounter General27bitCounter:inst3 " "Elaborating entity \"General27bitCounter\" for hierarchy \"General27bitCounter:inst3\"" {  } { { "copper.bdf" "inst3" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 48 576 744 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603089924136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 General27bitCounter.v(16) " "Verilog HDL assignment warning at General27bitCounter.v(16): truncated value with size 32 to match size of target (27)" {  } { { "library/General27bitCounter.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/General27bitCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603089924138 "|copper|General27bitCounter:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDecoder_RevB HexDecoder_RevB:inst7 " "Elaborating entity \"HexDecoder_RevB\" for hierarchy \"HexDecoder_RevB:inst7\"" {  } { { "copper.bdf" "inst7" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 920 2984 3176 1096 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603089924139 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR2 GND " "Pin \"LEDR2\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 376 664 840 392 "LEDR2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603089925157 "|copper|LEDR2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR3 GND " "Pin \"LEDR3\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 392 664 840 408 "LEDR3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603089925157 "|copper|LEDR3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR4 GND " "Pin \"LEDR4\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 408 664 840 424 "LEDR4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603089925157 "|copper|LEDR4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR6 GND " "Pin \"LEDR6\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 440 664 840 456 "LEDR6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603089925157 "|copper|LEDR6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR7 GND " "Pin \"LEDR7\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 456 664 840 472 "LEDR7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603089925157 "|copper|LEDR7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR8 GND " "Pin \"LEDR8\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 472 664 840 488 "LEDR8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603089925157 "|copper|LEDR8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR9 GND " "Pin \"LEDR9\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 488 664 840 504 "LEDR9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603089925157 "|copper|LEDR9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603089925157 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603089925333 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603089925643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603089925907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603089925907 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 440 320 488 456 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603089926055 "|copper|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 456 320 488 472 "KEY2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603089926055 "|copper|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 472 320 488 488 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603089926055 "|copper|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 360 320 488 376 "CLOCK2_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603089926055 "|copper|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 376 320 488 392 "CLOCK3_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603089926055 "|copper|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 392 320 488 408 "CLOCK4_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603089926055 "|copper|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603089926055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603089926059 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603089926059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "203 " "Implemented 203 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603089926059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603089926059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603089926101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 23:45:26 2020 " "Processing ended: Sun Oct 18 23:45:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603089926101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603089926101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603089926101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603089926101 ""}
