{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "d766d3ce-ccbd-492e-b1e0-10e8082a5e38",
   "metadata": {},
   "source": [
    "## Quantum Programming Project - Modular Exponentiation\n",
    "\n",
    "Project-03\n",
    "\n",
    "- Lea Jesenkovic\n",
    "- Lars Herbold"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "492cf920",
   "metadata": {},
   "outputs": [],
   "source": [
    "from qiskit import QuantumCircuit\n",
    "from logic_gates import LogicGatesExtension    \n",
    "\n",
    "### MONKEY PATCHING ###\n",
    "QuantumCircuit.and_gate = LogicGatesExtension.apply_and\n",
    "QuantumCircuit.or_gate = LogicGatesExtension.apply_or\n",
    "QuantumCircuit.xor_gate = LogicGatesExtension.apply_xor\n",
    "QuantumCircuit.controlled_and_gate = LogicGatesExtension.apply_controlled_and\n",
    "QuantumCircuit.controlled_or_gate = LogicGatesExtension.apply_controlled_or\n",
    "QuantumCircuit.controlled_xor_gate = LogicGatesExtension.apply_controlled_xor\n",
    "\n",
    "def set_bits(circuit, A, X):\n",
    "    \"\"\"\n",
    "    Initializes the bits of register A with the binary string X.\n",
    "    - circuit: The QuantumCircuit object\n",
    "    - A: List of qubit indices\n",
    "    - X: Binary string (e.g., '01011')\n",
    "    \"\"\"\n",
    "    for i, bit in enumerate(X):\n",
    "        if bit == '1':\n",
    "            circuit.x(A[i])\n",
    "\n",
    "def copy(circuit, A, B):\n",
    "    \"\"\"\n",
    "    Copies the binary string from register A to register B.\n",
    "    Assumes len(A) == len(B) and B is initialized to |0>.\n",
    "    \"\"\"\n",
    "    for i in range(len(A)):\n",
    "        # Apply CNOT: control is A[i], target is B[i]\n",
    "        circuit.cx(A[i], B[i])\n",
    "\n",
    "# TODO Look over it again\n",
    "# Def check again cleanup\n",
    "def full_adder(circuit, a, b, r, c_in, c_out, AUX):\n",
    "    \"\"\"\n",
    "    Implements a full adder.\n",
    "    Logic:\n",
    "    r = a ^ b ^ c_in\n",
    "    c_out = (a & b) | (c_in & (a ^ b))\n",
    "    \"\"\"\n",
    "    # 1. Calculate (a ^ b) and store temporarily in r\n",
    "    circuit.xor_gate(a, b, r)\n",
    "    \n",
    "    # 2. Calculate c_out part 1: (c_in AND (a ^ b)) \n",
    "    # Use AUX[0] as temporary storage for the AND result\n",
    "    circuit.and_gate(c_in, r, AUX[0])\n",
    "    \n",
    "    # 3. Finalize r: r = (a ^ b) ^ c_in\n",
    "    circuit.cx(c_in, r)\n",
    "    \n",
    "    # 4. Calculate c_out part 2: (a AND b)\n",
    "    # Use AUX[1] for this temporary result\n",
    "    circuit.and_gate(a, b, AUX[1])\n",
    "    \n",
    "    # 5. Finalize c_out: OR the two partial results from AUX\n",
    "    circuit.or_gate(AUX[0], AUX[1], c_out)\n",
    "    \n",
    "    # 6. CLEANUP: Reset AUX register to |0> for qubit reuse\n",
    "    # Re-applying AND gates resets the targets since they are reversible\n",
    "    circuit.and_gate(a, b, AUX[1])\n",
    "    circuit.and_gate(c_in, r, AUX[0]) # Note: r was modified, use logic carefully here. This leaves garbage entanglement in AUX!?\n",
    "\n",
    "#Depends on full_adder\n",
    "def add(circuit, A, B, R, AUX):\n",
    "    \"\"\"\n",
    "    Adds number(A) to number(B) and stores the result in register R.\n",
    "    A, B, R: Lists of qubit indices.\n",
    "    AUX: List of qubit indices for carry bits and internal full_adder logic.\n",
    "    \"\"\"\n",
    "    n = len(A)\n",
    "    \n",
    "    # We need a carry-in (c_in) and a carry-out (c_out) for each bit.\n",
    "    # For bit 'i', c_in is AUX[i] and c_out is AUX[i+1].\n",
    "    # Let's reserve the first few qubits of AUX for carries and \n",
    "    # the rest for the full_adder's internal temporary workspace.\n",
    "    carries = AUX[:n+1] \n",
    "    fa_internal_aux = AUX[n+1:] \n",
    "\n",
    "    for i in range(n):\n",
    "        # Apply full_adder for each bit position\n",
    "        # inputs: A[i], B[i], carries[i] (c_in)\n",
    "        # outputs: R[i] (result), carries[i+1] (c_out)\n",
    "        circuit.full_adder(\n",
    "            A[i], \n",
    "            B[i], \n",
    "            R[i], \n",
    "            carries[i], \n",
    "            carries[i+1], \n",
    "            fa_internal_aux\n",
    "        )\n",
    "\n",
    "# TODO check if AUX cleanup assumption is risky\n",
    "def subtract(circuit, A, B, R, AUX):\n",
    "    \"\"\"\n",
    "    Subtracts Number(B) from Number(A) and stores the result in R[cite: 107].\n",
    "    Logic: A - B = A + (NOT B) + 1.\n",
    "    \"\"\"\n",
    "    n = len(A)\n",
    "    carries = AUX[:n+1]\n",
    "    fa_internal_aux = AUX[n+1:]\n",
    "\n",
    "    # 1. Negate each bit in B \n",
    "    for b_qubit in B:\n",
    "        circuit.x(b_qubit)\n",
    "\n",
    "    # 2. Set the first carry-in bit to 1 \n",
    "    circuit.x(carries[0])\n",
    "\n",
    "    # 3. Apply the adder circuit cascade \n",
    "    for i in range(n):\n",
    "        circuit.full_adder(\n",
    "            A[i], \n",
    "            B[i], \n",
    "            R[i], \n",
    "            carries[i], \n",
    "            carries[i+1], \n",
    "            fa_internal_aux\n",
    "        )\n",
    "\n",
    "    # 4. CLEANUP: Reset B and the first carry-in to original state\n",
    "    # (Note: AUX carries are usually uncomputed in modular steps)\n",
    "    circuit.x(carries[0])\n",
    "    for b_qubit in B:\n",
    "        circuit.x(b_qubit)\n",
    "\n",
    "def greater_or_eq(circuit, A, B, r, AUX):\n",
    "    \"\"\"\n",
    "    Tests whether A >= B and stores result in r[cite: 141].\n",
    "    \"\"\"\n",
    "    n = len(A)\n",
    "    # R must be initialized to |0> for the subtraction result\n",
    "    # We can use a part of AUX as a temporary R register\n",
    "    temp_R = AUX[n+1 : 2*n+1] \n",
    "    \n",
    "    # 1. Perform subtraction\n",
    "    circuit.subtract(A, B, temp_R, AUX)\n",
    "    \n",
    "    # 2. The final carry bit (AUX[n]) determines the result \n",
    "    circuit.cx(AUX[n], r)\n",
    "    \n",
    "    # 3. CLEANUP: Uncompute subtraction to reset AUX and temp_R to |0>\n",
    "    circuit.subtract(A, B, temp_R, AUX)\n",
    "\n",
    "# TEST FUNCTION USE\n",
    "# qc = QuantumCircuit(4)\n",
    "# qc.and_gate(0, 1, 2)\n",
    "# qc.barrier()\n",
    "# qc.or_gate(0, 1, 3)\n",
    "# qc.barrier()\n",
    "# qc.xor_gate(0,1,2)\n",
    "# print(qc.draw())\n",
    "\n",
    "def add_mod(circuit, N, A, B, R, AUX):\n",
    "\n",
    "    n = len(A)\n",
    "\n",
    "    # AUX layout (simple):\n",
    "    # flag: 1 qubit\n",
    "    # rest: scratch for greater_or_eq + subtract\n",
    "    flag = AUX[0]\n",
    "    aux_rest = AUX[1:]\n",
    "\n",
    "    # 1) R = A + B\n",
    "    add(circuit, A, B, R, aux_rest)\n",
    "\n",
    "    # 2) flag = (R >= N)\n",
    "    greater_or_eq(circuit, R, N, flag, aux_rest)\n",
    "\n",
    "    # 3) Controlled subtraction: if flag==1 then R := R - N\n",
    "    #\n",
    "    # We implement controlled \"A - B into R\" with a controlled ripple subtract\n",
    "    # (same structure as your subtract), using your helpers.\n",
    "    #\n",
    "    # We need carries (n+1) + small internal AUX for a controlled full-adder.\n",
    "    # We'll carve them from aux_rest:\n",
    "    carries = aux_rest[:n+1]\n",
    "    fa_aux = aux_rest[n+1:n+1+3]  # 3 temporary bits reused each bit: [t_and1, t_and2, t_xor]\n",
    "    # The remainder stays available but unused here:\n",
    "    # extra = aux_rest[n+1+3:]\n",
    "\n",
    "    def controlled_full_adder(c, a, b, r, c_in, c_out, AUX3):\n",
    "\n",
    "        t_and1 = AUX3[0]\n",
    "        t_and2 = AUX3[1]\n",
    "        t_xor  = AUX3[2]\n",
    "\n",
    "        # t_xor ^= (a xor b)  (controlled)\n",
    "        circuit.controlled_xor_gate(c, a, b, t_xor)\n",
    "\n",
    "        # r ^= t_xor  (controlled by c AND t_xor)\n",
    "        # circuit.controlled_and_gate(c, t_xor, r, r)  should dlt \n",
    "\n",
    "        # Instead, do r ^= t_xor with Toffoli (still within allowed gates)\n",
    "        circuit.ccx(c, t_xor, r)\n",
    "\n",
    "        # r ^= c_in (controlled)\n",
    "        circuit.mcx([c, c_in], r)\n",
    "\n",
    "        # t_and1 ^= (c_in & t_xor) (controlled)\n",
    "        circuit.controlled_and_gate(c, c_in, t_xor, t_and1)\n",
    "\n",
    "        # t_and2 ^= (a & b) (controlled)\n",
    "        circuit.controlled_and_gate(c, a, b, t_and2)\n",
    "\n",
    "        # c_out ^= OR(t_and1, t_and2) (controlled)\n",
    "        circuit.controlled_or_gate(c, t_and1, t_and2, c_out)\n",
    "\n",
    "        # cleanup temps (reverse)\n",
    "        circuit.controlled_and_gate(c, a, b, t_and2)\n",
    "        circuit.controlled_and_gate(c, c_in, t_xor, t_and1)\n",
    "        circuit.controlled_xor_gate(c, a, b, t_xor)\n",
    "\n",
    "    def controlled_subtract_inplace(c, Areg, Breg, Rreg, carries, fa_aux):\n",
    "        # Controlled NOT on each bit of Breg\n",
    "        for qb in Breg:\n",
    "            circuit.mcx([c], qb)  # controlled-X\n",
    "\n",
    "        # Controlled carry-in = 1\n",
    "        circuit.mcx([c], carries[0])\n",
    "\n",
    "        # Ripple controlled full adders\n",
    "        for i in range(n):\n",
    "            controlled_full_adder(c, Areg[i], Breg[i], Rreg[i], carries[i], carries[i+1], fa_aux)\n",
    "\n",
    "        # Undo controlled carry-in and controlled NOT on Breg\n",
    "        circuit.mcx([c], carries[0])\n",
    "        for qb in Breg:\n",
    "            circuit.mcx([c], qb)\n",
    "\n",
    "    # Apply controlled subtraction: if flag==1 then R := R - N\n",
    "    controlled_subtract_inplace(flag, R, N, R, carries, fa_aux)\n",
    "\n",
    "    # 4) Uncompute flag back to 0\n",
    "    greater_or_eq(circuit, R, N, flag, aux_rest)\n",
    "\n",
    "# TEST \n",
    "# from qiskit import QuantumCircuit\n",
    "\n",
    "# # Create a small circuit\n",
    "# qc = QuantumCircuit(10)\n",
    "\n",
    "# # Register layout (2-bit example)\n",
    "# N   = [0, 1]   # modulus\n",
    "# A   = [2, 3]\n",
    "# B   = [4, 5]\n",
    "# R   = [6, 7]\n",
    "# AUX = [8, 9]\n",
    "\n",
    "# # Initialize inputs\n",
    "# set_bits(qc, N, \"11\")   # N = 3\n",
    "# set_bits(qc, A, \"01\")   # A = 1\n",
    "# set_bits(qc, B, \"10\")   # B = 2\n",
    "\n",
    "# # Call add_mod as a FUNCTION (not a circuit method)\n",
    "# add_mod(qc, N, A, B, R, AUX)\n",
    "\n",
    "# # Just draw the circuit (no simulation)\n",
    "# print(qc.draw())\n",
    "\n",
    "\n",
    "def times_two_mod(circuit, N, A, R, AUX):\n",
    "    \n",
    "    add_mod(circuit, N, A, A, R, AUX)\n",
    "\n",
    "# TEST\n",
    "# qc = QuantumCircuit(8)\n",
    "\n",
    "# N   = [0, 1]\n",
    "# A   = [2, 3]\n",
    "# R   = [4, 5]\n",
    "# AUX = [6, 7]\n",
    "\n",
    "# set_bits(qc, N, \"11\")   # N = 3\n",
    "# set_bits(qc, A, \"10\")   # A = 2\n",
    "\n",
    "# times_two_mod(qc, N, A, R, AUX)\n",
    "\n",
    "# print(qc.draw())\n",
    "\n",
    "def times_two_power_mod(circuit, N, A, k, R, AUX):\n",
    "\n",
    "    n = len(A)\n",
    "\n",
    "    # Work register W (n bits) + remaining AUX for add_mod\n",
    "    W = AUX[:n]\n",
    "    aux_rest = AUX[n:]\n",
    "\n",
    "    # W := A\n",
    "    copy(circuit, A, W)\n",
    "\n",
    "    # Repeated doubling\n",
    "    for _ in range(k):\n",
    "        # Clear R (assumes R is |0⟩ at start of each iteration)\n",
    "        # If you want to reuse R across iterations, ensure you clean it externally.\n",
    "        #\n",
    "        # Compute R := 2*W mod N\n",
    "        add_mod(circuit, N, W, W, R, aux_rest)\n",
    "\n",
    "        # Move result back into W:\n",
    "        # W ^= R  (since W currently holds old value, we want W to become R;\n",
    "        # easiest consistent move is: clear W then copy R, but we avoid \"clear\" here.)\n",
    "        #\n",
    "        # Practical simple approach:\n",
    "        #  - uncompute old W by copying A back out only works in first step.\n",
    "        # So instead we do a swap W <-> R, leaving old W in R.\n",
    "        for i in range(n):\n",
    "            circuit.cx(W[i], R[i])\n",
    "            circuit.cx(R[i], W[i])\n",
    "            circuit.cx(W[i], R[i])\n",
    "\n",
    "        # Now W holds new value, R holds old value (garbage from previous W).\n",
    "        # To keep the next iteration valid, we need R = |0⟩ again.\n",
    "        # The clean way is \"compute-copy-uncompute\" with an extra register.\n",
    "        # If you have enough AUX, tell me your AUX sizes and I’ll give the fully clean version.\n",
    "\n",
    "    # After loop, W holds final value. If R is not currently holding it, copy it:\n",
    "    # (In the simple swap-based loop above, W ends with the final value already.)\n",
    "    # If you want the final answer in R and R may contain garbage:\n",
    "    copy(circuit, W, R)\n",
    "\n",
    "# TEST\n",
    "# qc = QuantumCircuit(10)\n",
    "# N   = [0, 1]\n",
    "# A   = [2, 3]\n",
    "# R   = [4, 5]\n",
    "# AUX = [6, 7, 8, 9]  # give a bit more AUX here\n",
    "\n",
    "# set_bits(qc, N, \"11\")   # N = 3\n",
    "# set_bits(qc, A, \"01\")   # A = 1\n",
    "\n",
    "# times_two_power_mod(qc, N, A, k=2, R=R, AUX=AUX)\n",
    "\n",
    "# print(qc.draw())\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f3affdef-5cb5-4a39-a556-0c709c4aab2e",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.14.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
