

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Jul 14 10:53:00 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.770 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline |
    |   min   |   max   |    min   |    max   | min |  max |   Type   |
    +---------+---------+----------+----------+-----+------+----------+
    |      103|     1978| 0.515 us | 9.890 us |  102|  1977| dataflow |
    +---------+---------+----------+----------+-----+------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+------+---------+
        |                                                        |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
        |                        Instance                        |                         Module                        |   min   |   max   |    min   |    max   | min |  max |   Type  |
        +--------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+------+---------+
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_U0  |conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s  |      101|     1976| 0.505 us | 9.880 us |  101|  1976|   none  |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0            |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_s            |       28|       28| 0.140 us | 0.140 us |   28|    28|   none  |
        |Block_proc_U0                                           |Block_proc                                             |        0|        0|   0 ns   |   0 ns   |    0|     0|   none  |
        +--------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      32|    -|
|FIFO             |        0|      -|     824|     824|    -|
|Instance         |        4|      8|    5064|    8716|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      36|    -|
|Register         |        -|      -|       6|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      8|    5894|    9608|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |       1|       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |                        Instance                        |                         Module                        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |Block_proc_U0                                           |Block_proc                                             |        0|      0|     2|    11|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_U0  |conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s  |        4|      8|  5043|  8270|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0            |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_s            |        0|      0|    19|   435|    0|
    +--------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                   |                                                       |        4|      8|  5064|  8716|    0|
    +--------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |layer4_out_0_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer4_out_1_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer4_out_2_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer4_out_3_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer4_out_4_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer4_out_5_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer4_out_6_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer4_out_7_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |Total               |        0|  824|   0|    0|   200|  128|     3200|
    +--------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                         Variable Name                         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_proc_U0_ap_ready_count                                   |     +    |      0|  0|   9|           2|           1|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |Block_proc_U0_ap_start                                         |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                        |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                  |    and   |      0|  0|   2|           1|           1|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc_U0_ap_ready                                 |    or    |      0|  0|   2|           1|           1|
    |ap_sync_zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                          |          |      0|  0|  32|          11|           9|
    +---------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                               | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Block_proc_U0_ap_ready_count                                       |   9|          2|    2|          4|
    |ap_sync_reg_Block_proc_U0_ap_ready                                 |   9|          2|    1|          2|
    |ap_sync_reg_zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0_ap_ready  |   9|          2|    1|          2|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0_ap_ready_count        |   9|          2|    2|          4|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                              |  36|          8|    6|         12|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                               | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Block_proc_U0_ap_ready_count                                       |  2|   0|    2|          0|
    |ap_sync_reg_Block_proc_U0_ap_ready                                 |  1|   0|    1|          0|
    |ap_sync_reg_zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0_ap_ready  |  1|   0|    1|          0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config4_U0_ap_ready_count        |  2|   0|    2|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                              |  6|   0|    6|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|input_1_0_V_V_TDATA      |  in |   16|    axis    |   input_1_0_V_V  |    pointer   |
|input_1_0_V_V_TVALID     |  in |    1|    axis    |   input_1_0_V_V  |    pointer   |
|input_1_0_V_V_TREADY     | out |    1|    axis    |   input_1_0_V_V  |    pointer   |
|input_1_1_V_V_TDATA      |  in |   16|    axis    |   input_1_1_V_V  |    pointer   |
|input_1_1_V_V_TVALID     |  in |    1|    axis    |   input_1_1_V_V  |    pointer   |
|input_1_1_V_V_TREADY     | out |    1|    axis    |   input_1_1_V_V  |    pointer   |
|input_1_2_V_V_TDATA      |  in |   16|    axis    |   input_1_2_V_V  |    pointer   |
|input_1_2_V_V_TVALID     |  in |    1|    axis    |   input_1_2_V_V  |    pointer   |
|input_1_2_V_V_TREADY     | out |    1|    axis    |   input_1_2_V_V  |    pointer   |
|input_1_3_V_V_TDATA      |  in |   16|    axis    |   input_1_3_V_V  |    pointer   |
|input_1_3_V_V_TVALID     |  in |    1|    axis    |   input_1_3_V_V  |    pointer   |
|input_1_3_V_V_TREADY     | out |    1|    axis    |   input_1_3_V_V  |    pointer   |
|input_1_4_V_V_TDATA      |  in |   16|    axis    |   input_1_4_V_V  |    pointer   |
|input_1_4_V_V_TVALID     |  in |    1|    axis    |   input_1_4_V_V  |    pointer   |
|input_1_4_V_V_TREADY     | out |    1|    axis    |   input_1_4_V_V  |    pointer   |
|input_1_5_V_V_TDATA      |  in |   16|    axis    |   input_1_5_V_V  |    pointer   |
|input_1_5_V_V_TVALID     |  in |    1|    axis    |   input_1_5_V_V  |    pointer   |
|input_1_5_V_V_TREADY     | out |    1|    axis    |   input_1_5_V_V  |    pointer   |
|input_1_6_V_V_TDATA      |  in |   16|    axis    |   input_1_6_V_V  |    pointer   |
|input_1_6_V_V_TVALID     |  in |    1|    axis    |   input_1_6_V_V  |    pointer   |
|input_1_6_V_V_TREADY     | out |    1|    axis    |   input_1_6_V_V  |    pointer   |
|input_1_7_V_V_TDATA      |  in |   16|    axis    |   input_1_7_V_V  |    pointer   |
|input_1_7_V_V_TVALID     |  in |    1|    axis    |   input_1_7_V_V  |    pointer   |
|input_1_7_V_V_TREADY     | out |    1|    axis    |   input_1_7_V_V  |    pointer   |
|layer2_out_0_V_V_TDATA   | out |   16|    axis    | layer2_out_0_V_V |    pointer   |
|layer2_out_0_V_V_TVALID  | out |    1|    axis    | layer2_out_0_V_V |    pointer   |
|layer2_out_0_V_V_TREADY  |  in |    1|    axis    | layer2_out_0_V_V |    pointer   |
|layer2_out_1_V_V_TDATA   | out |   16|    axis    | layer2_out_1_V_V |    pointer   |
|layer2_out_1_V_V_TVALID  | out |    1|    axis    | layer2_out_1_V_V |    pointer   |
|layer2_out_1_V_V_TREADY  |  in |    1|    axis    | layer2_out_1_V_V |    pointer   |
|layer2_out_2_V_V_TDATA   | out |   16|    axis    | layer2_out_2_V_V |    pointer   |
|layer2_out_2_V_V_TVALID  | out |    1|    axis    | layer2_out_2_V_V |    pointer   |
|layer2_out_2_V_V_TREADY  |  in |    1|    axis    | layer2_out_2_V_V |    pointer   |
|layer2_out_3_V_V_TDATA   | out |   16|    axis    | layer2_out_3_V_V |    pointer   |
|layer2_out_3_V_V_TVALID  | out |    1|    axis    | layer2_out_3_V_V |    pointer   |
|layer2_out_3_V_V_TREADY  |  in |    1|    axis    | layer2_out_3_V_V |    pointer   |
|layer2_out_4_V_V_TDATA   | out |   16|    axis    | layer2_out_4_V_V |    pointer   |
|layer2_out_4_V_V_TVALID  | out |    1|    axis    | layer2_out_4_V_V |    pointer   |
|layer2_out_4_V_V_TREADY  |  in |    1|    axis    | layer2_out_4_V_V |    pointer   |
|layer2_out_5_V_V_TDATA   | out |   16|    axis    | layer2_out_5_V_V |    pointer   |
|layer2_out_5_V_V_TVALID  | out |    1|    axis    | layer2_out_5_V_V |    pointer   |
|layer2_out_5_V_V_TREADY  |  in |    1|    axis    | layer2_out_5_V_V |    pointer   |
|layer2_out_6_V_V_TDATA   | out |   16|    axis    | layer2_out_6_V_V |    pointer   |
|layer2_out_6_V_V_TVALID  | out |    1|    axis    | layer2_out_6_V_V |    pointer   |
|layer2_out_6_V_V_TREADY  |  in |    1|    axis    | layer2_out_6_V_V |    pointer   |
|layer2_out_7_V_V_TDATA   | out |   16|    axis    | layer2_out_7_V_V |    pointer   |
|layer2_out_7_V_V_TVALID  | out |    1|    axis    | layer2_out_7_V_V |    pointer   |
|layer2_out_7_V_V_TREADY  |  in |    1|    axis    | layer2_out_7_V_V |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer4_out_0_V_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 7 'alloca' 'layer4_out_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 25> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer4_out_1_V_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 8 'alloca' 'layer4_out_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 25> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer4_out_2_V_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 9 'alloca' 'layer4_out_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 25> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer4_out_3_V_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 10 'alloca' 'layer4_out_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 25> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer4_out_4_V_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 11 'alloca' 'layer4_out_4_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 25> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer4_out_5_V_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 12 'alloca' 'layer4_out_5_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 25> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer4_out_6_V_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 13 'alloca' 'layer4_out_6_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 25> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer4_out_7_V_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 14 'alloca' 'layer4_out_7_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 25> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @"zeropad2d_cl_me<ap_fixed,ap_fixed,config4>"(i16* %input_1_0_V_V, i16* %input_1_1_V_V, i16* %input_1_2_V_V, i16* %input_1_3_V_V, i16* %input_1_4_V_V, i16* %input_1_5_V_V, i16* %input_1_6_V_V, i16* %input_1_7_V_V, i16* %layer4_out_0_V_V, i16* %layer4_out_1_V_V, i16* %layer4_out_2_V_V, i16* %layer4_out_3_V_V, i16* %layer4_out_4_V_V, i16* %layer4_out_5_V_V, i16* %layer4_out_6_V_V, i16* %layer4_out_7_V_V)" [firmware/myproject.cpp:57]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @"zeropad2d_cl_me<ap_fixed,ap_fixed,config4>"(i16* %input_1_0_V_V, i16* %input_1_1_V_V, i16* %input_1_2_V_V, i16* %input_1_3_V_V, i16* %input_1_4_V_V, i16* %input_1_5_V_V, i16* %input_1_6_V_V, i16* %input_1_7_V_V, i16* %layer4_out_0_V_V, i16* %layer4_out_1_V_V, i16* %layer4_out_2_V_V, i16* %layer4_out_3_V_V, i16* %layer4_out_4_V_V, i16* %layer4_out_5_V_V, i16* %layer4_out_6_V_V, i16* %layer4_out_7_V_V)" [firmware/myproject.cpp:57]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,14,5,3,0>,config2>"(i16* %layer4_out_0_V_V, i16* %layer4_out_1_V_V, i16* %layer4_out_2_V_V, i16* %layer4_out_3_V_V, i16* %layer4_out_4_V_V, i16* %layer4_out_5_V_V, i16* %layer4_out_6_V_V, i16* %layer4_out_7_V_V, i16* %layer2_out_0_V_V, i16* %layer2_out_1_V_V, i16* %layer2_out_2_V_V, i16* %layer2_out_3_V_V, i16* %layer2_out_4_V_V, i16* %layer2_out_5_V_V, i16* %layer2_out_6_V_V, i16* %layer2_out_7_V_V)" [firmware/myproject.cpp:59]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,14,5,3,0>,config2>"(i16* %layer4_out_0_V_V, i16* %layer4_out_1_V_V, i16* %layer4_out_2_V_V, i16* %layer4_out_3_V_V, i16* %layer4_out_4_V_V, i16* %layer4_out_5_V_V, i16* %layer4_out_6_V_V, i16* %layer4_out_7_V_V, i16* %layer2_out_0_V_V, i16* %layer2_out_1_V_V, i16* %layer2_out_2_V_V, i16* %layer2_out_3_V_V, i16* %layer2_out_4_V_V, i16* %layer2_out_5_V_V, i16* %layer2_out_6_V_V, i16* %layer2_out_7_V_V)" [firmware/myproject.cpp:59]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str5) nounwind" [firmware/myproject.cpp:34]   --->   Operation 19 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_7_V_V), !map !113"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_6_V_V), !map !119"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_5_V_V), !map !125"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_4_V_V), !map !131"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_3_V_V), !map !137"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_2_V_V), !map !143"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_1_V_V), !map !149"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_0_V_V), !map !155"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_7_V_V), !map !161"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_6_V_V), !map !165"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_5_V_V), !map !169"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_4_V_V), !map !173"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_3_V_V), !map !177"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_2_V_V), !map !181"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_1_V_V), !map !185"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_0_V_V), !map !189"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !193"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !197"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str67, [1 x i8]* @p_str67, i32 25, i32 25, i16* %layer4_out_0_V_V, i16* %layer4_out_0_V_V)"   --->   Operation 39 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str68, i32 0, i32 0, [1 x i8]* @p_str69, [1 x i8]* @p_str70, [1 x i8]* @p_str71, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str72, [1 x i8]* @p_str73)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str74, [1 x i8]* @p_str74, i32 25, i32 25, i16* %layer4_out_1_V_V, i16* %layer4_out_1_V_V)"   --->   Operation 41 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str75, i32 0, i32 0, [1 x i8]* @p_str76, [1 x i8]* @p_str77, [1 x i8]* @p_str78, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str79, [1 x i8]* @p_str80)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str81, [1 x i8]* @p_str81, i32 25, i32 25, i16* %layer4_out_2_V_V, i16* %layer4_out_2_V_V)"   --->   Operation 43 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str82, i32 0, i32 0, [1 x i8]* @p_str83, [1 x i8]* @p_str84, [1 x i8]* @p_str85, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str86, [1 x i8]* @p_str87)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str88, [1 x i8]* @p_str88, i32 25, i32 25, i16* %layer4_out_3_V_V, i16* %layer4_out_3_V_V)"   --->   Operation 45 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str89, i32 0, i32 0, [1 x i8]* @p_str90, [1 x i8]* @p_str91, [1 x i8]* @p_str92, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str93, [1 x i8]* @p_str94)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str95, [1 x i8]* @p_str95, i32 25, i32 25, i16* %layer4_out_4_V_V, i16* %layer4_out_4_V_V)"   --->   Operation 47 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str96, i32 0, i32 0, [1 x i8]* @p_str97, [1 x i8]* @p_str98, [1 x i8]* @p_str99, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str100, [1 x i8]* @p_str101)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str102, [1 x i8]* @p_str102, i32 25, i32 25, i16* %layer4_out_5_V_V, i16* %layer4_out_5_V_V)"   --->   Operation 49 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str103, i32 0, i32 0, [1 x i8]* @p_str104, [1 x i8]* @p_str105, [1 x i8]* @p_str106, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str107, [1 x i8]* @p_str108)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str109, [1 x i8]* @p_str109, i32 25, i32 25, i16* %layer4_out_6_V_V, i16* %layer4_out_6_V_V)"   --->   Operation 51 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str112, [1 x i8]* @p_str113, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str114, [1 x i8]* @p_str115)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str116, [1 x i8]* @p_str116, i32 25, i32 25, i16* %layer4_out_7_V_V, i16* %layer4_out_7_V_V)"   --->   Operation 53 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str117, i32 0, i32 0, [1 x i8]* @p_str118, [1 x i8]* @p_str119, [1 x i8]* @p_str120, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str121, [1 x i8]* @p_str122)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_3_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_4_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_5_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_6_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_7_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_3_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_4_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_5_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_6_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_7_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "call fastcc void @Block__proc(i16* %const_size_in_1, i16* %const_size_out_1)"   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:61]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_1_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_6_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_7_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out_6_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out_7_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ const_size_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer_in_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ layer_in_row_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer4_out_0_V_V          (alloca              ) [ 0011111]
layer4_out_1_V_V          (alloca              ) [ 0011111]
layer4_out_2_V_V          (alloca              ) [ 0011111]
layer4_out_3_V_V          (alloca              ) [ 0011111]
layer4_out_4_V_V          (alloca              ) [ 0011111]
layer4_out_5_V_V          (alloca              ) [ 0011111]
layer4_out_6_V_V          (alloca              ) [ 0011111]
layer4_out_7_V_V          (alloca              ) [ 0011111]
call_ln57                 (call                ) [ 0000000]
call_ln59                 (call                ) [ 0000000]
specdataflowpipeline_ln34 (specdataflowpipeline) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
spectopmodule_ln0         (spectopmodule       ) [ 0000000]
empty                     (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_20                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_21                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_22                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_23                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_24                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_25                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_26                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
call_ln0                  (call                ) [ 0000000]
ret_ln61                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_1_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_1_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_1_3_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_1_4_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_1_5_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_1_6_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_6_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_1_7_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_7_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer2_out_0_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer2_out_1_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer2_out_2_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer2_out_3_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer2_out_4_V_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer2_out_5_V_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer2_out_6_V_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_6_V_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer2_out_7_V_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_7_V_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="const_size_in_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_in_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="const_size_out_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_out_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_in_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sX">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sY">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pY">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pX">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer_in_row_Array_V_0_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer_in_row_Array_V_1_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer_in_row_Array_V_0_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer_in_row_Array_V_1_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer_in_row_Array_V_0_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer_in_row_Array_V_1_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer_in_row_Array_V_0_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer_in_row_Array_V_1_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer_in_row_Array_V_0_4">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer_in_row_Array_V_1_4">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer_in_row_Array_V_0_5">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="layer_in_row_Array_V_1_5">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="layer_in_row_Array_V_0_6">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="layer_in_row_Array_V_1_6">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="layer_in_row_Array_V_0_7">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="layer_in_row_Array_V_1_7">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="w2_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zeropad2d_cl_me<ap_fixed,ap_fixed,config4>"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_cl_me<ap_fixed,ap_fixed<16,14,5,3,0>,config2>"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_LF_1_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_LF_2_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_LF_3_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_LF_4_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_LF_5_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str103"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str105"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str107"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_LF_6_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str113"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str114"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_LF_7_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc"/></StgValue>
</bind>
</comp>

<comp id="248" class="1004" name="layer4_out_0_V_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out_0_V_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="layer4_out_1_V_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out_1_V_V/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="layer4_out_2_V_V_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out_2_V_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="layer4_out_3_V_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out_3_V_V/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="layer4_out_4_V_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out_4_V_V/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="layer4_out_5_V_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out_5_V_V/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="layer4_out_6_V_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out_6_V_V/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="layer4_out_7_V_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out_7_V_V/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="3"/>
<pin id="283" dir="0" index="2" bw="16" slack="3"/>
<pin id="284" dir="0" index="3" bw="16" slack="3"/>
<pin id="285" dir="0" index="4" bw="16" slack="3"/>
<pin id="286" dir="0" index="5" bw="16" slack="3"/>
<pin id="287" dir="0" index="6" bw="16" slack="3"/>
<pin id="288" dir="0" index="7" bw="16" slack="3"/>
<pin id="289" dir="0" index="8" bw="16" slack="3"/>
<pin id="290" dir="0" index="9" bw="16" slack="0"/>
<pin id="291" dir="0" index="10" bw="16" slack="0"/>
<pin id="292" dir="0" index="11" bw="16" slack="0"/>
<pin id="293" dir="0" index="12" bw="16" slack="0"/>
<pin id="294" dir="0" index="13" bw="16" slack="0"/>
<pin id="295" dir="0" index="14" bw="16" slack="0"/>
<pin id="296" dir="0" index="15" bw="16" slack="0"/>
<pin id="297" dir="0" index="16" bw="16" slack="0"/>
<pin id="298" dir="0" index="17" bw="1152" slack="0"/>
<pin id="299" dir="0" index="18" bw="32" slack="0"/>
<pin id="300" dir="0" index="19" bw="32" slack="0"/>
<pin id="301" dir="0" index="20" bw="32" slack="0"/>
<pin id="302" dir="0" index="21" bw="32" slack="0"/>
<pin id="303" dir="0" index="22" bw="16" slack="0"/>
<pin id="304" dir="0" index="23" bw="16" slack="0"/>
<pin id="305" dir="0" index="24" bw="16" slack="0"/>
<pin id="306" dir="0" index="25" bw="16" slack="0"/>
<pin id="307" dir="0" index="26" bw="16" slack="0"/>
<pin id="308" dir="0" index="27" bw="16" slack="0"/>
<pin id="309" dir="0" index="28" bw="16" slack="0"/>
<pin id="310" dir="0" index="29" bw="16" slack="0"/>
<pin id="311" dir="0" index="30" bw="16" slack="0"/>
<pin id="312" dir="0" index="31" bw="16" slack="0"/>
<pin id="313" dir="0" index="32" bw="16" slack="0"/>
<pin id="314" dir="0" index="33" bw="16" slack="0"/>
<pin id="315" dir="0" index="34" bw="16" slack="0"/>
<pin id="316" dir="0" index="35" bw="16" slack="0"/>
<pin id="317" dir="0" index="36" bw="16" slack="0"/>
<pin id="318" dir="0" index="37" bw="16" slack="0"/>
<pin id="319" dir="0" index="38" bw="115" slack="0"/>
<pin id="320" dir="1" index="39" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_zeropad2d_cl_me_ap_fixed_ap_fixed_config4_s_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="0" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="0" index="2" bw="16" slack="0"/>
<pin id="356" dir="0" index="3" bw="16" slack="0"/>
<pin id="357" dir="0" index="4" bw="16" slack="0"/>
<pin id="358" dir="0" index="5" bw="16" slack="0"/>
<pin id="359" dir="0" index="6" bw="16" slack="0"/>
<pin id="360" dir="0" index="7" bw="16" slack="0"/>
<pin id="361" dir="0" index="8" bw="16" slack="0"/>
<pin id="362" dir="0" index="9" bw="16" slack="1"/>
<pin id="363" dir="0" index="10" bw="16" slack="1"/>
<pin id="364" dir="0" index="11" bw="16" slack="1"/>
<pin id="365" dir="0" index="12" bw="16" slack="1"/>
<pin id="366" dir="0" index="13" bw="16" slack="1"/>
<pin id="367" dir="0" index="14" bw="16" slack="1"/>
<pin id="368" dir="0" index="15" bw="16" slack="1"/>
<pin id="369" dir="0" index="16" bw="16" slack="1"/>
<pin id="370" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="call_ln0_Block_proc_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="0" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="0" index="2" bw="16" slack="0"/>
<pin id="384" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="388" class="1005" name="layer4_out_0_V_V_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="1"/>
<pin id="390" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_0_V_V "/>
</bind>
</comp>

<comp id="394" class="1005" name="layer4_out_1_V_V_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="1"/>
<pin id="396" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_1_V_V "/>
</bind>
</comp>

<comp id="400" class="1005" name="layer4_out_2_V_V_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="1"/>
<pin id="402" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_2_V_V "/>
</bind>
</comp>

<comp id="406" class="1005" name="layer4_out_3_V_V_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="1"/>
<pin id="408" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_3_V_V "/>
</bind>
</comp>

<comp id="412" class="1005" name="layer4_out_4_V_V_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="1"/>
<pin id="414" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_4_V_V "/>
</bind>
</comp>

<comp id="418" class="1005" name="layer4_out_5_V_V_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="1"/>
<pin id="420" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_5_V_V "/>
</bind>
</comp>

<comp id="424" class="1005" name="layer4_out_6_V_V_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="1"/>
<pin id="426" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_6_V_V "/>
</bind>
</comp>

<comp id="430" class="1005" name="layer4_out_7_V_V_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="1"/>
<pin id="432" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_7_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="251"><net_src comp="80" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="80" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="80" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="80" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="80" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="80" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="80" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="80" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="321"><net_src comp="84" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="322"><net_src comp="16" pin="0"/><net_sink comp="280" pin=9"/></net>

<net id="323"><net_src comp="18" pin="0"/><net_sink comp="280" pin=10"/></net>

<net id="324"><net_src comp="20" pin="0"/><net_sink comp="280" pin=11"/></net>

<net id="325"><net_src comp="22" pin="0"/><net_sink comp="280" pin=12"/></net>

<net id="326"><net_src comp="24" pin="0"/><net_sink comp="280" pin=13"/></net>

<net id="327"><net_src comp="26" pin="0"/><net_sink comp="280" pin=14"/></net>

<net id="328"><net_src comp="28" pin="0"/><net_sink comp="280" pin=15"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="280" pin=16"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="280" pin=17"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="280" pin=18"/></net>

<net id="332"><net_src comp="40" pin="0"/><net_sink comp="280" pin=19"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="280" pin=20"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="280" pin=21"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="280" pin=22"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="280" pin=23"/></net>

<net id="337"><net_src comp="50" pin="0"/><net_sink comp="280" pin=24"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="280" pin=25"/></net>

<net id="339"><net_src comp="54" pin="0"/><net_sink comp="280" pin=26"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="280" pin=27"/></net>

<net id="341"><net_src comp="58" pin="0"/><net_sink comp="280" pin=28"/></net>

<net id="342"><net_src comp="60" pin="0"/><net_sink comp="280" pin=29"/></net>

<net id="343"><net_src comp="62" pin="0"/><net_sink comp="280" pin=30"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="280" pin=31"/></net>

<net id="345"><net_src comp="66" pin="0"/><net_sink comp="280" pin=32"/></net>

<net id="346"><net_src comp="68" pin="0"/><net_sink comp="280" pin=33"/></net>

<net id="347"><net_src comp="70" pin="0"/><net_sink comp="280" pin=34"/></net>

<net id="348"><net_src comp="72" pin="0"/><net_sink comp="280" pin=35"/></net>

<net id="349"><net_src comp="74" pin="0"/><net_sink comp="280" pin=36"/></net>

<net id="350"><net_src comp="76" pin="0"/><net_sink comp="280" pin=37"/></net>

<net id="351"><net_src comp="78" pin="0"/><net_sink comp="280" pin=38"/></net>

<net id="371"><net_src comp="82" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="372"><net_src comp="0" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="373"><net_src comp="2" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="374"><net_src comp="4" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="375"><net_src comp="6" pin="0"/><net_sink comp="352" pin=4"/></net>

<net id="376"><net_src comp="8" pin="0"/><net_sink comp="352" pin=5"/></net>

<net id="377"><net_src comp="10" pin="0"/><net_sink comp="352" pin=6"/></net>

<net id="378"><net_src comp="12" pin="0"/><net_sink comp="352" pin=7"/></net>

<net id="379"><net_src comp="14" pin="0"/><net_sink comp="352" pin=8"/></net>

<net id="385"><net_src comp="246" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="32" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="34" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="248" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="352" pin=9"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="397"><net_src comp="252" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="352" pin=10"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="403"><net_src comp="256" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="352" pin=11"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="280" pin=3"/></net>

<net id="409"><net_src comp="260" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="352" pin=12"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="415"><net_src comp="264" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="352" pin=13"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="280" pin=5"/></net>

<net id="421"><net_src comp="268" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="352" pin=14"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="280" pin=6"/></net>

<net id="427"><net_src comp="272" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="352" pin=15"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="280" pin=7"/></net>

<net id="433"><net_src comp="276" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="352" pin=16"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="280" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out_0_V_V | {4 5 }
	Port: layer2_out_1_V_V | {4 5 }
	Port: layer2_out_2_V_V | {4 5 }
	Port: layer2_out_3_V_V | {4 5 }
	Port: layer2_out_4_V_V | {4 5 }
	Port: layer2_out_5_V_V | {4 5 }
	Port: layer2_out_6_V_V | {4 5 }
	Port: layer2_out_7_V_V | {4 5 }
	Port: const_size_in_1 | {6 }
	Port: const_size_out_1 | {6 }
	Port: layer_in_V | {4 5 }
	Port: sX | {4 5 }
	Port: sY | {4 5 }
	Port: pY | {4 5 }
	Port: pX | {4 5 }
 - Input state : 
	Port: myproject : input_1_0_V_V | {2 3 }
	Port: myproject : input_1_1_V_V | {2 3 }
	Port: myproject : input_1_2_V_V | {2 3 }
	Port: myproject : input_1_3_V_V | {2 3 }
	Port: myproject : input_1_4_V_V | {2 3 }
	Port: myproject : input_1_5_V_V | {2 3 }
	Port: myproject : input_1_6_V_V | {2 3 }
	Port: myproject : input_1_7_V_V | {2 3 }
	Port: myproject : layer_in_V | {4 5 }
	Port: myproject : sX | {4 5 }
	Port: myproject : sY | {4 5 }
	Port: myproject : pY | {4 5 }
	Port: myproject : pX | {4 5 }
	Port: myproject : w2_V | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_280 |    8    |  5.904  |   4020  |   5267  |
|   call   |      grp_zeropad2d_cl_me_ap_fixed_ap_fixed_config4_s_fu_352      |    0    |  5.248  |    20   |   146   |
|          |                    call_ln0_Block_proc_fu_380                    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                  |    8    |  11.152 |   4040  |   5413  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------------+--------+--------+--------+
|                        |  BRAM  |   FF   |   LUT  |
+------------------------+--------+--------+--------+
|layer_in_row_Array_V_0_0|    0   |   64   |   32   |
|layer_in_row_Array_V_0_1|    0   |   64   |   32   |
|layer_in_row_Array_V_0_2|    0   |   64   |   32   |
|layer_in_row_Array_V_0_3|    0   |   64   |   32   |
|layer_in_row_Array_V_0_4|    0   |   64   |   32   |
|layer_in_row_Array_V_0_5|    0   |   64   |   32   |
|layer_in_row_Array_V_0_6|    0   |   64   |   32   |
|layer_in_row_Array_V_0_7|    0   |   64   |   32   |
|layer_in_row_Array_V_1_0|    0   |   64   |   32   |
|layer_in_row_Array_V_1_1|    0   |   64   |   32   |
|layer_in_row_Array_V_1_2|    0   |   64   |   32   |
|layer_in_row_Array_V_1_3|    0   |   64   |   32   |
|layer_in_row_Array_V_1_4|    0   |   64   |   32   |
|layer_in_row_Array_V_1_5|    0   |   64   |   32   |
|layer_in_row_Array_V_1_6|    0   |   64   |   32   |
|layer_in_row_Array_V_1_7|    0   |   64   |   32   |
|          w2_V          |    4   |    0   |    0   |
+------------------------+--------+--------+--------+
|          Total         |    4   |  1024  |   512  |
+------------------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|layer4_out_0_V_V_reg_388|   16   |
|layer4_out_1_V_V_reg_394|   16   |
|layer4_out_2_V_V_reg_400|   16   |
|layer4_out_3_V_V_reg_406|   16   |
|layer4_out_4_V_V_reg_412|   16   |
|layer4_out_5_V_V_reg_418|   16   |
|layer4_out_6_V_V_reg_424|   16   |
|layer4_out_7_V_V_reg_430|   16   |
+------------------------+--------+
|          Total         |   128  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   11   |  4040  |  5413  |
|   Memory  |    4   |    -   |    -   |  1024  |   512  |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    8   |   11   |  5192  |  5925  |
+-----------+--------+--------+--------+--------+--------+
