Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu May 30 15:01:58 2024
| Host         : r434-25-122 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_methodology -file top_module_methodology_drc_routed.rpt -pb top_module_methodology_drc_routed.pb -rpx top_module_methodology_drc_routed.rpx
| Design       : top_module
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 26
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 26         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on N relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on S relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on W relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on rst relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on oled_dc relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on oled_res relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on oled_sclk relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on oled_sdin relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on oled_vbat relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on oled_vdd relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>


