#FORMAT=WebAnno TSV 3.2
#T_SP=webanno.custom.Diy_coref|
#T_RL=webanno.custom.Diy_coref_re|BT_webanno.custom.Diy_coref


#Text=[0197]In the first example, it is assumed that time necessary for switching of the switch 310 in the reference-signal control unit 25 and a comparison operation in the voltage comparing unit 252 is sufficiently short and is also sufficiently short compared with time in which a potential of the reference signal Vslop changes 2 LSB (equivalent to time for one clock of the count clock CK0 (in this example, CKdac).
1-1	0-1	[	_	_	
1-2	1-5	0197	_	_	
1-3	5-6	]	_	_	
1-4	6-8	In	_	_	
1-5	9-12	the	_	_	
1-6	13-18	first	_	_	
1-7	19-26	example	_	_	
1-8	26-27	,	_	_	
1-9	28-30	it	_	_	
1-10	31-33	is	_	_	
1-11	34-41	assumed	_	_	
1-12	42-46	that	_	_	
1-13	47-51	time	_	_	
1-14	52-61	necessary	_	_	
1-15	62-65	for	_	_	
1-16	66-75	switching	_	_	
1-17	76-78	of	_	_	
1-18	79-82	the	_	_	
1-19	83-89	switch	_	_	
1-20	90-93	310	_	_	
1-21	94-96	in	_	_	
1-22	97-100	the	_	_	
1-23	101-117	reference-signal	_	_	
1-24	118-125	control	_	_	
1-25	126-130	unit	_	_	
1-26	131-133	25	_	_	
1-27	134-137	and	_	_	
1-28	138-139	a	_	_	
1-29	140-150	comparison	_	_	
1-30	151-160	operation	_	_	
1-31	161-163	in	_	_	
1-32	164-167	the	_	_	
1-33	168-175	voltage	_	_	
1-34	176-185	comparing	_	_	
1-35	186-190	unit	_	_	
1-36	191-194	252	_	_	
1-37	195-197	is	_	_	
1-38	198-210	sufficiently	_	_	
1-39	211-216	short	_	_	
1-40	217-220	and	_	_	
1-41	221-223	is	_	_	
1-42	224-228	also	_	_	
1-43	229-241	sufficiently	_	_	
1-44	242-247	short	_	_	
1-45	248-256	compared	_	_	
1-46	257-261	with	_	_	
1-47	262-266	time	_	_	
1-48	267-269	in	_	_	
1-49	270-275	which	_	_	
1-50	276-277	a	_	_	
1-51	278-287	potential	_	_	
1-52	288-290	of	_	_	
1-53	291-294	the	_	_	
1-54	295-304	reference	_	_	
1-55	305-311	signal	_	_	
1-56	312-317	Vslop	_	_	
1-57	318-325	changes	_	_	
1-58	326-327	2	_	_	
1-59	328-331	LSB	_	_	
1-60	332-333	(	_	_	
1-61	333-343	equivalent	_	_	
1-62	344-346	to	_	_	
1-63	347-351	time	_	_	
1-64	352-355	for	_	_	
1-65	356-359	one	_	_	
1-66	360-365	clock	_	_	
1-67	366-368	of	_	_	
1-68	369-372	the	_	_	
1-69	373-378	count	_	_	
1-70	379-384	clock	_	_	
1-71	385-388	CK0	_	_	
1-72	389-390	(	_	_	
1-73	390-392	in	_	_	
1-74	393-397	this	_	_	
1-75	398-405	example	_	_	
1-76	405-406	,	_	_	
1-77	407-412	CKdac	_	_	
1-78	412-413	)	_	_	
1-79	413-414	.	_	_	

#Text=However, actually, in some case, the time is not short in this way.
#Text=[0198]For example, as shown in FIG. 8A, time equal to or longer than .beta. clocks and shorter than ".beta.+1" clocks of the count clock CKdac (.beta. is referred to as a processing delay clock width); in the figure, .beta.=1) is further necessary until comparison processing at the reference signal Vslop_1 is completed after comparison processing at the reference signal Vslop_2.
2-1	415-422	However	_	_	
2-2	422-423	,	_	_	
2-3	424-432	actually	_	_	
2-4	432-433	,	_	_	
2-5	434-436	in	_	_	
2-6	437-441	some	_	_	
2-7	442-446	case	_	_	
2-8	446-447	,	_	_	
2-9	448-451	the	_	_	
2-10	452-456	time	_	_	
2-11	457-459	is	_	_	
2-12	460-463	not	_	_	
2-13	464-469	short	_	_	
2-14	470-472	in	_	_	
2-15	473-477	this	_	_	
2-16	478-481	way	_	_	
2-17	481-482	.	_	_	
2-18	483-484	[	_	_	
2-19	484-488	0198	_	_	
2-20	488-489	]	_	_	
2-21	489-492	For	_	_	
2-22	493-500	example	_	_	
2-23	500-501	,	_	_	
2-24	502-504	as	_	_	
2-25	505-510	shown	_	_	
2-26	511-513	in	_	_	
2-27	514-517	FIG	_	_	
2-28	517-518	.	_	_	
2-29	519-521	8A	_	_	
2-30	521-522	,	_	_	
2-31	523-527	time	_	_	
2-32	528-533	equal	_	_	
2-33	534-536	to	_	_	
2-34	537-539	or	_	_	
2-35	540-546	longer	_	_	
2-36	547-551	than	_	_	
2-37	552-553	.	_	_	
2-38	553-557	beta	_	_	
2-39	557-558	.	_	_	
2-40	559-565	clocks	_	_	
2-41	566-569	and	_	_	
2-42	570-577	shorter	_	_	
2-43	578-582	than	_	_	
2-44	583-584	"	_	_	
2-45	584-585	.	_	_	
2-46	585-589	beta	_	_	
2-47	589-590	.	_	_	
2-48	590-591	+	_	_	
2-49	591-592	1	_	_	
2-50	592-593	"	_	_	
2-51	594-600	clocks	_	_	
2-52	601-603	of	_	_	
2-53	604-607	the	_	_	
2-54	608-613	count	_	_	
2-55	614-619	clock	_	_	
2-56	620-625	CKdac	_	_	
2-57	626-627	(	_	_	
2-58	627-628	.	_	_	
2-59	628-632	beta	_	_	
2-60	632-633	.	_	_	
2-61	634-636	is	_	_	
2-62	637-645	referred	_	_	
2-63	646-648	to	_	_	
2-64	649-651	as	_	_	
2-65	652-653	a	_	_	
2-66	654-664	processing	_	_	
2-67	665-670	delay	_	_	
2-68	671-676	clock	_	_	
2-69	677-682	width	_	_	
2-70	682-683	)	_	_	
2-71	683-684	;	_	_	
2-72	685-687	in	_	_	
2-73	688-691	the	_	_	
2-74	692-698	figure	_	_	
2-75	698-699	,	_	_	
2-76	700-701	.	_	_	
2-77	701-705	beta	_	_	
2-78	705-706	.	_	_	
2-79	706-707	=	_	_	
2-80	707-708	1	_	_	
2-81	708-709	)	_	_	
2-82	710-712	is	_	_	
2-83	713-720	further	_	_	
2-84	721-730	necessary	_	_	
2-85	731-736	until	_	_	
2-86	737-747	comparison	_	_	
2-87	748-758	processing	_	_	
2-88	759-761	at	_	_	
2-89	762-765	the	_	_	
2-90	766-775	reference	_	_	
2-91	776-782	signal	_	_	
2-92	783-788	Vslop	_	_	
2-93	788-789	_	_	_	
2-94	789-790	1	_	_	
2-95	791-793	is	_	_	
2-96	794-803	completed	_	_	
2-97	804-809	after	_	_	
2-98	810-820	comparison	_	_	
2-99	821-831	processing	_	_	
2-100	832-834	at	_	_	
2-101	835-838	the	_	_	
2-102	839-848	reference	_	_	
2-103	849-855	signal	_	_	
2-104	856-861	Vslop	_	_	
2-105	861-862	_	_	_	
2-106	862-863	2	_	_	
2-107	863-864	.	_	_	

#Text=In this case, in the processing in the first example, the counter unit 254 stores a count value "T+.beta.".
3-1	865-867	In	_	_	
3-2	868-872	this	_	_	
3-3	873-877	case	_	_	
3-4	877-878	,	_	_	
3-5	879-881	in	_	_	
3-6	882-885	the	_	_	
3-7	886-896	processing	_	_	
3-8	897-899	in	_	_	
3-9	900-903	the	_	_	
3-10	904-909	first	_	_	
3-11	910-917	example	_	_	
3-12	917-918	,	_	_	
3-13	919-922	the	_	_	
3-14	923-930	counter	_	_	
3-15	931-935	unit	_	_	
3-16	936-939	254	_	_	
3-17	940-946	stores	_	_	
3-18	947-948	a	_	_	
3-19	949-954	count	_	_	
3-20	955-960	value	_	_	
3-21	961-962	"	_	_	
3-22	962-963	T	_	_	
3-23	963-964	+	_	_	
3-24	964-965	.	_	_	
3-25	965-969	beta	_	_	
3-26	969-970	.	_	_	
3-27	970-971	"	_	_	
3-28	971-972	.	_	_	

#Text=In processing for deciding pixel data, since the counter unit 254 outputs "2 (T+.beta.)-1" or 2(T+.beta.) as a final count value, an error occurs.
#Text=[0199]To solve this problem, it is sufficient to set, according to the processing delay clock width .beta., the reference signal Vslop_1 high by "1+2.beta."
4-1	973-975	In	*[1]	4-50[2_1]	
4-2	976-986	processing	*[1]	_	
4-3	987-990	for	*[1]	_	
4-4	991-999	deciding	*[1]	_	
4-5	1000-1005	pixel	*[1]	_	
4-6	1006-1010	data	*[1]	_	
4-7	1010-1011	,	*[1]	_	
4-8	1012-1017	since	*[1]	_	
4-9	1018-1021	the	*[1]	_	
4-10	1022-1029	counter	*[1]	_	
4-11	1030-1034	unit	*[1]	_	
4-12	1035-1038	254	*[1]	_	
4-13	1039-1046	outputs	*[1]	_	
4-14	1047-1048	"	*[1]	_	
4-15	1048-1049	2	*[1]	_	
4-16	1050-1051	(	*[1]	_	
4-17	1051-1052	T	*[1]	_	
4-18	1052-1053	+	*[1]	_	
4-19	1053-1054	.	*[1]	_	
4-20	1054-1058	beta	*[1]	_	
4-21	1058-1059	.	*[1]	_	
4-22	1059-1060	)	*[1]	_	
4-23	1060-1061	-	*[1]	_	
4-24	1061-1062	1	*[1]	_	
4-25	1062-1063	"	*[1]	_	
4-26	1064-1066	or	*[1]	_	
4-27	1067-1068	2	*[1]	_	
4-28	1068-1069	(	*[1]	_	
4-29	1069-1070	T	*[1]	_	
4-30	1070-1071	+	*[1]	_	
4-31	1071-1072	.	*[1]	_	
4-32	1072-1076	beta	*[1]	_	
4-33	1076-1077	.	*[1]	_	
4-34	1077-1078	)	*[1]	_	
4-35	1079-1081	as	*[1]	_	
4-36	1082-1083	a	*[1]	_	
4-37	1084-1089	final	*[1]	_	
4-38	1090-1095	count	*[1]	_	
4-39	1096-1101	value	*[1]	_	
4-40	1101-1102	,	*[1]	_	
4-41	1103-1105	an	*[1]	_	
4-42	1106-1111	error	*[1]	_	
4-43	1112-1118	occurs	*[1]	_	
4-44	1118-1119	.	*[1]	_	
4-45	1120-1121	[	_	_	
4-46	1121-1125	0199	_	_	
4-47	1125-1126	]	_	_	
4-48	1126-1128	To	_	_	
4-49	1129-1134	solve	_	_	
4-50	1135-1139	this	*[2]	_	
4-51	1140-1147	problem	*[2]	_	
4-52	1147-1148	,	_	_	
4-53	1149-1151	it	_	_	
4-54	1152-1154	is	_	_	
4-55	1155-1165	sufficient	_	_	
4-56	1166-1168	to	_	_	
4-57	1169-1172	set	_	_	
4-58	1172-1173	,	_	_	
4-59	1174-1183	according	_	_	
4-60	1184-1186	to	_	_	
4-61	1187-1190	the	_	_	
4-62	1191-1201	processing	_	_	
4-63	1202-1207	delay	_	_	
4-64	1208-1213	clock	_	_	
4-65	1214-1219	width	_	_	
4-66	1220-1221	.	_	_	
4-67	1221-1225	beta	_	_	
4-68	1225-1226	.	_	_	
4-69	1226-1227	,	_	_	
4-70	1228-1231	the	_	_	
4-71	1232-1241	reference	_	_	
4-72	1242-1248	signal	_	_	
4-73	1249-1254	Vslop	_	_	
4-74	1254-1255	_	_	_	
4-75	1255-1256	1	_	_	
4-76	1257-1261	high	_	_	
4-77	1262-1264	by	_	_	
4-78	1265-1266	"	_	_	
4-79	1266-1267	1	_	_	
4-80	1267-1268	+	_	_	
4-81	1268-1269	2	_	_	
4-82	1269-1270	.	_	_	
4-83	1270-1274	beta	_	_	
4-84	1274-1275	.	_	_	
4-85	1275-1276	"	_	_	

#Text=LSB compared with the reference signal Vslop_2 and perform an AD conversion operation in synchronization with a count operation in the counter unit 254 as described below.
#Text=[0200]In order to increase a potential of the reference signal Vslop_1 by "1+2.beta."
5-1	1277-1280	LSB	_	_	
5-2	1281-1289	compared	_	_	
5-3	1290-1294	with	_	_	
5-4	1295-1298	the	_	_	
5-5	1299-1308	reference	_	_	
5-6	1309-1315	signal	_	_	
5-7	1316-1321	Vslop	_	_	
5-8	1321-1322	_	_	_	
5-9	1322-1323	2	_	_	
5-10	1324-1327	and	_	_	
5-11	1328-1335	perform	_	_	
5-12	1336-1338	an	_	_	
5-13	1339-1341	AD	_	_	
5-14	1342-1352	conversion	_	_	
5-15	1353-1362	operation	_	_	
5-16	1363-1365	in	_	_	
5-17	1366-1381	synchronization	_	_	
5-18	1382-1386	with	_	_	
5-19	1387-1388	a	_	_	
5-20	1389-1394	count	_	_	
5-21	1395-1404	operation	_	_	
5-22	1405-1407	in	_	_	
5-23	1408-1411	the	_	_	
5-24	1412-1419	counter	_	_	
5-25	1420-1424	unit	_	_	
5-26	1425-1428	254	_	_	
5-27	1429-1431	as	_	_	
5-28	1432-1441	described	_	_	
5-29	1442-1447	below	_	_	
5-30	1447-1448	.	_	_	
5-31	1449-1450	[	_	_	
5-32	1450-1454	0200	_	_	
5-33	1454-1455	]	_	_	
5-34	1455-1457	In	_	_	
5-35	1458-1463	order	_	_	
5-36	1464-1466	to	_	_	
5-37	1467-1475	increase	_	_	
5-38	1476-1477	a	_	_	
5-39	1478-1487	potential	_	_	
5-40	1488-1490	of	_	_	
5-41	1491-1494	the	_	_	
5-42	1495-1504	reference	_	_	
5-43	1505-1511	signal	_	_	
5-44	1512-1517	Vslop	_	_	
5-45	1517-1518	_	_	_	
5-46	1518-1519	1	_	_	
5-47	1520-1522	by	_	_	
5-48	1523-1524	"	_	_	
5-49	1524-1525	1	_	_	
5-50	1525-1526	+	_	_	
5-51	1526-1527	2	_	_	
5-52	1527-1528	.	_	_	
5-53	1528-1532	beta	_	_	
5-54	1532-1533	.	_	_	
5-55	1533-1534	"	_	_	

#Text=LSB, a circuit configuration corresponding to the increase only has to be adopted.
6-1	1535-1538	LSB	_	_	
6-2	1538-1539	,	_	_	
6-3	1540-1541	a	_	_	
6-4	1542-1549	circuit	_	_	
6-5	1550-1563	configuration	_	_	
6-6	1564-1577	corresponding	_	_	
6-7	1578-1580	to	_	_	
6-8	1581-1584	the	_	_	
6-9	1585-1593	increase	_	_	
6-10	1594-1598	only	_	_	
6-11	1599-1602	has	_	_	
6-12	1603-1605	to	_	_	
6-13	1606-1608	be	_	_	
6-14	1609-1616	adopted	_	_	
6-15	1616-1617	.	_	_	

#Text=For example, a resistance value of the resistive element 332 provided between the output node 380_2 for the reference signal Vslop_2 and the output node 380_1 for the reference signal Vslop_1 in FIG. 5A only has to be set "1+2.beta." times as large as a resistance value of the resistive element 330 between the output node 380_1 for the reference signal Vslop_1 and the power supply node.
#Text=[0201]Specifically, as shown in FIGS. 8B and 8C, and as in the first example, the voltage comparing unit 252 in each of the pixel rows compares, in the beginning of the comparison processing, the reference signal Vslop_2 and the pixel signal voltage Vx.alpha. supplied from the vertical signal line 19 of the pixel row corresponding thereto.
7-1	1618-1621	For	_	_	
7-2	1622-1629	example	_	_	
7-3	1629-1630	,	_	_	
7-4	1631-1632	a	_	_	
7-5	1633-1643	resistance	_	_	
7-6	1644-1649	value	_	_	
7-7	1650-1652	of	_	_	
7-8	1653-1656	the	_	_	
7-9	1657-1666	resistive	_	_	
7-10	1667-1674	element	_	_	
7-11	1675-1678	332	_	_	
7-12	1679-1687	provided	_	_	
7-13	1688-1695	between	_	_	
7-14	1696-1699	the	_	_	
7-15	1700-1706	output	_	_	
7-16	1707-1711	node	_	_	
7-17	1712-1715	380	_	_	
7-18	1715-1716	_	_	_	
7-19	1716-1717	2	_	_	
7-20	1718-1721	for	_	_	
7-21	1722-1725	the	_	_	
7-22	1726-1735	reference	_	_	
7-23	1736-1742	signal	_	_	
7-24	1743-1748	Vslop	_	_	
7-25	1748-1749	_	_	_	
7-26	1749-1750	2	_	_	
7-27	1751-1754	and	_	_	
7-28	1755-1758	the	_	_	
7-29	1759-1765	output	_	_	
7-30	1766-1770	node	_	_	
7-31	1771-1774	380	_	_	
7-32	1774-1775	_	_	_	
7-33	1775-1776	1	_	_	
7-34	1777-1780	for	_	_	
7-35	1781-1784	the	_	_	
7-36	1785-1794	reference	_	_	
7-37	1795-1801	signal	_	_	
7-38	1802-1807	Vslop	_	_	
7-39	1807-1808	_	_	_	
7-40	1808-1809	1	_	_	
7-41	1810-1812	in	_	_	
7-42	1813-1816	FIG	_	_	
7-43	1816-1817	.	_	_	
7-44	1818-1820	5A	_	_	
7-45	1821-1825	only	_	_	
7-46	1826-1829	has	_	_	
7-47	1830-1832	to	_	_	
7-48	1833-1835	be	_	_	
7-49	1836-1839	set	_	_	
7-50	1840-1841	"	_	_	
7-51	1841-1842	1	_	_	
7-52	1842-1843	+	_	_	
7-53	1843-1844	2	_	_	
7-54	1844-1845	.	_	_	
7-55	1845-1849	beta	_	_	
7-56	1849-1850	.	_	_	
7-57	1850-1851	"	_	_	
7-58	1852-1857	times	_	_	
7-59	1858-1860	as	_	_	
7-60	1861-1866	large	_	_	
7-61	1867-1869	as	_	_	
7-62	1870-1871	a	_	_	
7-63	1872-1882	resistance	_	_	
7-64	1883-1888	value	_	_	
7-65	1889-1891	of	_	_	
7-66	1892-1895	the	_	_	
7-67	1896-1905	resistive	_	_	
7-68	1906-1913	element	_	_	
7-69	1914-1917	330	_	_	
7-70	1918-1925	between	_	_	
7-71	1926-1929	the	_	_	
7-72	1930-1936	output	_	_	
7-73	1937-1941	node	_	_	
7-74	1942-1945	380	_	_	
7-75	1945-1946	_	_	_	
7-76	1946-1947	1	_	_	
7-77	1948-1951	for	_	_	
7-78	1952-1955	the	_	_	
7-79	1956-1965	reference	_	_	
7-80	1966-1972	signal	_	_	
7-81	1973-1978	Vslop	_	_	
7-82	1978-1979	_	_	_	
7-83	1979-1980	1	_	_	
7-84	1981-1984	and	_	_	
7-85	1985-1988	the	_	_	
7-86	1989-1994	power	_	_	
7-87	1995-2001	supply	_	_	
7-88	2002-2006	node	_	_	
7-89	2006-2007	.	_	_	
7-90	2008-2009	[	_	_	
7-91	2009-2013	0201	_	_	
7-92	2013-2014	]	_	_	
7-93	2014-2026	Specifically	_	_	
7-94	2026-2027	,	_	_	
7-95	2028-2030	as	_	_	
7-96	2031-2036	shown	_	_	
7-97	2037-2039	in	_	_	
7-98	2040-2044	FIGS	_	_	
7-99	2044-2045	.	_	_	
7-100	2046-2048	8B	_	_	
7-101	2049-2052	and	_	_	
7-102	2053-2055	8C	_	_	
7-103	2055-2056	,	_	_	
7-104	2057-2060	and	_	_	
7-105	2061-2063	as	_	_	
7-106	2064-2066	in	_	_	
7-107	2067-2070	the	_	_	
7-108	2071-2076	first	_	_	
7-109	2077-2084	example	_	_	
7-110	2084-2085	,	_	_	
7-111	2086-2089	the	_	_	
7-112	2090-2097	voltage	_	_	
7-113	2098-2107	comparing	_	_	
7-114	2108-2112	unit	_	_	
7-115	2113-2116	252	_	_	
7-116	2117-2119	in	_	_	
7-117	2120-2124	each	_	_	
7-118	2125-2127	of	_	_	
7-119	2128-2131	the	_	_	
7-120	2132-2137	pixel	_	_	
7-121	2138-2142	rows	_	_	
7-122	2143-2151	compares	_	_	
7-123	2151-2152	,	_	_	
7-124	2153-2155	in	_	_	
7-125	2156-2159	the	_	_	
7-126	2160-2169	beginning	_	_	
7-127	2170-2172	of	_	_	
7-128	2173-2176	the	_	_	
7-129	2177-2187	comparison	_	_	
7-130	2188-2198	processing	_	_	
7-131	2198-2199	,	_	_	
7-132	2200-2203	the	_	_	
7-133	2204-2213	reference	_	_	
7-134	2214-2220	signal	_	_	
7-135	2221-2226	Vslop	_	_	
7-136	2226-2227	_	_	_	
7-137	2227-2228	2	_	_	
7-138	2229-2232	and	_	_	
7-139	2233-2236	the	_	_	
7-140	2237-2242	pixel	_	_	
7-141	2243-2249	signal	_	_	
7-142	2250-2257	voltage	_	_	
7-143	2258-2266	Vx.alpha	_	_	
7-144	2266-2267	.	_	_	
7-145	2268-2276	supplied	_	_	
7-146	2277-2281	from	_	_	
7-147	2282-2285	the	_	_	
7-148	2286-2294	vertical	_	_	
7-149	2295-2301	signal	_	_	
7-150	2302-2306	line	_	_	
7-151	2307-2309	19	_	_	
7-152	2310-2312	of	_	_	
7-153	2313-2316	the	_	_	
7-154	2317-2322	pixel	_	_	
7-155	2323-2326	row	_	_	
7-156	2327-2340	corresponding	_	_	
7-157	2341-2348	thereto	_	_	
7-158	2348-2349	.	_	_	

#Text=At a point when the pixel signal voltage Vx.alpha. and the reference signal Vslop_2 coincide with each other, the voltage comparing unit 252 switches the comparison pulse COMP from the H level to the L level.
8-1	2350-2352	At	_	_	
8-2	2353-2354	a	_	_	
8-3	2355-2360	point	_	_	
8-4	2361-2365	when	_	_	
8-5	2366-2369	the	_	_	
8-6	2370-2375	pixel	_	_	
8-7	2376-2382	signal	_	_	
8-8	2383-2390	voltage	_	_	
8-9	2391-2399	Vx.alpha	_	_	
8-10	2399-2400	.	_	_	
8-11	2401-2404	and	_	_	
8-12	2405-2408	the	_	_	
8-13	2409-2418	reference	_	_	
8-14	2419-2425	signal	_	_	
8-15	2426-2431	Vslop	_	_	
8-16	2431-2432	_	_	_	
8-17	2432-2433	2	_	_	
8-18	2434-2442	coincide	_	_	
8-19	2443-2447	with	_	_	
8-20	2448-2452	each	_	_	
8-21	2453-2458	other	_	_	
8-22	2458-2459	,	_	_	
8-23	2460-2463	the	_	_	
8-24	2464-2471	voltage	_	_	
8-25	2472-2481	comparing	_	_	
8-26	2482-2486	unit	_	_	
8-27	2487-2490	252	_	_	
8-28	2491-2499	switches	_	_	
8-29	2500-2503	the	_	_	
8-30	2504-2514	comparison	_	_	
8-31	2515-2520	pulse	_	_	
8-32	2521-2525	COMP	_	_	
8-33	2526-2530	from	_	_	
8-34	2531-2534	the	_	_	
8-35	2535-2536	H	_	_	
8-36	2537-2542	level	_	_	
8-37	2543-2545	to	_	_	
8-38	2546-2549	the	_	_	
8-39	2550-2551	L	_	_	
8-40	2552-2557	level	_	_	
8-41	2557-2558	.	_	_	

#Text=The counter unit 254 stores a count value T at this point.
9-1	2559-2562	The	_	_	
9-2	2563-2570	counter	_	_	
9-3	2571-2575	unit	_	_	
9-4	2576-2579	254	_	_	
9-5	2580-2586	stores	_	_	
9-6	2587-2588	a	_	_	
9-7	2589-2594	count	_	_	
9-8	2595-2600	value	_	_	
9-9	2601-2602	T	_	_	
9-10	2603-2605	at	_	_	
9-11	2606-2610	this	_	_	
9-12	2611-2616	point	_	_	
9-13	2616-2617	.	_	_	

#Text=In the reference-signal control unit 25, the switch 310 in each of the pixel rows switches the reference signal Vslop_2 to the reference signal Vslop_1 when the comparison pulse COMP from the voltage comparing unit 252 in the column is switched to the L level.
10-1	2618-2620	In	_	_	
10-2	2621-2624	the	_	_	
10-3	2625-2641	reference-signal	_	_	
10-4	2642-2649	control	_	_	
10-5	2650-2654	unit	_	_	
10-6	2655-2657	25	_	_	
10-7	2657-2658	,	_	_	
10-8	2659-2662	the	_	_	
10-9	2663-2669	switch	_	_	
10-10	2670-2673	310	_	_	
10-11	2674-2676	in	_	_	
10-12	2677-2681	each	_	_	
10-13	2682-2684	of	_	_	
10-14	2685-2688	the	_	_	
10-15	2689-2694	pixel	_	_	
10-16	2695-2699	rows	_	_	
10-17	2700-2708	switches	_	_	
10-18	2709-2712	the	_	_	
10-19	2713-2722	reference	_	_	
10-20	2723-2729	signal	_	_	
10-21	2730-2735	Vslop	_	_	
10-22	2735-2736	_	_	_	
10-23	2736-2737	2	_	_	
10-24	2738-2740	to	_	_	
10-25	2741-2744	the	_	_	
10-26	2745-2754	reference	_	_	
10-27	2755-2761	signal	_	_	
10-28	2762-2767	Vslop	_	_	
10-29	2767-2768	_	_	_	
10-30	2768-2769	1	_	_	
10-31	2770-2774	when	_	_	
10-32	2775-2778	the	_	_	
10-33	2779-2789	comparison	_	_	
10-34	2790-2795	pulse	_	_	
10-35	2796-2800	COMP	_	_	
10-36	2801-2805	from	_	_	
10-37	2806-2809	the	_	_	
10-38	2810-2817	voltage	_	_	
10-39	2818-2827	comparing	_	_	
10-40	2828-2832	unit	_	_	
10-41	2833-2836	252	_	_	
10-42	2837-2839	in	_	_	
10-43	2840-2843	the	_	_	
10-44	2844-2850	column	_	_	
10-45	2851-2853	is	_	_	
10-46	2854-2862	switched	_	_	
10-47	2863-2865	to	_	_	
10-48	2866-2869	the	_	_	
10-49	2870-2871	L	_	_	
10-50	2872-2877	level	_	_	
10-51	2877-2878	.	_	_	
