# James Sharman Pipelined CPU in Verilog
## General Purpose Register V1
General Purpose Register V1. Registers MainData on rising LOAD signal. Drives registered value to MainBus, LHS or RHS when ASSERT signal is low.

![Simulation Waveform](https://raw.githubusercontent.com/m1geo/JamesSharmanPipelinedCPU/main/Verilog/GeneralPurposeRegister/GeneralPurposeRegister_sim.png "Simulation Waveform")