myudiv.vhd,vhdl,xil_defaultlib,../../../../loongson.srcs/sources_1/ip/myudiv/sim/myudiv.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
