
tractor_sim.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000686c  08000130  08000130  00010130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c28  080069a0  080069a0  000169a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075c8  080075c8  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  080075c8  080075c8  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080075c8  080075c8  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075c8  080075c8  000175c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080075cc  080075cc  000175cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080075d0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000214  200001e0  080077b0  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200003f4  080077b0  000203f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002ef1  00000000  00000000  0002024c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000f34  00000000  00000000  0002313d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000418  00000000  00000000  00024078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000002d5  00000000  00000000  00024490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003bf6  00000000  00000000  00024765  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000463c  00000000  00000000  0002835b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000bd71  00000000  00000000  0002c997  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000020c0  00000000  00000000  00038708  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0003a7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	200001e0 	.word	0x200001e0
 800014c:	00000000 	.word	0x00000000
 8000150:	08006984 	.word	0x08006984

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	200001e4 	.word	0x200001e4
 800016c:	08006984 	.word	0x08006984

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	3c01      	subs	r4, #1
 80002bc:	bf28      	it	cs
 80002be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002c2:	d2e9      	bcs.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800046a:	bf08      	it	eq
 800046c:	4770      	bxeq	lr
 800046e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000472:	bf04      	itt	eq
 8000474:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000488:	e71c      	b.n	80002c4 <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_ul2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f04f 0500 	mov.w	r5, #0
 800049a:	e00a      	b.n	80004b2 <__aeabi_l2d+0x16>

0800049c <__aeabi_l2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004aa:	d502      	bpl.n	80004b2 <__aeabi_l2d+0x16>
 80004ac:	4240      	negs	r0, r0
 80004ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004be:	f43f aed8 	beq.w	8000272 <__adddf3+0xe6>
 80004c2:	f04f 0203 	mov.w	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	fa00 fc03 	lsl.w	ip, r0, r3
 80004e2:	fa20 f002 	lsr.w	r0, r0, r2
 80004e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ea:	ea40 000e 	orr.w	r0, r0, lr
 80004ee:	fa21 f102 	lsr.w	r1, r1, r2
 80004f2:	4414      	add	r4, r2
 80004f4:	e6bd      	b.n	8000272 <__adddf3+0xe6>
 80004f6:	bf00      	nop

080004f8 <__aeabi_dmul>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000502:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000506:	bf1d      	ittte	ne
 8000508:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800050c:	ea94 0f0c 	teqne	r4, ip
 8000510:	ea95 0f0c 	teqne	r5, ip
 8000514:	f000 f8de 	bleq	80006d4 <__aeabi_dmul+0x1dc>
 8000518:	442c      	add	r4, r5
 800051a:	ea81 0603 	eor.w	r6, r1, r3
 800051e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000522:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000526:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800052a:	bf18      	it	ne
 800052c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000530:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000534:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000538:	d038      	beq.n	80005ac <__aeabi_dmul+0xb4>
 800053a:	fba0 ce02 	umull	ip, lr, r0, r2
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000546:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800054a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800054e:	f04f 0600 	mov.w	r6, #0
 8000552:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000556:	f09c 0f00 	teq	ip, #0
 800055a:	bf18      	it	ne
 800055c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000560:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000564:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000568:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800056c:	d204      	bcs.n	8000578 <__aeabi_dmul+0x80>
 800056e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000572:	416d      	adcs	r5, r5
 8000574:	eb46 0606 	adc.w	r6, r6, r6
 8000578:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800057c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000580:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000584:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000588:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800058c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000590:	bf88      	it	hi
 8000592:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000596:	d81e      	bhi.n	80005d6 <__aeabi_dmul+0xde>
 8000598:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800059c:	bf08      	it	eq
 800059e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005a2:	f150 0000 	adcs.w	r0, r0, #0
 80005a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
 80005ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b0:	ea46 0101 	orr.w	r1, r6, r1
 80005b4:	ea40 0002 	orr.w	r0, r0, r2
 80005b8:	ea81 0103 	eor.w	r1, r1, r3
 80005bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c0:	bfc2      	ittt	gt
 80005c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ca:	bd70      	popgt	{r4, r5, r6, pc}
 80005cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d0:	f04f 0e00 	mov.w	lr, #0
 80005d4:	3c01      	subs	r4, #1
 80005d6:	f300 80ab 	bgt.w	8000730 <__aeabi_dmul+0x238>
 80005da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005de:	bfde      	ittt	le
 80005e0:	2000      	movle	r0, #0
 80005e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005e6:	bd70      	pople	{r4, r5, r6, pc}
 80005e8:	f1c4 0400 	rsb	r4, r4, #0
 80005ec:	3c20      	subs	r4, #32
 80005ee:	da35      	bge.n	800065c <__aeabi_dmul+0x164>
 80005f0:	340c      	adds	r4, #12
 80005f2:	dc1b      	bgt.n	800062c <__aeabi_dmul+0x134>
 80005f4:	f104 0414 	add.w	r4, r4, #20
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000600:	fa20 f004 	lsr.w	r0, r0, r4
 8000604:	fa01 f205 	lsl.w	r2, r1, r5
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000610:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	fa21 f604 	lsr.w	r6, r1, r4
 800061c:	eb42 0106 	adc.w	r1, r2, r6
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 040c 	rsb	r4, r4, #12
 8000630:	f1c4 0520 	rsb	r5, r4, #32
 8000634:	fa00 f304 	lsl.w	r3, r0, r4
 8000638:	fa20 f005 	lsr.w	r0, r0, r5
 800063c:	fa01 f204 	lsl.w	r2, r1, r4
 8000640:	ea40 0002 	orr.w	r0, r0, r2
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800064c:	f141 0100 	adc.w	r1, r1, #0
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f205 	lsl.w	r2, r0, r5
 8000664:	ea4e 0e02 	orr.w	lr, lr, r2
 8000668:	fa20 f304 	lsr.w	r3, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea43 0302 	orr.w	r3, r3, r2
 8000674:	fa21 f004 	lsr.w	r0, r1, r4
 8000678:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800067c:	fa21 f204 	lsr.w	r2, r1, r4
 8000680:	ea20 0002 	bic.w	r0, r0, r2
 8000684:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f094 0f00 	teq	r4, #0
 8000698:	d10f      	bne.n	80006ba <__aeabi_dmul+0x1c2>
 800069a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800069e:	0040      	lsls	r0, r0, #1
 80006a0:	eb41 0101 	adc.w	r1, r1, r1
 80006a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3c01      	subeq	r4, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1a6>
 80006ae:	ea41 0106 	orr.w	r1, r1, r6
 80006b2:	f095 0f00 	teq	r5, #0
 80006b6:	bf18      	it	ne
 80006b8:	4770      	bxne	lr
 80006ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006be:	0052      	lsls	r2, r2, #1
 80006c0:	eb43 0303 	adc.w	r3, r3, r3
 80006c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c8:	bf08      	it	eq
 80006ca:	3d01      	subeq	r5, #1
 80006cc:	d0f7      	beq.n	80006be <__aeabi_dmul+0x1c6>
 80006ce:	ea43 0306 	orr.w	r3, r3, r6
 80006d2:	4770      	bx	lr
 80006d4:	ea94 0f0c 	teq	r4, ip
 80006d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006dc:	bf18      	it	ne
 80006de:	ea95 0f0c 	teqne	r5, ip
 80006e2:	d00c      	beq.n	80006fe <__aeabi_dmul+0x206>
 80006e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e8:	bf18      	it	ne
 80006ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ee:	d1d1      	bne.n	8000694 <__aeabi_dmul+0x19c>
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	f04f 0000 	mov.w	r0, #0
 80006fc:	bd70      	pop	{r4, r5, r6, pc}
 80006fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000702:	bf06      	itte	eq
 8000704:	4610      	moveq	r0, r2
 8000706:	4619      	moveq	r1, r3
 8000708:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800070c:	d019      	beq.n	8000742 <__aeabi_dmul+0x24a>
 800070e:	ea94 0f0c 	teq	r4, ip
 8000712:	d102      	bne.n	800071a <__aeabi_dmul+0x222>
 8000714:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000718:	d113      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800071a:	ea95 0f0c 	teq	r5, ip
 800071e:	d105      	bne.n	800072c <__aeabi_dmul+0x234>
 8000720:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000724:	bf1c      	itt	ne
 8000726:	4610      	movne	r0, r2
 8000728:	4619      	movne	r1, r3
 800072a:	d10a      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800072c:	ea81 0103 	eor.w	r1, r1, r3
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000738:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	bd70      	pop	{r4, r5, r6, pc}
 8000742:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000746:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800074a:	bd70      	pop	{r4, r5, r6, pc}

0800074c <__aeabi_ddiv>:
 800074c:	b570      	push	{r4, r5, r6, lr}
 800074e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000752:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000756:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800075a:	bf1d      	ittte	ne
 800075c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000760:	ea94 0f0c 	teqne	r4, ip
 8000764:	ea95 0f0c 	teqne	r5, ip
 8000768:	f000 f8a7 	bleq	80008ba <__aeabi_ddiv+0x16e>
 800076c:	eba4 0405 	sub.w	r4, r4, r5
 8000770:	ea81 0e03 	eor.w	lr, r1, r3
 8000774:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000778:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800077c:	f000 8088 	beq.w	8000890 <__aeabi_ddiv+0x144>
 8000780:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000784:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000788:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800078c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000790:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000794:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000798:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800079c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007a4:	429d      	cmp	r5, r3
 80007a6:	bf08      	it	eq
 80007a8:	4296      	cmpeq	r6, r2
 80007aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007b2:	d202      	bcs.n	80007ba <__aeabi_ddiv+0x6e>
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	1ab6      	subs	r6, r6, r2
 80007bc:	eb65 0503 	sbc.w	r5, r5, r3
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f8:	085b      	lsrs	r3, r3, #1
 80007fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000802:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000806:	bf22      	ittt	cs
 8000808:	1ab6      	subcs	r6, r6, r2
 800080a:	4675      	movcs	r5, lr
 800080c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000828:	ea55 0e06 	orrs.w	lr, r5, r6
 800082c:	d018      	beq.n	8000860 <__aeabi_ddiv+0x114>
 800082e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000832:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000836:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800083a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800083e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000842:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000846:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800084a:	d1c0      	bne.n	80007ce <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000850:	d10b      	bne.n	800086a <__aeabi_ddiv+0x11e>
 8000852:	ea41 0100 	orr.w	r1, r1, r0
 8000856:	f04f 0000 	mov.w	r0, #0
 800085a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800085e:	e7b6      	b.n	80007ce <__aeabi_ddiv+0x82>
 8000860:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000864:	bf04      	itt	eq
 8000866:	4301      	orreq	r1, r0
 8000868:	2000      	moveq	r0, #0
 800086a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800086e:	bf88      	it	hi
 8000870:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000874:	f63f aeaf 	bhi.w	80005d6 <__aeabi_dmul+0xde>
 8000878:	ebb5 0c03 	subs.w	ip, r5, r3
 800087c:	bf04      	itt	eq
 800087e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000882:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000886:	f150 0000 	adcs.w	r0, r0, #0
 800088a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000894:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000898:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800089c:	bfc2      	ittt	gt
 800089e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008a6:	bd70      	popgt	{r4, r5, r6, pc}
 80008a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ac:	f04f 0e00 	mov.w	lr, #0
 80008b0:	3c01      	subs	r4, #1
 80008b2:	e690      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008b4:	ea45 0e06 	orr.w	lr, r5, r6
 80008b8:	e68d      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	bf08      	it	eq
 80008c4:	ea95 0f0c 	teqeq	r5, ip
 80008c8:	f43f af3b 	beq.w	8000742 <__aeabi_dmul+0x24a>
 80008cc:	ea94 0f0c 	teq	r4, ip
 80008d0:	d10a      	bne.n	80008e8 <__aeabi_ddiv+0x19c>
 80008d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008d6:	f47f af34 	bne.w	8000742 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	f47f af25 	bne.w	800072c <__aeabi_dmul+0x234>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e72c      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008e8:	ea95 0f0c 	teq	r5, ip
 80008ec:	d106      	bne.n	80008fc <__aeabi_ddiv+0x1b0>
 80008ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008f2:	f43f aefd 	beq.w	80006f0 <__aeabi_dmul+0x1f8>
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	e722      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000900:	bf18      	it	ne
 8000902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000906:	f47f aec5 	bne.w	8000694 <__aeabi_dmul+0x19c>
 800090a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800090e:	f47f af0d 	bne.w	800072c <__aeabi_dmul+0x234>
 8000912:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000916:	f47f aeeb 	bne.w	80006f0 <__aeabi_dmul+0x1f8>
 800091a:	e712      	b.n	8000742 <__aeabi_dmul+0x24a>

0800091c <__gedf2>:
 800091c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000920:	e006      	b.n	8000930 <__cmpdf2+0x4>
 8000922:	bf00      	nop

08000924 <__ledf2>:
 8000924:	f04f 0c01 	mov.w	ip, #1
 8000928:	e002      	b.n	8000930 <__cmpdf2+0x4>
 800092a:	bf00      	nop

0800092c <__cmpdf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000934:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000938:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800093c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000946:	d01b      	beq.n	8000980 <__cmpdf2+0x54>
 8000948:	b001      	add	sp, #4
 800094a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800094e:	bf0c      	ite	eq
 8000950:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000954:	ea91 0f03 	teqne	r1, r3
 8000958:	bf02      	ittt	eq
 800095a:	ea90 0f02 	teqeq	r0, r2
 800095e:	2000      	moveq	r0, #0
 8000960:	4770      	bxeq	lr
 8000962:	f110 0f00 	cmn.w	r0, #0
 8000966:	ea91 0f03 	teq	r1, r3
 800096a:	bf58      	it	pl
 800096c:	4299      	cmppl	r1, r3
 800096e:	bf08      	it	eq
 8000970:	4290      	cmpeq	r0, r2
 8000972:	bf2c      	ite	cs
 8000974:	17d8      	asrcs	r0, r3, #31
 8000976:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800097a:	f040 0001 	orr.w	r0, r0, #1
 800097e:	4770      	bx	lr
 8000980:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000988:	d102      	bne.n	8000990 <__cmpdf2+0x64>
 800098a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800098e:	d107      	bne.n	80009a0 <__cmpdf2+0x74>
 8000990:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d1d6      	bne.n	8000948 <__cmpdf2+0x1c>
 800099a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800099e:	d0d3      	beq.n	8000948 <__cmpdf2+0x1c>
 80009a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop

080009a8 <__aeabi_cdrcmple>:
 80009a8:	4684      	mov	ip, r0
 80009aa:	4610      	mov	r0, r2
 80009ac:	4662      	mov	r2, ip
 80009ae:	468c      	mov	ip, r1
 80009b0:	4619      	mov	r1, r3
 80009b2:	4663      	mov	r3, ip
 80009b4:	e000      	b.n	80009b8 <__aeabi_cdcmpeq>
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdcmpeq>:
 80009b8:	b501      	push	{r0, lr}
 80009ba:	f7ff ffb7 	bl	800092c <__cmpdf2>
 80009be:	2800      	cmp	r0, #0
 80009c0:	bf48      	it	mi
 80009c2:	f110 0f00 	cmnmi.w	r0, #0
 80009c6:	bd01      	pop	{r0, pc}

080009c8 <__aeabi_dcmpeq>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff fff4 	bl	80009b8 <__aeabi_cdcmpeq>
 80009d0:	bf0c      	ite	eq
 80009d2:	2001      	moveq	r0, #1
 80009d4:	2000      	movne	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmplt>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffea 	bl	80009b8 <__aeabi_cdcmpeq>
 80009e4:	bf34      	ite	cc
 80009e6:	2001      	movcc	r0, #1
 80009e8:	2000      	movcs	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmple>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffe0 	bl	80009b8 <__aeabi_cdcmpeq>
 80009f8:	bf94      	ite	ls
 80009fa:	2001      	movls	r0, #1
 80009fc:	2000      	movhi	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpge>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffce 	bl	80009a8 <__aeabi_cdrcmple>
 8000a0c:	bf94      	ite	ls
 8000a0e:	2001      	movls	r0, #1
 8000a10:	2000      	movhi	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpgt>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff ffc4 	bl	80009a8 <__aeabi_cdrcmple>
 8000a20:	bf34      	ite	cc
 8000a22:	2001      	movcc	r0, #1
 8000a24:	2000      	movcs	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmpun>:
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	d102      	bne.n	8000a3c <__aeabi_dcmpun+0x10>
 8000a36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3a:	d10a      	bne.n	8000a52 <__aeabi_dcmpun+0x26>
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x20>
 8000a46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4a:	d102      	bne.n	8000a52 <__aeabi_dcmpun+0x26>
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	f04f 0001 	mov.w	r0, #1
 8000a56:	4770      	bx	lr

08000a58 <__aeabi_d2iz>:
 8000a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a60:	d215      	bcs.n	8000a8e <__aeabi_d2iz+0x36>
 8000a62:	d511      	bpl.n	8000a88 <__aeabi_d2iz+0x30>
 8000a64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a6c:	d912      	bls.n	8000a94 <__aeabi_d2iz+0x3c>
 8000a6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	bf18      	it	ne
 8000a84:	4240      	negne	r0, r0
 8000a86:	4770      	bx	lr
 8000a88:	f04f 0000 	mov.w	r0, #0
 8000a8c:	4770      	bx	lr
 8000a8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a92:	d105      	bne.n	8000aa0 <__aeabi_d2iz+0x48>
 8000a94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a98:	bf08      	it	eq
 8000a9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a9e:	4770      	bx	lr
 8000aa0:	f04f 0000 	mov.w	r0, #0
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_d2uiz>:
 8000aa8:	004a      	lsls	r2, r1, #1
 8000aaa:	d211      	bcs.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d211      	bcs.n	8000ad6 <__aeabi_d2uiz+0x2e>
 8000ab2:	d50d      	bpl.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d40e      	bmi.n	8000adc <__aeabi_d2uiz+0x34>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	fa23 f002 	lsr.w	r0, r3, r2
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d102      	bne.n	8000ae2 <__aeabi_d2uiz+0x3a>
 8000adc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ae0:	4770      	bx	lr
 8000ae2:	f04f 0000 	mov.w	r0, #0
 8000ae6:	4770      	bx	lr

08000ae8 <__aeabi_d2f>:
 8000ae8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af0:	bf24      	itt	cs
 8000af2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000af6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000afa:	d90d      	bls.n	8000b18 <__aeabi_d2f+0x30>
 8000afc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b10:	bf08      	it	eq
 8000b12:	f020 0001 	biceq.w	r0, r0, #1
 8000b16:	4770      	bx	lr
 8000b18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b1c:	d121      	bne.n	8000b62 <__aeabi_d2f+0x7a>
 8000b1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b22:	bfbc      	itt	lt
 8000b24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b28:	4770      	bxlt	lr
 8000b2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b32:	f1c2 0218 	rsb	r2, r2, #24
 8000b36:	f1c2 0c20 	rsb	ip, r2, #32
 8000b3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b42:	bf18      	it	ne
 8000b44:	f040 0001 	orrne.w	r0, r0, #1
 8000b48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b54:	ea40 000c 	orr.w	r0, r0, ip
 8000b58:	fa23 f302 	lsr.w	r3, r3, r2
 8000b5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b60:	e7cc      	b.n	8000afc <__aeabi_d2f+0x14>
 8000b62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b66:	d107      	bne.n	8000b78 <__aeabi_d2f+0x90>
 8000b68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b6c:	bf1e      	ittt	ne
 8000b6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b76:	4770      	bxne	lr
 8000b78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_frsub>:
 8000b88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b8c:	e002      	b.n	8000b94 <__addsf3>
 8000b8e:	bf00      	nop

08000b90 <__aeabi_fsub>:
 8000b90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b94 <__addsf3>:
 8000b94:	0042      	lsls	r2, r0, #1
 8000b96:	bf1f      	itttt	ne
 8000b98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b9c:	ea92 0f03 	teqne	r2, r3
 8000ba0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ba4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba8:	d06a      	beq.n	8000c80 <__addsf3+0xec>
 8000baa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bb2:	bfc1      	itttt	gt
 8000bb4:	18d2      	addgt	r2, r2, r3
 8000bb6:	4041      	eorgt	r1, r0
 8000bb8:	4048      	eorgt	r0, r1
 8000bba:	4041      	eorgt	r1, r0
 8000bbc:	bfb8      	it	lt
 8000bbe:	425b      	neglt	r3, r3
 8000bc0:	2b19      	cmp	r3, #25
 8000bc2:	bf88      	it	hi
 8000bc4:	4770      	bxhi	lr
 8000bc6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bda:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bde:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000be2:	bf18      	it	ne
 8000be4:	4249      	negne	r1, r1
 8000be6:	ea92 0f03 	teq	r2, r3
 8000bea:	d03f      	beq.n	8000c6c <__addsf3+0xd8>
 8000bec:	f1a2 0201 	sub.w	r2, r2, #1
 8000bf0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bf4:	eb10 000c 	adds.w	r0, r0, ip
 8000bf8:	f1c3 0320 	rsb	r3, r3, #32
 8000bfc:	fa01 f103 	lsl.w	r1, r1, r3
 8000c00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c04:	d502      	bpl.n	8000c0c <__addsf3+0x78>
 8000c06:	4249      	negs	r1, r1
 8000c08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c10:	d313      	bcc.n	8000c3a <__addsf3+0xa6>
 8000c12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c16:	d306      	bcc.n	8000c26 <__addsf3+0x92>
 8000c18:	0840      	lsrs	r0, r0, #1
 8000c1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c1e:	f102 0201 	add.w	r2, r2, #1
 8000c22:	2afe      	cmp	r2, #254	; 0xfe
 8000c24:	d251      	bcs.n	8000cca <__addsf3+0x136>
 8000c26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c2e:	bf08      	it	eq
 8000c30:	f020 0001 	biceq.w	r0, r0, #1
 8000c34:	ea40 0003 	orr.w	r0, r0, r3
 8000c38:	4770      	bx	lr
 8000c3a:	0049      	lsls	r1, r1, #1
 8000c3c:	eb40 0000 	adc.w	r0, r0, r0
 8000c40:	3a01      	subs	r2, #1
 8000c42:	bf28      	it	cs
 8000c44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c48:	d2ed      	bcs.n	8000c26 <__addsf3+0x92>
 8000c4a:	fab0 fc80 	clz	ip, r0
 8000c4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c52:	ebb2 020c 	subs.w	r2, r2, ip
 8000c56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c5a:	bfaa      	itet	ge
 8000c5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c60:	4252      	neglt	r2, r2
 8000c62:	4318      	orrge	r0, r3
 8000c64:	bfbc      	itt	lt
 8000c66:	40d0      	lsrlt	r0, r2
 8000c68:	4318      	orrlt	r0, r3
 8000c6a:	4770      	bx	lr
 8000c6c:	f092 0f00 	teq	r2, #0
 8000c70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c74:	bf06      	itte	eq
 8000c76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c7a:	3201      	addeq	r2, #1
 8000c7c:	3b01      	subne	r3, #1
 8000c7e:	e7b5      	b.n	8000bec <__addsf3+0x58>
 8000c80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c88:	bf18      	it	ne
 8000c8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c8e:	d021      	beq.n	8000cd4 <__addsf3+0x140>
 8000c90:	ea92 0f03 	teq	r2, r3
 8000c94:	d004      	beq.n	8000ca0 <__addsf3+0x10c>
 8000c96:	f092 0f00 	teq	r2, #0
 8000c9a:	bf08      	it	eq
 8000c9c:	4608      	moveq	r0, r1
 8000c9e:	4770      	bx	lr
 8000ca0:	ea90 0f01 	teq	r0, r1
 8000ca4:	bf1c      	itt	ne
 8000ca6:	2000      	movne	r0, #0
 8000ca8:	4770      	bxne	lr
 8000caa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cae:	d104      	bne.n	8000cba <__addsf3+0x126>
 8000cb0:	0040      	lsls	r0, r0, #1
 8000cb2:	bf28      	it	cs
 8000cb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cb8:	4770      	bx	lr
 8000cba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cbe:	bf3c      	itt	cc
 8000cc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bxcc	lr
 8000cc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd2:	4770      	bx	lr
 8000cd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cd8:	bf16      	itet	ne
 8000cda:	4608      	movne	r0, r1
 8000cdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ce0:	4601      	movne	r1, r0
 8000ce2:	0242      	lsls	r2, r0, #9
 8000ce4:	bf06      	itte	eq
 8000ce6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cea:	ea90 0f01 	teqeq	r0, r1
 8000cee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cf2:	4770      	bx	lr

08000cf4 <__aeabi_ui2f>:
 8000cf4:	f04f 0300 	mov.w	r3, #0
 8000cf8:	e004      	b.n	8000d04 <__aeabi_i2f+0x8>
 8000cfa:	bf00      	nop

08000cfc <__aeabi_i2f>:
 8000cfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d00:	bf48      	it	mi
 8000d02:	4240      	negmi	r0, r0
 8000d04:	ea5f 0c00 	movs.w	ip, r0
 8000d08:	bf08      	it	eq
 8000d0a:	4770      	bxeq	lr
 8000d0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d10:	4601      	mov	r1, r0
 8000d12:	f04f 0000 	mov.w	r0, #0
 8000d16:	e01c      	b.n	8000d52 <__aeabi_l2f+0x2a>

08000d18 <__aeabi_ul2f>:
 8000d18:	ea50 0201 	orrs.w	r2, r0, r1
 8000d1c:	bf08      	it	eq
 8000d1e:	4770      	bxeq	lr
 8000d20:	f04f 0300 	mov.w	r3, #0
 8000d24:	e00a      	b.n	8000d3c <__aeabi_l2f+0x14>
 8000d26:	bf00      	nop

08000d28 <__aeabi_l2f>:
 8000d28:	ea50 0201 	orrs.w	r2, r0, r1
 8000d2c:	bf08      	it	eq
 8000d2e:	4770      	bxeq	lr
 8000d30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d34:	d502      	bpl.n	8000d3c <__aeabi_l2f+0x14>
 8000d36:	4240      	negs	r0, r0
 8000d38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3c:	ea5f 0c01 	movs.w	ip, r1
 8000d40:	bf02      	ittt	eq
 8000d42:	4684      	moveq	ip, r0
 8000d44:	4601      	moveq	r1, r0
 8000d46:	2000      	moveq	r0, #0
 8000d48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d4c:	bf08      	it	eq
 8000d4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d56:	fabc f28c 	clz	r2, ip
 8000d5a:	3a08      	subs	r2, #8
 8000d5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d60:	db10      	blt.n	8000d84 <__aeabi_l2f+0x5c>
 8000d62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d66:	4463      	add	r3, ip
 8000d68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d74:	fa20 f202 	lsr.w	r2, r0, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	f020 0001 	biceq.w	r0, r0, #1
 8000d82:	4770      	bx	lr
 8000d84:	f102 0220 	add.w	r2, r2, #32
 8000d88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d8c:	f1c2 0220 	rsb	r2, r2, #32
 8000d90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d94:	fa21 f202 	lsr.w	r2, r1, r2
 8000d98:	eb43 0002 	adc.w	r0, r3, r2
 8000d9c:	bf08      	it	eq
 8000d9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da2:	4770      	bx	lr

08000da4 <__aeabi_fmul>:
 8000da4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000da8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dac:	bf1e      	ittt	ne
 8000dae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000db2:	ea92 0f0c 	teqne	r2, ip
 8000db6:	ea93 0f0c 	teqne	r3, ip
 8000dba:	d06f      	beq.n	8000e9c <__aeabi_fmul+0xf8>
 8000dbc:	441a      	add	r2, r3
 8000dbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000dc2:	0240      	lsls	r0, r0, #9
 8000dc4:	bf18      	it	ne
 8000dc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dca:	d01e      	beq.n	8000e0a <__aeabi_fmul+0x66>
 8000dcc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000ddc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000de0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000de4:	bf3e      	ittt	cc
 8000de6:	0049      	lslcc	r1, r1, #1
 8000de8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dec:	005b      	lslcc	r3, r3, #1
 8000dee:	ea40 0001 	orr.w	r0, r0, r1
 8000df2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000df6:	2afd      	cmp	r2, #253	; 0xfd
 8000df8:	d81d      	bhi.n	8000e36 <__aeabi_fmul+0x92>
 8000dfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e02:	bf08      	it	eq
 8000e04:	f020 0001 	biceq.w	r0, r0, #1
 8000e08:	4770      	bx	lr
 8000e0a:	f090 0f00 	teq	r0, #0
 8000e0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e12:	bf08      	it	eq
 8000e14:	0249      	lsleq	r1, r1, #9
 8000e16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e1e:	3a7f      	subs	r2, #127	; 0x7f
 8000e20:	bfc2      	ittt	gt
 8000e22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e2a:	4770      	bxgt	lr
 8000e2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	3a01      	subs	r2, #1
 8000e36:	dc5d      	bgt.n	8000ef4 <__aeabi_fmul+0x150>
 8000e38:	f112 0f19 	cmn.w	r2, #25
 8000e3c:	bfdc      	itt	le
 8000e3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e42:	4770      	bxle	lr
 8000e44:	f1c2 0200 	rsb	r2, r2, #0
 8000e48:	0041      	lsls	r1, r0, #1
 8000e4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e4e:	f1c2 0220 	rsb	r2, r2, #32
 8000e52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e5a:	f140 0000 	adc.w	r0, r0, #0
 8000e5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e62:	bf08      	it	eq
 8000e64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e68:	4770      	bx	lr
 8000e6a:	f092 0f00 	teq	r2, #0
 8000e6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e72:	bf02      	ittt	eq
 8000e74:	0040      	lsleq	r0, r0, #1
 8000e76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e7a:	3a01      	subeq	r2, #1
 8000e7c:	d0f9      	beq.n	8000e72 <__aeabi_fmul+0xce>
 8000e7e:	ea40 000c 	orr.w	r0, r0, ip
 8000e82:	f093 0f00 	teq	r3, #0
 8000e86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0049      	lsleq	r1, r1, #1
 8000e8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e92:	3b01      	subeq	r3, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xe6>
 8000e96:	ea41 010c 	orr.w	r1, r1, ip
 8000e9a:	e78f      	b.n	8000dbc <__aeabi_fmul+0x18>
 8000e9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ea0:	ea92 0f0c 	teq	r2, ip
 8000ea4:	bf18      	it	ne
 8000ea6:	ea93 0f0c 	teqne	r3, ip
 8000eaa:	d00a      	beq.n	8000ec2 <__aeabi_fmul+0x11e>
 8000eac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000eb0:	bf18      	it	ne
 8000eb2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eb6:	d1d8      	bne.n	8000e6a <__aeabi_fmul+0xc6>
 8000eb8:	ea80 0001 	eor.w	r0, r0, r1
 8000ebc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	bf17      	itett	ne
 8000ec8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ecc:	4608      	moveq	r0, r1
 8000ece:	f091 0f00 	teqne	r1, #0
 8000ed2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ed6:	d014      	beq.n	8000f02 <__aeabi_fmul+0x15e>
 8000ed8:	ea92 0f0c 	teq	r2, ip
 8000edc:	d101      	bne.n	8000ee2 <__aeabi_fmul+0x13e>
 8000ede:	0242      	lsls	r2, r0, #9
 8000ee0:	d10f      	bne.n	8000f02 <__aeabi_fmul+0x15e>
 8000ee2:	ea93 0f0c 	teq	r3, ip
 8000ee6:	d103      	bne.n	8000ef0 <__aeabi_fmul+0x14c>
 8000ee8:	024b      	lsls	r3, r1, #9
 8000eea:	bf18      	it	ne
 8000eec:	4608      	movne	r0, r1
 8000eee:	d108      	bne.n	8000f02 <__aeabi_fmul+0x15e>
 8000ef0:	ea80 0001 	eor.w	r0, r0, r1
 8000ef4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ef8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000efc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f00:	4770      	bx	lr
 8000f02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f0a:	4770      	bx	lr

08000f0c <__aeabi_fdiv>:
 8000f0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f14:	bf1e      	ittt	ne
 8000f16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f1a:	ea92 0f0c 	teqne	r2, ip
 8000f1e:	ea93 0f0c 	teqne	r3, ip
 8000f22:	d069      	beq.n	8000ff8 <__aeabi_fdiv+0xec>
 8000f24:	eba2 0203 	sub.w	r2, r2, r3
 8000f28:	ea80 0c01 	eor.w	ip, r0, r1
 8000f2c:	0249      	lsls	r1, r1, #9
 8000f2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f32:	d037      	beq.n	8000fa4 <__aeabi_fdiv+0x98>
 8000f34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f44:	428b      	cmp	r3, r1
 8000f46:	bf38      	it	cc
 8000f48:	005b      	lslcc	r3, r3, #1
 8000f4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f52:	428b      	cmp	r3, r1
 8000f54:	bf24      	itt	cs
 8000f56:	1a5b      	subcs	r3, r3, r1
 8000f58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f60:	bf24      	itt	cs
 8000f62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f6e:	bf24      	itt	cs
 8000f70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f7c:	bf24      	itt	cs
 8000f7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f86:	011b      	lsls	r3, r3, #4
 8000f88:	bf18      	it	ne
 8000f8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f8e:	d1e0      	bne.n	8000f52 <__aeabi_fdiv+0x46>
 8000f90:	2afd      	cmp	r2, #253	; 0xfd
 8000f92:	f63f af50 	bhi.w	8000e36 <__aeabi_fmul+0x92>
 8000f96:	428b      	cmp	r3, r1
 8000f98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f9c:	bf08      	it	eq
 8000f9e:	f020 0001 	biceq.w	r0, r0, #1
 8000fa2:	4770      	bx	lr
 8000fa4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fa8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fac:	327f      	adds	r2, #127	; 0x7f
 8000fae:	bfc2      	ittt	gt
 8000fb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fb8:	4770      	bxgt	lr
 8000fba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fbe:	f04f 0300 	mov.w	r3, #0
 8000fc2:	3a01      	subs	r2, #1
 8000fc4:	e737      	b.n	8000e36 <__aeabi_fmul+0x92>
 8000fc6:	f092 0f00 	teq	r2, #0
 8000fca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fce:	bf02      	ittt	eq
 8000fd0:	0040      	lsleq	r0, r0, #1
 8000fd2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fd6:	3a01      	subeq	r2, #1
 8000fd8:	d0f9      	beq.n	8000fce <__aeabi_fdiv+0xc2>
 8000fda:	ea40 000c 	orr.w	r0, r0, ip
 8000fde:	f093 0f00 	teq	r3, #0
 8000fe2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0049      	lsleq	r1, r1, #1
 8000fea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fee:	3b01      	subeq	r3, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xda>
 8000ff2:	ea41 010c 	orr.w	r1, r1, ip
 8000ff6:	e795      	b.n	8000f24 <__aeabi_fdiv+0x18>
 8000ff8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ffc:	ea92 0f0c 	teq	r2, ip
 8001000:	d108      	bne.n	8001014 <__aeabi_fdiv+0x108>
 8001002:	0242      	lsls	r2, r0, #9
 8001004:	f47f af7d 	bne.w	8000f02 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	f47f af70 	bne.w	8000ef0 <__aeabi_fmul+0x14c>
 8001010:	4608      	mov	r0, r1
 8001012:	e776      	b.n	8000f02 <__aeabi_fmul+0x15e>
 8001014:	ea93 0f0c 	teq	r3, ip
 8001018:	d104      	bne.n	8001024 <__aeabi_fdiv+0x118>
 800101a:	024b      	lsls	r3, r1, #9
 800101c:	f43f af4c 	beq.w	8000eb8 <__aeabi_fmul+0x114>
 8001020:	4608      	mov	r0, r1
 8001022:	e76e      	b.n	8000f02 <__aeabi_fmul+0x15e>
 8001024:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001028:	bf18      	it	ne
 800102a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800102e:	d1ca      	bne.n	8000fc6 <__aeabi_fdiv+0xba>
 8001030:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001034:	f47f af5c 	bne.w	8000ef0 <__aeabi_fmul+0x14c>
 8001038:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800103c:	f47f af3c 	bne.w	8000eb8 <__aeabi_fmul+0x114>
 8001040:	e75f      	b.n	8000f02 <__aeabi_fmul+0x15e>
 8001042:	bf00      	nop

08001044 <look2_binlxpw>:
/* Forward declaration for local functions */
static void EngTrModel_gear_state(const int32_T *sfEvent);
real_T look2_binlxpw(real_T u0, real_T u1, const real_T bp0[], const real_T bp1[],
                     const real_T table[], const uint32_T maxIndex[], uint32_T
                     stride)
{
 8001044:	b5b0      	push	{r4, r5, r7, lr}
 8001046:	b092      	sub	sp, #72	; 0x48
 8001048:	af00      	add	r7, sp, #0
 800104a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800104e:	e9c7 2300 	strd	r2, r3, [r7]
     Extrapolation method: 'Linear'
     Use previous index: 'off'
     Use last breakpoint for index at or above upper limit: 'off'
     Remove protection against out-of-range input in generated code: 'off'
   */
  if (u0 <= bp0[0U]) {
 8001052:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001058:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800105c:	f7ff fcc8 	bl	80009f0 <__aeabi_dcmple>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d020      	beq.n	80010a8 <look2_binlxpw+0x64>
    iLeft = 0U;
 8001066:	2300      	movs	r3, #0
 8001068:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u0 - bp0[0U]) / (bp0[1U] - bp0[0U]);
 800106a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800106c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001070:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001074:	f7ff f888 	bl	8000188 <__aeabi_dsub>
 8001078:	4602      	mov	r2, r0
 800107a:	460b      	mov	r3, r1
 800107c:	4614      	mov	r4, r2
 800107e:	461d      	mov	r5, r3
 8001080:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001082:	3308      	adds	r3, #8
 8001084:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001088:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800108a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800108e:	f7ff f87b 	bl	8000188 <__aeabi_dsub>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4620      	mov	r0, r4
 8001098:	4629      	mov	r1, r5
 800109a:	f7ff fb57 	bl	800074c <__aeabi_ddiv>
 800109e:	4602      	mov	r2, r0
 80010a0:	460b      	mov	r3, r1
 80010a2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 80010a6:	e08e      	b.n	80011c6 <look2_binlxpw+0x182>
  } else if (u0 < bp0[maxIndex[0U]]) {
 80010a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	00db      	lsls	r3, r3, #3
 80010ae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80010b0:	4413      	add	r3, r2
 80010b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010ba:	f7ff fc8f 	bl	80009dc <__aeabi_dcmplt>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d04d      	beq.n	8001160 <look2_binlxpw+0x11c>
    /* Binary Search */
    bpIdx = maxIndex[0U] >> 1U;
 80010c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	085b      	lsrs	r3, r3, #1
 80010ca:	63bb      	str	r3, [r7, #56]	; 0x38
    iLeft = 0U;
 80010cc:	2300      	movs	r3, #0
 80010ce:	637b      	str	r3, [r7, #52]	; 0x34
    iRght = maxIndex[0U];
 80010d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (iRght - iLeft > 1U) {
 80010d6:	e016      	b.n	8001106 <look2_binlxpw+0xc2>
      if (u0 < bp0[bpIdx]) {
 80010d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010da:	00db      	lsls	r3, r3, #3
 80010dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80010de:	4413      	add	r3, r2
 80010e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010e8:	f7ff fc78 	bl	80009dc <__aeabi_dcmplt>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d002      	beq.n	80010f8 <look2_binlxpw+0xb4>
        iRght = bpIdx;
 80010f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80010f6:	e001      	b.n	80010fc <look2_binlxpw+0xb8>
      } else {
        iLeft = bpIdx;
 80010f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010fa:	637b      	str	r3, [r7, #52]	; 0x34
      }

      bpIdx = (iRght + iLeft) >> 1U;
 80010fc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80010fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001100:	4413      	add	r3, r2
 8001102:	085b      	lsrs	r3, r3, #1
 8001104:	63bb      	str	r3, [r7, #56]	; 0x38
    while (iRght - iLeft > 1U) {
 8001106:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800110a:	1ad3      	subs	r3, r2, r3
 800110c:	2b01      	cmp	r3, #1
 800110e:	d8e3      	bhi.n	80010d8 <look2_binlxpw+0x94>
    }

    frac = (u0 - bp0[iLeft]) / (bp0[iLeft + 1U] - bp0[iLeft]);
 8001110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001112:	00db      	lsls	r3, r3, #3
 8001114:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001116:	4413      	add	r3, r2
 8001118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001120:	f7ff f832 	bl	8000188 <__aeabi_dsub>
 8001124:	4602      	mov	r2, r0
 8001126:	460b      	mov	r3, r1
 8001128:	4614      	mov	r4, r2
 800112a:	461d      	mov	r5, r3
 800112c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800112e:	3301      	adds	r3, #1
 8001130:	00db      	lsls	r3, r3, #3
 8001132:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001134:	4413      	add	r3, r2
 8001136:	e9d3 0100 	ldrd	r0, r1, [r3]
 800113a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800113c:	00db      	lsls	r3, r3, #3
 800113e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001140:	4413      	add	r3, r2
 8001142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001146:	f7ff f81f 	bl	8000188 <__aeabi_dsub>
 800114a:	4602      	mov	r2, r0
 800114c:	460b      	mov	r3, r1
 800114e:	4620      	mov	r0, r4
 8001150:	4629      	mov	r1, r5
 8001152:	f7ff fafb 	bl	800074c <__aeabi_ddiv>
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 800115e:	e032      	b.n	80011c6 <look2_binlxpw+0x182>
  } else {
    iLeft = maxIndex[0U] - 1U;
 8001160:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	3b01      	subs	r3, #1
 8001166:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u0 - bp0[maxIndex[0U] - 1U]) / (bp0[maxIndex[0U]] - bp0[maxIndex[0U]
 8001168:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001170:	3b01      	subs	r3, #1
 8001172:	00db      	lsls	r3, r3, #3
 8001174:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001176:	4413      	add	r3, r2
 8001178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800117c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001180:	f7ff f802 	bl	8000188 <__aeabi_dsub>
 8001184:	4602      	mov	r2, r0
 8001186:	460b      	mov	r3, r1
 8001188:	4614      	mov	r4, r2
 800118a:	461d      	mov	r5, r3
 800118c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	00db      	lsls	r3, r3, #3
 8001192:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001194:	4413      	add	r3, r2
 8001196:	e9d3 0100 	ldrd	r0, r1, [r3]
 800119a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80011a2:	3b01      	subs	r3, #1
 80011a4:	00db      	lsls	r3, r3, #3
 80011a6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80011a8:	4413      	add	r3, r2
 80011aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ae:	f7fe ffeb 	bl	8000188 <__aeabi_dsub>
 80011b2:	4602      	mov	r2, r0
 80011b4:	460b      	mov	r3, r1
 80011b6:	4620      	mov	r0, r4
 80011b8:	4629      	mov	r1, r5
 80011ba:	f7ff fac7 	bl	800074c <__aeabi_ddiv>
 80011be:	4602      	mov	r2, r0
 80011c0:	460b      	mov	r3, r1
 80011c2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
      - 1U]);
  }

  fractions[0U] = frac;
 80011c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80011ca:	e9c7 2304 	strd	r2, r3, [r7, #16]
  bpIndices[0U] = iLeft;
 80011ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011d0:	623b      	str	r3, [r7, #32]
     Extrapolation method: 'Linear'
     Use previous index: 'off'
     Use last breakpoint for index at or above upper limit: 'off'
     Remove protection against out-of-range input in generated code: 'off'
   */
  if (u1 <= bp1[0U]) {
 80011d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80011d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80011dc:	f7ff fc08 	bl	80009f0 <__aeabi_dcmple>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d020      	beq.n	8001228 <look2_binlxpw+0x1e4>
    iLeft = 0U;
 80011e6:	2300      	movs	r3, #0
 80011e8:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u1 - bp1[0U]) / (bp1[1U] - bp1[0U]);
 80011ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80011ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80011f4:	f7fe ffc8 	bl	8000188 <__aeabi_dsub>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	4614      	mov	r4, r2
 80011fe:	461d      	mov	r5, r3
 8001200:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001202:	3308      	adds	r3, #8
 8001204:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001208:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800120a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120e:	f7fe ffbb 	bl	8000188 <__aeabi_dsub>
 8001212:	4602      	mov	r2, r0
 8001214:	460b      	mov	r3, r1
 8001216:	4620      	mov	r0, r4
 8001218:	4629      	mov	r1, r5
 800121a:	f7ff fa97 	bl	800074c <__aeabi_ddiv>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8001226:	e095      	b.n	8001354 <look2_binlxpw+0x310>
  } else if (u1 < bp1[maxIndex[1U]]) {
 8001228:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800122a:	3304      	adds	r3, #4
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	00db      	lsls	r3, r3, #3
 8001230:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001232:	4413      	add	r3, r2
 8001234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001238:	e9d7 0100 	ldrd	r0, r1, [r7]
 800123c:	f7ff fbce 	bl	80009dc <__aeabi_dcmplt>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d04f      	beq.n	80012e6 <look2_binlxpw+0x2a2>
    /* Binary Search */
    bpIdx = maxIndex[1U] >> 1U;
 8001246:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001248:	3304      	adds	r3, #4
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	085b      	lsrs	r3, r3, #1
 800124e:	63bb      	str	r3, [r7, #56]	; 0x38
    iLeft = 0U;
 8001250:	2300      	movs	r3, #0
 8001252:	637b      	str	r3, [r7, #52]	; 0x34
    iRght = maxIndex[1U];
 8001254:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001256:	3304      	adds	r3, #4
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (iRght - iLeft > 1U) {
 800125c:	e016      	b.n	800128c <look2_binlxpw+0x248>
      if (u1 < bp1[bpIdx]) {
 800125e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001260:	00db      	lsls	r3, r3, #3
 8001262:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001264:	4413      	add	r3, r2
 8001266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800126a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800126e:	f7ff fbb5 	bl	80009dc <__aeabi_dcmplt>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d002      	beq.n	800127e <look2_binlxpw+0x23a>
        iRght = bpIdx;
 8001278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800127a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800127c:	e001      	b.n	8001282 <look2_binlxpw+0x23e>
      } else {
        iLeft = bpIdx;
 800127e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001280:	637b      	str	r3, [r7, #52]	; 0x34
      }

      bpIdx = (iRght + iLeft) >> 1U;
 8001282:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001284:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001286:	4413      	add	r3, r2
 8001288:	085b      	lsrs	r3, r3, #1
 800128a:	63bb      	str	r3, [r7, #56]	; 0x38
    while (iRght - iLeft > 1U) {
 800128c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800128e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	2b01      	cmp	r3, #1
 8001294:	d8e3      	bhi.n	800125e <look2_binlxpw+0x21a>
    }

    frac = (u1 - bp1[iLeft]) / (bp1[iLeft + 1U] - bp1[iLeft]);
 8001296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001298:	00db      	lsls	r3, r3, #3
 800129a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800129c:	4413      	add	r3, r2
 800129e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80012a6:	f7fe ff6f 	bl	8000188 <__aeabi_dsub>
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	4614      	mov	r4, r2
 80012b0:	461d      	mov	r5, r3
 80012b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012b4:	3301      	adds	r3, #1
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80012ba:	4413      	add	r3, r2
 80012bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012c2:	00db      	lsls	r3, r3, #3
 80012c4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80012c6:	4413      	add	r3, r2
 80012c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012cc:	f7fe ff5c 	bl	8000188 <__aeabi_dsub>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	4620      	mov	r0, r4
 80012d6:	4629      	mov	r1, r5
 80012d8:	f7ff fa38 	bl	800074c <__aeabi_ddiv>
 80012dc:	4602      	mov	r2, r0
 80012de:	460b      	mov	r3, r1
 80012e0:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 80012e4:	e036      	b.n	8001354 <look2_binlxpw+0x310>
  } else {
    iLeft = maxIndex[1U] - 1U;
 80012e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80012e8:	3304      	adds	r3, #4
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	3b01      	subs	r3, #1
 80012ee:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u1 - bp1[maxIndex[1U] - 1U]) / (bp1[maxIndex[1U]] - bp1[maxIndex[1U]
 80012f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80012f2:	3304      	adds	r3, #4
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80012fa:	3b01      	subs	r3, #1
 80012fc:	00db      	lsls	r3, r3, #3
 80012fe:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001300:	4413      	add	r3, r2
 8001302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001306:	e9d7 0100 	ldrd	r0, r1, [r7]
 800130a:	f7fe ff3d 	bl	8000188 <__aeabi_dsub>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	4614      	mov	r4, r2
 8001314:	461d      	mov	r5, r3
 8001316:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001318:	3304      	adds	r3, #4
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	00db      	lsls	r3, r3, #3
 800131e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001320:	4413      	add	r3, r2
 8001322:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001326:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001328:	3304      	adds	r3, #4
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001330:	3b01      	subs	r3, #1
 8001332:	00db      	lsls	r3, r3, #3
 8001334:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001336:	4413      	add	r3, r2
 8001338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133c:	f7fe ff24 	bl	8000188 <__aeabi_dsub>
 8001340:	4602      	mov	r2, r0
 8001342:	460b      	mov	r3, r1
 8001344:	4620      	mov	r0, r4
 8001346:	4629      	mov	r1, r5
 8001348:	f7ff fa00 	bl	800074c <__aeabi_ddiv>
 800134c:	4602      	mov	r2, r0
 800134e:	460b      	mov	r3, r1
 8001350:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  /* Column-major Interpolation 2-D
     Interpolation method: 'Linear point-slope'
     Use last breakpoint for index at or above upper limit: 'off'
     Overflow mode: 'portable wrapping'
   */
  bpIdx = iLeft * stride + bpIndices[0U];
 8001354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001356:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001358:	fb03 f202 	mul.w	r2, r3, r2
 800135c:	6a3b      	ldr	r3, [r7, #32]
 800135e:	4413      	add	r3, r2
 8001360:	63bb      	str	r3, [r7, #56]	; 0x38
  yL_1d = (table[bpIdx + 1U] - table[bpIdx]) * fractions[0U] + table[bpIdx];
 8001362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001364:	3301      	adds	r3, #1
 8001366:	00db      	lsls	r3, r3, #3
 8001368:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800136a:	4413      	add	r3, r2
 800136c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001372:	00db      	lsls	r3, r3, #3
 8001374:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001376:	4413      	add	r3, r2
 8001378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800137c:	f7fe ff04 	bl	8000188 <__aeabi_dsub>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	4610      	mov	r0, r2
 8001386:	4619      	mov	r1, r3
 8001388:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800138c:	f7ff f8b4 	bl	80004f8 <__aeabi_dmul>
 8001390:	4602      	mov	r2, r0
 8001392:	460b      	mov	r3, r1
 8001394:	4610      	mov	r0, r2
 8001396:	4619      	mov	r1, r3
 8001398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800139a:	00db      	lsls	r3, r3, #3
 800139c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800139e:	4413      	add	r3, r2
 80013a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a4:	f7fe fef2 	bl	800018c <__adddf3>
 80013a8:	4602      	mov	r2, r0
 80013aa:	460b      	mov	r3, r1
 80013ac:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  bpIdx += stride;
 80013b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80013b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80013b4:	4413      	add	r3, r2
 80013b6:	63bb      	str	r3, [r7, #56]	; 0x38
  return (((table[bpIdx + 1U] - table[bpIdx]) * fractions[0U] + table[bpIdx]) -
 80013b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013ba:	3301      	adds	r3, #1
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80013c0:	4413      	add	r3, r2
 80013c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013c8:	00db      	lsls	r3, r3, #3
 80013ca:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80013cc:	4413      	add	r3, r2
 80013ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d2:	f7fe fed9 	bl	8000188 <__aeabi_dsub>
 80013d6:	4602      	mov	r2, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	4610      	mov	r0, r2
 80013dc:	4619      	mov	r1, r3
 80013de:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80013e2:	f7ff f889 	bl	80004f8 <__aeabi_dmul>
 80013e6:	4602      	mov	r2, r0
 80013e8:	460b      	mov	r3, r1
 80013ea:	4610      	mov	r0, r2
 80013ec:	4619      	mov	r1, r3
 80013ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013f0:	00db      	lsls	r3, r3, #3
 80013f2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80013f4:	4413      	add	r3, r2
 80013f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fa:	f7fe fec7 	bl	800018c <__adddf3>
 80013fe:	4602      	mov	r2, r0
 8001400:	460b      	mov	r3, r1
 8001402:	4610      	mov	r0, r2
 8001404:	4619      	mov	r1, r3
 8001406:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800140a:	f7fe febd 	bl	8000188 <__aeabi_dsub>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4610      	mov	r0, r2
 8001414:	4619      	mov	r1, r3
          yL_1d) * frac + yL_1d;
 8001416:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800141a:	f7ff f86d 	bl	80004f8 <__aeabi_dmul>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	4610      	mov	r0, r2
 8001424:	4619      	mov	r1, r3
 8001426:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800142a:	f7fe feaf 	bl	800018c <__adddf3>
 800142e:	4602      	mov	r2, r0
 8001430:	460b      	mov	r3, r1
}
 8001432:	4610      	mov	r0, r2
 8001434:	4619      	mov	r1, r3
 8001436:	3748      	adds	r7, #72	; 0x48
 8001438:	46bd      	mov	sp, r7
 800143a:	bdb0      	pop	{r4, r5, r7, pc}

0800143c <look1_binlxpw>:

real_T look1_binlxpw(real_T u0, const real_T bp0[], const real_T table[],
                     uint32_T maxIndex)
{
 800143c:	b5b0      	push	{r4, r5, r7, lr}
 800143e:	b08a      	sub	sp, #40	; 0x28
 8001440:	af00      	add	r7, sp, #0
 8001442:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]
 8001448:	603b      	str	r3, [r7, #0]
     Extrapolation method: 'Linear'
     Use previous index: 'off'
     Use last breakpoint for index at or above upper limit: 'off'
     Remove protection against out-of-range input in generated code: 'off'
   */
  if (u0 <= bp0[0U]) {
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001450:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001454:	f7ff facc 	bl	80009f0 <__aeabi_dcmple>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d020      	beq.n	80014a0 <look1_binlxpw+0x64>
    iLeft = 0U;
 800145e:	2300      	movs	r3, #0
 8001460:	61bb      	str	r3, [r7, #24]
    frac = (u0 - bp0[0U]) / (bp0[1U] - bp0[0U]);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001468:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800146c:	f7fe fe8c 	bl	8000188 <__aeabi_dsub>
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4614      	mov	r4, r2
 8001476:	461d      	mov	r5, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	3308      	adds	r3, #8
 800147c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001486:	f7fe fe7f 	bl	8000188 <__aeabi_dsub>
 800148a:	4602      	mov	r2, r0
 800148c:	460b      	mov	r3, r1
 800148e:	4620      	mov	r0, r4
 8001490:	4629      	mov	r1, r5
 8001492:	f7ff f95b 	bl	800074c <__aeabi_ddiv>
 8001496:	4602      	mov	r2, r0
 8001498:	460b      	mov	r3, r1
 800149a:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800149e:	e087      	b.n	80015b0 <look1_binlxpw+0x174>
  } else if (u0 < bp0[maxIndex]) {
 80014a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014a2:	00db      	lsls	r3, r3, #3
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	4413      	add	r3, r2
 80014a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014b0:	f7ff fa94 	bl	80009dc <__aeabi_dcmplt>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d04b      	beq.n	8001552 <look1_binlxpw+0x116>
    /* Binary Search */
    bpIdx = maxIndex >> 1U;
 80014ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014bc:	085b      	lsrs	r3, r3, #1
 80014be:	617b      	str	r3, [r7, #20]
    iLeft = 0U;
 80014c0:	2300      	movs	r3, #0
 80014c2:	61bb      	str	r3, [r7, #24]
    iRght = maxIndex;
 80014c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014c6:	61fb      	str	r3, [r7, #28]
    while (iRght - iLeft > 1U) {
 80014c8:	e016      	b.n	80014f8 <look1_binlxpw+0xbc>
      if (u0 < bp0[bpIdx]) {
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	00db      	lsls	r3, r3, #3
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	4413      	add	r3, r2
 80014d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014da:	f7ff fa7f 	bl	80009dc <__aeabi_dcmplt>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d002      	beq.n	80014ea <look1_binlxpw+0xae>
        iRght = bpIdx;
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	61fb      	str	r3, [r7, #28]
 80014e8:	e001      	b.n	80014ee <look1_binlxpw+0xb2>
      } else {
        iLeft = bpIdx;
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	61bb      	str	r3, [r7, #24]
      }

      bpIdx = (iRght + iLeft) >> 1U;
 80014ee:	69fa      	ldr	r2, [r7, #28]
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	4413      	add	r3, r2
 80014f4:	085b      	lsrs	r3, r3, #1
 80014f6:	617b      	str	r3, [r7, #20]
    while (iRght - iLeft > 1U) {
 80014f8:	69fa      	ldr	r2, [r7, #28]
 80014fa:	69bb      	ldr	r3, [r7, #24]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d8e3      	bhi.n	80014ca <look1_binlxpw+0x8e>
    }

    frac = (u0 - bp0[iLeft]) / (bp0[iLeft + 1U] - bp0[iLeft]);
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	00db      	lsls	r3, r3, #3
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	4413      	add	r3, r2
 800150a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001512:	f7fe fe39 	bl	8000188 <__aeabi_dsub>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	4614      	mov	r4, r2
 800151c:	461d      	mov	r5, r3
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	3301      	adds	r3, #1
 8001522:	00db      	lsls	r3, r3, #3
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	4413      	add	r3, r2
 8001528:	e9d3 0100 	ldrd	r0, r1, [r3]
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	4413      	add	r3, r2
 8001534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001538:	f7fe fe26 	bl	8000188 <__aeabi_dsub>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	4620      	mov	r0, r4
 8001542:	4629      	mov	r1, r5
 8001544:	f7ff f902 	bl	800074c <__aeabi_ddiv>
 8001548:	4602      	mov	r2, r0
 800154a:	460b      	mov	r3, r1
 800154c:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001550:	e02e      	b.n	80015b0 <look1_binlxpw+0x174>
  } else {
    iLeft = maxIndex - 1U;
 8001552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001554:	3b01      	subs	r3, #1
 8001556:	61bb      	str	r3, [r7, #24]
    frac = (u0 - bp0[maxIndex - 1U]) / (bp0[maxIndex] - bp0[maxIndex - 1U]);
 8001558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800155a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800155e:	3b01      	subs	r3, #1
 8001560:	00db      	lsls	r3, r3, #3
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	4413      	add	r3, r2
 8001566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800156e:	f7fe fe0b 	bl	8000188 <__aeabi_dsub>
 8001572:	4602      	mov	r2, r0
 8001574:	460b      	mov	r3, r1
 8001576:	4614      	mov	r4, r2
 8001578:	461d      	mov	r5, r3
 800157a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800157c:	00db      	lsls	r3, r3, #3
 800157e:	687a      	ldr	r2, [r7, #4]
 8001580:	4413      	add	r3, r2
 8001582:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001588:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800158c:	3b01      	subs	r3, #1
 800158e:	00db      	lsls	r3, r3, #3
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	4413      	add	r3, r2
 8001594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001598:	f7fe fdf6 	bl	8000188 <__aeabi_dsub>
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	4620      	mov	r0, r4
 80015a2:	4629      	mov	r1, r5
 80015a4:	f7ff f8d2 	bl	800074c <__aeabi_ddiv>
 80015a8:	4602      	mov	r2, r0
 80015aa:	460b      	mov	r3, r1
 80015ac:	e9c7 2308 	strd	r2, r3, [r7, #32]
  /* Column-major Interpolation 1-D
     Interpolation method: 'Linear point-slope'
     Use last breakpoint for index at or above upper limit: 'off'
     Overflow mode: 'portable wrapping'
   */
  return (table[iLeft + 1U] - table[iLeft]) * frac + table[iLeft];
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	3301      	adds	r3, #1
 80015b4:	00db      	lsls	r3, r3, #3
 80015b6:	683a      	ldr	r2, [r7, #0]
 80015b8:	4413      	add	r3, r2
 80015ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	00db      	lsls	r3, r3, #3
 80015c2:	683a      	ldr	r2, [r7, #0]
 80015c4:	4413      	add	r3, r2
 80015c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ca:	f7fe fddd 	bl	8000188 <__aeabi_dsub>
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	4610      	mov	r0, r2
 80015d4:	4619      	mov	r1, r3
 80015d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80015da:	f7fe ff8d 	bl	80004f8 <__aeabi_dmul>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	4610      	mov	r0, r2
 80015e4:	4619      	mov	r1, r3
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	00db      	lsls	r3, r3, #3
 80015ea:	683a      	ldr	r2, [r7, #0]
 80015ec:	4413      	add	r3, r2
 80015ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f2:	f7fe fdcb 	bl	800018c <__adddf3>
 80015f6:	4602      	mov	r2, r0
 80015f8:	460b      	mov	r3, r1
}
 80015fa:	4610      	mov	r0, r2
 80015fc:	4619      	mov	r1, r3
 80015fe:	3728      	adds	r7, #40	; 0x28
 8001600:	46bd      	mov	sp, r7
 8001602:	bdb0      	pop	{r4, r5, r7, pc}

08001604 <EngTrModel_gear_state>:

/* Function for Chart: '<Root>/ShiftLogic' */
static void EngTrModel_gear_state(const int32_T *sfEvent)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  switch (EngTrModel_DW.is_gear_state) {
 800160c:	4b3b      	ldr	r3, [pc, #236]	; (80016fc <EngTrModel_gear_state+0xf8>)
 800160e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001612:	3b01      	subs	r3, #1
 8001614:	2b03      	cmp	r3, #3
 8001616:	d86c      	bhi.n	80016f2 <EngTrModel_gear_state+0xee>
 8001618:	a201      	add	r2, pc, #4	; (adr r2, 8001620 <EngTrModel_gear_state+0x1c>)
 800161a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800161e:	bf00      	nop
 8001620:	08001631 	.word	0x08001631
 8001624:	08001651 	.word	0x08001651
 8001628:	0800166f 	.word	0x0800166f
 800162c:	080016a9 	.word	0x080016a9
   case EngTrModel_IN_first:
    if (*sfEvent == EngTrModel_event_UP) {
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d155      	bne.n	80016e4 <EngTrModel_gear_state+0xe0>
      EngTrModel_DW.is_gear_state = EngTrModel_IN_second;
 8001638:	4b30      	ldr	r3, [pc, #192]	; (80016fc <EngTrModel_gear_state+0xf8>)
 800163a:	2203      	movs	r2, #3
 800163c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 2.0;
 8001640:	492f      	ldr	r1, [pc, #188]	; (8001700 <EngTrModel_gear_state+0xfc>)
 8001642:	f04f 0200 	mov.w	r2, #0
 8001646:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800164a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    }
    break;
 800164e:	e049      	b.n	80016e4 <EngTrModel_gear_state+0xe0>

   case EngTrModel_IN_fourth:
    if (*sfEvent == EngTrModel_event_DOWN) {
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d147      	bne.n	80016e8 <EngTrModel_gear_state+0xe4>
      EngTrModel_DW.is_gear_state = EngTrModel_IN_third;
 8001658:	4b28      	ldr	r3, [pc, #160]	; (80016fc <EngTrModel_gear_state+0xf8>)
 800165a:	2204      	movs	r2, #4
 800165c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 3.0;
 8001660:	4927      	ldr	r1, [pc, #156]	; (8001700 <EngTrModel_gear_state+0xfc>)
 8001662:	f04f 0200 	mov.w	r2, #0
 8001666:	4b27      	ldr	r3, [pc, #156]	; (8001704 <EngTrModel_gear_state+0x100>)
 8001668:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    }
    break;
 800166c:	e03c      	b.n	80016e8 <EngTrModel_gear_state+0xe4>

   case EngTrModel_IN_second:
    switch (*sfEvent) {
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d00c      	beq.n	8001690 <EngTrModel_gear_state+0x8c>
 8001676:	2b01      	cmp	r3, #1
 8001678:	d138      	bne.n	80016ec <EngTrModel_gear_state+0xe8>
     case EngTrModel_event_UP:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_third;
 800167a:	4b20      	ldr	r3, [pc, #128]	; (80016fc <EngTrModel_gear_state+0xf8>)
 800167c:	2204      	movs	r2, #4
 800167e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 3.0;
 8001682:	491f      	ldr	r1, [pc, #124]	; (8001700 <EngTrModel_gear_state+0xfc>)
 8001684:	f04f 0200 	mov.w	r2, #0
 8001688:	4b1e      	ldr	r3, [pc, #120]	; (8001704 <EngTrModel_gear_state+0x100>)
 800168a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 800168e:	e00a      	b.n	80016a6 <EngTrModel_gear_state+0xa2>

     case EngTrModel_event_DOWN:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_first;
 8001690:	4b1a      	ldr	r3, [pc, #104]	; (80016fc <EngTrModel_gear_state+0xf8>)
 8001692:	2201      	movs	r2, #1
 8001694:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 1.0;
 8001698:	4919      	ldr	r1, [pc, #100]	; (8001700 <EngTrModel_gear_state+0xfc>)
 800169a:	f04f 0200 	mov.w	r2, #0
 800169e:	4b1a      	ldr	r3, [pc, #104]	; (8001708 <EngTrModel_gear_state+0x104>)
 80016a0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 80016a4:	bf00      	nop
    }
    break;
 80016a6:	e021      	b.n	80016ec <EngTrModel_gear_state+0xe8>

   case EngTrModel_IN_third:
    switch (*sfEvent) {
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d00c      	beq.n	80016ca <EngTrModel_gear_state+0xc6>
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d11d      	bne.n	80016f0 <EngTrModel_gear_state+0xec>
     case EngTrModel_event_UP:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_fourth;
 80016b4:	4b11      	ldr	r3, [pc, #68]	; (80016fc <EngTrModel_gear_state+0xf8>)
 80016b6:	2202      	movs	r2, #2
 80016b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 4.0;
 80016bc:	4910      	ldr	r1, [pc, #64]	; (8001700 <EngTrModel_gear_state+0xfc>)
 80016be:	f04f 0200 	mov.w	r2, #0
 80016c2:	4b12      	ldr	r3, [pc, #72]	; (800170c <EngTrModel_gear_state+0x108>)
 80016c4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 80016c8:	e00b      	b.n	80016e2 <EngTrModel_gear_state+0xde>

     case EngTrModel_event_DOWN:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_second;
 80016ca:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <EngTrModel_gear_state+0xf8>)
 80016cc:	2203      	movs	r2, #3
 80016ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 2.0;
 80016d2:	490b      	ldr	r1, [pc, #44]	; (8001700 <EngTrModel_gear_state+0xfc>)
 80016d4:	f04f 0200 	mov.w	r2, #0
 80016d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016dc:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 80016e0:	bf00      	nop
    }
    break;
 80016e2:	e005      	b.n	80016f0 <EngTrModel_gear_state+0xec>
    break;
 80016e4:	bf00      	nop
 80016e6:	e004      	b.n	80016f2 <EngTrModel_gear_state+0xee>
    break;
 80016e8:	bf00      	nop
 80016ea:	e002      	b.n	80016f2 <EngTrModel_gear_state+0xee>
    break;
 80016ec:	bf00      	nop
 80016ee:	e000      	b.n	80016f2 <EngTrModel_gear_state+0xee>
    break;
 80016f0:	bf00      	nop
  }
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	20000230 	.word	0x20000230
 8001700:	20000200 	.word	0x20000200
 8001704:	40080000 	.word	0x40080000
 8001708:	3ff00000 	.word	0x3ff00000
 800170c:	40100000 	.word	0x40100000

08001710 <rt_powd_snf>:

real_T rt_powd_snf(real_T u0, real_T u1)
{
 8001710:	b5b0      	push	{r4, r5, r7, lr}
 8001712:	b08c      	sub	sp, #48	; 0x30
 8001714:	af00      	add	r7, sp, #0
 8001716:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800171a:	e9c7 2302 	strd	r2, r3, [r7, #8]
  real_T y;
  real_T tmp;
  real_T tmp_0;
  if (rtIsNaN(u0) || rtIsNaN(u1)) {
 800171e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001722:	f001 f8ef 	bl	8002904 <rtIsNaN>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d106      	bne.n	800173a <rt_powd_snf+0x2a>
 800172c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001730:	f001 f8e8 	bl	8002904 <rtIsNaN>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d005      	beq.n	8001746 <rt_powd_snf+0x36>
    y = (rtNaN);
 800173a:	4b7e      	ldr	r3, [pc, #504]	; (8001934 <rt_powd_snf+0x224>)
 800173c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001740:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001744:	e0ef      	b.n	8001926 <rt_powd_snf+0x216>
  } else {
    tmp = fabs(u0);
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	603b      	str	r3, [r7, #0]
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001750:	607b      	str	r3, [r7, #4]
 8001752:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001756:	e9c7 2308 	strd	r2, r3, [r7, #32]
    tmp_0 = fabs(u1);
 800175a:	68bc      	ldr	r4, [r7, #8]
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001762:	e9c7 4506 	strd	r4, r5, [r7, #24]
    if (rtIsInf(u1)) {
 8001766:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800176a:	f001 f8a7 	bl	80028bc <rtIsInf>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d049      	beq.n	8001808 <rt_powd_snf+0xf8>
      if (tmp == 1.0) {
 8001774:	f04f 0200 	mov.w	r2, #0
 8001778:	4b6f      	ldr	r3, [pc, #444]	; (8001938 <rt_powd_snf+0x228>)
 800177a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800177e:	f7ff f923 	bl	80009c8 <__aeabi_dcmpeq>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d005      	beq.n	8001794 <rt_powd_snf+0x84>
        y = 1.0;
 8001788:	f04f 0200 	mov.w	r2, #0
 800178c:	4b6a      	ldr	r3, [pc, #424]	; (8001938 <rt_powd_snf+0x228>)
 800178e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001792:	e0c8      	b.n	8001926 <rt_powd_snf+0x216>
      } else if (tmp > 1.0) {
 8001794:	f04f 0200 	mov.w	r2, #0
 8001798:	4b67      	ldr	r3, [pc, #412]	; (8001938 <rt_powd_snf+0x228>)
 800179a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800179e:	f7ff f93b 	bl	8000a18 <__aeabi_dcmpgt>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d017      	beq.n	80017d8 <rt_powd_snf+0xc8>
        if (u1 > 0.0) {
 80017a8:	f04f 0200 	mov.w	r2, #0
 80017ac:	f04f 0300 	mov.w	r3, #0
 80017b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80017b4:	f7ff f930 	bl	8000a18 <__aeabi_dcmpgt>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d005      	beq.n	80017ca <rt_powd_snf+0xba>
          y = (rtInf);
 80017be:	4b5f      	ldr	r3, [pc, #380]	; (800193c <rt_powd_snf+0x22c>)
 80017c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80017c8:	e0ad      	b.n	8001926 <rt_powd_snf+0x216>
        } else {
          y = 0.0;
 80017ca:	f04f 0200 	mov.w	r2, #0
 80017ce:	f04f 0300 	mov.w	r3, #0
 80017d2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80017d6:	e0a6      	b.n	8001926 <rt_powd_snf+0x216>
        }
      } else if (u1 > 0.0) {
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	f04f 0300 	mov.w	r3, #0
 80017e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80017e4:	f7ff f918 	bl	8000a18 <__aeabi_dcmpgt>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d006      	beq.n	80017fc <rt_powd_snf+0xec>
        y = 0.0;
 80017ee:	f04f 0200 	mov.w	r2, #0
 80017f2:	f04f 0300 	mov.w	r3, #0
 80017f6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80017fa:	e094      	b.n	8001926 <rt_powd_snf+0x216>
      } else {
        y = (rtInf);
 80017fc:	4b4f      	ldr	r3, [pc, #316]	; (800193c <rt_powd_snf+0x22c>)
 80017fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001802:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001806:	e08e      	b.n	8001926 <rt_powd_snf+0x216>
      }
    } else if (tmp_0 == 0.0) {
 8001808:	f04f 0200 	mov.w	r2, #0
 800180c:	f04f 0300 	mov.w	r3, #0
 8001810:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001814:	f7ff f8d8 	bl	80009c8 <__aeabi_dcmpeq>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d005      	beq.n	800182a <rt_powd_snf+0x11a>
      y = 1.0;
 800181e:	f04f 0200 	mov.w	r2, #0
 8001822:	4b45      	ldr	r3, [pc, #276]	; (8001938 <rt_powd_snf+0x228>)
 8001824:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001828:	e07d      	b.n	8001926 <rt_powd_snf+0x216>
    } else if (tmp_0 == 1.0) {
 800182a:	f04f 0200 	mov.w	r2, #0
 800182e:	4b42      	ldr	r3, [pc, #264]	; (8001938 <rt_powd_snf+0x228>)
 8001830:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001834:	f7ff f8c8 	bl	80009c8 <__aeabi_dcmpeq>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d01b      	beq.n	8001876 <rt_powd_snf+0x166>
      if (u1 > 0.0) {
 800183e:	f04f 0200 	mov.w	r2, #0
 8001842:	f04f 0300 	mov.w	r3, #0
 8001846:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800184a:	f7ff f8e5 	bl	8000a18 <__aeabi_dcmpgt>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d004      	beq.n	800185e <rt_powd_snf+0x14e>
        y = u0;
 8001854:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001858:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800185c:	e063      	b.n	8001926 <rt_powd_snf+0x216>
      } else {
        y = 1.0 / u0;
 800185e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001862:	f04f 0000 	mov.w	r0, #0
 8001866:	4934      	ldr	r1, [pc, #208]	; (8001938 <rt_powd_snf+0x228>)
 8001868:	f7fe ff70 	bl	800074c <__aeabi_ddiv>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001874:	e057      	b.n	8001926 <rt_powd_snf+0x216>
      }
    } else if (u1 == 2.0) {
 8001876:	f04f 0200 	mov.w	r2, #0
 800187a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800187e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001882:	f7ff f8a1 	bl	80009c8 <__aeabi_dcmpeq>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d00a      	beq.n	80018a2 <rt_powd_snf+0x192>
      y = u0 * u0;
 800188c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001890:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001894:	f7fe fe30 	bl	80004f8 <__aeabi_dmul>
 8001898:	4602      	mov	r2, r0
 800189a:	460b      	mov	r3, r1
 800189c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80018a0:	e041      	b.n	8001926 <rt_powd_snf+0x216>
    } else if ((u1 == 0.5) && (u0 >= 0.0)) {
 80018a2:	f04f 0200 	mov.w	r2, #0
 80018a6:	4b26      	ldr	r3, [pc, #152]	; (8001940 <rt_powd_snf+0x230>)
 80018a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80018ac:	f7ff f88c 	bl	80009c8 <__aeabi_dcmpeq>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d011      	beq.n	80018da <rt_powd_snf+0x1ca>
 80018b6:	f04f 0200 	mov.w	r2, #0
 80018ba:	f04f 0300 	mov.w	r3, #0
 80018be:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80018c2:	f7ff f89f 	bl	8000a04 <__aeabi_dcmpge>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d006      	beq.n	80018da <rt_powd_snf+0x1ca>
      y = sqrt(u0);
 80018cc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80018d0:	f004 f912 	bl	8005af8 <sqrt>
 80018d4:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 80018d8:	e025      	b.n	8001926 <rt_powd_snf+0x216>
    } else if ((u0 < 0.0) && (u1 > floor(u1))) {
 80018da:	f04f 0200 	mov.w	r2, #0
 80018de:	f04f 0300 	mov.w	r3, #0
 80018e2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80018e6:	f7ff f879 	bl	80009dc <__aeabi_dcmplt>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d012      	beq.n	8001916 <rt_powd_snf+0x206>
 80018f0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80018f4:	f004 fa04 	bl	8005d00 <floor>
 80018f8:	4602      	mov	r2, r0
 80018fa:	460b      	mov	r3, r1
 80018fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001900:	f7ff f88a 	bl	8000a18 <__aeabi_dcmpgt>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d005      	beq.n	8001916 <rt_powd_snf+0x206>
      y = (rtNaN);
 800190a:	4b0a      	ldr	r3, [pc, #40]	; (8001934 <rt_powd_snf+0x224>)
 800190c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001910:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001914:	e007      	b.n	8001926 <rt_powd_snf+0x216>
    } else {
      y = pow(u0, u1);
 8001916:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800191a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800191e:	f004 f883 	bl	8005a28 <pow>
 8001922:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
    }
  }

  return y;
 8001926:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
}
 800192a:	4610      	mov	r0, r2
 800192c:	4619      	mov	r1, r3
 800192e:	3730      	adds	r7, #48	; 0x30
 8001930:	46bd      	mov	sp, r7
 8001932:	bdb0      	pop	{r4, r5, r7, pc}
 8001934:	20000290 	.word	0x20000290
 8001938:	3ff00000 	.word	0x3ff00000
 800193c:	20000280 	.word	0x20000280
 8001940:	3fe00000 	.word	0x3fe00000
 8001944:	00000000 	.word	0x00000000

08001948 <EngTrModel_step>:

/* Model step function */
void EngTrModel_step(void)
{
 8001948:	b5b0      	push	{r4, r5, r7, lr}
 800194a:	b08c      	sub	sp, #48	; 0x30
 800194c:	af06      	add	r7, sp, #24
  int32_T sfEvent;
  real_T InterpDown;
  real_T InterpUp;

  /* DiscreteIntegrator: '<S1>/Discrete-Time Integrator' */
  EngTrModel_B.EngineRPM = EngTrModel_DW.DiscreteTimeIntegrator_DSTATE;
 800194e:	4b8c      	ldr	r3, [pc, #560]	; (8001b80 <EngTrModel_step+0x238>)
 8001950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001954:	498b      	ldr	r1, [pc, #556]	; (8001b84 <EngTrModel_step+0x23c>)
 8001956:	e9c1 2300 	strd	r2, r3, [r1]

  /* Outport: '<Root>/EngineSpeed' */
  EngTrModel_Y.EngineSpeed = EngTrModel_B.EngineRPM;
 800195a:	4b8a      	ldr	r3, [pc, #552]	; (8001b84 <EngTrModel_step+0x23c>)
 800195c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001960:	4989      	ldr	r1, [pc, #548]	; (8001b88 <EngTrModel_step+0x240>)
 8001962:	e9c1 2300 	strd	r2, r3, [r1]
   *  Gain: '<S8>/ToLinearSpeed'
   */
  /* Unit Conversion - from: ft/min to: mph
     Expression: output = (0.0113636*input) + (0) */
  EngTrModel_B.VehicleSpeed = 6.2831853071795862 *
    EngTrModel_DW.WheelSpeed_DSTATE * 0.011363636363636364;
 8001966:	4b86      	ldr	r3, [pc, #536]	; (8001b80 <EngTrModel_step+0x238>)
 8001968:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
  EngTrModel_B.VehicleSpeed = 6.2831853071795862 *
 800196c:	a380      	add	r3, pc, #512	; (adr r3, 8001b70 <EngTrModel_step+0x228>)
 800196e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001972:	f7fe fdc1 	bl	80004f8 <__aeabi_dmul>
 8001976:	4602      	mov	r2, r0
 8001978:	460b      	mov	r3, r1
 800197a:	4610      	mov	r0, r2
 800197c:	4619      	mov	r1, r3
    EngTrModel_DW.WheelSpeed_DSTATE * 0.011363636363636364;
 800197e:	a37e      	add	r3, pc, #504	; (adr r3, 8001b78 <EngTrModel_step+0x230>)
 8001980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001984:	f7fe fdb8 	bl	80004f8 <__aeabi_dmul>
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
  EngTrModel_B.VehicleSpeed = 6.2831853071795862 *
 800198c:	497d      	ldr	r1, [pc, #500]	; (8001b84 <EngTrModel_step+0x23c>)
 800198e:	e9c1 2302 	strd	r2, r3, [r1, #8]

  /* Chart: '<Root>/ShiftLogic' */
  sfEvent = EngTrModel_CALL_EVENT;
 8001992:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001996:	607b      	str	r3, [r7, #4]
  if (EngTrModel_DW.temporalCounter_i1 < MAX_uint32_T) {
 8001998:	4b79      	ldr	r3, [pc, #484]	; (8001b80 <EngTrModel_step+0x238>)
 800199a:	69db      	ldr	r3, [r3, #28]
 800199c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80019a0:	d004      	beq.n	80019ac <EngTrModel_step+0x64>
    EngTrModel_DW.temporalCounter_i1++;
 80019a2:	4b77      	ldr	r3, [pc, #476]	; (8001b80 <EngTrModel_step+0x238>)
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	3301      	adds	r3, #1
 80019a8:	4a75      	ldr	r2, [pc, #468]	; (8001b80 <EngTrModel_step+0x238>)
 80019aa:	61d3      	str	r3, [r2, #28]
  }

  if (EngTrModel_DW.is_active_c1_EngTrModel == 0U) {
 80019ac:	4b74      	ldr	r3, [pc, #464]	; (8001b80 <EngTrModel_step+0x238>)
 80019ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d11a      	bne.n	80019ec <EngTrModel_step+0xa4>
    EngTrModel_DW.is_active_c1_EngTrModel = 1U;
 80019b6:	4b72      	ldr	r3, [pc, #456]	; (8001b80 <EngTrModel_step+0x238>)
 80019b8:	2201      	movs	r2, #1
 80019ba:	f883 2020 	strb.w	r2, [r3, #32]
    EngTrModel_DW.is_active_gear_state = 1U;
 80019be:	4b70      	ldr	r3, [pc, #448]	; (8001b80 <EngTrModel_step+0x238>)
 80019c0:	2201      	movs	r2, #1
 80019c2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    EngTrModel_DW.is_gear_state = EngTrModel_IN_first;
 80019c6:	4b6e      	ldr	r3, [pc, #440]	; (8001b80 <EngTrModel_step+0x238>)
 80019c8:	2201      	movs	r2, #1
 80019ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    EngTrModel_B.Gear = 1.0;
 80019ce:	496d      	ldr	r1, [pc, #436]	; (8001b84 <EngTrModel_step+0x23c>)
 80019d0:	f04f 0200 	mov.w	r2, #0
 80019d4:	4b6d      	ldr	r3, [pc, #436]	; (8001b8c <EngTrModel_step+0x244>)
 80019d6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    EngTrModel_DW.is_active_selection_state = 1U;
 80019da:	4b69      	ldr	r3, [pc, #420]	; (8001b80 <EngTrModel_step+0x238>)
 80019dc:	2201      	movs	r2, #1
 80019de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 80019e2:	4b67      	ldr	r3, [pc, #412]	; (8001b80 <EngTrModel_step+0x238>)
 80019e4:	2202      	movs	r2, #2
 80019e6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 80019ea:	e0e4      	b.n	8001bb6 <EngTrModel_step+0x26e>
  } else {
    if (EngTrModel_DW.is_active_gear_state != 0U) {
 80019ec:	4b64      	ldr	r3, [pc, #400]	; (8001b80 <EngTrModel_step+0x238>)
 80019ee:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d003      	beq.n	80019fe <EngTrModel_step+0xb6>
      EngTrModel_gear_state(&sfEvent);
 80019f6:	1d3b      	adds	r3, r7, #4
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff fe03 	bl	8001604 <EngTrModel_gear_state>
    }

    if (EngTrModel_DW.is_active_selection_state != 0U) {
 80019fe:	4b60      	ldr	r3, [pc, #384]	; (8001b80 <EngTrModel_step+0x238>)
 8001a00:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	f000 80d6 	beq.w	8001bb6 <EngTrModel_step+0x26e>
      /* Outputs for Function Call SubSystem: '<S2>/ComputeThreshold' */
      /* Lookup_n-D: '<S5>/InterpDown' incorporates:
       *  Inport: '<Root>/Throttle'
       */
      InterpDown = look2_binlxpw(EngTrModel_U.Throttle, EngTrModel_B.Gear,
 8001a0a:	4b61      	ldr	r3, [pc, #388]	; (8001b90 <EngTrModel_step+0x248>)
 8001a0c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a10:	4b5c      	ldr	r3, [pc, #368]	; (8001b84 <EngTrModel_step+0x23c>)
 8001a12:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001a16:	2406      	movs	r4, #6
 8001a18:	9404      	str	r4, [sp, #16]
 8001a1a:	4c5e      	ldr	r4, [pc, #376]	; (8001b94 <EngTrModel_step+0x24c>)
 8001a1c:	9403      	str	r4, [sp, #12]
 8001a1e:	4c5e      	ldr	r4, [pc, #376]	; (8001b98 <EngTrModel_step+0x250>)
 8001a20:	9402      	str	r4, [sp, #8]
 8001a22:	4c5e      	ldr	r4, [pc, #376]	; (8001b9c <EngTrModel_step+0x254>)
 8001a24:	9401      	str	r4, [sp, #4]
 8001a26:	4c5e      	ldr	r4, [pc, #376]	; (8001ba0 <EngTrModel_step+0x258>)
 8001a28:	9400      	str	r4, [sp, #0]
 8001a2a:	f7ff fb0b 	bl	8001044 <look2_binlxpw>
 8001a2e:	e9c7 0104 	strd	r0, r1, [r7, #16]
        EngTrModel_ConstP.InterpDown_tableData, EngTrModel_ConstP.pooled6, 6U);

      /* Lookup_n-D: '<S5>/InterpUp' incorporates:
       *  Inport: '<Root>/Throttle'
       */
      InterpUp = look2_binlxpw(EngTrModel_U.Throttle, EngTrModel_B.Gear,
 8001a32:	4b57      	ldr	r3, [pc, #348]	; (8001b90 <EngTrModel_step+0x248>)
 8001a34:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a38:	4b52      	ldr	r3, [pc, #328]	; (8001b84 <EngTrModel_step+0x23c>)
 8001a3a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001a3e:	2406      	movs	r4, #6
 8001a40:	9404      	str	r4, [sp, #16]
 8001a42:	4c54      	ldr	r4, [pc, #336]	; (8001b94 <EngTrModel_step+0x24c>)
 8001a44:	9403      	str	r4, [sp, #12]
 8001a46:	4c57      	ldr	r4, [pc, #348]	; (8001ba4 <EngTrModel_step+0x25c>)
 8001a48:	9402      	str	r4, [sp, #8]
 8001a4a:	4c54      	ldr	r4, [pc, #336]	; (8001b9c <EngTrModel_step+0x254>)
 8001a4c:	9401      	str	r4, [sp, #4]
 8001a4e:	4c56      	ldr	r4, [pc, #344]	; (8001ba8 <EngTrModel_step+0x260>)
 8001a50:	9400      	str	r4, [sp, #0]
 8001a52:	f7ff faf7 	bl	8001044 <look2_binlxpw>
 8001a56:	e9c7 0102 	strd	r0, r1, [r7, #8]
        EngTrModel_ConstP.InterpUp_bp01Data, EngTrModel_ConstP.pooled2,
        EngTrModel_ConstP.InterpUp_tableData, EngTrModel_ConstP.pooled6, 6U);

      /* End of Outputs for SubSystem: '<S2>/ComputeThreshold' */
      switch (EngTrModel_DW.is_selection_state) {
 8001a5a:	4b49      	ldr	r3, [pc, #292]	; (8001b80 <EngTrModel_step+0x238>)
 8001a5c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001a60:	2b03      	cmp	r3, #3
 8001a62:	d05a      	beq.n	8001b1a <EngTrModel_step+0x1d2>
 8001a64:	2b03      	cmp	r3, #3
 8001a66:	f300 80a6 	bgt.w	8001bb6 <EngTrModel_step+0x26e>
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d002      	beq.n	8001a74 <EngTrModel_step+0x12c>
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d02e      	beq.n	8001ad0 <EngTrModel_step+0x188>
 8001a72:	e0a0      	b.n	8001bb6 <EngTrModel_step+0x26e>
       case EngTrModel_IN_downshifting:
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 8001a74:	4b42      	ldr	r3, [pc, #264]	; (8001b80 <EngTrModel_step+0x238>)
 8001a76:	69db      	ldr	r3, [r3, #28]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d919      	bls.n	8001ab0 <EngTrModel_step+0x168>
            (EngTrModel_B.VehicleSpeed <= InterpDown)) {
 8001a7c:	4b41      	ldr	r3, [pc, #260]	; (8001b84 <EngTrModel_step+0x23c>)
 8001a7e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 8001a82:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a86:	f7fe ffbd 	bl	8000a04 <__aeabi_dcmpge>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d00f      	beq.n	8001ab0 <EngTrModel_step+0x168>
          sfEvent = EngTrModel_event_DOWN;
 8001a90:	2300      	movs	r3, #0
 8001a92:	607b      	str	r3, [r7, #4]
          if (EngTrModel_DW.is_active_gear_state != 0U) {
 8001a94:	4b3a      	ldr	r3, [pc, #232]	; (8001b80 <EngTrModel_step+0x238>)
 8001a96:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d003      	beq.n	8001aa6 <EngTrModel_step+0x15e>
            EngTrModel_gear_state(&sfEvent);
 8001a9e:	1d3b      	adds	r3, r7, #4
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff fdaf 	bl	8001604 <EngTrModel_gear_state>
          }

          EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001aa6:	4b36      	ldr	r3, [pc, #216]	; (8001b80 <EngTrModel_step+0x238>)
 8001aa8:	2202      	movs	r2, #2
 8001aaa:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        } else {
          if (EngTrModel_B.VehicleSpeed > InterpDown) {
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
          }
        }
        break;
 8001aae:	e082      	b.n	8001bb6 <EngTrModel_step+0x26e>
          if (EngTrModel_B.VehicleSpeed > InterpDown) {
 8001ab0:	4b34      	ldr	r3, [pc, #208]	; (8001b84 <EngTrModel_step+0x23c>)
 8001ab2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001ab6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001aba:	f7fe ff8f 	bl	80009dc <__aeabi_dcmplt>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d100      	bne.n	8001ac6 <EngTrModel_step+0x17e>
        break;
 8001ac4:	e077      	b.n	8001bb6 <EngTrModel_step+0x26e>
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001ac6:	4b2e      	ldr	r3, [pc, #184]	; (8001b80 <EngTrModel_step+0x238>)
 8001ac8:	2202      	movs	r2, #2
 8001aca:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        break;
 8001ace:	e072      	b.n	8001bb6 <EngTrModel_step+0x26e>

       case EngTrModel_IN_steady_state:
        if (EngTrModel_B.VehicleSpeed > InterpUp) {
 8001ad0:	4b2c      	ldr	r3, [pc, #176]	; (8001b84 <EngTrModel_step+0x23c>)
 8001ad2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001ad6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ada:	f7fe ff7f 	bl	80009dc <__aeabi_dcmplt>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d007      	beq.n	8001af4 <EngTrModel_step+0x1ac>
          EngTrModel_DW.is_selection_state = EngTrModel_IN_upshifting;
 8001ae4:	4b26      	ldr	r3, [pc, #152]	; (8001b80 <EngTrModel_step+0x238>)
 8001ae6:	2203      	movs	r2, #3
 8001ae8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
          EngTrModel_DW.temporalCounter_i1 = 0U;
 8001aec:	4b24      	ldr	r3, [pc, #144]	; (8001b80 <EngTrModel_step+0x238>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	61da      	str	r2, [r3, #28]
          if (EngTrModel_B.VehicleSpeed < InterpDown) {
            EngTrModel_DW.is_selection_state = EngTrModel_IN_downshifting;
            EngTrModel_DW.temporalCounter_i1 = 0U;
          }
        }
        break;
 8001af2:	e060      	b.n	8001bb6 <EngTrModel_step+0x26e>
          if (EngTrModel_B.VehicleSpeed < InterpDown) {
 8001af4:	4b23      	ldr	r3, [pc, #140]	; (8001b84 <EngTrModel_step+0x23c>)
 8001af6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001afa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001afe:	f7fe ff8b 	bl	8000a18 <__aeabi_dcmpgt>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d100      	bne.n	8001b0a <EngTrModel_step+0x1c2>
        break;
 8001b08:	e055      	b.n	8001bb6 <EngTrModel_step+0x26e>
            EngTrModel_DW.is_selection_state = EngTrModel_IN_downshifting;
 8001b0a:	4b1d      	ldr	r3, [pc, #116]	; (8001b80 <EngTrModel_step+0x238>)
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
            EngTrModel_DW.temporalCounter_i1 = 0U;
 8001b12:	4b1b      	ldr	r3, [pc, #108]	; (8001b80 <EngTrModel_step+0x238>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	61da      	str	r2, [r3, #28]
        break;
 8001b18:	e04d      	b.n	8001bb6 <EngTrModel_step+0x26e>

       case EngTrModel_IN_upshifting:
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 8001b1a:	4b19      	ldr	r3, [pc, #100]	; (8001b80 <EngTrModel_step+0x238>)
 8001b1c:	69db      	ldr	r3, [r3, #28]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d919      	bls.n	8001b56 <EngTrModel_step+0x20e>
            (EngTrModel_B.VehicleSpeed >= InterpUp)) {
 8001b22:	4b18      	ldr	r3, [pc, #96]	; (8001b84 <EngTrModel_step+0x23c>)
 8001b24:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 8001b28:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b2c:	f7fe ff60 	bl	80009f0 <__aeabi_dcmple>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d00f      	beq.n	8001b56 <EngTrModel_step+0x20e>
          sfEvent = EngTrModel_event_UP;
 8001b36:	2301      	movs	r3, #1
 8001b38:	607b      	str	r3, [r7, #4]
          if (EngTrModel_DW.is_active_gear_state != 0U) {
 8001b3a:	4b11      	ldr	r3, [pc, #68]	; (8001b80 <EngTrModel_step+0x238>)
 8001b3c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d003      	beq.n	8001b4c <EngTrModel_step+0x204>
            EngTrModel_gear_state(&sfEvent);
 8001b44:	1d3b      	adds	r3, r7, #4
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff fd5c 	bl	8001604 <EngTrModel_gear_state>
          }

          EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	; (8001b80 <EngTrModel_step+0x238>)
 8001b4e:	2202      	movs	r2, #2
 8001b50:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        } else {
          if (EngTrModel_B.VehicleSpeed < InterpUp) {
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
          }
        }
        break;
 8001b54:	e02e      	b.n	8001bb4 <EngTrModel_step+0x26c>
          if (EngTrModel_B.VehicleSpeed < InterpUp) {
 8001b56:	4b0b      	ldr	r3, [pc, #44]	; (8001b84 <EngTrModel_step+0x23c>)
 8001b58:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001b5c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b60:	f7fe ff5a 	bl	8000a18 <__aeabi_dcmpgt>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d120      	bne.n	8001bac <EngTrModel_step+0x264>
        break;
 8001b6a:	e023      	b.n	8001bb4 <EngTrModel_step+0x26c>
 8001b6c:	f3af 8000 	nop.w
 8001b70:	54442d18 	.word	0x54442d18
 8001b74:	401921fb 	.word	0x401921fb
 8001b78:	745d1746 	.word	0x745d1746
 8001b7c:	3f8745d1 	.word	0x3f8745d1
 8001b80:	20000230 	.word	0x20000230
 8001b84:	20000200 	.word	0x20000200
 8001b88:	20000268 	.word	0x20000268
 8001b8c:	3ff00000 	.word	0x3ff00000
 8001b90:	20000258 	.word	0x20000258
 8001b94:	080071d0 	.word	0x080071d0
 8001b98:	080069a0 	.word	0x080069a0
 8001b9c:	08006a90 	.word	0x08006a90
 8001ba0:	08006a60 	.word	0x08006a60
 8001ba4:	08006ab0 	.word	0x08006ab0
 8001ba8:	08006b70 	.word	0x08006b70
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001bac:	4b84      	ldr	r3, [pc, #528]	; (8001dc0 <EngTrModel_step+0x478>)
 8001bae:	2202      	movs	r2, #2
 8001bb0:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        break;
 8001bb4:	bf00      	nop
  }

  /* End of Chart: '<Root>/ShiftLogic' */

  /* Lookup_n-D: '<S7>/Table' */
  InterpDown = look1_binlxpw(EngTrModel_B.Gear, EngTrModel_ConstP.pooled2,
 8001bb6:	4b83      	ldr	r3, [pc, #524]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001bb8:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	9300      	str	r3, [sp, #0]
 8001bc0:	4b81      	ldr	r3, [pc, #516]	; (8001dc8 <EngTrModel_step+0x480>)
 8001bc2:	4a82      	ldr	r2, [pc, #520]	; (8001dcc <EngTrModel_step+0x484>)
 8001bc4:	f7ff fc3a 	bl	800143c <look1_binlxpw>
 8001bc8:	e9c7 0104 	strd	r0, r1, [r7, #16]
    EngTrModel_ConstP.Table_tableData, 3U);

  /* Gain: '<S4>/FinalDriveRatio2' incorporates:
   *  DiscreteIntegrator: '<S4>/WheelSpeed'
   */
  EngTrModel_B.TransmissionRPM = 3.23 * EngTrModel_DW.WheelSpeed_DSTATE;
 8001bcc:	4b7c      	ldr	r3, [pc, #496]	; (8001dc0 <EngTrModel_step+0x478>)
 8001bce:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001bd2:	a375      	add	r3, pc, #468	; (adr r3, 8001da8 <EngTrModel_step+0x460>)
 8001bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd8:	f7fe fc8e 	bl	80004f8 <__aeabi_dmul>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	460b      	mov	r3, r1
 8001be0:	4978      	ldr	r1, [pc, #480]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001be2:	e9c1 2304 	strd	r2, r3, [r1, #16]

  /* Product: '<S6>/SpeedRatio' incorporates:
   *  Product: '<S7>/Product1'
   */
  if( EngTrModel_B.EngineRPM != 0)
 8001be6:	4b77      	ldr	r3, [pc, #476]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001be8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001bec:	f04f 0200 	mov.w	r2, #0
 8001bf0:	f04f 0300 	mov.w	r3, #0
 8001bf4:	f7fe fee8 	bl	80009c8 <__aeabi_dcmpeq>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d114      	bne.n	8001c28 <EngTrModel_step+0x2e0>
    InterpUp = InterpDown * EngTrModel_B.TransmissionRPM / EngTrModel_B.EngineRPM;
 8001bfe:	4b71      	ldr	r3, [pc, #452]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001c00:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001c04:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c08:	f7fe fc76 	bl	80004f8 <__aeabi_dmul>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	460b      	mov	r3, r1
 8001c10:	4610      	mov	r0, r2
 8001c12:	4619      	mov	r1, r3
 8001c14:	4b6b      	ldr	r3, [pc, #428]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c1a:	f7fe fd97 	bl	800074c <__aeabi_ddiv>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001c26:	e005      	b.n	8001c34 <EngTrModel_step+0x2ec>
  else
    InterpUp = 0.0;
 8001c28:	f04f 0200 	mov.w	r2, #0
 8001c2c:	f04f 0300 	mov.w	r3, #0
 8001c30:	e9c7 2302 	strd	r2, r3, [r7, #8]

  /* Fcn: '<S6>/Impeller' incorporates:
   *  Lookup_n-D: '<S6>/FactorK'
   *  Product: '<S6>/Quotient'
   */
  EngTrModel_B.ImpellerTorque = rt_powd_snf(EngTrModel_B.EngineRPM /
 8001c34:	4b63      	ldr	r3, [pc, #396]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001c36:	e9d3 4500 	ldrd	r4, r5, [r3]
    look1_binlxpw(InterpUp, EngTrModel_ConstP.pooled5,
 8001c3a:	2314      	movs	r3, #20
 8001c3c:	9300      	str	r3, [sp, #0]
 8001c3e:	4b64      	ldr	r3, [pc, #400]	; (8001dd0 <EngTrModel_step+0x488>)
 8001c40:	4a64      	ldr	r2, [pc, #400]	; (8001dd4 <EngTrModel_step+0x48c>)
 8001c42:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001c46:	f7ff fbf9 	bl	800143c <look1_binlxpw>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	460b      	mov	r3, r1
  EngTrModel_B.ImpellerTorque = rt_powd_snf(EngTrModel_B.EngineRPM /
 8001c4e:	4620      	mov	r0, r4
 8001c50:	4629      	mov	r1, r5
 8001c52:	f7fe fd7b 	bl	800074c <__aeabi_ddiv>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c66:	f7ff fd53 	bl	8001710 <rt_powd_snf>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	4955      	ldr	r1, [pc, #340]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001c70:	e9c1 2306 	strd	r2, r3, [r1, #24]
                  EngTrModel_ConstP.FactorK_tableData, 20U), 2.0);

  /* Lookup_n-D: '<S6>/TorqueRatio' */
  InterpUp = look1_binlxpw(InterpUp, EngTrModel_ConstP.pooled5,
 8001c74:	2314      	movs	r3, #20
 8001c76:	9300      	str	r3, [sp, #0]
 8001c78:	4b57      	ldr	r3, [pc, #348]	; (8001dd8 <EngTrModel_step+0x490>)
 8001c7a:	4a56      	ldr	r2, [pc, #344]	; (8001dd4 <EngTrModel_step+0x48c>)
 8001c7c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001c80:	f7ff fbdc 	bl	800143c <look1_binlxpw>
 8001c84:	e9c7 0102 	strd	r0, r1, [r7, #8]
    EngTrModel_ConstP.TorqueRatio_tableData, 20U);

  /* Product: '<S7>/Product' incorporates:
   *  Product: '<S6>/Turbine'
   */
  EngTrModel_B.OutputTorque = EngTrModel_B.ImpellerTorque * InterpUp *
 8001c88:	4b4e      	ldr	r3, [pc, #312]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001c8a:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001c8e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c92:	f7fe fc31 	bl	80004f8 <__aeabi_dmul>
 8001c96:	4602      	mov	r2, r0
 8001c98:	460b      	mov	r3, r1
 8001c9a:	4610      	mov	r0, r2
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ca2:	f7fe fc29 	bl	80004f8 <__aeabi_dmul>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	460b      	mov	r3, r1
 8001caa:	4946      	ldr	r1, [pc, #280]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001cac:	e9c1 2308 	strd	r2, r3, [r1, #32]
    InterpDown;

  /* Outport: '<Root>/Gear' */
  EngTrModel_Y.Gear = EngTrModel_B.Gear;
 8001cb0:	4b44      	ldr	r3, [pc, #272]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001cb2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001cb6:	4949      	ldr	r1, [pc, #292]	; (8001ddc <EngTrModel_step+0x494>)
 8001cb8:	e9c1 2304 	strd	r2, r3, [r1, #16]

  /* Outport: '<Root>/VehicleSpeed' */
  EngTrModel_Y.VehicleSpeed = EngTrModel_B.VehicleSpeed;
 8001cbc:	4b41      	ldr	r3, [pc, #260]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001cbe:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001cc2:	4946      	ldr	r1, [pc, #280]	; (8001ddc <EngTrModel_step+0x494>)
 8001cc4:	e9c1 2302 	strd	r2, r3, [r1, #8]
   *  Gain: '<S1>/EnginePlusImpellerInertia'
   *  Inport: '<Root>/Throttle'
   *  Lookup_n-D: '<S1>/EngineTorque'
   *  Sum: '<S1>/Sum'
   */
  EngTrModel_DW.DiscreteTimeIntegrator_DSTATE += (look2_binlxpw
 8001cc8:	4b45      	ldr	r3, [pc, #276]	; (8001de0 <EngTrModel_step+0x498>)
 8001cca:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cce:	4b3d      	ldr	r3, [pc, #244]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cd4:	240a      	movs	r4, #10
 8001cd6:	9404      	str	r4, [sp, #16]
 8001cd8:	4c42      	ldr	r4, [pc, #264]	; (8001de4 <EngTrModel_step+0x49c>)
 8001cda:	9403      	str	r4, [sp, #12]
 8001cdc:	4c42      	ldr	r4, [pc, #264]	; (8001de8 <EngTrModel_step+0x4a0>)
 8001cde:	9402      	str	r4, [sp, #8]
 8001ce0:	4c42      	ldr	r4, [pc, #264]	; (8001dec <EngTrModel_step+0x4a4>)
 8001ce2:	9401      	str	r4, [sp, #4]
 8001ce4:	4c42      	ldr	r4, [pc, #264]	; (8001df0 <EngTrModel_step+0x4a8>)
 8001ce6:	9400      	str	r4, [sp, #0]
 8001ce8:	f7ff f9ac 	bl	8001044 <look2_binlxpw>
    (EngTrModel_U.Throttle, EngTrModel_B.EngineRPM,
     EngTrModel_ConstP.EngineTorque_bp01Data,
     EngTrModel_ConstP.EngineTorque_bp02Data,
     EngTrModel_ConstP.EngineTorque_tableData,
     EngTrModel_ConstP.EngineTorque_maxIndex, 10U) - EngTrModel_B.ImpellerTorque)
 8001cec:	4b35      	ldr	r3, [pc, #212]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001cee:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001cf2:	f7fe fa49 	bl	8000188 <__aeabi_dsub>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	4610      	mov	r0, r2
 8001cfc:	4619      	mov	r1, r3
    * 45.472138452209627 * 0.04;
 8001cfe:	a32c      	add	r3, pc, #176	; (adr r3, 8001db0 <EngTrModel_step+0x468>)
 8001d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d04:	f7fe fbf8 	bl	80004f8 <__aeabi_dmul>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	4610      	mov	r0, r2
 8001d0e:	4619      	mov	r1, r3
 8001d10:	a329      	add	r3, pc, #164	; (adr r3, 8001db8 <EngTrModel_step+0x470>)
 8001d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d16:	f7fe fbef 	bl	80004f8 <__aeabi_dmul>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	4610      	mov	r0, r2
 8001d20:	4619      	mov	r1, r3
  EngTrModel_DW.DiscreteTimeIntegrator_DSTATE += (look2_binlxpw
 8001d22:	4b27      	ldr	r3, [pc, #156]	; (8001dc0 <EngTrModel_step+0x478>)
 8001d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d28:	f7fe fa30 	bl	800018c <__adddf3>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	460b      	mov	r3, r1
 8001d30:	4923      	ldr	r1, [pc, #140]	; (8001dc0 <EngTrModel_step+0x478>)
 8001d32:	e9c1 2300 	strd	r2, r3, [r1]

  /* Signum: '<S4>/Sign' */
  if (EngTrModel_B.VehicleSpeed < 0.0) {
 8001d36:	4b23      	ldr	r3, [pc, #140]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001d38:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001d3c:	f04f 0200 	mov.w	r2, #0
 8001d40:	f04f 0300 	mov.w	r3, #0
 8001d44:	f7fe fe4a 	bl	80009dc <__aeabi_dcmplt>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d005      	beq.n	8001d5a <EngTrModel_step+0x412>
    InterpDown = -1.0;
 8001d4e:	f04f 0200 	mov.w	r2, #0
 8001d52:	4b28      	ldr	r3, [pc, #160]	; (8001df4 <EngTrModel_step+0x4ac>)
 8001d54:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001d58:	e055      	b.n	8001e06 <EngTrModel_step+0x4be>
  } else if (EngTrModel_B.VehicleSpeed > 0.0) {
 8001d5a:	4b1a      	ldr	r3, [pc, #104]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001d5c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001d60:	f04f 0200 	mov.w	r2, #0
 8001d64:	f04f 0300 	mov.w	r3, #0
 8001d68:	f7fe fe56 	bl	8000a18 <__aeabi_dcmpgt>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d005      	beq.n	8001d7e <EngTrModel_step+0x436>
    InterpDown = 1.0;
 8001d72:	f04f 0200 	mov.w	r2, #0
 8001d76:	4b20      	ldr	r3, [pc, #128]	; (8001df8 <EngTrModel_step+0x4b0>)
 8001d78:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001d7c:	e043      	b.n	8001e06 <EngTrModel_step+0x4be>
  } else if (EngTrModel_B.VehicleSpeed == 0.0) {
 8001d7e:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <EngTrModel_step+0x47c>)
 8001d80:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001d84:	f04f 0200 	mov.w	r2, #0
 8001d88:	f04f 0300 	mov.w	r3, #0
 8001d8c:	f7fe fe1c 	bl	80009c8 <__aeabi_dcmpeq>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d032      	beq.n	8001dfc <EngTrModel_step+0x4b4>
    InterpDown = 0.0;
 8001d96:	f04f 0200 	mov.w	r2, #0
 8001d9a:	f04f 0300 	mov.w	r3, #0
 8001d9e:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001da2:	e030      	b.n	8001e06 <EngTrModel_step+0x4be>
 8001da4:	f3af 8000 	nop.w
 8001da8:	3d70a3d7 	.word	0x3d70a3d7
 8001dac:	4009d70a 	.word	0x4009d70a
 8001db0:	0865b653 	.word	0x0865b653
 8001db4:	4046bc6f 	.word	0x4046bc6f
 8001db8:	47ae147b 	.word	0x47ae147b
 8001dbc:	3fa47ae1 	.word	0x3fa47ae1
 8001dc0:	20000230 	.word	0x20000230
 8001dc4:	20000200 	.word	0x20000200
 8001dc8:	08006fb8 	.word	0x08006fb8
 8001dcc:	08006a90 	.word	0x08006a90
 8001dd0:	08006fd8 	.word	0x08006fd8
 8001dd4:	08007080 	.word	0x08007080
 8001dd8:	08007128 	.word	0x08007128
 8001ddc:	20000268 	.word	0x20000268
 8001de0:	20000258 	.word	0x20000258
 8001de4:	080071d8 	.word	0x080071d8
 8001de8:	08006ba0 	.word	0x08006ba0
 8001dec:	08006f60 	.word	0x08006f60
 8001df0:	08006f10 	.word	0x08006f10
 8001df4:	bff00000 	.word	0xbff00000
 8001df8:	3ff00000 	.word	0x3ff00000
  } else {
    InterpDown = (rtNaN);
 8001dfc:	4b3a      	ldr	r3, [pc, #232]	; (8001ee8 <EngTrModel_step+0x5a0>)
 8001dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e02:	e9c7 2304 	strd	r2, r3, [r7, #16]
   *  Inport: '<Root>/Brake'
   *  Product: '<S4>/SignedLoad'
   *  Sum: '<S4>/Sum'
   *  Sum: '<S4>/Sum1'
   */
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 8001e06:	4b39      	ldr	r3, [pc, #228]	; (8001eec <EngTrModel_step+0x5a4>)
 8001e08:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8001e0c:	a32e      	add	r3, pc, #184	; (adr r3, 8001ec8 <EngTrModel_step+0x580>)
 8001e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e12:	f7fe fb71 	bl	80004f8 <__aeabi_dmul>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	4614      	mov	r4, r2
 8001e1c:	461d      	mov	r5, r3
    rt_powd_snf(EngTrModel_B.VehicleSpeed, 2.0) + 40.0) +
 8001e1e:	4b33      	ldr	r3, [pc, #204]	; (8001eec <EngTrModel_step+0x5a4>)
 8001e20:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001e24:	f04f 0200 	mov.w	r2, #0
 8001e28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e2c:	f7ff fc70 	bl	8001710 <rt_powd_snf>
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 8001e30:	a327      	add	r3, pc, #156	; (adr r3, 8001ed0 <EngTrModel_step+0x588>)
 8001e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e36:	f7fe fb5f 	bl	80004f8 <__aeabi_dmul>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	4610      	mov	r0, r2
 8001e40:	4619      	mov	r1, r3
    rt_powd_snf(EngTrModel_B.VehicleSpeed, 2.0) + 40.0) +
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	4b2a      	ldr	r3, [pc, #168]	; (8001ef0 <EngTrModel_step+0x5a8>)
 8001e48:	f7fe f9a0 	bl	800018c <__adddf3>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	4610      	mov	r0, r2
 8001e52:	4619      	mov	r1, r3
    EngTrModel_U.BrakeTorque) * InterpDown) * 0.082684618362373577 * 0.04;
 8001e54:	4b27      	ldr	r3, [pc, #156]	; (8001ef4 <EngTrModel_step+0x5ac>)
 8001e56:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    rt_powd_snf(EngTrModel_B.VehicleSpeed, 2.0) + 40.0) +
 8001e5a:	f7fe f997 	bl	800018c <__adddf3>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	4610      	mov	r0, r2
 8001e64:	4619      	mov	r1, r3
    EngTrModel_U.BrakeTorque) * InterpDown) * 0.082684618362373577 * 0.04;
 8001e66:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e6a:	f7fe fb45 	bl	80004f8 <__aeabi_dmul>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	460b      	mov	r3, r1
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 8001e72:	4620      	mov	r0, r4
 8001e74:	4629      	mov	r1, r5
 8001e76:	f7fe f987 	bl	8000188 <__aeabi_dsub>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	4610      	mov	r0, r2
 8001e80:	4619      	mov	r1, r3
    EngTrModel_U.BrakeTorque) * InterpDown) * 0.082684618362373577 * 0.04;
 8001e82:	a315      	add	r3, pc, #84	; (adr r3, 8001ed8 <EngTrModel_step+0x590>)
 8001e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e88:	f7fe fb36 	bl	80004f8 <__aeabi_dmul>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	460b      	mov	r3, r1
 8001e90:	4610      	mov	r0, r2
 8001e92:	4619      	mov	r1, r3
 8001e94:	a312      	add	r3, pc, #72	; (adr r3, 8001ee0 <EngTrModel_step+0x598>)
 8001e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e9a:	f7fe fb2d 	bl	80004f8 <__aeabi_dmul>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	4610      	mov	r0, r2
 8001ea4:	4619      	mov	r1, r3
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 8001ea6:	4b14      	ldr	r3, [pc, #80]	; (8001ef8 <EngTrModel_step+0x5b0>)
 8001ea8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001eac:	f7fe f96e 	bl	800018c <__adddf3>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	4910      	ldr	r1, [pc, #64]	; (8001ef8 <EngTrModel_step+0x5b0>)
 8001eb6:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 8001eba:	bf00      	nop
 8001ebc:	3718      	adds	r7, #24
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	f3af 8000 	nop.w
 8001ec8:	3d70a3d7 	.word	0x3d70a3d7
 8001ecc:	4009d70a 	.word	0x4009d70a
 8001ed0:	47ae147b 	.word	0x47ae147b
 8001ed4:	3f947ae1 	.word	0x3f947ae1
 8001ed8:	b3bfa695 	.word	0xb3bfa695
 8001edc:	3fb52ad1 	.word	0x3fb52ad1
 8001ee0:	47ae147b 	.word	0x47ae147b
 8001ee4:	3fa47ae1 	.word	0x3fa47ae1
 8001ee8:	20000290 	.word	0x20000290
 8001eec:	20000200 	.word	0x20000200
 8001ef0:	40440000 	.word	0x40440000
 8001ef4:	20000258 	.word	0x20000258
 8001ef8:	20000230 	.word	0x20000230

08001efc <EngTrModel_initialize>:

/* Model initialize function */
void EngTrModel_initialize(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* Registration code */

  /* initialize non-finites */
  rt_InitInfAndNaN(sizeof(real_T));
 8001f00:	2008      	movs	r0, #8
 8001f02:	f000 fca3 	bl	800284c <rt_InitInfAndNaN>
}
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}
	...

08001f0c <USER_ADC1_Init>:
#include <stdint.h>
#include "main.h"
#include "adc.h"

void USER_ADC1_Init( void ) {
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
    // Configure ADC1
    ADC1->CR1 |= ADC1_CR1_DUALMOD; // Select independent operation mode
 8001f10:	4b17      	ldr	r3, [pc, #92]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f12:	4a17      	ldr	r2, [pc, #92]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	6053      	str	r3, [r2, #4]
    ADC1->CR2 |= ADC1_CR2_ALIGN; // Right alignment
 8001f18:	4b15      	ldr	r3, [pc, #84]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f1a:	4a15      	ldr	r2, [pc, #84]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	6093      	str	r3, [r2, #8]
    ADC1->CR2 |= ADC1_CR2_CONT; // Continuous conversion mode
 8001f20:	4b13      	ldr	r3, [pc, #76]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	4a12      	ldr	r2, [pc, #72]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f26:	f043 0302 	orr.w	r3, r3, #2
 8001f2a:	6093      	str	r3, [r2, #8]

    // Configure sample time for ADC channel 0
    ADC1->SMPR2 &= ~(ADC1_SMPR2_SMP0);
 8001f2c:	4b10      	ldr	r3, [pc, #64]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f2e:	4a10      	ldr	r2, [pc, #64]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f30:	691b      	ldr	r3, [r3, #16]
 8001f32:	6113      	str	r3, [r2, #16]

    // Configure sequence and/or number of conversions for ADC regular channels
    ADC1->SQR1 |= ADC1_SQR1_L; // 1 conversion for regular channels
 8001f34:	4b0e      	ldr	r3, [pc, #56]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f36:	4a0e      	ldr	r2, [pc, #56]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f3a:	62d3      	str	r3, [r2, #44]	; 0x2c
    ADC1->SQR3 |= ADC1_SQR3_SQ1; // Channel for the first ADC conversion | PA0
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f3e:	4a0c      	ldr	r2, [pc, #48]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f42:	6353      	str	r3, [r2, #52]	; 0x34
    // Since we will read from PA0, we don't need to include a POT_ADC_PIN in main.c

    // Enable ADC module
    ADC1->CR2 |= ADC1_CR2_ADON;
 8001f44:	4b0a      	ldr	r3, [pc, #40]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f46:	4a0a      	ldr	r2, [pc, #40]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	6093      	str	r3, [r2, #8]

    // Calibrate ADC module
    ADC1->CR2 |= ADC1_CR2_CAL;
 8001f4c:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	4a07      	ldr	r2, [pc, #28]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f52:	f043 0304 	orr.w	r3, r3, #4
 8001f56:	6093      	str	r3, [r2, #8]
    while ( ADC1->CR2 & ADC1_CR2_CAL ); // Wait for calibration to complete
 8001f58:	bf00      	nop
 8001f5a:	4b05      	ldr	r3, [pc, #20]	; (8001f70 <USER_ADC1_Init+0x64>)
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	f003 0304 	and.w	r3, r3, #4
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d1f9      	bne.n	8001f5a <USER_ADC1_Init+0x4e>
}
 8001f66:	bf00      	nop
 8001f68:	bf00      	nop
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr
 8001f70:	40012400 	.word	0x40012400

08001f74 <USER_ADC1_Read>:

uint16_t USER_ADC1_Read( void ) {
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
    // Start ADC conversion
    ADC1->CR2 |= ADC1_CR2_ADON;
 8001f78:	4b08      	ldr	r3, [pc, #32]	; (8001f9c <USER_ADC1_Read+0x28>)
 8001f7a:	4a08      	ldr	r2, [pc, #32]	; (8001f9c <USER_ADC1_Read+0x28>)
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	6093      	str	r3, [r2, #8]

    // Wait for conversion to complete
    while (!(ADC1->SR & ( 0x1UL << 1U ))); // Wait until EOC (End of Conversion Flag) is set
 8001f80:	bf00      	nop
 8001f82:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <USER_ADC1_Read+0x28>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d0f9      	beq.n	8001f82 <USER_ADC1_Read+0xe>

    // Read the converted value
    return ADC1->DR;
 8001f8e:	4b03      	ldr	r3, [pc, #12]	; (8001f9c <USER_ADC1_Read+0x28>)
 8001f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	4618      	mov	r0, r3
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr
 8001f9c:	40012400 	.word	0x40012400

08001fa0 <LCD_Init>:
		{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 },
		{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }
};

//Funcion que inicializa el LCD a 4 bits
void LCD_Init(void){
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
	int8_t const *p;
/**
  * Configuracion de todos los pines hacia el LCD general purpose output push-pull, 10 MHz speed
  */
	RCC->APB2ENR	|=	 ( 0x1UL <<  4U );//			IO port C clock enable	
 8001fa6:	4b61      	ldr	r3, [pc, #388]	; (800212c <LCD_Init+0x18c>)
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	4a60      	ldr	r2, [pc, #384]	; (800212c <LCD_Init+0x18c>)
 8001fac:	f043 0310 	orr.w	r3, r3, #16
 8001fb0:	6193      	str	r3, [r2, #24]
	GPIOC->CRL	&=	~( 0x3UL << 30U ) & ~( 0x2UL << 28U )
 8001fb2:	4b5f      	ldr	r3, [pc, #380]	; (8002130 <LCD_Init+0x190>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a5e      	ldr	r2, [pc, #376]	; (8002130 <LCD_Init+0x190>)
 8001fb8:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8001fbc:	6013      	str	r3, [r2, #0]
			& 	~( 0x3UL << 26U ) & ~( 0x2UL << 24U );
	GPIOC->CRL 	|= 	 ( 0x1UL << 28U )
 8001fbe:	4b5c      	ldr	r3, [pc, #368]	; (8002130 <LCD_Init+0x190>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a5b      	ldr	r2, [pc, #364]	; (8002130 <LCD_Init+0x190>)
 8001fc4:	f043 5388 	orr.w	r3, r3, #285212672	; 0x11000000
 8001fc8:	6013      	str	r3, [r2, #0]
			|  	 ( 0x1UL << 24U );
	GPIOC->CRH	&=	~( 0x3UL << 18U ) & ~( 0x2UL << 16U )
 8001fca:	4b59      	ldr	r3, [pc, #356]	; (8002130 <LCD_Init+0x190>)
 8001fcc:	685a      	ldr	r2, [r3, #4]
 8001fce:	4958      	ldr	r1, [pc, #352]	; (8002130 <LCD_Init+0x190>)
 8001fd0:	4b58      	ldr	r3, [pc, #352]	; (8002134 <LCD_Init+0x194>)
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	604b      	str	r3, [r1, #4]
			& 	~( 0x3UL << 14U ) & ~( 0x2UL << 12U )
			&	~( 0x3UL << 10U ) & ~( 0x2UL <<  8U )
			& 	~( 0x3UL <<  6U ) & ~( 0x2UL <<  4U )
			& 	~( 0x3UL <<  2U ) & ~( 0x2UL <<  0U );
	GPIOC->CRH	|= 	 ( 0x1UL << 16U )
 8001fd6:	4b56      	ldr	r3, [pc, #344]	; (8002130 <LCD_Init+0x190>)
 8001fd8:	685a      	ldr	r2, [r3, #4]
 8001fda:	4955      	ldr	r1, [pc, #340]	; (8002130 <LCD_Init+0x190>)
 8001fdc:	4b56      	ldr	r3, [pc, #344]	; (8002138 <LCD_Init+0x198>)
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	604b      	str	r3, [r1, #4]
/**
  * Inicializacin del LCD
  * https://web.alfredstate.edu/faculty/weimandn/lcd/lcd_initialization/lcd_initialization_index.html
  * Power ON
  */
	GPIOC->BSRR	 =	 LCD_RS_PIN_LOW;
 8001fe2:	4b53      	ldr	r3, [pc, #332]	; (8002130 <LCD_Init+0x190>)
 8001fe4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001fe8:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_RW_PIN_LOW;
 8001fea:	4b51      	ldr	r3, [pc, #324]	; (8002130 <LCD_Init+0x190>)
 8001fec:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001ff0:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_EN_PIN_LOW;
 8001ff2:	4b4f      	ldr	r3, [pc, #316]	; (8002130 <LCD_Init+0x190>)
 8001ff4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ff8:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D4_PIN_LOW;
 8001ffa:	4b4d      	ldr	r3, [pc, #308]	; (8002130 <LCD_Init+0x190>)
 8001ffc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002000:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_LOW;
 8002002:	4b4b      	ldr	r3, [pc, #300]	; (8002130 <LCD_Init+0x190>)
 8002004:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002008:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 800200a:	4b49      	ldr	r3, [pc, #292]	; (8002130 <LCD_Init+0x190>)
 800200c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002010:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 8002012:	4b47      	ldr	r3, [pc, #284]	; (8002130 <LCD_Init+0x190>)
 8002014:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002018:	611a      	str	r2, [r3, #16]
	USER_TIM4_Delay();//	50ms
 800201a:	f000 fea3 	bl	8002d64 <USER_TIM4_Delay>
	/* Special case of 'Function Set' 				*/
	GPIOC->BSRR	 =	 LCD_D4_PIN_HIGH;
 800201e:	4b44      	ldr	r3, [pc, #272]	; (8002130 <LCD_Init+0x190>)
 8002020:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002024:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_HIGH;
 8002026:	4b42      	ldr	r3, [pc, #264]	; (8002130 <LCD_Init+0x190>)
 8002028:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800202c:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 800202e:	4b40      	ldr	r3, [pc, #256]	; (8002130 <LCD_Init+0x190>)
 8002030:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002034:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 8002036:	4b3e      	ldr	r3, [pc, #248]	; (8002130 <LCD_Init+0x190>)
 8002038:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800203c:	611a      	str	r2, [r3, #16]
	LCD_Pulse_EN( );
 800203e:	f000 f95b 	bl	80022f8 <LCD_Pulse_EN>
	USER_TIM5_Delay();//	5ms
 8002042:	f000 feeb 	bl	8002e1c <USER_TIM5_Delay>
	/* Special case of 'Function Set' 				*/
	GPIOC->BSRR	 =	 LCD_D4_PIN_HIGH;
 8002046:	4b3a      	ldr	r3, [pc, #232]	; (8002130 <LCD_Init+0x190>)
 8002048:	f44f 7200 	mov.w	r2, #512	; 0x200
 800204c:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_HIGH;
 800204e:	4b38      	ldr	r3, [pc, #224]	; (8002130 <LCD_Init+0x190>)
 8002050:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002054:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 8002056:	4b36      	ldr	r3, [pc, #216]	; (8002130 <LCD_Init+0x190>)
 8002058:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800205c:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 800205e:	4b34      	ldr	r3, [pc, #208]	; (8002130 <LCD_Init+0x190>)
 8002060:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002064:	611a      	str	r2, [r3, #16]
	LCD_Pulse_EN( );
 8002066:	f000 f947 	bl	80022f8 <LCD_Pulse_EN>
	USER_TIM9_Delay();//	100us
 800206a:	f000 ff27 	bl	8002ebc <USER_TIM9_Delay>
	/* Special case of 'Function Set' 				*/
	GPIOC->BSRR	 =	 LCD_D4_PIN_HIGH;
 800206e:	4b30      	ldr	r3, [pc, #192]	; (8002130 <LCD_Init+0x190>)
 8002070:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002074:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_HIGH;
 8002076:	4b2e      	ldr	r3, [pc, #184]	; (8002130 <LCD_Init+0x190>)
 8002078:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800207c:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 800207e:	4b2c      	ldr	r3, [pc, #176]	; (8002130 <LCD_Init+0x190>)
 8002080:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002084:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 8002086:	4b2a      	ldr	r3, [pc, #168]	; (8002130 <LCD_Init+0x190>)
 8002088:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800208c:	611a      	str	r2, [r3, #16]
	LCD_Pulse_EN( );
 800208e:	f000 f933 	bl	80022f8 <LCD_Pulse_EN>
	while( LCD_Busy( ) );//						checking the busy flag
 8002092:	bf00      	nop
 8002094:	f000 f8e0 	bl	8002258 <LCD_Busy>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d1fa      	bne.n	8002094 <LCD_Init+0xf4>
	/* Initial 'Function Set' to change 4-bit mode 			*/
	GPIOC->BSRR	 =	 LCD_D4_PIN_LOW;
 800209e:	4b24      	ldr	r3, [pc, #144]	; (8002130 <LCD_Init+0x190>)
 80020a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020a4:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_HIGH;
 80020a6:	4b22      	ldr	r3, [pc, #136]	; (8002130 <LCD_Init+0x190>)
 80020a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020ac:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 80020ae:	4b20      	ldr	r3, [pc, #128]	; (8002130 <LCD_Init+0x190>)
 80020b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80020b4:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 80020b6:	4b1e      	ldr	r3, [pc, #120]	; (8002130 <LCD_Init+0x190>)
 80020b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020bc:	611a      	str	r2, [r3, #16]
	LCD_Pulse_EN( );
 80020be:	f000 f91b 	bl	80022f8 <LCD_Pulse_EN>
	while( LCD_Busy( ) );//						checking the busy flag
 80020c2:	bf00      	nop
 80020c4:	f000 f8c8 	bl	8002258 <LCD_Busy>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d1fa      	bne.n	80020c4 <LCD_Init+0x124>
	/* 'Function Set' (I=1, N and F as required)			*/
	LCD_Write_Cmd( 0x28U );//					2-line display, 5x7 dot
 80020ce:	2028      	movs	r0, #40	; 0x28
 80020d0:	f000 f89c 	bl	800220c <LCD_Write_Cmd>
	/* 'Display ON/OFF Control' (D=0, C=0, B=0)			*/
	LCD_Write_Cmd( 0x08U );//					display, cursor and blinking off
 80020d4:	2008      	movs	r0, #8
 80020d6:	f000 f899 	bl	800220c <LCD_Write_Cmd>
	/* 'Clear Display'						*/
	LCD_Write_Cmd( 0x01U );//
 80020da:	2001      	movs	r0, #1
 80020dc:	f000 f896 	bl	800220c <LCD_Write_Cmd>
	/* 'Entry Mode Set' (I/D and S as required)			*/
	LCD_Write_Cmd( 0x06U );//					cursor increment by 1, shift off
 80020e0:	2006      	movs	r0, #6
 80020e2:	f000 f893 	bl	800220c <LCD_Write_Cmd>
	/* Initialization Ends						*/
	LCD_Write_Cmd( 0x0FU );//					display, cursor and blinking on
 80020e6:	200f      	movs	r0, #15
 80020e8:	f000 f890 	bl	800220c <LCD_Write_Cmd>

	//Cargamos el caracter definido por el usuario en la CGRAM
	LCD_Write_Cmd( 0x40 );//					establece la direccion CGRAM desde 0
 80020ec:	2040      	movs	r0, #64	; 0x40
 80020ee:	f000 f88d 	bl	800220c <LCD_Write_Cmd>
	p = &UserFont[0][0];
 80020f2:	4b12      	ldr	r3, [pc, #72]	; (800213c <LCD_Init+0x19c>)
 80020f4:	607b      	str	r3, [r7, #4]

	for( int i = 0; i < sizeof( UserFont ); i++, p++ )
 80020f6:	2300      	movs	r3, #0
 80020f8:	603b      	str	r3, [r7, #0]
 80020fa:	e00c      	b.n	8002116 <LCD_Init+0x176>
		LCD_Put_Char( *p );
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f993 3000 	ldrsb.w	r3, [r3]
 8002102:	b2db      	uxtb	r3, r3
 8002104:	4618      	mov	r0, r3
 8002106:	f000 f895 	bl	8002234 <LCD_Put_Char>
	for( int i = 0; i < sizeof( UserFont ); i++, p++ )
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	3301      	adds	r3, #1
 800210e:	603b      	str	r3, [r7, #0]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	3301      	adds	r3, #1
 8002114:	607b      	str	r3, [r7, #4]
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	2b3f      	cmp	r3, #63	; 0x3f
 800211a:	d9ef      	bls.n	80020fc <LCD_Init+0x15c>

	/*	Set DDRAM address in address			*/
	LCD_Write_Cmd( 0x80 );//
 800211c:	2080      	movs	r0, #128	; 0x80
 800211e:	f000 f875 	bl	800220c <LCD_Write_Cmd>
}
 8002122:	bf00      	nop
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	40021000 	.word	0x40021000
 8002130:	40011000 	.word	0x40011000
 8002134:	fff11111 	.word	0xfff11111
 8002138:	00011111 	.word	0x00011111
 800213c:	080071e0 	.word	0x080071e0

08002140 <LCD_Out_Data4>:

//Funcion que genera un strobe en el LCD
void LCD_Out_Data4(uint8_t val){
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	71fb      	strb	r3, [r7, #7]
	if( ( val & 0x01U ) == 0x01U )//				Bit[0]
 800214a:	79fb      	ldrb	r3, [r7, #7]
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	2b00      	cmp	r3, #0
 8002152:	d004      	beq.n	800215e <LCD_Out_Data4+0x1e>
		GPIOC->BSRR	=	LCD_D4_PIN_HIGH;
 8002154:	4b1b      	ldr	r3, [pc, #108]	; (80021c4 <LCD_Out_Data4+0x84>)
 8002156:	f44f 7200 	mov.w	r2, #512	; 0x200
 800215a:	611a      	str	r2, [r3, #16]
 800215c:	e003      	b.n	8002166 <LCD_Out_Data4+0x26>
	else
		GPIOC->BSRR	=	LCD_D4_PIN_LOW;
 800215e:	4b19      	ldr	r3, [pc, #100]	; (80021c4 <LCD_Out_Data4+0x84>)
 8002160:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002164:	611a      	str	r2, [r3, #16]

	if( ( val & 0x02U ) == 0x02U )//				Bit[1]
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	f003 0302 	and.w	r3, r3, #2
 800216c:	2b00      	cmp	r3, #0
 800216e:	d004      	beq.n	800217a <LCD_Out_Data4+0x3a>
		GPIOC->BSRR	=	LCD_D5_PIN_HIGH;
 8002170:	4b14      	ldr	r3, [pc, #80]	; (80021c4 <LCD_Out_Data4+0x84>)
 8002172:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002176:	611a      	str	r2, [r3, #16]
 8002178:	e003      	b.n	8002182 <LCD_Out_Data4+0x42>
	else
		GPIOC->BSRR	=	LCD_D5_PIN_LOW;
 800217a:	4b12      	ldr	r3, [pc, #72]	; (80021c4 <LCD_Out_Data4+0x84>)
 800217c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002180:	611a      	str	r2, [r3, #16]

	if( ( val & 0x04U ) == 0x04U )//				Bit[2]
 8002182:	79fb      	ldrb	r3, [r7, #7]
 8002184:	f003 0304 	and.w	r3, r3, #4
 8002188:	2b00      	cmp	r3, #0
 800218a:	d004      	beq.n	8002196 <LCD_Out_Data4+0x56>
		GPIOC->BSRR	=	LCD_D6_PIN_HIGH;
 800218c:	4b0d      	ldr	r3, [pc, #52]	; (80021c4 <LCD_Out_Data4+0x84>)
 800218e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002192:	611a      	str	r2, [r3, #16]
 8002194:	e003      	b.n	800219e <LCD_Out_Data4+0x5e>
	else
		GPIOC->BSRR	=	LCD_D6_PIN_LOW;
 8002196:	4b0b      	ldr	r3, [pc, #44]	; (80021c4 <LCD_Out_Data4+0x84>)
 8002198:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800219c:	611a      	str	r2, [r3, #16]

	if( ( val & 0x08U ) == 0x08U )//				Bit[3]
 800219e:	79fb      	ldrb	r3, [r7, #7]
 80021a0:	f003 0308 	and.w	r3, r3, #8
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d004      	beq.n	80021b2 <LCD_Out_Data4+0x72>
		GPIOC->BSRR	=	LCD_D7_PIN_HIGH;
 80021a8:	4b06      	ldr	r3, [pc, #24]	; (80021c4 <LCD_Out_Data4+0x84>)
 80021aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80021ae:	611a      	str	r2, [r3, #16]
	else
		GPIOC->BSRR	=	LCD_D7_PIN_LOW;
}
 80021b0:	e003      	b.n	80021ba <LCD_Out_Data4+0x7a>
		GPIOC->BSRR	=	LCD_D7_PIN_LOW;
 80021b2:	4b04      	ldr	r3, [pc, #16]	; (80021c4 <LCD_Out_Data4+0x84>)
 80021b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021b8:	611a      	str	r2, [r3, #16]
}
 80021ba:	bf00      	nop
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	bc80      	pop	{r7}
 80021c2:	4770      	bx	lr
 80021c4:	40011000 	.word	0x40011000

080021c8 <LCD_Write_Byte>:

//Funcion que escribe 1 byte de datos en el LCD
void LCD_Write_Byte(uint8_t val){
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	4603      	mov	r3, r0
 80021d0:	71fb      	strb	r3, [r7, #7]
	LCD_Out_Data4( ( val >> 4 ) & 0x0FU );
 80021d2:	79fb      	ldrb	r3, [r7, #7]
 80021d4:	091b      	lsrs	r3, r3, #4
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	4618      	mov	r0, r3
 80021da:	f7ff ffb1 	bl	8002140 <LCD_Out_Data4>
	LCD_Pulse_EN( );
 80021de:	f000 f88b 	bl	80022f8 <LCD_Pulse_EN>
	LCD_Out_Data4( val & 0x0FU );
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	f003 030f 	and.w	r3, r3, #15
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7ff ffa8 	bl	8002140 <LCD_Out_Data4>
	LCD_Pulse_EN( );
 80021f0:	f000 f882 	bl	80022f8 <LCD_Pulse_EN>
	while( LCD_Busy( ) );
 80021f4:	bf00      	nop
 80021f6:	f000 f82f 	bl	8002258 <LCD_Busy>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d1fa      	bne.n	80021f6 <LCD_Write_Byte+0x2e>
}
 8002200:	bf00      	nop
 8002202:	bf00      	nop
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
	...

0800220c <LCD_Write_Cmd>:

//Funcion que escribe un comando en el LCD
void LCD_Write_Cmd(uint8_t val){
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]
	GPIOC->BSRR	=	LCD_RS_PIN_LOW;//			RS=0 (seleccion de comando)
 8002216:	4b06      	ldr	r3, [pc, #24]	; (8002230 <LCD_Write_Cmd+0x24>)
 8002218:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800221c:	611a      	str	r2, [r3, #16]
	LCD_Write_Byte( val );
 800221e:	79fb      	ldrb	r3, [r7, #7]
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff ffd1 	bl	80021c8 <LCD_Write_Byte>
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40011000 	.word	0x40011000

08002234 <LCD_Put_Char>:

//Escribe un caracter ASCII en el LCD
void LCD_Put_Char(uint8_t c){
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	4603      	mov	r3, r0
 800223c:	71fb      	strb	r3, [r7, #7]
	GPIOC->BSRR	=	LCD_RS_PIN_HIGH;//			RS=1 (seleccion de caracteres)
 800223e:	4b05      	ldr	r3, [pc, #20]	; (8002254 <LCD_Put_Char+0x20>)
 8002240:	2240      	movs	r2, #64	; 0x40
 8002242:	611a      	str	r2, [r3, #16]
	LCD_Write_Byte( c );
 8002244:	79fb      	ldrb	r3, [r7, #7]
 8002246:	4618      	mov	r0, r3
 8002248:	f7ff ffbe 	bl	80021c8 <LCD_Write_Byte>
}
 800224c:	bf00      	nop
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	40011000 	.word	0x40011000

08002258 <LCD_Busy>:
			LCD_Put_Char( ch[ i ] );
	}
}

//Funcion que provoca tiempos de espera en el LCD
char LCD_Busy(void){
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
/**
  * Configuracion de D7 as input floating
  */
	GPIOC->CRH	&=	~( 0x2UL << 18U ) & ~( 0x3UL << 16U );
 800225c:	4b25      	ldr	r3, [pc, #148]	; (80022f4 <LCD_Busy+0x9c>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	4a24      	ldr	r2, [pc, #144]	; (80022f4 <LCD_Busy+0x9c>)
 8002262:	f423 2330 	bic.w	r3, r3, #720896	; 0xb0000
 8002266:	6053      	str	r3, [r2, #4]
	GPIOC->CRH	|=   	 ( 0x1UL << 18U );
 8002268:	4b22      	ldr	r3, [pc, #136]	; (80022f4 <LCD_Busy+0x9c>)
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	4a21      	ldr	r2, [pc, #132]	; (80022f4 <LCD_Busy+0x9c>)
 800226e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002272:	6053      	str	r3, [r2, #4]
	GPIOC->BSRR	 =	 LCD_RS_PIN_LOW;
 8002274:	4b1f      	ldr	r3, [pc, #124]	; (80022f4 <LCD_Busy+0x9c>)
 8002276:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800227a:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_RW_PIN_HIGH;
 800227c:	4b1d      	ldr	r3, [pc, #116]	; (80022f4 <LCD_Busy+0x9c>)
 800227e:	2280      	movs	r2, #128	; 0x80
 8002280:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_EN_PIN_HIGH;
 8002282:	4b1c      	ldr	r3, [pc, #112]	; (80022f4 <LCD_Busy+0x9c>)
 8002284:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002288:	611a      	str	r2, [r3, #16]
	USER_TIM9_Delay();//	100us
 800228a:	f000 fe17 	bl	8002ebc <USER_TIM9_Delay>
	if(( GPIOC->IDR	& LCD_D7_PIN_HIGH )) {//			if D7 is set, then
 800228e:	4b19      	ldr	r3, [pc, #100]	; (80022f4 <LCD_Busy+0x9c>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d015      	beq.n	80022c6 <LCD_Busy+0x6e>
		GPIOC->BSRR	= 	LCD_EN_PIN_LOW;
 800229a:	4b16      	ldr	r3, [pc, #88]	; (80022f4 <LCD_Busy+0x9c>)
 800229c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80022a0:	611a      	str	r2, [r3, #16]
		GPIOC->BSRR	=	LCD_RW_PIN_LOW;
 80022a2:	4b14      	ldr	r3, [pc, #80]	; (80022f4 <LCD_Busy+0x9c>)
 80022a4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80022a8:	611a      	str	r2, [r3, #16]
/**
  * Configuracion de D7 as output push-pull, 10 MHz speed
  */
		GPIOC->CRH	&=	~( 0x3UL << 18U ) & ~( 0x2UL << 16U );
 80022aa:	4b12      	ldr	r3, [pc, #72]	; (80022f4 <LCD_Busy+0x9c>)
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	4a11      	ldr	r2, [pc, #68]	; (80022f4 <LCD_Busy+0x9c>)
 80022b0:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 80022b4:	6053      	str	r3, [r2, #4]
		GPIOC->CRH	|=   	 ( 0x1UL << 16U );
 80022b6:	4b0f      	ldr	r3, [pc, #60]	; (80022f4 <LCD_Busy+0x9c>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	4a0e      	ldr	r2, [pc, #56]	; (80022f4 <LCD_Busy+0x9c>)
 80022bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022c0:	6053      	str	r3, [r2, #4]
		return 1;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e014      	b.n	80022f0 <LCD_Busy+0x98>
	} else {
		GPIOC->BSRR	= 	LCD_EN_PIN_LOW;
 80022c6:	4b0b      	ldr	r3, [pc, #44]	; (80022f4 <LCD_Busy+0x9c>)
 80022c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80022cc:	611a      	str	r2, [r3, #16]
		GPIOC->BSRR	=	LCD_RW_PIN_LOW;
 80022ce:	4b09      	ldr	r3, [pc, #36]	; (80022f4 <LCD_Busy+0x9c>)
 80022d0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80022d4:	611a      	str	r2, [r3, #16]
/**
  * Configuracion de D7 as output push-pull, 10 MHz speed
  */
		GPIOC->CRH	&=	~( 0x3UL << 18U ) & ~( 0x2UL << 16U );
 80022d6:	4b07      	ldr	r3, [pc, #28]	; (80022f4 <LCD_Busy+0x9c>)
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	4a06      	ldr	r2, [pc, #24]	; (80022f4 <LCD_Busy+0x9c>)
 80022dc:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 80022e0:	6053      	str	r3, [r2, #4]
		GPIOC->CRH	|=   	 ( 0x1UL << 16U );
 80022e2:	4b04      	ldr	r3, [pc, #16]	; (80022f4 <LCD_Busy+0x9c>)
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	4a03      	ldr	r2, [pc, #12]	; (80022f4 <LCD_Busy+0x9c>)
 80022e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022ec:	6053      	str	r3, [r2, #4]
		return 0;
 80022ee:	2300      	movs	r3, #0
	}
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	40011000 	.word	0x40011000

080022f8 <LCD_Pulse_EN>:

//Funcion que genera un pulso en el pin EN del LCD
void LCD_Pulse_EN(void){
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
	GPIOC->BSRR	=	LCD_EN_PIN_LOW;//
 80022fc:	4b09      	ldr	r3, [pc, #36]	; (8002324 <LCD_Pulse_EN+0x2c>)
 80022fe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002302:	611a      	str	r2, [r3, #16]
	USER_TIM10_Delay();//	10us
 8002304:	f000 fe24 	bl	8002f50 <USER_TIM10_Delay>
	GPIOC->BSRR	=	LCD_EN_PIN_HIGH;//			habilita pin EN ON
 8002308:	4b06      	ldr	r3, [pc, #24]	; (8002324 <LCD_Pulse_EN+0x2c>)
 800230a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800230e:	611a      	str	r2, [r3, #16]
	USER_TIM10_Delay();//	10us
 8002310:	f000 fe1e 	bl	8002f50 <USER_TIM10_Delay>
	GPIOC->BSRR	=	LCD_EN_PIN_LOW;//			habilita pin EN OFF
 8002314:	4b03      	ldr	r3, [pc, #12]	; (8002324 <LCD_Pulse_EN+0x2c>)
 8002316:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800231a:	611a      	str	r2, [r3, #16]
	USER_TIM11_Delay();//	1ms
 800231c:	f000 fe62 	bl	8002fe4 <USER_TIM11_Delay>
}
 8002320:	bf00      	nop
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40011000 	.word	0x40011000

08002328 <main>:
void USER_RCC_Init(void);
void USER_GPIO_Init(void);
float map(float x, float in_min, float in_max, float out_min, float out_max);

int main(void)
{	
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af02      	add	r7, sp, #8
	uint8_t col = 16;
 800232e:	2310      	movs	r3, #16
 8002330:	71fb      	strb	r3, [r7, #7]

  	USER_RCC_Init();
 8002332:	f000 f891 	bl	8002458 <USER_RCC_Init>
	USER_GPIO_Init();
 8002336:	f000 f8e9 	bl	800250c <USER_GPIO_Init>
  	USER_USART1_Init();
 800233a:	f000 fe69 	bl	8003010 <USER_USART1_Init>
	USER_TIM2_Init();
 800233e:	f000 fc01 	bl	8002b44 <USER_TIM2_Init>
	USER_TIM3_Init();
 8002342:	f000 fc63 	bl	8002c0c <USER_TIM3_Init>
	USER_TIM4_Init();
 8002346:	f000 fcc9 	bl	8002cdc <USER_TIM4_Init>
	USER_TIM5_Init();
 800234a:	f000 fd21 	bl	8002d90 <USER_TIM5_Init>
	USER_TIM9_Init();
 800234e:	f000 fd7b 	bl	8002e48 <USER_TIM9_Init>
	USER_TIM10_Init();
 8002352:	f000 fdc9 	bl	8002ee8 <USER_TIM10_Init>
	USER_TIM11_Init();
 8002356:	f000 fe11 	bl	8002f7c <USER_TIM11_Init>

	LCD_Init();
 800235a:	f7ff fe21 	bl	8001fa0 <LCD_Init>

	USER_ADC1_Init();
 800235e:	f7ff fdd5 	bl	8001f0c <USER_ADC1_Init>
	EngTrModel_initialize();
 8002362:	f7ff fdcb 	bl	8001efc <EngTrModel_initialize>
	// ROW 3 - 'C' | Left movement (not used for now)

  for(;;)
	{

		GPIOA->ODR ^= ( 0x1UL << 5U );
 8002366:	4b34      	ldr	r3, [pc, #208]	; (8002438 <main+0x110>)
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	4a33      	ldr	r2, [pc, #204]	; (8002438 <main+0x110>)
 800236c:	f083 0320 	eor.w	r3, r3, #32
 8002370:	60d3      	str	r3, [r2, #12]
		USER_TIM4_Delay();
 8002372:	f000 fcf7 	bl	8002d64 <USER_TIM4_Delay>

		// Reads the value from the potentiometer
		uint16_t pot_value = USER_ADC1_Read();
 8002376:	f7ff fdfd 	bl	8001f74 <USER_ADC1_Read>
 800237a:	4603      	mov	r3, r0
 800237c:	80bb      	strh	r3, [r7, #4]

		// Scales the potentiometer value to the range of acceleration (0 to 100)
		float acceleration = map(pot_value, 0, 4095, 0, 100);
 800237e:	88bb      	ldrh	r3, [r7, #4]
 8002380:	4618      	mov	r0, r3
 8002382:	f7fe fcb7 	bl	8000cf4 <__aeabi_ui2f>
 8002386:	4b2d      	ldr	r3, [pc, #180]	; (800243c <main+0x114>)
 8002388:	9300      	str	r3, [sp, #0]
 800238a:	f04f 0300 	mov.w	r3, #0
 800238e:	4a2c      	ldr	r2, [pc, #176]	; (8002440 <main+0x118>)
 8002390:	f04f 0100 	mov.w	r1, #0
 8002394:	f000 f91a 	bl	80025cc <map>
 8002398:	6038      	str	r0, [r7, #0]

		// Key 'B' is pressed and executes brake
		if ( !(ROW2_PIN) ) {
 800239a:	4b2a      	ldr	r3, [pc, #168]	; (8002444 <main+0x11c>)
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	f003 0320 	and.w	r3, r3, #32
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d115      	bne.n	80023d2 <main+0xaa>
			
			USER_TIM2_Delay(); // 10ms delay for debounce
 80023a6:	f000 fc1a 	bl	8002bde <USER_TIM2_Delay>

			if ( !(ROW2_PIN) ) {
 80023aa:	4b26      	ldr	r3, [pc, #152]	; (8002444 <main+0x11c>)
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 0320 	and.w	r3, r3, #32
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d11c      	bne.n	80023f0 <main+0xc8>
				EngTrModel_U.Throttle = 0.0;
 80023b6:	4924      	ldr	r1, [pc, #144]	; (8002448 <main+0x120>)
 80023b8:	f04f 0200 	mov.w	r2, #0
 80023bc:	f04f 0300 	mov.w	r3, #0
 80023c0:	e9c1 2300 	strd	r2, r3, [r1]
				EngTrModel_U.BrakeTorque = 100.0;
 80023c4:	4920      	ldr	r1, [pc, #128]	; (8002448 <main+0x120>)
 80023c6:	f04f 0200 	mov.w	r2, #0
 80023ca:	4b20      	ldr	r3, [pc, #128]	; (800244c <main+0x124>)
 80023cc:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80023d0:	e00e      	b.n	80023f0 <main+0xc8>
			}
		} else {
			EngTrModel_U.Throttle = acceleration;
 80023d2:	6838      	ldr	r0, [r7, #0]
 80023d4:	f7fe f838 	bl	8000448 <__aeabi_f2d>
 80023d8:	4602      	mov	r2, r0
 80023da:	460b      	mov	r3, r1
 80023dc:	491a      	ldr	r1, [pc, #104]	; (8002448 <main+0x120>)
 80023de:	e9c1 2300 	strd	r2, r3, [r1]
			EngTrModel_U.BrakeTorque = 0.0;
 80023e2:	4919      	ldr	r1, [pc, #100]	; (8002448 <main+0x120>)
 80023e4:	f04f 0200 	mov.w	r2, #0
 80023e8:	f04f 0300 	mov.w	r3, #0
 80023ec:	e9c1 2302 	strd	r2, r3, [r1, #8]
		}

		// calculate the model output values
		EngTrModel_step();
 80023f0:	f7ff faaa 	bl	8001948 <EngTrModel_step>

		// set the values in the msgs
		msg[2] = (uint8_t) EngTrModel_Y.EngineSpeed;
 80023f4:	4b16      	ldr	r3, [pc, #88]	; (8002450 <main+0x128>)
 80023f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023fa:	4610      	mov	r0, r2
 80023fc:	4619      	mov	r1, r3
 80023fe:	f7fe fb53 	bl	8000aa8 <__aeabi_d2uiz>
 8002402:	4603      	mov	r3, r0
 8002404:	b2da      	uxtb	r2, r3
 8002406:	4b13      	ldr	r3, [pc, #76]	; (8002454 <main+0x12c>)
 8002408:	709a      	strb	r2, [r3, #2]
		msg[4] = (uint8_t) EngTrModel_Y.VehicleSpeed;
 800240a:	4b11      	ldr	r3, [pc, #68]	; (8002450 <main+0x128>)
 800240c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002410:	4610      	mov	r0, r2
 8002412:	4619      	mov	r1, r3
 8002414:	f7fe fb48 	bl	8000aa8 <__aeabi_d2uiz>
 8002418:	4603      	mov	r3, r0
 800241a:	b2da      	uxtb	r2, r3
 800241c:	4b0d      	ldr	r3, [pc, #52]	; (8002454 <main+0x12c>)
 800241e:	711a      	strb	r2, [r3, #4]
		msg[6] = (uint8_t) EngTrModel_Y.Gear;
 8002420:	4b0b      	ldr	r3, [pc, #44]	; (8002450 <main+0x128>)
 8002422:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002426:	4610      	mov	r0, r2
 8002428:	4619      	mov	r1, r3
 800242a:	f7fe fb3d 	bl	8000aa8 <__aeabi_d2uiz>
 800242e:	4603      	mov	r3, r0
 8002430:	b2da      	uxtb	r2, r3
 8002432:	4b08      	ldr	r3, [pc, #32]	; (8002454 <main+0x12c>)
 8002434:	719a      	strb	r2, [r3, #6]
	{
 8002436:	e796      	b.n	8002366 <main+0x3e>
 8002438:	40010800 	.word	0x40010800
 800243c:	42c80000 	.word	0x42c80000
 8002440:	457ff000 	.word	0x457ff000
 8002444:	40010c00 	.word	0x40010c00
 8002448:	20000258 	.word	0x20000258
 800244c:	40590000 	.word	0x40590000
 8002450:	20000268 	.word	0x20000268
 8002454:	20000000 	.word	0x20000000

08002458 <USER_RCC_Init>:
		// printf("Engine Speed: %f\r\n", EngTrModel_Y.EngineSpeed);
		// printf("Gear: %f\r\n", EngTrModel_Y.Gear);
	}
}

void USER_RCC_Init(void){
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
	
	/* System Clock (SYSCLK) configuration for 64 MHz */
	
	FLASH->ACR	&=	~( 0x5UL << 0U ); // two wait states latency, if SYSCLK > 48 MHz
 800245c:	4b29      	ldr	r3, [pc, #164]	; (8002504 <USER_RCC_Init+0xac>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a28      	ldr	r2, [pc, #160]	; (8002504 <USER_RCC_Init+0xac>)
 8002462:	f023 0305 	bic.w	r3, r3, #5
 8002466:	6013      	str	r3, [r2, #0]
	FLASH->ACR	|=	( 0x2UL << 0U ); // two wait states latency, if SYSCLK > 48 MHz
 8002468:	4b26      	ldr	r3, [pc, #152]	; (8002504 <USER_RCC_Init+0xac>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a25      	ldr	r2, [pc, #148]	; (8002504 <USER_RCC_Init+0xac>)
 800246e:	f043 0302 	orr.w	r3, r3, #2
 8002472:	6013      	str	r3, [r2, #0]
	RCC->CFGR	&=	~( 0x1UL << 16U ) // PLL HSI clock /2 selected as PLL input clock
 8002474:	4b24      	ldr	r3, [pc, #144]	; (8002508 <USER_RCC_Init+0xb0>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	4a23      	ldr	r2, [pc, #140]	; (8002508 <USER_RCC_Init+0xb0>)
 800247a:	f423 339d 	bic.w	r3, r3, #80384	; 0x13a00
 800247e:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8002482:	6053      	str	r3, [r2, #4]
				&	~( 0x7UL << 11U ) // APB2 prescaler /1
				&	~( 0x3UL << 8U ) // APB1 prescaler /2 (APB1 must not exceed 36 MHz)
				&	~( 0xFUL << 4U ); // AHB prescaler /1
	RCC->CFGR	|=	 ( 0xFUL << 18U ) // PLL input clock x 16 (PLLMUL bits)
 8002484:	4b20      	ldr	r3, [pc, #128]	; (8002508 <USER_RCC_Init+0xb0>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	4a1f      	ldr	r2, [pc, #124]	; (8002508 <USER_RCC_Init+0xb0>)
 800248a:	f443 1370 	orr.w	r3, r3, #3932160	; 0x3c0000
 800248e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002492:	6053      	str	r3, [r2, #4]
				|	 ( 0x4UL << 8U ); // APB1 prescaler / 2
	RCC->CR		|=	 ( 0x1UL << 24U ); // PLL2 on
 8002494:	4b1c      	ldr	r3, [pc, #112]	; (8002508 <USER_RCC_Init+0xb0>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a1b      	ldr	r2, [pc, #108]	; (8002508 <USER_RCC_Init+0xb0>)
 800249a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800249e:	6013      	str	r3, [r2, #0]
	while ( !(RCC->CR & ~( 0x1UL << 25U ))); // Wait until PLL is locked
 80024a0:	bf00      	nop
 80024a2:	4b19      	ldr	r3, [pc, #100]	; (8002508 <USER_RCC_Init+0xb0>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d0f9      	beq.n	80024a2 <USER_RCC_Init+0x4a>
	RCC->CFGR	&=	~( 0x1UL << 0U ); // PLL used as system clock (SW bits)
 80024ae:	4b16      	ldr	r3, [pc, #88]	; (8002508 <USER_RCC_Init+0xb0>)
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	4a15      	ldr	r2, [pc, #84]	; (8002508 <USER_RCC_Init+0xb0>)
 80024b4:	f023 0301 	bic.w	r3, r3, #1
 80024b8:	6053      	str	r3, [r2, #4]
	RCC->CFGR	|=	 ( 0x2UL << 0U ); // PLL used as system clock (SW bits)
 80024ba:	4b13      	ldr	r3, [pc, #76]	; (8002508 <USER_RCC_Init+0xb0>)
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	4a12      	ldr	r2, [pc, #72]	; (8002508 <USER_RCC_Init+0xb0>)
 80024c0:	f043 0302 	orr.w	r3, r3, #2
 80024c4:	6053      	str	r3, [r2, #4]
	while ( 0x8UL != ( RCC->CFGR & 0xCUL )); // Wait until PLL is switched
 80024c6:	bf00      	nop
 80024c8:	4b0f      	ldr	r3, [pc, #60]	; (8002508 <USER_RCC_Init+0xb0>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f003 030c 	and.w	r3, r3, #12
 80024d0:	2b08      	cmp	r3, #8
 80024d2:	d1f9      	bne.n	80024c8 <USER_RCC_Init+0x70>

	RCC->CFGR	|=	 ( 0x3UL << 14U ); // PCLK2 divided by 8. PCLK2 is 64MHz and ADC clock is for 8 MHz
 80024d4:	4b0c      	ldr	r3, [pc, #48]	; (8002508 <USER_RCC_Init+0xb0>)
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	4a0b      	ldr	r2, [pc, #44]	; (8002508 <USER_RCC_Init+0xb0>)
 80024da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024de:	6053      	str	r3, [r2, #4]
	// Clock for the ADC peripheral is configured. Must not exceed 14 MHz

	RCC->APB1ENR	|=	( 0x1UL << 0U ) // TIM2 clock enable
 80024e0:	4b09      	ldr	r3, [pc, #36]	; (8002508 <USER_RCC_Init+0xb0>)
 80024e2:	69db      	ldr	r3, [r3, #28]
 80024e4:	4a08      	ldr	r2, [pc, #32]	; (8002508 <USER_RCC_Init+0xb0>)
 80024e6:	f043 030f 	orr.w	r3, r3, #15
 80024ea:	61d3      	str	r3, [r2, #28]
					| ( 0x1UL << 1U ) 	// TIM3 clock enable
					| ( 0x1UL << 2U ) 	// TIM4 clock enable
					| ( 0x1UL << 3U );	// TIM5 clock enable

	RCC->APB2ENR 	|= ( 0x1UL << 2U ) // IO Port A clock enable
 80024ec:	4b06      	ldr	r3, [pc, #24]	; (8002508 <USER_RCC_Init+0xb0>)
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	4a05      	ldr	r2, [pc, #20]	; (8002508 <USER_RCC_Init+0xb0>)
 80024f2:	f443 1361 	orr.w	r3, r3, #3686400	; 0x384000
 80024f6:	f443 7307 	orr.w	r3, r3, #540	; 0x21c
 80024fa:	6193      	str	r3, [r2, #24]
					| ( 0x1UL << 4U ) // IO Port C clock enable
					| ( 0x1UL << 9U ) // Configured ADC1 clock is enabled
					| ( 0x1UL << 19U ) // TIM9 clock enable
					| ( 0x1UL << 20U ) // TIM10 clock enable
					| ( 0x1UL << 21U ); // TIM11 clock enable
}
 80024fc:	bf00      	nop
 80024fe:	46bd      	mov	sp, r7
 8002500:	bc80      	pop	{r7}
 8002502:	4770      	bx	lr
 8002504:	40022000 	.word	0x40022000
 8002508:	40021000 	.word	0x40021000

0800250c <USER_GPIO_Init>:

void USER_GPIO_Init(void){
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0

	// TEST LED
	// clear bits to remove trash values
	GPIOA->CRL 	&= 	~( 0x3UL << 22U )
 8002510:	4b2c      	ldr	r3, [pc, #176]	; (80025c4 <USER_GPIO_Init+0xb8>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a2b      	ldr	r2, [pc, #172]	; (80025c4 <USER_GPIO_Init+0xb8>)
 8002516:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 800251a:	6013      	str	r3, [r2, #0]
				& 	~( 0x2UL << 20U );

	// set bits to configure
	GPIOA->CRL	|= ( 0x1UL << 20U ); // output, 10mhz
 800251c:	4b29      	ldr	r3, [pc, #164]	; (80025c4 <USER_GPIO_Init+0xb8>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a28      	ldr	r2, [pc, #160]	; (80025c4 <USER_GPIO_Init+0xb8>)
 8002522:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002526:	6013      	str	r3, [r2, #0]

	// 4x4 Keypad GPIOs

	// PB4: 'A' | Right movement
	GPIOB->CRL &=  ~( 0x3UL << 18U ) & ~( 0x3UL << 16U ); // Clear to CNF and MODE bits
 8002528:	4b27      	ldr	r3, [pc, #156]	; (80025c8 <USER_GPIO_Init+0xbc>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a26      	ldr	r2, [pc, #152]	; (80025c8 <USER_GPIO_Init+0xbc>)
 800252e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8002532:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |=	( 0x2UL << 18U ); // CNF of PB4: Input with pull-up/pull-down
 8002534:	4b24      	ldr	r3, [pc, #144]	; (80025c8 <USER_GPIO_Init+0xbc>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a23      	ldr	r2, [pc, #140]	; (80025c8 <USER_GPIO_Init+0xbc>)
 800253a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800253e:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |=	( 0x0UL << 16U ); // MODE of PB4: Input mode (reset state)
 8002540:	4b21      	ldr	r3, [pc, #132]	; (80025c8 <USER_GPIO_Init+0xbc>)
 8002542:	4a21      	ldr	r2, [pc, #132]	; (80025c8 <USER_GPIO_Init+0xbc>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6013      	str	r3, [r2, #0]
	GPIOB->ODR |=	( 0x1UL <<  4U); // ODR of PB4: Input pull-up
 8002548:	4b1f      	ldr	r3, [pc, #124]	; (80025c8 <USER_GPIO_Init+0xbc>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	4a1e      	ldr	r2, [pc, #120]	; (80025c8 <USER_GPIO_Init+0xbc>)
 800254e:	f043 0310 	orr.w	r3, r3, #16
 8002552:	60d3      	str	r3, [r2, #12]
	
	// PB5: 'B' | Brake
	GPIOB->CRL &=  ~( 0x3UL << 22U ) & ~( 0x3UL << 20U ); // Clear to CNF and MODE bits
 8002554:	4b1c      	ldr	r3, [pc, #112]	; (80025c8 <USER_GPIO_Init+0xbc>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a1b      	ldr	r2, [pc, #108]	; (80025c8 <USER_GPIO_Init+0xbc>)
 800255a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800255e:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |=	( 0x2UL << 22U ); // CNF of PB5: Input with pull-up/pull-down
 8002560:	4b19      	ldr	r3, [pc, #100]	; (80025c8 <USER_GPIO_Init+0xbc>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a18      	ldr	r2, [pc, #96]	; (80025c8 <USER_GPIO_Init+0xbc>)
 8002566:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800256a:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |=	( 0x0UL << 20U ); // MODE of PB5: Input mode (reset state)
 800256c:	4b16      	ldr	r3, [pc, #88]	; (80025c8 <USER_GPIO_Init+0xbc>)
 800256e:	4a16      	ldr	r2, [pc, #88]	; (80025c8 <USER_GPIO_Init+0xbc>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6013      	str	r3, [r2, #0]
	GPIOB->ODR |=	( 0x1UL <<  5U); // ODR of PB5: Input pull-up
 8002574:	4b14      	ldr	r3, [pc, #80]	; (80025c8 <USER_GPIO_Init+0xbc>)
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	4a13      	ldr	r2, [pc, #76]	; (80025c8 <USER_GPIO_Init+0xbc>)
 800257a:	f043 0320 	orr.w	r3, r3, #32
 800257e:	60d3      	str	r3, [r2, #12]

	// PB3: 'C' | Left movement
	GPIOB->CRL &=  ~( 0x3UL << 14U ) & ~( 0x3UL << 12U ); // Clear to CNF and MODE bits
 8002580:	4b11      	ldr	r3, [pc, #68]	; (80025c8 <USER_GPIO_Init+0xbc>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a10      	ldr	r2, [pc, #64]	; (80025c8 <USER_GPIO_Init+0xbc>)
 8002586:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800258a:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |=	( 0x2UL << 14U ); // CNF of PB3: Input with pull-up/pull-down
 800258c:	4b0e      	ldr	r3, [pc, #56]	; (80025c8 <USER_GPIO_Init+0xbc>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a0d      	ldr	r2, [pc, #52]	; (80025c8 <USER_GPIO_Init+0xbc>)
 8002592:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002596:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |=	( 0x0UL << 12U ); // MODE of PB3: Input mode (reset state)
 8002598:	4b0b      	ldr	r3, [pc, #44]	; (80025c8 <USER_GPIO_Init+0xbc>)
 800259a:	4a0b      	ldr	r2, [pc, #44]	; (80025c8 <USER_GPIO_Init+0xbc>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	6013      	str	r3, [r2, #0]
	GPIOB->ODR |=	( 0x1UL <<  3U); // ODR of PB3: Input pull-up
 80025a0:	4b09      	ldr	r3, [pc, #36]	; (80025c8 <USER_GPIO_Init+0xbc>)
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	4a08      	ldr	r2, [pc, #32]	; (80025c8 <USER_GPIO_Init+0xbc>)
 80025a6:	f043 0308 	orr.w	r3, r3, #8
 80025aa:	60d3      	str	r3, [r2, #12]
	// GPIOA->CRH |=	( 0x2UL << 10U ); // CNF of PA10: Input with pull-up/pull-down
	// GPIOA->CRH |=	( 0x0UL << 8U ); // MODE of PA10: Input mode (reset state)
	// GPIOA->ODR |=	( 0x1UL << 10U); // ODR of PA10: Input pull-up

	// PA0: Potenciometer Pin
	GPIOA->CRL |= 	( 0x0UL << 2U ); // CNF of PA0: Analog mode
 80025ac:	4b05      	ldr	r3, [pc, #20]	; (80025c4 <USER_GPIO_Init+0xb8>)
 80025ae:	4a05      	ldr	r2, [pc, #20]	; (80025c4 <USER_GPIO_Init+0xb8>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= 	( 0x0UL << 0U ); // MODE of PA0: Input mode (reset state)
 80025b4:	4b03      	ldr	r3, [pc, #12]	; (80025c4 <USER_GPIO_Init+0xb8>)
 80025b6:	4a03      	ldr	r2, [pc, #12]	; (80025c4 <USER_GPIO_Init+0xb8>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6013      	str	r3, [r2, #0]

}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr
 80025c4:	40010800 	.word	0x40010800
 80025c8:	40010c00 	.word	0x40010c00

080025cc <map>:

// Function to map a value from one range to another
float map(float x, float in_min, float in_max, float out_min, float out_max) {
 80025cc:	b590      	push	{r4, r7, lr}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
 80025d8:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80025da:	68b9      	ldr	r1, [r7, #8]
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f7fe fad7 	bl	8000b90 <__aeabi_fsub>
 80025e2:	4603      	mov	r3, r0
 80025e4:	461c      	mov	r4, r3
 80025e6:	6839      	ldr	r1, [r7, #0]
 80025e8:	6a38      	ldr	r0, [r7, #32]
 80025ea:	f7fe fad1 	bl	8000b90 <__aeabi_fsub>
 80025ee:	4603      	mov	r3, r0
 80025f0:	4619      	mov	r1, r3
 80025f2:	4620      	mov	r0, r4
 80025f4:	f7fe fbd6 	bl	8000da4 <__aeabi_fmul>
 80025f8:	4603      	mov	r3, r0
 80025fa:	461c      	mov	r4, r3
 80025fc:	68b9      	ldr	r1, [r7, #8]
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f7fe fac6 	bl	8000b90 <__aeabi_fsub>
 8002604:	4603      	mov	r3, r0
 8002606:	4619      	mov	r1, r3
 8002608:	4620      	mov	r0, r4
 800260a:	f7fe fc7f 	bl	8000f0c <__aeabi_fdiv>
 800260e:	4603      	mov	r3, r0
 8002610:	6839      	ldr	r1, [r7, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f7fe fabe 	bl	8000b94 <__addsf3>
 8002618:	4603      	mov	r3, r0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3714      	adds	r7, #20
 800261e:	46bd      	mov	sp, r7
 8002620:	bd90      	pop	{r4, r7, pc}
	...

08002624 <rtGetInf>:
/*
 * Initialize rtInf needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetInf(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b088      	sub	sp, #32
 8002628:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 800262a:	2340      	movs	r3, #64	; 0x40
 800262c:	617b      	str	r3, [r7, #20]
  real_T inf = 0.0;
 800262e:	f04f 0200 	mov.w	r2, #0
 8002632:	f04f 0300 	mov.w	r3, #0
 8002636:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	2b20      	cmp	r3, #32
 800263e:	d10a      	bne.n	8002656 <rtGetInf+0x32>
    inf = rtGetInfF();
 8002640:	f000 f836 	bl	80026b0 <rtGetInfF>
 8002644:	4603      	mov	r3, r0
 8002646:	4618      	mov	r0, r3
 8002648:	f7fd fefe 	bl	8000448 <__aeabi_f2d>
 800264c:	4602      	mov	r2, r0
 800264e:	460b      	mov	r3, r1
 8002650:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8002654:	e022      	b.n	800269c <rtGetInf+0x78>
  } else {
    uint16_T one = 1U;
 8002656:	2301      	movs	r3, #1
 8002658:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 800265a:	f107 0310 	add.w	r3, r7, #16
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	2b01      	cmp	r3, #1
 8002662:	bf14      	ite	ne
 8002664:	2301      	movne	r3, #1
 8002666:	2300      	moveq	r3, #0
 8002668:	b2db      	uxtb	r3, r3
 800266a:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 800266c:	7cfb      	ldrb	r3, [r7, #19]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d002      	beq.n	8002678 <rtGetInf+0x54>
 8002672:	2b01      	cmp	r3, #1
 8002674:	d009      	beq.n	800268a <rtGetInf+0x66>
 8002676:	e011      	b.n	800269c <rtGetInf+0x78>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FF00000U;
 8002678:	4b0c      	ldr	r3, [pc, #48]	; (80026ac <rtGetInf+0x88>)
 800267a:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 800267c:	2300      	movs	r3, #0
 800267e:	60bb      	str	r3, [r7, #8]
        inf = tmpVal.fltVal;
 8002680:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002684:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8002688:	e008      	b.n	800269c <rtGetInf+0x78>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FF00000U;
 800268a:	4b08      	ldr	r3, [pc, #32]	; (80026ac <rtGetInf+0x88>)
 800268c:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 800268e:	2300      	movs	r3, #0
 8002690:	607b      	str	r3, [r7, #4]
        inf = tmpVal.fltVal;
 8002692:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002696:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 800269a:	bf00      	nop
      }
    }
  }

  return inf;
 800269c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 80026a0:	4610      	mov	r0, r2
 80026a2:	4619      	mov	r1, r3
 80026a4:	3720      	adds	r7, #32
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	7ff00000 	.word	0x7ff00000

080026b0 <rtGetInfF>:
/*
 * Initialize rtInfF needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetInfF(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
  IEEESingle infF;
  infF.wordL.wordLuint = 0x7F800000U;
 80026b6:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 80026ba:	607b      	str	r3, [r7, #4]
  return infF.wordL.wordLreal;
 80026bc:	687b      	ldr	r3, [r7, #4]
}
 80026be:	4618      	mov	r0, r3
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bc80      	pop	{r7}
 80026c6:	4770      	bx	lr

080026c8 <rtGetMinusInf>:
/*
 * Initialize rtMinusInf needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetMinusInf(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b088      	sub	sp, #32
 80026cc:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 80026ce:	2340      	movs	r3, #64	; 0x40
 80026d0:	617b      	str	r3, [r7, #20]
  real_T minf = 0.0;
 80026d2:	f04f 0200 	mov.w	r2, #0
 80026d6:	f04f 0300 	mov.w	r3, #0
 80026da:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	2b20      	cmp	r3, #32
 80026e2:	d10a      	bne.n	80026fa <rtGetMinusInf+0x32>
    minf = rtGetMinusInfF();
 80026e4:	f000 f836 	bl	8002754 <rtGetMinusInfF>
 80026e8:	4603      	mov	r3, r0
 80026ea:	4618      	mov	r0, r3
 80026ec:	f7fd feac 	bl	8000448 <__aeabi_f2d>
 80026f0:	4602      	mov	r2, r0
 80026f2:	460b      	mov	r3, r1
 80026f4:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80026f8:	e022      	b.n	8002740 <rtGetMinusInf+0x78>
  } else {
    uint16_T one = 1U;
 80026fa:	2301      	movs	r3, #1
 80026fc:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 80026fe:	f107 0310 	add.w	r3, r7, #16
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	2b01      	cmp	r3, #1
 8002706:	bf14      	ite	ne
 8002708:	2301      	movne	r3, #1
 800270a:	2300      	moveq	r3, #0
 800270c:	b2db      	uxtb	r3, r3
 800270e:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 8002710:	7cfb      	ldrb	r3, [r7, #19]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d002      	beq.n	800271c <rtGetMinusInf+0x54>
 8002716:	2b01      	cmp	r3, #1
 8002718:	d009      	beq.n	800272e <rtGetMinusInf+0x66>
 800271a:	e011      	b.n	8002740 <rtGetMinusInf+0x78>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF00000U;
 800271c:	4b0c      	ldr	r3, [pc, #48]	; (8002750 <rtGetMinusInf+0x88>)
 800271e:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8002720:	2300      	movs	r3, #0
 8002722:	60bb      	str	r3, [r7, #8]
        minf = tmpVal.fltVal;
 8002724:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002728:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 800272c:	e008      	b.n	8002740 <rtGetMinusInf+0x78>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF00000U;
 800272e:	4b08      	ldr	r3, [pc, #32]	; (8002750 <rtGetMinusInf+0x88>)
 8002730:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8002732:	2300      	movs	r3, #0
 8002734:	607b      	str	r3, [r7, #4]
        minf = tmpVal.fltVal;
 8002736:	e9d7 2300 	ldrd	r2, r3, [r7]
 800273a:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 800273e:	bf00      	nop
      }
    }
  }

  return minf;
 8002740:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8002744:	4610      	mov	r0, r2
 8002746:	4619      	mov	r1, r3
 8002748:	3720      	adds	r7, #32
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	fff00000 	.word	0xfff00000

08002754 <rtGetMinusInfF>:
/*
 * Initialize rtMinusInfF needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetMinusInfF(void)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
  IEEESingle minfF;
  minfF.wordL.wordLuint = 0xFF800000U;
 800275a:	4b04      	ldr	r3, [pc, #16]	; (800276c <rtGetMinusInfF+0x18>)
 800275c:	607b      	str	r3, [r7, #4]
  return minfF.wordL.wordLreal;
 800275e:	687b      	ldr	r3, [r7, #4]
}
 8002760:	4618      	mov	r0, r3
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	bc80      	pop	{r7}
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	ff800000 	.word	0xff800000

08002770 <rtGetNaN>:
/*
 * Initialize rtNaN needed by the generated code.
 * NaN is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetNaN(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b088      	sub	sp, #32
 8002774:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 8002776:	2340      	movs	r3, #64	; 0x40
 8002778:	617b      	str	r3, [r7, #20]
  real_T nan = 0.0;
 800277a:	f04f 0200 	mov.w	r2, #0
 800277e:	f04f 0300 	mov.w	r3, #0
 8002782:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	2b20      	cmp	r3, #32
 800278a:	d10a      	bne.n	80027a2 <rtGetNaN+0x32>
    nan = rtGetNaNF();
 800278c:	f000 f838 	bl	8002800 <rtGetNaNF>
 8002790:	4603      	mov	r3, r0
 8002792:	4618      	mov	r0, r3
 8002794:	f7fd fe58 	bl	8000448 <__aeabi_f2d>
 8002798:	4602      	mov	r2, r0
 800279a:	460b      	mov	r3, r1
 800279c:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80027a0:	e024      	b.n	80027ec <rtGetNaN+0x7c>
  } else {
    uint16_T one = 1U;
 80027a2:	2301      	movs	r3, #1
 80027a4:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 80027a6:	f107 0310 	add.w	r3, r7, #16
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	bf14      	ite	ne
 80027b0:	2301      	movne	r3, #1
 80027b2:	2300      	moveq	r3, #0
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 80027b8:	7cfb      	ldrb	r3, [r7, #19]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d002      	beq.n	80027c4 <rtGetNaN+0x54>
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d009      	beq.n	80027d6 <rtGetNaN+0x66>
 80027c2:	e013      	b.n	80027ec <rtGetNaN+0x7c>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF80000U;
 80027c4:	4b0d      	ldr	r3, [pc, #52]	; (80027fc <rtGetNaN+0x8c>)
 80027c6:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 80027c8:	2300      	movs	r3, #0
 80027ca:	60bb      	str	r3, [r7, #8]
        nan = tmpVal.fltVal;
 80027cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027d0:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 80027d4:	e00a      	b.n	80027ec <rtGetNaN+0x7c>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FFFFFFFU;
 80027d6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80027da:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0xFFFFFFFFU;
 80027dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80027e0:	607b      	str	r3, [r7, #4]
        nan = tmpVal.fltVal;
 80027e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80027e6:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 80027ea:	bf00      	nop
      }
    }
  }

  return nan;
 80027ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 80027f0:	4610      	mov	r0, r2
 80027f2:	4619      	mov	r1, r3
 80027f4:	3720      	adds	r7, #32
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	fff80000 	.word	0xfff80000

08002800 <rtGetNaNF>:
/*
 * Initialize rtNaNF needed by the generated code.
 * NaN is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetNaNF(void)
{
 8002800:	b480      	push	{r7}
 8002802:	b085      	sub	sp, #20
 8002804:	af00      	add	r7, sp, #0
  IEEESingle nanF = { { 0 } };
 8002806:	f04f 0300 	mov.w	r3, #0
 800280a:	60bb      	str	r3, [r7, #8]

  uint16_T one = 1U;
 800280c:	2301      	movs	r3, #1
 800280e:	80fb      	strh	r3, [r7, #6]
  enum {
    LittleEndian,
    BigEndian
  } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 8002810:	1dbb      	adds	r3, r7, #6
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	2b01      	cmp	r3, #1
 8002816:	bf14      	ite	ne
 8002818:	2301      	movne	r3, #1
 800281a:	2300      	moveq	r3, #0
 800281c:	b2db      	uxtb	r3, r3
 800281e:	73fb      	strb	r3, [r7, #15]
  switch (machByteOrder) {
 8002820:	7bfb      	ldrb	r3, [r7, #15]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d002      	beq.n	800282c <rtGetNaNF+0x2c>
 8002826:	2b01      	cmp	r3, #1
 8002828:	d003      	beq.n	8002832 <rtGetNaNF+0x32>
 800282a:	e006      	b.n	800283a <rtGetNaNF+0x3a>
   case LittleEndian:
    {
      nanF.wordL.wordLuint = 0xFFC00000U;
 800282c:	4b06      	ldr	r3, [pc, #24]	; (8002848 <rtGetNaNF+0x48>)
 800282e:	60bb      	str	r3, [r7, #8]
      break;
 8002830:	e003      	b.n	800283a <rtGetNaNF+0x3a>
    }

   case BigEndian:
    {
      nanF.wordL.wordLuint = 0x7FFFFFFFU;
 8002832:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8002836:	60bb      	str	r3, [r7, #8]
      break;
 8002838:	bf00      	nop
    }
  }

  return nanF.wordL.wordLreal;
 800283a:	68bb      	ldr	r3, [r7, #8]
}
 800283c:	4618      	mov	r0, r3
 800283e:	3714      	adds	r7, #20
 8002840:	46bd      	mov	sp, r7
 8002842:	bc80      	pop	{r7}
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	ffc00000 	.word	0xffc00000

0800284c <rt_InitInfAndNaN>:
/*
 * Initialize the rtInf, rtMinusInf, and rtNaN needed by the
 * generated code. NaN is initialized as non-signaling. Assumes IEEE.
 */
void rt_InitInfAndNaN(size_t realSize)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  (void) (realSize);
  rtNaN = rtGetNaN();
 8002854:	f7ff ff8c 	bl	8002770 <rtGetNaN>
 8002858:	4602      	mov	r2, r0
 800285a:	460b      	mov	r3, r1
 800285c:	4911      	ldr	r1, [pc, #68]	; (80028a4 <rt_InitInfAndNaN+0x58>)
 800285e:	e9c1 2300 	strd	r2, r3, [r1]
  rtNaNF = rtGetNaNF();
 8002862:	f7ff ffcd 	bl	8002800 <rtGetNaNF>
 8002866:	4603      	mov	r3, r0
 8002868:	4a0f      	ldr	r2, [pc, #60]	; (80028a8 <rt_InitInfAndNaN+0x5c>)
 800286a:	6013      	str	r3, [r2, #0]
  rtInf = rtGetInf();
 800286c:	f7ff feda 	bl	8002624 <rtGetInf>
 8002870:	4602      	mov	r2, r0
 8002872:	460b      	mov	r3, r1
 8002874:	490d      	ldr	r1, [pc, #52]	; (80028ac <rt_InitInfAndNaN+0x60>)
 8002876:	e9c1 2300 	strd	r2, r3, [r1]
  rtInfF = rtGetInfF();
 800287a:	f7ff ff19 	bl	80026b0 <rtGetInfF>
 800287e:	4603      	mov	r3, r0
 8002880:	4a0b      	ldr	r2, [pc, #44]	; (80028b0 <rt_InitInfAndNaN+0x64>)
 8002882:	6013      	str	r3, [r2, #0]
  rtMinusInf = rtGetMinusInf();
 8002884:	f7ff ff20 	bl	80026c8 <rtGetMinusInf>
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	4909      	ldr	r1, [pc, #36]	; (80028b4 <rt_InitInfAndNaN+0x68>)
 800288e:	e9c1 2300 	strd	r2, r3, [r1]
  rtMinusInfF = rtGetMinusInfF();
 8002892:	f7ff ff5f 	bl	8002754 <rtGetMinusInfF>
 8002896:	4603      	mov	r3, r0
 8002898:	4a07      	ldr	r2, [pc, #28]	; (80028b8 <rt_InitInfAndNaN+0x6c>)
 800289a:	6013      	str	r3, [r2, #0]
}
 800289c:	bf00      	nop
 800289e:	3708      	adds	r7, #8
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20000290 	.word	0x20000290
 80028a8:	200002a0 	.word	0x200002a0
 80028ac:	20000280 	.word	0x20000280
 80028b0:	20000298 	.word	0x20000298
 80028b4:	20000288 	.word	0x20000288
 80028b8:	2000029c 	.word	0x2000029c

080028bc <rtIsInf>:

/* Test if value is infinite */
boolean_T rtIsInf(real_T value)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	e9c7 0100 	strd	r0, r1, [r7]
  return (boolean_T)((value==rtInf || value==rtMinusInf) ? 1U : 0U);
 80028c6:	4b0d      	ldr	r3, [pc, #52]	; (80028fc <rtIsInf+0x40>)
 80028c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80028d0:	f7fe f87a 	bl	80009c8 <__aeabi_dcmpeq>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d109      	bne.n	80028ee <rtIsInf+0x32>
 80028da:	4b09      	ldr	r3, [pc, #36]	; (8002900 <rtIsInf+0x44>)
 80028dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80028e4:	f7fe f870 	bl	80009c8 <__aeabi_dcmpeq>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <rtIsInf+0x36>
 80028ee:	2301      	movs	r3, #1
 80028f0:	e000      	b.n	80028f4 <rtIsInf+0x38>
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	20000280 	.word	0x20000280
 8002900:	20000288 	.word	0x20000288

08002904 <rtIsNaN>:
  return (boolean_T)(((value)==rtInfF || (value)==rtMinusInfF) ? 1U : 0U);
}

/* Test if value is not a number */
boolean_T rtIsNaN(real_T value)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b08a      	sub	sp, #40	; 0x28
 8002908:	af00      	add	r7, sp, #0
 800290a:	e9c7 0100 	strd	r0, r1, [r7]
  boolean_T result = (boolean_T) 0;
 800290e:	2300      	movs	r3, #0
 8002910:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 8002914:	2340      	movs	r3, #64	; 0x40
 8002916:	623b      	str	r3, [r7, #32]
  if (bitsPerReal == 32U) {
 8002918:	6a3b      	ldr	r3, [r7, #32]
 800291a:	2b20      	cmp	r3, #32
 800291c:	d10b      	bne.n	8002936 <rtIsNaN+0x32>
    result = rtIsNaNF((real32_T)value);
 800291e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002922:	f7fe f8e1 	bl	8000ae8 <__aeabi_d2f>
 8002926:	4603      	mov	r3, r0
 8002928:	4618      	mov	r0, r3
 800292a:	f000 f84d 	bl	80029c8 <rtIsNaNF>
 800292e:	4603      	mov	r3, r0
 8002930:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002934:	e040      	b.n	80029b8 <rtIsNaN+0xb4>
  } else {
    uint16_T one = 1U;
 8002936:	2301      	movs	r3, #1
 8002938:	83bb      	strh	r3, [r7, #28]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 800293a:	f107 031c 	add.w	r3, r7, #28
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	2b01      	cmp	r3, #1
 8002942:	bf14      	ite	ne
 8002944:	2301      	movne	r3, #1
 8002946:	2300      	moveq	r3, #0
 8002948:	b2db      	uxtb	r3, r3
 800294a:	77fb      	strb	r3, [r7, #31]
    switch (machByteOrder) {
 800294c:	7ffb      	ldrb	r3, [r7, #31]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d002      	beq.n	8002958 <rtIsNaN+0x54>
 8002952:	2b01      	cmp	r3, #1
 8002954:	d018      	beq.n	8002988 <rtIsNaN+0x84>
 8002956:	e02f      	b.n	80029b8 <rtIsNaN+0xb4>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.fltVal = value;
 8002958:	e9d7 2300 	ldrd	r2, r3, [r7]
 800295c:	e9c7 2304 	strd	r2, r3, [r7, #16]
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 8002960:	697a      	ldr	r2, [r7, #20]
 8002962:	4b18      	ldr	r3, [pc, #96]	; (80029c4 <rtIsNaN+0xc0>)
 8002964:	4013      	ands	r3, r2
                             0x7FF00000 &&
 8002966:	4a17      	ldr	r2, [pc, #92]	; (80029c4 <rtIsNaN+0xc0>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d109      	bne.n	8002980 <rtIsNaN+0x7c>
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	f3c3 0313 	ubfx	r3, r3, #0, #20
                             0x7FF00000 &&
 8002972:	2b00      	cmp	r3, #0
 8002974:	d102      	bne.n	800297c <rtIsNaN+0x78>
                              (tmpVal.bitVal.words.wordL != 0) ));
 8002976:	693b      	ldr	r3, [r7, #16]
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <rtIsNaN+0x7c>
                             0x7FF00000 &&
 800297c:	2301      	movs	r3, #1
 800297e:	e000      	b.n	8002982 <rtIsNaN+0x7e>
 8002980:	2300      	movs	r3, #0
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 8002982:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        break;
 8002986:	e017      	b.n	80029b8 <rtIsNaN+0xb4>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.fltVal = value;
 8002988:	e9d7 2300 	ldrd	r2, r3, [r7]
 800298c:	e9c7 2302 	strd	r2, r3, [r7, #8]
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 8002990:	68ba      	ldr	r2, [r7, #8]
 8002992:	4b0c      	ldr	r3, [pc, #48]	; (80029c4 <rtIsNaN+0xc0>)
 8002994:	4013      	ands	r3, r2
                             0x7FF00000 &&
 8002996:	4a0b      	ldr	r2, [pc, #44]	; (80029c4 <rtIsNaN+0xc0>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d109      	bne.n	80029b0 <rtIsNaN+0xac>
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	f3c3 0313 	ubfx	r3, r3, #0, #20
                             0x7FF00000 &&
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d102      	bne.n	80029ac <rtIsNaN+0xa8>
                              (tmpVal.bitVal.words.wordL != 0) ));
 80029a6:	68fb      	ldr	r3, [r7, #12]
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <rtIsNaN+0xac>
                             0x7FF00000 &&
 80029ac:	2301      	movs	r3, #1
 80029ae:	e000      	b.n	80029b2 <rtIsNaN+0xae>
 80029b0:	2300      	movs	r3, #0
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 80029b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        break;
 80029b6:	bf00      	nop
      }
    }
  }

  return result;
 80029b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3728      	adds	r7, #40	; 0x28
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	7ff00000 	.word	0x7ff00000

080029c8 <rtIsNaNF>:

/* Test if single-precision value is not a number */
boolean_T rtIsNaNF(real32_T value)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  IEEESingle tmp;
  tmp.wordL.wordLreal = value;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	60fb      	str	r3, [r7, #12]
  return (boolean_T)( (tmp.wordL.wordLuint & 0x7F800000) == 0x7F800000 &&
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f003 43ff 	and.w	r3, r3, #2139095040	; 0x7f800000
 80029da:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80029de:	d106      	bne.n	80029ee <rtIsNaNF+0x26>
                     (tmp.wordL.wordLuint & 0x007FFFFF) != 0 );
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f3c3 0316 	ubfx	r3, r3, #0, #23
  return (boolean_T)( (tmp.wordL.wordLuint & 0x7F800000) == 0x7F800000 &&
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d001      	beq.n	80029ee <rtIsNaNF+0x26>
 80029ea:	2301      	movs	r3, #1
 80029ec:	e000      	b.n	80029f0 <rtIsNaNF+0x28>
 80029ee:	2300      	movs	r3, #0
 80029f0:	b2db      	uxtb	r3, r3
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3714      	adds	r7, #20
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bc80      	pop	{r7}
 80029fa:	4770      	bx	lr

080029fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
  return 1;
 8002a00:	2301      	movs	r3, #1
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bc80      	pop	{r7}
 8002a08:	4770      	bx	lr

08002a0a <_kill>:

int _kill(int pid, int sig)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b082      	sub	sp, #8
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
 8002a12:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a14:	f001 f890 	bl	8003b38 <__errno>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2216      	movs	r2, #22
 8002a1c:	601a      	str	r2, [r3, #0]
  return -1;
 8002a1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3708      	adds	r7, #8
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <_exit>:

void _exit (int status)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b082      	sub	sp, #8
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a32:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f7ff ffe7 	bl	8002a0a <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a3c:	e7fe      	b.n	8002a3c <_exit+0x12>

08002a3e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b086      	sub	sp, #24
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	60f8      	str	r0, [r7, #12]
 8002a46:	60b9      	str	r1, [r7, #8]
 8002a48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	617b      	str	r3, [r7, #20]
 8002a4e:	e00a      	b.n	8002a66 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a50:	f3af 8000 	nop.w
 8002a54:	4601      	mov	r1, r0
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	1c5a      	adds	r2, r3, #1
 8002a5a:	60ba      	str	r2, [r7, #8]
 8002a5c:	b2ca      	uxtb	r2, r1
 8002a5e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	3301      	adds	r3, #1
 8002a64:	617b      	str	r3, [r7, #20]
 8002a66:	697a      	ldr	r2, [r7, #20]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	dbf0      	blt.n	8002a50 <_read+0x12>
  }

  return len;
 8002a6e:	687b      	ldr	r3, [r7, #4]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3718      	adds	r7, #24
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a80:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bc80      	pop	{r7}
 8002a8c:	4770      	bx	lr

08002a8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b083      	sub	sp, #12
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
 8002a96:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a9e:	605a      	str	r2, [r3, #4]
  return 0;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bc80      	pop	{r7}
 8002aaa:	4770      	bx	lr

08002aac <_isatty>:

int _isatty(int file)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ab4:	2301      	movs	r3, #1
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bc80      	pop	{r7}
 8002abe:	4770      	bx	lr

08002ac0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b085      	sub	sp, #20
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3714      	adds	r7, #20
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr

08002ad8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b086      	sub	sp, #24
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ae0:	4a14      	ldr	r2, [pc, #80]	; (8002b34 <_sbrk+0x5c>)
 8002ae2:	4b15      	ldr	r3, [pc, #84]	; (8002b38 <_sbrk+0x60>)
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002aec:	4b13      	ldr	r3, [pc, #76]	; (8002b3c <_sbrk+0x64>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d102      	bne.n	8002afa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002af4:	4b11      	ldr	r3, [pc, #68]	; (8002b3c <_sbrk+0x64>)
 8002af6:	4a12      	ldr	r2, [pc, #72]	; (8002b40 <_sbrk+0x68>)
 8002af8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002afa:	4b10      	ldr	r3, [pc, #64]	; (8002b3c <_sbrk+0x64>)
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4413      	add	r3, r2
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d207      	bcs.n	8002b18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b08:	f001 f816 	bl	8003b38 <__errno>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	220c      	movs	r2, #12
 8002b10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b16:	e009      	b.n	8002b2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b18:	4b08      	ldr	r3, [pc, #32]	; (8002b3c <_sbrk+0x64>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b1e:	4b07      	ldr	r3, [pc, #28]	; (8002b3c <_sbrk+0x64>)
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4413      	add	r3, r2
 8002b26:	4a05      	ldr	r2, [pc, #20]	; (8002b3c <_sbrk+0x64>)
 8002b28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3718      	adds	r7, #24
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	20005000 	.word	0x20005000
 8002b38:	00000400 	.word	0x00000400
 8002b3c:	200002a4 	.word	0x200002a4
 8002b40:	200003f8 	.word	0x200003f8

08002b44 <USER_TIM2_Init>:
/////////////
// TIMER 2 //
/////////////

// Function that initializes TIM2 with constant values from tim.h
void USER_TIM2_Init( void ){
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
	TIM2->SMCR &= ~(TIM2_SMCR_SMS); 	// Enable the internal clock source
 8002b48:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b52:	f023 0307 	bic.w	r3, r3, #7
 8002b56:	6093      	str	r3, [r2, #8]
	TIM2->CR1 &= ~(TIM2_CR1_EA); 		// Set edge-aligned mode
 8002b58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b62:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8002b66:	6013      	str	r3, [r2, #0]
	TIM2->CR1 &= ~(TIM2_CR1_UC); 		// Set up-counter mode
 8002b68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b72:	f023 0310 	bic.w	r3, r3, #16
 8002b76:	6013      	str	r3, [r2, #0]
	TIM2->CR1 &= ~(TIM2_CR1_UEV); 		// Set UEV enabled
 8002b78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b82:	f023 0302 	bic.w	r3, r3, #2
 8002b86:	6013      	str	r3, [r2, #0]

	USER_TIM2_Reset(); // Executes reset function
 8002b88:	f000 f804 	bl	8002b94 <USER_TIM2_Reset>

	USER_TIM2_Start(); // Executes start function
 8002b8c:	f000 f819 	bl	8002bc2 <USER_TIM2_Start>
}
 8002b90:	bf00      	nop
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <USER_TIM2_Reset>:

// Set/Reset the values needed to count 1s
void USER_TIM2_Reset( void ){
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0
	TIM2->SR &= ~(TIM2_SR_UIF);			// Clear the timer update interrupt flag
 8002b98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ba2:	f023 0301 	bic.w	r3, r3, #1
 8002ba6:	6113      	str	r3, [r2, #16]
	TIM2->CNT = TIM2_CNT;				// Set initial count
 8002ba8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002bac:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8002bb0:	625a      	str	r2, [r3, #36]	; 0x24
	TIM2->PSC = TIM2_PSC;				// Set prescaler
 8002bb2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002bb6:	2209      	movs	r2, #9
 8002bb8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002bba:	bf00      	nop
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bc80      	pop	{r7}
 8002bc0:	4770      	bx	lr

08002bc2 <USER_TIM2_Start>:

// Start the counting
void USER_TIM2_Start( void ){
 8002bc2:	b480      	push	{r7}
 8002bc4:	af00      	add	r7, sp, #0
	TIM2->CR1 |= TIM2_CR1_CEN;			// Start counting
 8002bc6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002bd0:	f043 0301 	orr.w	r3, r3, #1
 8002bd4:	6013      	str	r3, [r2, #0]
}
 8002bd6:	bf00      	nop
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bc80      	pop	{r7}
 8002bdc:	4770      	bx	lr

08002bde <USER_TIM2_Delay>:

// Wait until the timer overflows and stop the timer
void USER_TIM2_Delay( void ){
 8002bde:	b480      	push	{r7}
 8002be0:	af00      	add	r7, sp, #0
	while(!( TIM2->SR & TIM2_SR_UIF ));
 8002be2:	bf00      	nop
 8002be4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0f8      	beq.n	8002be4 <USER_TIM2_Delay+0x6>

	TIM2->CR1 &= ~(TIM2_CR1_CEN);		// Stop the timer
 8002bf2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002bfc:	f023 0301 	bic.w	r3, r3, #1
 8002c00:	6013      	str	r3, [r2, #0]
}
 8002c02:	bf00      	nop
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bc80      	pop	{r7}
 8002c08:	4770      	bx	lr
	...

08002c0c <USER_TIM3_Init>:
/////////////
// TIMER 3 //
/////////////

// Function that initializes TIM3 with constant values from tim.h
void USER_TIM3_Init( void ){
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
	TIM3->SMCR &= ~(TIM3_SMCR_SMS); 	// Enable the internal clock source
 8002c10:	4b14      	ldr	r3, [pc, #80]	; (8002c64 <USER_TIM3_Init+0x58>)
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	4a13      	ldr	r2, [pc, #76]	; (8002c64 <USER_TIM3_Init+0x58>)
 8002c16:	f023 0307 	bic.w	r3, r3, #7
 8002c1a:	6093      	str	r3, [r2, #8]
	TIM3->CR1 &= ~(TIM3_CR1_EA); 		// Set edge-aligned mode
 8002c1c:	4b11      	ldr	r3, [pc, #68]	; (8002c64 <USER_TIM3_Init+0x58>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a10      	ldr	r2, [pc, #64]	; (8002c64 <USER_TIM3_Init+0x58>)
 8002c22:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8002c26:	6013      	str	r3, [r2, #0]
	TIM3->CR1 &= ~(TIM3_CR1_UC); 		// Set up-counter mode
 8002c28:	4b0e      	ldr	r3, [pc, #56]	; (8002c64 <USER_TIM3_Init+0x58>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a0d      	ldr	r2, [pc, #52]	; (8002c64 <USER_TIM3_Init+0x58>)
 8002c2e:	f023 0310 	bic.w	r3, r3, #16
 8002c32:	6013      	str	r3, [r2, #0]
	TIM3->CR1 &= ~(TIM3_CR1_UEV); 		// Set UEV enabled
 8002c34:	4b0b      	ldr	r3, [pc, #44]	; (8002c64 <USER_TIM3_Init+0x58>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a0a      	ldr	r2, [pc, #40]	; (8002c64 <USER_TIM3_Init+0x58>)
 8002c3a:	f023 0302 	bic.w	r3, r3, #2
 8002c3e:	6013      	str	r3, [r2, #0]
	TIM3->DIER |= TIM3_DIER_UIE;		// Enable the update interrupt
 8002c40:	4b08      	ldr	r3, [pc, #32]	; (8002c64 <USER_TIM3_Init+0x58>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	4a07      	ldr	r2, [pc, #28]	; (8002c64 <USER_TIM3_Init+0x58>)
 8002c46:	f043 0301 	orr.w	r3, r3, #1
 8002c4a:	60d3      	str	r3, [r2, #12]
	NVIC->ISER[0] |= NVIC_ISER_TIM3;	// Enable the TIM3 interrupt
 8002c4c:	4b06      	ldr	r3, [pc, #24]	; (8002c68 <USER_TIM3_Init+0x5c>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a05      	ldr	r2, [pc, #20]	; (8002c68 <USER_TIM3_Init+0x5c>)
 8002c52:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002c56:	6013      	str	r3, [r2, #0]

	USER_TIM3_Reset(); // Executes reset function
 8002c58:	f000 f808 	bl	8002c6c <USER_TIM3_Reset>

	USER_TIM3_Start(); // Executes start function
 8002c5c:	f000 f81a 	bl	8002c94 <USER_TIM3_Start>
}
 8002c60:	bf00      	nop
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	40000400 	.word	0x40000400
 8002c68:	e000e100 	.word	0xe000e100

08002c6c <USER_TIM3_Reset>:

// Set/Reset the values needed to count 1s
void USER_TIM3_Reset( void ){
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
	TIM3->SR &= ~(TIM3_SR_UIF);			// Clear the timer update interrupt flag
 8002c70:	4b07      	ldr	r3, [pc, #28]	; (8002c90 <USER_TIM3_Reset+0x24>)
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	4a06      	ldr	r2, [pc, #24]	; (8002c90 <USER_TIM3_Reset+0x24>)
 8002c76:	f023 0301 	bic.w	r3, r3, #1
 8002c7a:	6113      	str	r3, [r2, #16]
	TIM3->CNT = TIM3_CNT;				// Set initial count
 8002c7c:	4b04      	ldr	r3, [pc, #16]	; (8002c90 <USER_TIM3_Reset+0x24>)
 8002c7e:	22e6      	movs	r2, #230	; 0xe6
 8002c80:	625a      	str	r2, [r3, #36]	; 0x24
	TIM3->PSC = TIM3_PSC;				// Set prescaler
 8002c82:	4b03      	ldr	r3, [pc, #12]	; (8002c90 <USER_TIM3_Reset+0x24>)
 8002c84:	22c3      	movs	r2, #195	; 0xc3
 8002c86:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002c88:	bf00      	nop
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bc80      	pop	{r7}
 8002c8e:	4770      	bx	lr
 8002c90:	40000400 	.word	0x40000400

08002c94 <USER_TIM3_Start>:

// Start the counting
void USER_TIM3_Start( void ){
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
	TIM3->CR1 |= TIM3_CR1_CEN;			// Start counting
 8002c98:	4b04      	ldr	r3, [pc, #16]	; (8002cac <USER_TIM3_Start+0x18>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a03      	ldr	r2, [pc, #12]	; (8002cac <USER_TIM3_Start+0x18>)
 8002c9e:	f043 0301 	orr.w	r3, r3, #1
 8002ca2:	6013      	str	r3, [r2, #0]
}
 8002ca4:	bf00      	nop
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bc80      	pop	{r7}
 8002caa:	4770      	bx	lr
 8002cac:	40000400 	.word	0x40000400

08002cb0 <TIM3_IRQHandler>:
	while(!( TIM3->SR & TIM3_SR_UIF ));

	TIM3->CR1 &= ~(TIM3_CR1_CEN);		// Stop the timer
}

void TIM3_IRQHandler( void ){
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
	if ( TIM3->SR & TIM3_SR_UIF ){
 8002cb4:	4b07      	ldr	r3, [pc, #28]	; (8002cd4 <TIM3_IRQHandler+0x24>)
 8002cb6:	691b      	ldr	r3, [r3, #16]
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d007      	beq.n	8002cd0 <TIM3_IRQHandler+0x20>
		// LCD_Clear();
		// LCD_Set_Cursor(1, 1);

		GPIOA->ODR ^= ( 0x1UL << 5U );
 8002cc0:	4b05      	ldr	r3, [pc, #20]	; (8002cd8 <TIM3_IRQHandler+0x28>)
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	4a04      	ldr	r2, [pc, #16]	; (8002cd8 <TIM3_IRQHandler+0x28>)
 8002cc6:	f083 0320 	eor.w	r3, r3, #32
 8002cca:	60d3      	str	r3, [r2, #12]

		// USER_UART_Send_Message(msg, msg_length);		// Send the message

		// USER_LCD_Send_Message(msg, msg_length);			// Show the message

		USER_TIM3_Reset();								// Reset the timer
 8002ccc:	f7ff ffce 	bl	8002c6c <USER_TIM3_Reset>
	}
}
 8002cd0:	bf00      	nop
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	40000400 	.word	0x40000400
 8002cd8:	40010800 	.word	0x40010800

08002cdc <USER_TIM4_Init>:
/////////////
// TIMER 4 //
/////////////

// Function that initializes TIM4 with constant values from tim.h
void USER_TIM4_Init( void ){
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
	TIM4->SMCR &= ~(TIM4_SMCR_SMS); 	// Enable the internal clock source
 8002ce0:	4b0e      	ldr	r3, [pc, #56]	; (8002d1c <USER_TIM4_Init+0x40>)
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	4a0d      	ldr	r2, [pc, #52]	; (8002d1c <USER_TIM4_Init+0x40>)
 8002ce6:	f023 0307 	bic.w	r3, r3, #7
 8002cea:	6093      	str	r3, [r2, #8]
	TIM4->CR1 &= ~(TIM4_CR1_EA); 		// Set edge-aligned mode
 8002cec:	4b0b      	ldr	r3, [pc, #44]	; (8002d1c <USER_TIM4_Init+0x40>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a0a      	ldr	r2, [pc, #40]	; (8002d1c <USER_TIM4_Init+0x40>)
 8002cf2:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8002cf6:	6013      	str	r3, [r2, #0]
	TIM4->CR1 &= ~(TIM4_CR1_UC); 		// Set up-counter mode
 8002cf8:	4b08      	ldr	r3, [pc, #32]	; (8002d1c <USER_TIM4_Init+0x40>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a07      	ldr	r2, [pc, #28]	; (8002d1c <USER_TIM4_Init+0x40>)
 8002cfe:	f023 0310 	bic.w	r3, r3, #16
 8002d02:	6013      	str	r3, [r2, #0]
	TIM4->CR1 &= ~(TIM4_CR1_UEV); 		// Set UEV enabled
 8002d04:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <USER_TIM4_Init+0x40>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a04      	ldr	r2, [pc, #16]	; (8002d1c <USER_TIM4_Init+0x40>)
 8002d0a:	f023 0302 	bic.w	r3, r3, #2
 8002d0e:	6013      	str	r3, [r2, #0]

	USER_TIM4_Reset(); // Executes reset function
 8002d10:	f000 f806 	bl	8002d20 <USER_TIM4_Reset>

	USER_TIM4_Start(); // Executes start function
 8002d14:	f000 f818 	bl	8002d48 <USER_TIM4_Start>
}
 8002d18:	bf00      	nop
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40000800 	.word	0x40000800

08002d20 <USER_TIM4_Reset>:

// Set/Reset the values needed to count 1s
void USER_TIM4_Reset( void ){
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
	TIM4->SR &= ~(TIM4_SR_UIF);			// Clear the timer update interrupt flag
 8002d24:	4b07      	ldr	r3, [pc, #28]	; (8002d44 <USER_TIM4_Reset+0x24>)
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	4a06      	ldr	r2, [pc, #24]	; (8002d44 <USER_TIM4_Reset+0x24>)
 8002d2a:	f023 0301 	bic.w	r3, r3, #1
 8002d2e:	6113      	str	r3, [r2, #16]
	TIM4->CNT = TIM4_CNT;				// Set initial count
 8002d30:	4b04      	ldr	r3, [pc, #16]	; (8002d44 <USER_TIM4_Reset+0x24>)
 8002d32:	22e6      	movs	r2, #230	; 0xe6
 8002d34:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4->PSC = TIM4_PSC;				// Set prescaler
 8002d36:	4b03      	ldr	r3, [pc, #12]	; (8002d44 <USER_TIM4_Reset+0x24>)
 8002d38:	2230      	movs	r2, #48	; 0x30
 8002d3a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d3c:	bf00      	nop
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr
 8002d44:	40000800 	.word	0x40000800

08002d48 <USER_TIM4_Start>:

// Start the counting
void USER_TIM4_Start( void ){
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
	TIM4->CR1 |= TIM4_CR1_CEN;			// Start counting
 8002d4c:	4b04      	ldr	r3, [pc, #16]	; (8002d60 <USER_TIM4_Start+0x18>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a03      	ldr	r2, [pc, #12]	; (8002d60 <USER_TIM4_Start+0x18>)
 8002d52:	f043 0301 	orr.w	r3, r3, #1
 8002d56:	6013      	str	r3, [r2, #0]
}
 8002d58:	bf00      	nop
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bc80      	pop	{r7}
 8002d5e:	4770      	bx	lr
 8002d60:	40000800 	.word	0x40000800

08002d64 <USER_TIM4_Delay>:

// Wait until the timer overflows and stop the timer
void USER_TIM4_Delay( void ){
 8002d64:	b480      	push	{r7}
 8002d66:	af00      	add	r7, sp, #0
	while(!( TIM4->SR & TIM4_SR_UIF ));
 8002d68:	bf00      	nop
 8002d6a:	4b08      	ldr	r3, [pc, #32]	; (8002d8c <USER_TIM4_Delay+0x28>)
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d0f9      	beq.n	8002d6a <USER_TIM4_Delay+0x6>

	TIM4->CR1 &= ~(TIM4_CR1_CEN);		// Stop the timer
 8002d76:	4b05      	ldr	r3, [pc, #20]	; (8002d8c <USER_TIM4_Delay+0x28>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a04      	ldr	r2, [pc, #16]	; (8002d8c <USER_TIM4_Delay+0x28>)
 8002d7c:	f023 0301 	bic.w	r3, r3, #1
 8002d80:	6013      	str	r3, [r2, #0]
}
 8002d82:	bf00      	nop
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bc80      	pop	{r7}
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	40000800 	.word	0x40000800

08002d90 <USER_TIM5_Init>:
/////////////
// TIMER 5 //
/////////////

// Function that initializes TIM5 with constant values from tim.h
void USER_TIM5_Init( void ){
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
	TIM5->SMCR &= ~(TIM5_SMCR_SMS); 	// Enable the internal clock source
 8002d94:	4b0e      	ldr	r3, [pc, #56]	; (8002dd0 <USER_TIM5_Init+0x40>)
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	4a0d      	ldr	r2, [pc, #52]	; (8002dd0 <USER_TIM5_Init+0x40>)
 8002d9a:	f023 0307 	bic.w	r3, r3, #7
 8002d9e:	6093      	str	r3, [r2, #8]
	TIM5->CR1 &= ~(TIM5_CR1_EA); 		// Set edge-aligned mode
 8002da0:	4b0b      	ldr	r3, [pc, #44]	; (8002dd0 <USER_TIM5_Init+0x40>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a0a      	ldr	r2, [pc, #40]	; (8002dd0 <USER_TIM5_Init+0x40>)
 8002da6:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8002daa:	6013      	str	r3, [r2, #0]
	TIM5->CR1 &= ~(TIM5_CR1_UC); 		// Set up-counter mode
 8002dac:	4b08      	ldr	r3, [pc, #32]	; (8002dd0 <USER_TIM5_Init+0x40>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a07      	ldr	r2, [pc, #28]	; (8002dd0 <USER_TIM5_Init+0x40>)
 8002db2:	f023 0310 	bic.w	r3, r3, #16
 8002db6:	6013      	str	r3, [r2, #0]
	TIM5->CR1 &= ~(TIM5_CR1_UEV); 		// Set UEV enabled
 8002db8:	4b05      	ldr	r3, [pc, #20]	; (8002dd0 <USER_TIM5_Init+0x40>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a04      	ldr	r2, [pc, #16]	; (8002dd0 <USER_TIM5_Init+0x40>)
 8002dbe:	f023 0302 	bic.w	r3, r3, #2
 8002dc2:	6013      	str	r3, [r2, #0]

	USER_TIM5_Reset(); // Executes reset function
 8002dc4:	f000 f806 	bl	8002dd4 <USER_TIM5_Reset>

	USER_TIM5_Start(); // Executes start function
 8002dc8:	f000 f81a 	bl	8002e00 <USER_TIM5_Start>
}
 8002dcc:	bf00      	nop
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	40000c00 	.word	0x40000c00

08002dd4 <USER_TIM5_Reset>:

// Set/Reset the values needed to count
void USER_TIM5_Reset( void ){
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
	TIM5->SR &= ~(TIM5_SR_UIF);			// Clear the timer update interrupt flag
 8002dd8:	4b08      	ldr	r3, [pc, #32]	; (8002dfc <USER_TIM5_Reset+0x28>)
 8002dda:	691b      	ldr	r3, [r3, #16]
 8002ddc:	4a07      	ldr	r2, [pc, #28]	; (8002dfc <USER_TIM5_Reset+0x28>)
 8002dde:	f023 0301 	bic.w	r3, r3, #1
 8002de2:	6113      	str	r3, [r2, #16]
	TIM5->CNT = TIM5_CNT;				// Set initial count
 8002de4:	4b05      	ldr	r3, [pc, #20]	; (8002dfc <USER_TIM5_Reset+0x28>)
 8002de6:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8002dea:	625a      	str	r2, [r3, #36]	; 0x24
	TIM5->PSC = TIM5_PSC;				// Set prescaler
 8002dec:	4b03      	ldr	r3, [pc, #12]	; (8002dfc <USER_TIM5_Reset+0x28>)
 8002dee:	2204      	movs	r2, #4
 8002df0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002df2:	bf00      	nop
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bc80      	pop	{r7}
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	40000c00 	.word	0x40000c00

08002e00 <USER_TIM5_Start>:

// Start the counting
void USER_TIM5_Start( void ){
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
	TIM5->CR1 |= TIM5_CR1_CEN;			// Start counting
 8002e04:	4b04      	ldr	r3, [pc, #16]	; (8002e18 <USER_TIM5_Start+0x18>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a03      	ldr	r2, [pc, #12]	; (8002e18 <USER_TIM5_Start+0x18>)
 8002e0a:	f043 0301 	orr.w	r3, r3, #1
 8002e0e:	6013      	str	r3, [r2, #0]
}
 8002e10:	bf00      	nop
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bc80      	pop	{r7}
 8002e16:	4770      	bx	lr
 8002e18:	40000c00 	.word	0x40000c00

08002e1c <USER_TIM5_Delay>:

// Wait until the timer overflows and stop the timer
void USER_TIM5_Delay( void ){
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
	while(!( TIM2->SR & TIM5_SR_UIF ));
 8002e20:	bf00      	nop
 8002e22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	f003 0301 	and.w	r3, r3, #1
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d0f8      	beq.n	8002e22 <USER_TIM5_Delay+0x6>

	TIM5->CR1 &= ~(TIM5_CR1_CEN);		// Stop the timer
 8002e30:	4b04      	ldr	r3, [pc, #16]	; (8002e44 <USER_TIM5_Delay+0x28>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a03      	ldr	r2, [pc, #12]	; (8002e44 <USER_TIM5_Delay+0x28>)
 8002e36:	f023 0301 	bic.w	r3, r3, #1
 8002e3a:	6013      	str	r3, [r2, #0]
}
 8002e3c:	bf00      	nop
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr
 8002e44:	40000c00 	.word	0x40000c00

08002e48 <USER_TIM9_Init>:
/////////////
// TIMER 9 //
/////////////

// Function that initializes TIM9 with constant values from tim.h
void USER_TIM9_Init( void ){
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
	TIM9->SMCR &= ~(TIM9_SMCR_SMS); 	// Enable the internal clock source
 8002e4c:	4b08      	ldr	r3, [pc, #32]	; (8002e70 <USER_TIM9_Init+0x28>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	4a07      	ldr	r2, [pc, #28]	; (8002e70 <USER_TIM9_Init+0x28>)
 8002e52:	f023 0307 	bic.w	r3, r3, #7
 8002e56:	6093      	str	r3, [r2, #8]
	TIM9->CR1 &= ~(TIM9_CR1_UEV); 		// Set UEV enabled
 8002e58:	4b05      	ldr	r3, [pc, #20]	; (8002e70 <USER_TIM9_Init+0x28>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a04      	ldr	r2, [pc, #16]	; (8002e70 <USER_TIM9_Init+0x28>)
 8002e5e:	f023 0302 	bic.w	r3, r3, #2
 8002e62:	6013      	str	r3, [r2, #0]

	USER_TIM9_Reset(); // Executes reset function
 8002e64:	f000 f806 	bl	8002e74 <USER_TIM9_Reset>

	USER_TIM9_Start(); // Executes start function
 8002e68:	f000 f81a 	bl	8002ea0 <USER_TIM9_Start>
}
 8002e6c:	bf00      	nop
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	40014c00 	.word	0x40014c00

08002e74 <USER_TIM9_Reset>:

// Set/Reset the values needed to count 1s
void USER_TIM9_Reset( void ){
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
	TIM9->SR &= ~(TIM9_SR_UIF);			// Clear the timer update interrupt flag
 8002e78:	4b08      	ldr	r3, [pc, #32]	; (8002e9c <USER_TIM9_Reset+0x28>)
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	4a07      	ldr	r2, [pc, #28]	; (8002e9c <USER_TIM9_Reset+0x28>)
 8002e7e:	f023 0301 	bic.w	r3, r3, #1
 8002e82:	6113      	str	r3, [r2, #16]
	TIM9->CNT = TIM9_CNT;				// Set initial count
 8002e84:	4b05      	ldr	r3, [pc, #20]	; (8002e9c <USER_TIM9_Reset+0x28>)
 8002e86:	f44f 4267 	mov.w	r2, #59136	; 0xe700
 8002e8a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM9->PSC = TIM9_PSC;				// Set prescaler
 8002e8c:	4b03      	ldr	r3, [pc, #12]	; (8002e9c <USER_TIM9_Reset+0x28>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e92:	bf00      	nop
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bc80      	pop	{r7}
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	40014c00 	.word	0x40014c00

08002ea0 <USER_TIM9_Start>:

// Start the counting
void USER_TIM9_Start( void ){
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
	TIM9->CR1 |= TIM9_CR1_CEN;			// Start counting
 8002ea4:	4b04      	ldr	r3, [pc, #16]	; (8002eb8 <USER_TIM9_Start+0x18>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a03      	ldr	r2, [pc, #12]	; (8002eb8 <USER_TIM9_Start+0x18>)
 8002eaa:	f043 0301 	orr.w	r3, r3, #1
 8002eae:	6013      	str	r3, [r2, #0]
}
 8002eb0:	bf00      	nop
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr
 8002eb8:	40014c00 	.word	0x40014c00

08002ebc <USER_TIM9_Delay>:

// Wait until the timer overflows and stop the timer
void USER_TIM9_Delay( void ){
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
	while(!( TIM9->SR & TIM9_SR_UIF ));
 8002ec0:	bf00      	nop
 8002ec2:	4b08      	ldr	r3, [pc, #32]	; (8002ee4 <USER_TIM9_Delay+0x28>)
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d0f9      	beq.n	8002ec2 <USER_TIM9_Delay+0x6>

	TIM9->CR1 &= ~(TIM9_CR1_CEN);		// Stop the timer
 8002ece:	4b05      	ldr	r3, [pc, #20]	; (8002ee4 <USER_TIM9_Delay+0x28>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a04      	ldr	r2, [pc, #16]	; (8002ee4 <USER_TIM9_Delay+0x28>)
 8002ed4:	f023 0301 	bic.w	r3, r3, #1
 8002ed8:	6013      	str	r3, [r2, #0]
}
 8002eda:	bf00      	nop
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bc80      	pop	{r7}
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	40014c00 	.word	0x40014c00

08002ee8 <USER_TIM10_Init>:
/////////////
// TIMER 10 //
/////////////

// Function that initializes TIM10 with constant values from tim.h
void USER_TIM10_Init( void ){
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
	TIM10->CR1 &= ~(TIM10_CR1_UEV); 		// Set UEV enabled
 8002eec:	4b05      	ldr	r3, [pc, #20]	; (8002f04 <USER_TIM10_Init+0x1c>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a04      	ldr	r2, [pc, #16]	; (8002f04 <USER_TIM10_Init+0x1c>)
 8002ef2:	f023 0302 	bic.w	r3, r3, #2
 8002ef6:	6013      	str	r3, [r2, #0]

	USER_TIM10_Reset(); // Executes reset function
 8002ef8:	f000 f806 	bl	8002f08 <USER_TIM10_Reset>

	USER_TIM10_Start(); // Executes start function
 8002efc:	f000 f81a 	bl	8002f34 <USER_TIM10_Start>
}
 8002f00:	bf00      	nop
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	40015000 	.word	0x40015000

08002f08 <USER_TIM10_Reset>:

// Set/Reset the values needed to count 1s
void USER_TIM10_Reset( void ){
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
	TIM10->SR &= ~(TIM10_SR_UIF);		// Clear the timer update interrupt flag
 8002f0c:	4b08      	ldr	r3, [pc, #32]	; (8002f30 <USER_TIM10_Reset+0x28>)
 8002f0e:	691b      	ldr	r3, [r3, #16]
 8002f10:	4a07      	ldr	r2, [pc, #28]	; (8002f30 <USER_TIM10_Reset+0x28>)
 8002f12:	f023 0301 	bic.w	r3, r3, #1
 8002f16:	6113      	str	r3, [r2, #16]
	TIM10->CNT = TIM10_CNT;				// Set initial count
 8002f18:	4b05      	ldr	r3, [pc, #20]	; (8002f30 <USER_TIM10_Reset+0x28>)
 8002f1a:	f64f 5280 	movw	r2, #64896	; 0xfd80
 8002f1e:	625a      	str	r2, [r3, #36]	; 0x24
	TIM10->PSC = TIM10_PSC;				// Set prescaler
 8002f20:	4b03      	ldr	r3, [pc, #12]	; (8002f30 <USER_TIM10_Reset+0x28>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002f26:	bf00      	nop
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bc80      	pop	{r7}
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	40015000 	.word	0x40015000

08002f34 <USER_TIM10_Start>:

// Start the counting
void USER_TIM10_Start( void ){
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0
	TIM10->CR1 |= TIM10_CR1_CEN;			// Start counting
 8002f38:	4b04      	ldr	r3, [pc, #16]	; (8002f4c <USER_TIM10_Start+0x18>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a03      	ldr	r2, [pc, #12]	; (8002f4c <USER_TIM10_Start+0x18>)
 8002f3e:	f043 0301 	orr.w	r3, r3, #1
 8002f42:	6013      	str	r3, [r2, #0]
}
 8002f44:	bf00      	nop
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr
 8002f4c:	40015000 	.word	0x40015000

08002f50 <USER_TIM10_Delay>:

// Wait until the timer overflows and stop the timer
void USER_TIM10_Delay( void ){
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
	while(!( TIM10->SR & TIM10_SR_UIF ));
 8002f54:	bf00      	nop
 8002f56:	4b08      	ldr	r3, [pc, #32]	; (8002f78 <USER_TIM10_Delay+0x28>)
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	f003 0301 	and.w	r3, r3, #1
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d0f9      	beq.n	8002f56 <USER_TIM10_Delay+0x6>

	TIM10->CR1 &= ~(TIM10_CR1_CEN);		// Stop the timer
 8002f62:	4b05      	ldr	r3, [pc, #20]	; (8002f78 <USER_TIM10_Delay+0x28>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a04      	ldr	r2, [pc, #16]	; (8002f78 <USER_TIM10_Delay+0x28>)
 8002f68:	f023 0301 	bic.w	r3, r3, #1
 8002f6c:	6013      	str	r3, [r2, #0]
}
 8002f6e:	bf00      	nop
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bc80      	pop	{r7}
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	40015000 	.word	0x40015000

08002f7c <USER_TIM11_Init>:
/////////////
// TIMER 11 //
/////////////

// Function that initializes TIM11 with constant values from tim.h
void USER_TIM11_Init( void ){
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
	TIM11->CR1 &= ~(TIM11_CR1_UEV); 		// Set UEV enabled
 8002f80:	4b05      	ldr	r3, [pc, #20]	; (8002f98 <USER_TIM11_Init+0x1c>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a04      	ldr	r2, [pc, #16]	; (8002f98 <USER_TIM11_Init+0x1c>)
 8002f86:	f023 0302 	bic.w	r3, r3, #2
 8002f8a:	6013      	str	r3, [r2, #0]

	USER_TIM11_Reset(); // Executes reset function
 8002f8c:	f000 f806 	bl	8002f9c <USER_TIM11_Reset>

	USER_TIM11_Start(); // Executes start function
 8002f90:	f000 f81a 	bl	8002fc8 <USER_TIM11_Start>
}
 8002f94:	bf00      	nop
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	40015400 	.word	0x40015400

08002f9c <USER_TIM11_Reset>:

// Set/Reset the values needed to count 1s
void USER_TIM11_Reset( void ){
 8002f9c:	b480      	push	{r7}
 8002f9e:	af00      	add	r7, sp, #0
	TIM11->SR &= ~(TIM11_SR_UIF);			// Clear the timer update interrupt flag
 8002fa0:	4b08      	ldr	r3, [pc, #32]	; (8002fc4 <USER_TIM11_Reset+0x28>)
 8002fa2:	691b      	ldr	r3, [r3, #16]
 8002fa4:	4a07      	ldr	r2, [pc, #28]	; (8002fc4 <USER_TIM11_Reset+0x28>)
 8002fa6:	f023 0301 	bic.w	r3, r3, #1
 8002faa:	6113      	str	r3, [r2, #16]
	TIM11->CNT = TIM11_CNT;				// Set initial count
 8002fac:	4b05      	ldr	r3, [pc, #20]	; (8002fc4 <USER_TIM11_Reset+0x28>)
 8002fae:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8002fb2:	625a      	str	r2, [r3, #36]	; 0x24
	TIM11->PSC = TIM11_PSC;				// Set prescaler
 8002fb4:	4b03      	ldr	r3, [pc, #12]	; (8002fc4 <USER_TIM11_Reset+0x28>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002fba:	bf00      	nop
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bc80      	pop	{r7}
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	40015400 	.word	0x40015400

08002fc8 <USER_TIM11_Start>:

// Start the counting
void USER_TIM11_Start( void ){
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
	TIM11->CR1 |= TIM11_CR1_CEN;			// Start counting
 8002fcc:	4b04      	ldr	r3, [pc, #16]	; (8002fe0 <USER_TIM11_Start+0x18>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a03      	ldr	r2, [pc, #12]	; (8002fe0 <USER_TIM11_Start+0x18>)
 8002fd2:	f043 0301 	orr.w	r3, r3, #1
 8002fd6:	6013      	str	r3, [r2, #0]
}
 8002fd8:	bf00      	nop
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bc80      	pop	{r7}
 8002fde:	4770      	bx	lr
 8002fe0:	40015400 	.word	0x40015400

08002fe4 <USER_TIM11_Delay>:

// Wait until the timer overflows and stop the timer
void USER_TIM11_Delay( void ){
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
	while(!( TIM11->SR & TIM11_SR_UIF ));
 8002fe8:	bf00      	nop
 8002fea:	4b08      	ldr	r3, [pc, #32]	; (800300c <USER_TIM11_Delay+0x28>)
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d0f9      	beq.n	8002fea <USER_TIM11_Delay+0x6>

	TIM11->CR1 &= ~(TIM11_CR1_CEN);		// Stop the timer
 8002ff6:	4b05      	ldr	r3, [pc, #20]	; (800300c <USER_TIM11_Delay+0x28>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a04      	ldr	r2, [pc, #16]	; (800300c <USER_TIM11_Delay+0x28>)
 8002ffc:	f023 0301 	bic.w	r3, r3, #1
 8003000:	6013      	str	r3, [r2, #0]
 8003002:	bf00      	nop
 8003004:	46bd      	mov	sp, r7
 8003006:	bc80      	pop	{r7}
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	40015400 	.word	0x40015400

08003010 <USER_USART1_Init>:
#include "main.h"
#include "uart.h"

static void USER_USART1_Send_8bit( uint8_t Data );

void USER_USART1_Init( void ){
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
	USART1->CR1	|=	 USART_CR1_UE;//	Step 1 Usart enabled
 8003014:	4b12      	ldr	r3, [pc, #72]	; (8003060 <USER_USART1_Init+0x50>)
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	4a11      	ldr	r2, [pc, #68]	; (8003060 <USER_USART1_Init+0x50>)
 800301a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800301e:	60d3      	str	r3, [r2, #12]
	USART1->CR1	&=	~USART_CR1_M;//		Step 2 8 Data bits
 8003020:	4b0f      	ldr	r3, [pc, #60]	; (8003060 <USER_USART1_Init+0x50>)
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	4a0e      	ldr	r2, [pc, #56]	; (8003060 <USER_USART1_Init+0x50>)
 8003026:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800302a:	60d3      	str	r3, [r2, #12]
	USART1->CR2	&=	~USART_CR2_STOP;//	Step 3 1 Stop bit
 800302c:	4b0c      	ldr	r3, [pc, #48]	; (8003060 <USER_USART1_Init+0x50>)
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	4a0b      	ldr	r2, [pc, #44]	; (8003060 <USER_USART1_Init+0x50>)
 8003032:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003036:	6113      	str	r3, [r2, #16]
	USART1->BRR	=	 USARTDIV;//		Step 5 Desired baud rate
 8003038:	4b09      	ldr	r3, [pc, #36]	; (8003060 <USER_USART1_Init+0x50>)
 800303a:	f44f 720b 	mov.w	r2, #556	; 0x22c
 800303e:	609a      	str	r2, [r3, #8]
	USART1->CR1	|= 	 USART_CR1_TE;//	Step 6 Transmitter enabled
 8003040:	4b07      	ldr	r3, [pc, #28]	; (8003060 <USER_USART1_Init+0x50>)
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	4a06      	ldr	r2, [pc, #24]	; (8003060 <USER_USART1_Init+0x50>)
 8003046:	f043 0308 	orr.w	r3, r3, #8
 800304a:	60d3      	str	r3, [r2, #12]
	USART1->CR1	|= 	 USART_CR1_RE;//	Step 7 Receiver enabled
 800304c:	4b04      	ldr	r3, [pc, #16]	; (8003060 <USER_USART1_Init+0x50>)
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	4a03      	ldr	r2, [pc, #12]	; (8003060 <USER_USART1_Init+0x50>)
 8003052:	f043 0304 	orr.w	r3, r3, #4
 8003056:	60d3      	str	r3, [r2, #12]
}
 8003058:	bf00      	nop
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr
 8003060:	40013800 	.word	0x40013800

08003064 <_write>:
uint8_t USER_USART1_Read_8bit() {
	while(!( USART1->SR & USART_SR_RNXE ));//	wait until next data can be read
	return USART1->DR;
}

int _write(int file, char *ptr, int len) {
 8003064:	b480      	push	{r7}
 8003066:	b087      	sub	sp, #28
 8003068:	af00      	add	r7, sp, #0
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	607a      	str	r2, [r7, #4]
	for (int data_idx = 0; data_idx < len; data_idx++) {
 8003070:	2300      	movs	r3, #0
 8003072:	617b      	str	r3, [r7, #20]
 8003074:	e00f      	b.n	8003096 <_write+0x32>
		while ( !(USART1->SR & USART_SR_TXE) );
 8003076:	bf00      	nop
 8003078:	4b0c      	ldr	r3, [pc, #48]	; (80030ac <_write+0x48>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003080:	2b00      	cmp	r3, #0
 8003082:	d0f9      	beq.n	8003078 <_write+0x14>
		USART1->DR = *ptr++;
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	1c5a      	adds	r2, r3, #1
 8003088:	60ba      	str	r2, [r7, #8]
 800308a:	781a      	ldrb	r2, [r3, #0]
 800308c:	4b07      	ldr	r3, [pc, #28]	; (80030ac <_write+0x48>)
 800308e:	605a      	str	r2, [r3, #4]
	for (int data_idx = 0; data_idx < len; data_idx++) {
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	3301      	adds	r3, #1
 8003094:	617b      	str	r3, [r7, #20]
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	429a      	cmp	r2, r3
 800309c:	dbeb      	blt.n	8003076 <_write+0x12>
	}
	return len;
 800309e:	687b      	ldr	r3, [r7, #4]
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	371c      	adds	r7, #28
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bc80      	pop	{r7}
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	40013800 	.word	0x40013800

080030b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80030b0:	480d      	ldr	r0, [pc, #52]	; (80030e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80030b2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80030b4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80030b8:	480c      	ldr	r0, [pc, #48]	; (80030ec <LoopForever+0x6>)
  ldr r1, =_edata
 80030ba:	490d      	ldr	r1, [pc, #52]	; (80030f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80030bc:	4a0d      	ldr	r2, [pc, #52]	; (80030f4 <LoopForever+0xe>)
  movs r3, #0
 80030be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030c0:	e002      	b.n	80030c8 <LoopCopyDataInit>

080030c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030c6:	3304      	adds	r3, #4

080030c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030cc:	d3f9      	bcc.n	80030c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030ce:	4a0a      	ldr	r2, [pc, #40]	; (80030f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80030d0:	4c0a      	ldr	r4, [pc, #40]	; (80030fc <LoopForever+0x16>)
  movs r3, #0
 80030d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030d4:	e001      	b.n	80030da <LoopFillZerobss>

080030d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030d8:	3204      	adds	r2, #4

080030da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030dc:	d3fb      	bcc.n	80030d6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80030de:	f000 fd31 	bl	8003b44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80030e2:	f7ff f921 	bl	8002328 <main>

080030e6 <LoopForever>:

LoopForever:
  b LoopForever
 80030e6:	e7fe      	b.n	80030e6 <LoopForever>
  ldr   r0, =_estack
 80030e8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80030ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030f0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80030f4:	080075d0 	.word	0x080075d0
  ldr r2, =_sbss
 80030f8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80030fc:	200003f4 	.word	0x200003f4

08003100 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003100:	e7fe      	b.n	8003100 <ADC1_2_IRQHandler>

08003102 <__cvt>:
 8003102:	2b00      	cmp	r3, #0
 8003104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003108:	461f      	mov	r7, r3
 800310a:	bfbb      	ittet	lt
 800310c:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003110:	461f      	movlt	r7, r3
 8003112:	2300      	movge	r3, #0
 8003114:	232d      	movlt	r3, #45	; 0x2d
 8003116:	b088      	sub	sp, #32
 8003118:	4614      	mov	r4, r2
 800311a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800311c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800311e:	7013      	strb	r3, [r2, #0]
 8003120:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003122:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003126:	f023 0820 	bic.w	r8, r3, #32
 800312a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800312e:	d005      	beq.n	800313c <__cvt+0x3a>
 8003130:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003134:	d100      	bne.n	8003138 <__cvt+0x36>
 8003136:	3501      	adds	r5, #1
 8003138:	2302      	movs	r3, #2
 800313a:	e000      	b.n	800313e <__cvt+0x3c>
 800313c:	2303      	movs	r3, #3
 800313e:	aa07      	add	r2, sp, #28
 8003140:	9204      	str	r2, [sp, #16]
 8003142:	aa06      	add	r2, sp, #24
 8003144:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003148:	e9cd 3500 	strd	r3, r5, [sp]
 800314c:	4622      	mov	r2, r4
 800314e:	463b      	mov	r3, r7
 8003150:	f000 fdb6 	bl	8003cc0 <_dtoa_r>
 8003154:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003158:	4606      	mov	r6, r0
 800315a:	d102      	bne.n	8003162 <__cvt+0x60>
 800315c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800315e:	07db      	lsls	r3, r3, #31
 8003160:	d522      	bpl.n	80031a8 <__cvt+0xa6>
 8003162:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003166:	eb06 0905 	add.w	r9, r6, r5
 800316a:	d110      	bne.n	800318e <__cvt+0x8c>
 800316c:	7833      	ldrb	r3, [r6, #0]
 800316e:	2b30      	cmp	r3, #48	; 0x30
 8003170:	d10a      	bne.n	8003188 <__cvt+0x86>
 8003172:	2200      	movs	r2, #0
 8003174:	2300      	movs	r3, #0
 8003176:	4620      	mov	r0, r4
 8003178:	4639      	mov	r1, r7
 800317a:	f7fd fc25 	bl	80009c8 <__aeabi_dcmpeq>
 800317e:	b918      	cbnz	r0, 8003188 <__cvt+0x86>
 8003180:	f1c5 0501 	rsb	r5, r5, #1
 8003184:	f8ca 5000 	str.w	r5, [sl]
 8003188:	f8da 3000 	ldr.w	r3, [sl]
 800318c:	4499      	add	r9, r3
 800318e:	2200      	movs	r2, #0
 8003190:	2300      	movs	r3, #0
 8003192:	4620      	mov	r0, r4
 8003194:	4639      	mov	r1, r7
 8003196:	f7fd fc17 	bl	80009c8 <__aeabi_dcmpeq>
 800319a:	b108      	cbz	r0, 80031a0 <__cvt+0x9e>
 800319c:	f8cd 901c 	str.w	r9, [sp, #28]
 80031a0:	2230      	movs	r2, #48	; 0x30
 80031a2:	9b07      	ldr	r3, [sp, #28]
 80031a4:	454b      	cmp	r3, r9
 80031a6:	d307      	bcc.n	80031b8 <__cvt+0xb6>
 80031a8:	4630      	mov	r0, r6
 80031aa:	9b07      	ldr	r3, [sp, #28]
 80031ac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80031ae:	1b9b      	subs	r3, r3, r6
 80031b0:	6013      	str	r3, [r2, #0]
 80031b2:	b008      	add	sp, #32
 80031b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031b8:	1c59      	adds	r1, r3, #1
 80031ba:	9107      	str	r1, [sp, #28]
 80031bc:	701a      	strb	r2, [r3, #0]
 80031be:	e7f0      	b.n	80031a2 <__cvt+0xa0>

080031c0 <__exponent>:
 80031c0:	4603      	mov	r3, r0
 80031c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80031c4:	2900      	cmp	r1, #0
 80031c6:	f803 2b02 	strb.w	r2, [r3], #2
 80031ca:	bfb6      	itet	lt
 80031cc:	222d      	movlt	r2, #45	; 0x2d
 80031ce:	222b      	movge	r2, #43	; 0x2b
 80031d0:	4249      	neglt	r1, r1
 80031d2:	2909      	cmp	r1, #9
 80031d4:	7042      	strb	r2, [r0, #1]
 80031d6:	dd2a      	ble.n	800322e <__exponent+0x6e>
 80031d8:	f10d 0207 	add.w	r2, sp, #7
 80031dc:	4617      	mov	r7, r2
 80031de:	260a      	movs	r6, #10
 80031e0:	fb91 f5f6 	sdiv	r5, r1, r6
 80031e4:	4694      	mov	ip, r2
 80031e6:	fb06 1415 	mls	r4, r6, r5, r1
 80031ea:	3430      	adds	r4, #48	; 0x30
 80031ec:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80031f0:	460c      	mov	r4, r1
 80031f2:	2c63      	cmp	r4, #99	; 0x63
 80031f4:	4629      	mov	r1, r5
 80031f6:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 80031fa:	dcf1      	bgt.n	80031e0 <__exponent+0x20>
 80031fc:	3130      	adds	r1, #48	; 0x30
 80031fe:	f1ac 0402 	sub.w	r4, ip, #2
 8003202:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003206:	4622      	mov	r2, r4
 8003208:	1c41      	adds	r1, r0, #1
 800320a:	42ba      	cmp	r2, r7
 800320c:	d30a      	bcc.n	8003224 <__exponent+0x64>
 800320e:	f10d 0209 	add.w	r2, sp, #9
 8003212:	eba2 020c 	sub.w	r2, r2, ip
 8003216:	42bc      	cmp	r4, r7
 8003218:	bf88      	it	hi
 800321a:	2200      	movhi	r2, #0
 800321c:	4413      	add	r3, r2
 800321e:	1a18      	subs	r0, r3, r0
 8003220:	b003      	add	sp, #12
 8003222:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003224:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003228:	f801 5f01 	strb.w	r5, [r1, #1]!
 800322c:	e7ed      	b.n	800320a <__exponent+0x4a>
 800322e:	2330      	movs	r3, #48	; 0x30
 8003230:	3130      	adds	r1, #48	; 0x30
 8003232:	7083      	strb	r3, [r0, #2]
 8003234:	70c1      	strb	r1, [r0, #3]
 8003236:	1d03      	adds	r3, r0, #4
 8003238:	e7f1      	b.n	800321e <__exponent+0x5e>
	...

0800323c <_printf_float>:
 800323c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003240:	b091      	sub	sp, #68	; 0x44
 8003242:	460c      	mov	r4, r1
 8003244:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003248:	4616      	mov	r6, r2
 800324a:	461f      	mov	r7, r3
 800324c:	4605      	mov	r5, r0
 800324e:	f000 fc6f 	bl	8003b30 <_localeconv_r>
 8003252:	6803      	ldr	r3, [r0, #0]
 8003254:	4618      	mov	r0, r3
 8003256:	9309      	str	r3, [sp, #36]	; 0x24
 8003258:	f7fc ff8a 	bl	8000170 <strlen>
 800325c:	2300      	movs	r3, #0
 800325e:	930e      	str	r3, [sp, #56]	; 0x38
 8003260:	f8d8 3000 	ldr.w	r3, [r8]
 8003264:	900a      	str	r0, [sp, #40]	; 0x28
 8003266:	3307      	adds	r3, #7
 8003268:	f023 0307 	bic.w	r3, r3, #7
 800326c:	f103 0208 	add.w	r2, r3, #8
 8003270:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003274:	f8d4 b000 	ldr.w	fp, [r4]
 8003278:	f8c8 2000 	str.w	r2, [r8]
 800327c:	e9d3 a800 	ldrd	sl, r8, [r3]
 8003280:	4652      	mov	r2, sl
 8003282:	4643      	mov	r3, r8
 8003284:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003288:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 800328c:	930b      	str	r3, [sp, #44]	; 0x2c
 800328e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003292:	4650      	mov	r0, sl
 8003294:	4b9c      	ldr	r3, [pc, #624]	; (8003508 <_printf_float+0x2cc>)
 8003296:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003298:	f7fd fbc8 	bl	8000a2c <__aeabi_dcmpun>
 800329c:	bb70      	cbnz	r0, 80032fc <_printf_float+0xc0>
 800329e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80032a2:	4650      	mov	r0, sl
 80032a4:	4b98      	ldr	r3, [pc, #608]	; (8003508 <_printf_float+0x2cc>)
 80032a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80032a8:	f7fd fba2 	bl	80009f0 <__aeabi_dcmple>
 80032ac:	bb30      	cbnz	r0, 80032fc <_printf_float+0xc0>
 80032ae:	2200      	movs	r2, #0
 80032b0:	2300      	movs	r3, #0
 80032b2:	4650      	mov	r0, sl
 80032b4:	4641      	mov	r1, r8
 80032b6:	f7fd fb91 	bl	80009dc <__aeabi_dcmplt>
 80032ba:	b110      	cbz	r0, 80032c2 <_printf_float+0x86>
 80032bc:	232d      	movs	r3, #45	; 0x2d
 80032be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032c2:	4a92      	ldr	r2, [pc, #584]	; (800350c <_printf_float+0x2d0>)
 80032c4:	4b92      	ldr	r3, [pc, #584]	; (8003510 <_printf_float+0x2d4>)
 80032c6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80032ca:	bf94      	ite	ls
 80032cc:	4690      	movls	r8, r2
 80032ce:	4698      	movhi	r8, r3
 80032d0:	2303      	movs	r3, #3
 80032d2:	f04f 0a00 	mov.w	sl, #0
 80032d6:	6123      	str	r3, [r4, #16]
 80032d8:	f02b 0304 	bic.w	r3, fp, #4
 80032dc:	6023      	str	r3, [r4, #0]
 80032de:	4633      	mov	r3, r6
 80032e0:	4621      	mov	r1, r4
 80032e2:	4628      	mov	r0, r5
 80032e4:	9700      	str	r7, [sp, #0]
 80032e6:	aa0f      	add	r2, sp, #60	; 0x3c
 80032e8:	f000 f9d6 	bl	8003698 <_printf_common>
 80032ec:	3001      	adds	r0, #1
 80032ee:	f040 8090 	bne.w	8003412 <_printf_float+0x1d6>
 80032f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032f6:	b011      	add	sp, #68	; 0x44
 80032f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032fc:	4652      	mov	r2, sl
 80032fe:	4643      	mov	r3, r8
 8003300:	4650      	mov	r0, sl
 8003302:	4641      	mov	r1, r8
 8003304:	f7fd fb92 	bl	8000a2c <__aeabi_dcmpun>
 8003308:	b148      	cbz	r0, 800331e <_printf_float+0xe2>
 800330a:	f1b8 0f00 	cmp.w	r8, #0
 800330e:	bfb8      	it	lt
 8003310:	232d      	movlt	r3, #45	; 0x2d
 8003312:	4a80      	ldr	r2, [pc, #512]	; (8003514 <_printf_float+0x2d8>)
 8003314:	bfb8      	it	lt
 8003316:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800331a:	4b7f      	ldr	r3, [pc, #508]	; (8003518 <_printf_float+0x2dc>)
 800331c:	e7d3      	b.n	80032c6 <_printf_float+0x8a>
 800331e:	6863      	ldr	r3, [r4, #4]
 8003320:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003324:	1c5a      	adds	r2, r3, #1
 8003326:	d142      	bne.n	80033ae <_printf_float+0x172>
 8003328:	2306      	movs	r3, #6
 800332a:	6063      	str	r3, [r4, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	9206      	str	r2, [sp, #24]
 8003330:	aa0e      	add	r2, sp, #56	; 0x38
 8003332:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003336:	aa0d      	add	r2, sp, #52	; 0x34
 8003338:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800333c:	9203      	str	r2, [sp, #12]
 800333e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003342:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003346:	6023      	str	r3, [r4, #0]
 8003348:	6863      	ldr	r3, [r4, #4]
 800334a:	4652      	mov	r2, sl
 800334c:	9300      	str	r3, [sp, #0]
 800334e:	4628      	mov	r0, r5
 8003350:	4643      	mov	r3, r8
 8003352:	910b      	str	r1, [sp, #44]	; 0x2c
 8003354:	f7ff fed5 	bl	8003102 <__cvt>
 8003358:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800335a:	4680      	mov	r8, r0
 800335c:	2947      	cmp	r1, #71	; 0x47
 800335e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003360:	d108      	bne.n	8003374 <_printf_float+0x138>
 8003362:	1cc8      	adds	r0, r1, #3
 8003364:	db02      	blt.n	800336c <_printf_float+0x130>
 8003366:	6863      	ldr	r3, [r4, #4]
 8003368:	4299      	cmp	r1, r3
 800336a:	dd40      	ble.n	80033ee <_printf_float+0x1b2>
 800336c:	f1a9 0902 	sub.w	r9, r9, #2
 8003370:	fa5f f989 	uxtb.w	r9, r9
 8003374:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003378:	d81f      	bhi.n	80033ba <_printf_float+0x17e>
 800337a:	464a      	mov	r2, r9
 800337c:	3901      	subs	r1, #1
 800337e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003382:	910d      	str	r1, [sp, #52]	; 0x34
 8003384:	f7ff ff1c 	bl	80031c0 <__exponent>
 8003388:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800338a:	4682      	mov	sl, r0
 800338c:	1813      	adds	r3, r2, r0
 800338e:	2a01      	cmp	r2, #1
 8003390:	6123      	str	r3, [r4, #16]
 8003392:	dc02      	bgt.n	800339a <_printf_float+0x15e>
 8003394:	6822      	ldr	r2, [r4, #0]
 8003396:	07d2      	lsls	r2, r2, #31
 8003398:	d501      	bpl.n	800339e <_printf_float+0x162>
 800339a:	3301      	adds	r3, #1
 800339c:	6123      	str	r3, [r4, #16]
 800339e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d09b      	beq.n	80032de <_printf_float+0xa2>
 80033a6:	232d      	movs	r3, #45	; 0x2d
 80033a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033ac:	e797      	b.n	80032de <_printf_float+0xa2>
 80033ae:	2947      	cmp	r1, #71	; 0x47
 80033b0:	d1bc      	bne.n	800332c <_printf_float+0xf0>
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1ba      	bne.n	800332c <_printf_float+0xf0>
 80033b6:	2301      	movs	r3, #1
 80033b8:	e7b7      	b.n	800332a <_printf_float+0xee>
 80033ba:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80033be:	d118      	bne.n	80033f2 <_printf_float+0x1b6>
 80033c0:	2900      	cmp	r1, #0
 80033c2:	6863      	ldr	r3, [r4, #4]
 80033c4:	dd0b      	ble.n	80033de <_printf_float+0x1a2>
 80033c6:	6121      	str	r1, [r4, #16]
 80033c8:	b913      	cbnz	r3, 80033d0 <_printf_float+0x194>
 80033ca:	6822      	ldr	r2, [r4, #0]
 80033cc:	07d0      	lsls	r0, r2, #31
 80033ce:	d502      	bpl.n	80033d6 <_printf_float+0x19a>
 80033d0:	3301      	adds	r3, #1
 80033d2:	440b      	add	r3, r1
 80033d4:	6123      	str	r3, [r4, #16]
 80033d6:	f04f 0a00 	mov.w	sl, #0
 80033da:	65a1      	str	r1, [r4, #88]	; 0x58
 80033dc:	e7df      	b.n	800339e <_printf_float+0x162>
 80033de:	b913      	cbnz	r3, 80033e6 <_printf_float+0x1aa>
 80033e0:	6822      	ldr	r2, [r4, #0]
 80033e2:	07d2      	lsls	r2, r2, #31
 80033e4:	d501      	bpl.n	80033ea <_printf_float+0x1ae>
 80033e6:	3302      	adds	r3, #2
 80033e8:	e7f4      	b.n	80033d4 <_printf_float+0x198>
 80033ea:	2301      	movs	r3, #1
 80033ec:	e7f2      	b.n	80033d4 <_printf_float+0x198>
 80033ee:	f04f 0967 	mov.w	r9, #103	; 0x67
 80033f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80033f4:	4299      	cmp	r1, r3
 80033f6:	db05      	blt.n	8003404 <_printf_float+0x1c8>
 80033f8:	6823      	ldr	r3, [r4, #0]
 80033fa:	6121      	str	r1, [r4, #16]
 80033fc:	07d8      	lsls	r0, r3, #31
 80033fe:	d5ea      	bpl.n	80033d6 <_printf_float+0x19a>
 8003400:	1c4b      	adds	r3, r1, #1
 8003402:	e7e7      	b.n	80033d4 <_printf_float+0x198>
 8003404:	2900      	cmp	r1, #0
 8003406:	bfcc      	ite	gt
 8003408:	2201      	movgt	r2, #1
 800340a:	f1c1 0202 	rsble	r2, r1, #2
 800340e:	4413      	add	r3, r2
 8003410:	e7e0      	b.n	80033d4 <_printf_float+0x198>
 8003412:	6823      	ldr	r3, [r4, #0]
 8003414:	055a      	lsls	r2, r3, #21
 8003416:	d407      	bmi.n	8003428 <_printf_float+0x1ec>
 8003418:	6923      	ldr	r3, [r4, #16]
 800341a:	4642      	mov	r2, r8
 800341c:	4631      	mov	r1, r6
 800341e:	4628      	mov	r0, r5
 8003420:	47b8      	blx	r7
 8003422:	3001      	adds	r0, #1
 8003424:	d12b      	bne.n	800347e <_printf_float+0x242>
 8003426:	e764      	b.n	80032f2 <_printf_float+0xb6>
 8003428:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800342c:	f240 80dd 	bls.w	80035ea <_printf_float+0x3ae>
 8003430:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003434:	2200      	movs	r2, #0
 8003436:	2300      	movs	r3, #0
 8003438:	f7fd fac6 	bl	80009c8 <__aeabi_dcmpeq>
 800343c:	2800      	cmp	r0, #0
 800343e:	d033      	beq.n	80034a8 <_printf_float+0x26c>
 8003440:	2301      	movs	r3, #1
 8003442:	4631      	mov	r1, r6
 8003444:	4628      	mov	r0, r5
 8003446:	4a35      	ldr	r2, [pc, #212]	; (800351c <_printf_float+0x2e0>)
 8003448:	47b8      	blx	r7
 800344a:	3001      	adds	r0, #1
 800344c:	f43f af51 	beq.w	80032f2 <_printf_float+0xb6>
 8003450:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003454:	429a      	cmp	r2, r3
 8003456:	db02      	blt.n	800345e <_printf_float+0x222>
 8003458:	6823      	ldr	r3, [r4, #0]
 800345a:	07d8      	lsls	r0, r3, #31
 800345c:	d50f      	bpl.n	800347e <_printf_float+0x242>
 800345e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003462:	4631      	mov	r1, r6
 8003464:	4628      	mov	r0, r5
 8003466:	47b8      	blx	r7
 8003468:	3001      	adds	r0, #1
 800346a:	f43f af42 	beq.w	80032f2 <_printf_float+0xb6>
 800346e:	f04f 0800 	mov.w	r8, #0
 8003472:	f104 091a 	add.w	r9, r4, #26
 8003476:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003478:	3b01      	subs	r3, #1
 800347a:	4543      	cmp	r3, r8
 800347c:	dc09      	bgt.n	8003492 <_printf_float+0x256>
 800347e:	6823      	ldr	r3, [r4, #0]
 8003480:	079b      	lsls	r3, r3, #30
 8003482:	f100 8104 	bmi.w	800368e <_printf_float+0x452>
 8003486:	68e0      	ldr	r0, [r4, #12]
 8003488:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800348a:	4298      	cmp	r0, r3
 800348c:	bfb8      	it	lt
 800348e:	4618      	movlt	r0, r3
 8003490:	e731      	b.n	80032f6 <_printf_float+0xba>
 8003492:	2301      	movs	r3, #1
 8003494:	464a      	mov	r2, r9
 8003496:	4631      	mov	r1, r6
 8003498:	4628      	mov	r0, r5
 800349a:	47b8      	blx	r7
 800349c:	3001      	adds	r0, #1
 800349e:	f43f af28 	beq.w	80032f2 <_printf_float+0xb6>
 80034a2:	f108 0801 	add.w	r8, r8, #1
 80034a6:	e7e6      	b.n	8003476 <_printf_float+0x23a>
 80034a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	dc38      	bgt.n	8003520 <_printf_float+0x2e4>
 80034ae:	2301      	movs	r3, #1
 80034b0:	4631      	mov	r1, r6
 80034b2:	4628      	mov	r0, r5
 80034b4:	4a19      	ldr	r2, [pc, #100]	; (800351c <_printf_float+0x2e0>)
 80034b6:	47b8      	blx	r7
 80034b8:	3001      	adds	r0, #1
 80034ba:	f43f af1a 	beq.w	80032f2 <_printf_float+0xb6>
 80034be:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80034c2:	4313      	orrs	r3, r2
 80034c4:	d102      	bne.n	80034cc <_printf_float+0x290>
 80034c6:	6823      	ldr	r3, [r4, #0]
 80034c8:	07d9      	lsls	r1, r3, #31
 80034ca:	d5d8      	bpl.n	800347e <_printf_float+0x242>
 80034cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80034d0:	4631      	mov	r1, r6
 80034d2:	4628      	mov	r0, r5
 80034d4:	47b8      	blx	r7
 80034d6:	3001      	adds	r0, #1
 80034d8:	f43f af0b 	beq.w	80032f2 <_printf_float+0xb6>
 80034dc:	f04f 0900 	mov.w	r9, #0
 80034e0:	f104 0a1a 	add.w	sl, r4, #26
 80034e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80034e6:	425b      	negs	r3, r3
 80034e8:	454b      	cmp	r3, r9
 80034ea:	dc01      	bgt.n	80034f0 <_printf_float+0x2b4>
 80034ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80034ee:	e794      	b.n	800341a <_printf_float+0x1de>
 80034f0:	2301      	movs	r3, #1
 80034f2:	4652      	mov	r2, sl
 80034f4:	4631      	mov	r1, r6
 80034f6:	4628      	mov	r0, r5
 80034f8:	47b8      	blx	r7
 80034fa:	3001      	adds	r0, #1
 80034fc:	f43f aef9 	beq.w	80032f2 <_printf_float+0xb6>
 8003500:	f109 0901 	add.w	r9, r9, #1
 8003504:	e7ee      	b.n	80034e4 <_printf_float+0x2a8>
 8003506:	bf00      	nop
 8003508:	7fefffff 	.word	0x7fefffff
 800350c:	08007220 	.word	0x08007220
 8003510:	08007224 	.word	0x08007224
 8003514:	08007228 	.word	0x08007228
 8003518:	0800722c 	.word	0x0800722c
 800351c:	08007230 	.word	0x08007230
 8003520:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003522:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003524:	429a      	cmp	r2, r3
 8003526:	bfa8      	it	ge
 8003528:	461a      	movge	r2, r3
 800352a:	2a00      	cmp	r2, #0
 800352c:	4691      	mov	r9, r2
 800352e:	dc37      	bgt.n	80035a0 <_printf_float+0x364>
 8003530:	f04f 0b00 	mov.w	fp, #0
 8003534:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003538:	f104 021a 	add.w	r2, r4, #26
 800353c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003540:	ebaa 0309 	sub.w	r3, sl, r9
 8003544:	455b      	cmp	r3, fp
 8003546:	dc33      	bgt.n	80035b0 <_printf_float+0x374>
 8003548:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800354c:	429a      	cmp	r2, r3
 800354e:	db3b      	blt.n	80035c8 <_printf_float+0x38c>
 8003550:	6823      	ldr	r3, [r4, #0]
 8003552:	07da      	lsls	r2, r3, #31
 8003554:	d438      	bmi.n	80035c8 <_printf_float+0x38c>
 8003556:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800355a:	eba2 0903 	sub.w	r9, r2, r3
 800355e:	eba2 020a 	sub.w	r2, r2, sl
 8003562:	4591      	cmp	r9, r2
 8003564:	bfa8      	it	ge
 8003566:	4691      	movge	r9, r2
 8003568:	f1b9 0f00 	cmp.w	r9, #0
 800356c:	dc34      	bgt.n	80035d8 <_printf_float+0x39c>
 800356e:	f04f 0800 	mov.w	r8, #0
 8003572:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003576:	f104 0a1a 	add.w	sl, r4, #26
 800357a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800357e:	1a9b      	subs	r3, r3, r2
 8003580:	eba3 0309 	sub.w	r3, r3, r9
 8003584:	4543      	cmp	r3, r8
 8003586:	f77f af7a 	ble.w	800347e <_printf_float+0x242>
 800358a:	2301      	movs	r3, #1
 800358c:	4652      	mov	r2, sl
 800358e:	4631      	mov	r1, r6
 8003590:	4628      	mov	r0, r5
 8003592:	47b8      	blx	r7
 8003594:	3001      	adds	r0, #1
 8003596:	f43f aeac 	beq.w	80032f2 <_printf_float+0xb6>
 800359a:	f108 0801 	add.w	r8, r8, #1
 800359e:	e7ec      	b.n	800357a <_printf_float+0x33e>
 80035a0:	4613      	mov	r3, r2
 80035a2:	4631      	mov	r1, r6
 80035a4:	4642      	mov	r2, r8
 80035a6:	4628      	mov	r0, r5
 80035a8:	47b8      	blx	r7
 80035aa:	3001      	adds	r0, #1
 80035ac:	d1c0      	bne.n	8003530 <_printf_float+0x2f4>
 80035ae:	e6a0      	b.n	80032f2 <_printf_float+0xb6>
 80035b0:	2301      	movs	r3, #1
 80035b2:	4631      	mov	r1, r6
 80035b4:	4628      	mov	r0, r5
 80035b6:	920b      	str	r2, [sp, #44]	; 0x2c
 80035b8:	47b8      	blx	r7
 80035ba:	3001      	adds	r0, #1
 80035bc:	f43f ae99 	beq.w	80032f2 <_printf_float+0xb6>
 80035c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80035c2:	f10b 0b01 	add.w	fp, fp, #1
 80035c6:	e7b9      	b.n	800353c <_printf_float+0x300>
 80035c8:	4631      	mov	r1, r6
 80035ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80035ce:	4628      	mov	r0, r5
 80035d0:	47b8      	blx	r7
 80035d2:	3001      	adds	r0, #1
 80035d4:	d1bf      	bne.n	8003556 <_printf_float+0x31a>
 80035d6:	e68c      	b.n	80032f2 <_printf_float+0xb6>
 80035d8:	464b      	mov	r3, r9
 80035da:	4631      	mov	r1, r6
 80035dc:	4628      	mov	r0, r5
 80035de:	eb08 020a 	add.w	r2, r8, sl
 80035e2:	47b8      	blx	r7
 80035e4:	3001      	adds	r0, #1
 80035e6:	d1c2      	bne.n	800356e <_printf_float+0x332>
 80035e8:	e683      	b.n	80032f2 <_printf_float+0xb6>
 80035ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80035ec:	2a01      	cmp	r2, #1
 80035ee:	dc01      	bgt.n	80035f4 <_printf_float+0x3b8>
 80035f0:	07db      	lsls	r3, r3, #31
 80035f2:	d539      	bpl.n	8003668 <_printf_float+0x42c>
 80035f4:	2301      	movs	r3, #1
 80035f6:	4642      	mov	r2, r8
 80035f8:	4631      	mov	r1, r6
 80035fa:	4628      	mov	r0, r5
 80035fc:	47b8      	blx	r7
 80035fe:	3001      	adds	r0, #1
 8003600:	f43f ae77 	beq.w	80032f2 <_printf_float+0xb6>
 8003604:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003608:	4631      	mov	r1, r6
 800360a:	4628      	mov	r0, r5
 800360c:	47b8      	blx	r7
 800360e:	3001      	adds	r0, #1
 8003610:	f43f ae6f 	beq.w	80032f2 <_printf_float+0xb6>
 8003614:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003618:	2200      	movs	r2, #0
 800361a:	2300      	movs	r3, #0
 800361c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8003620:	f7fd f9d2 	bl	80009c8 <__aeabi_dcmpeq>
 8003624:	b9d8      	cbnz	r0, 800365e <_printf_float+0x422>
 8003626:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 800362a:	f108 0201 	add.w	r2, r8, #1
 800362e:	4631      	mov	r1, r6
 8003630:	4628      	mov	r0, r5
 8003632:	47b8      	blx	r7
 8003634:	3001      	adds	r0, #1
 8003636:	d10e      	bne.n	8003656 <_printf_float+0x41a>
 8003638:	e65b      	b.n	80032f2 <_printf_float+0xb6>
 800363a:	2301      	movs	r3, #1
 800363c:	464a      	mov	r2, r9
 800363e:	4631      	mov	r1, r6
 8003640:	4628      	mov	r0, r5
 8003642:	47b8      	blx	r7
 8003644:	3001      	adds	r0, #1
 8003646:	f43f ae54 	beq.w	80032f2 <_printf_float+0xb6>
 800364a:	f108 0801 	add.w	r8, r8, #1
 800364e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003650:	3b01      	subs	r3, #1
 8003652:	4543      	cmp	r3, r8
 8003654:	dcf1      	bgt.n	800363a <_printf_float+0x3fe>
 8003656:	4653      	mov	r3, sl
 8003658:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800365c:	e6de      	b.n	800341c <_printf_float+0x1e0>
 800365e:	f04f 0800 	mov.w	r8, #0
 8003662:	f104 091a 	add.w	r9, r4, #26
 8003666:	e7f2      	b.n	800364e <_printf_float+0x412>
 8003668:	2301      	movs	r3, #1
 800366a:	4642      	mov	r2, r8
 800366c:	e7df      	b.n	800362e <_printf_float+0x3f2>
 800366e:	2301      	movs	r3, #1
 8003670:	464a      	mov	r2, r9
 8003672:	4631      	mov	r1, r6
 8003674:	4628      	mov	r0, r5
 8003676:	47b8      	blx	r7
 8003678:	3001      	adds	r0, #1
 800367a:	f43f ae3a 	beq.w	80032f2 <_printf_float+0xb6>
 800367e:	f108 0801 	add.w	r8, r8, #1
 8003682:	68e3      	ldr	r3, [r4, #12]
 8003684:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003686:	1a5b      	subs	r3, r3, r1
 8003688:	4543      	cmp	r3, r8
 800368a:	dcf0      	bgt.n	800366e <_printf_float+0x432>
 800368c:	e6fb      	b.n	8003486 <_printf_float+0x24a>
 800368e:	f04f 0800 	mov.w	r8, #0
 8003692:	f104 0919 	add.w	r9, r4, #25
 8003696:	e7f4      	b.n	8003682 <_printf_float+0x446>

08003698 <_printf_common>:
 8003698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800369c:	4616      	mov	r6, r2
 800369e:	4699      	mov	r9, r3
 80036a0:	688a      	ldr	r2, [r1, #8]
 80036a2:	690b      	ldr	r3, [r1, #16]
 80036a4:	4607      	mov	r7, r0
 80036a6:	4293      	cmp	r3, r2
 80036a8:	bfb8      	it	lt
 80036aa:	4613      	movlt	r3, r2
 80036ac:	6033      	str	r3, [r6, #0]
 80036ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80036b2:	460c      	mov	r4, r1
 80036b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80036b8:	b10a      	cbz	r2, 80036be <_printf_common+0x26>
 80036ba:	3301      	adds	r3, #1
 80036bc:	6033      	str	r3, [r6, #0]
 80036be:	6823      	ldr	r3, [r4, #0]
 80036c0:	0699      	lsls	r1, r3, #26
 80036c2:	bf42      	ittt	mi
 80036c4:	6833      	ldrmi	r3, [r6, #0]
 80036c6:	3302      	addmi	r3, #2
 80036c8:	6033      	strmi	r3, [r6, #0]
 80036ca:	6825      	ldr	r5, [r4, #0]
 80036cc:	f015 0506 	ands.w	r5, r5, #6
 80036d0:	d106      	bne.n	80036e0 <_printf_common+0x48>
 80036d2:	f104 0a19 	add.w	sl, r4, #25
 80036d6:	68e3      	ldr	r3, [r4, #12]
 80036d8:	6832      	ldr	r2, [r6, #0]
 80036da:	1a9b      	subs	r3, r3, r2
 80036dc:	42ab      	cmp	r3, r5
 80036de:	dc2b      	bgt.n	8003738 <_printf_common+0xa0>
 80036e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80036e4:	1e13      	subs	r3, r2, #0
 80036e6:	6822      	ldr	r2, [r4, #0]
 80036e8:	bf18      	it	ne
 80036ea:	2301      	movne	r3, #1
 80036ec:	0692      	lsls	r2, r2, #26
 80036ee:	d430      	bmi.n	8003752 <_printf_common+0xba>
 80036f0:	4649      	mov	r1, r9
 80036f2:	4638      	mov	r0, r7
 80036f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80036f8:	47c0      	blx	r8
 80036fa:	3001      	adds	r0, #1
 80036fc:	d023      	beq.n	8003746 <_printf_common+0xae>
 80036fe:	6823      	ldr	r3, [r4, #0]
 8003700:	6922      	ldr	r2, [r4, #16]
 8003702:	f003 0306 	and.w	r3, r3, #6
 8003706:	2b04      	cmp	r3, #4
 8003708:	bf14      	ite	ne
 800370a:	2500      	movne	r5, #0
 800370c:	6833      	ldreq	r3, [r6, #0]
 800370e:	f04f 0600 	mov.w	r6, #0
 8003712:	bf08      	it	eq
 8003714:	68e5      	ldreq	r5, [r4, #12]
 8003716:	f104 041a 	add.w	r4, r4, #26
 800371a:	bf08      	it	eq
 800371c:	1aed      	subeq	r5, r5, r3
 800371e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003722:	bf08      	it	eq
 8003724:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003728:	4293      	cmp	r3, r2
 800372a:	bfc4      	itt	gt
 800372c:	1a9b      	subgt	r3, r3, r2
 800372e:	18ed      	addgt	r5, r5, r3
 8003730:	42b5      	cmp	r5, r6
 8003732:	d11a      	bne.n	800376a <_printf_common+0xd2>
 8003734:	2000      	movs	r0, #0
 8003736:	e008      	b.n	800374a <_printf_common+0xb2>
 8003738:	2301      	movs	r3, #1
 800373a:	4652      	mov	r2, sl
 800373c:	4649      	mov	r1, r9
 800373e:	4638      	mov	r0, r7
 8003740:	47c0      	blx	r8
 8003742:	3001      	adds	r0, #1
 8003744:	d103      	bne.n	800374e <_printf_common+0xb6>
 8003746:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800374a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800374e:	3501      	adds	r5, #1
 8003750:	e7c1      	b.n	80036d6 <_printf_common+0x3e>
 8003752:	2030      	movs	r0, #48	; 0x30
 8003754:	18e1      	adds	r1, r4, r3
 8003756:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800375a:	1c5a      	adds	r2, r3, #1
 800375c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003760:	4422      	add	r2, r4
 8003762:	3302      	adds	r3, #2
 8003764:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003768:	e7c2      	b.n	80036f0 <_printf_common+0x58>
 800376a:	2301      	movs	r3, #1
 800376c:	4622      	mov	r2, r4
 800376e:	4649      	mov	r1, r9
 8003770:	4638      	mov	r0, r7
 8003772:	47c0      	blx	r8
 8003774:	3001      	adds	r0, #1
 8003776:	d0e6      	beq.n	8003746 <_printf_common+0xae>
 8003778:	3601      	adds	r6, #1
 800377a:	e7d9      	b.n	8003730 <_printf_common+0x98>

0800377c <_printf_i>:
 800377c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003780:	7e0f      	ldrb	r7, [r1, #24]
 8003782:	4691      	mov	r9, r2
 8003784:	2f78      	cmp	r7, #120	; 0x78
 8003786:	4680      	mov	r8, r0
 8003788:	460c      	mov	r4, r1
 800378a:	469a      	mov	sl, r3
 800378c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800378e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003792:	d807      	bhi.n	80037a4 <_printf_i+0x28>
 8003794:	2f62      	cmp	r7, #98	; 0x62
 8003796:	d80a      	bhi.n	80037ae <_printf_i+0x32>
 8003798:	2f00      	cmp	r7, #0
 800379a:	f000 80d5 	beq.w	8003948 <_printf_i+0x1cc>
 800379e:	2f58      	cmp	r7, #88	; 0x58
 80037a0:	f000 80c1 	beq.w	8003926 <_printf_i+0x1aa>
 80037a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80037a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80037ac:	e03a      	b.n	8003824 <_printf_i+0xa8>
 80037ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80037b2:	2b15      	cmp	r3, #21
 80037b4:	d8f6      	bhi.n	80037a4 <_printf_i+0x28>
 80037b6:	a101      	add	r1, pc, #4	; (adr r1, 80037bc <_printf_i+0x40>)
 80037b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80037bc:	08003815 	.word	0x08003815
 80037c0:	08003829 	.word	0x08003829
 80037c4:	080037a5 	.word	0x080037a5
 80037c8:	080037a5 	.word	0x080037a5
 80037cc:	080037a5 	.word	0x080037a5
 80037d0:	080037a5 	.word	0x080037a5
 80037d4:	08003829 	.word	0x08003829
 80037d8:	080037a5 	.word	0x080037a5
 80037dc:	080037a5 	.word	0x080037a5
 80037e0:	080037a5 	.word	0x080037a5
 80037e4:	080037a5 	.word	0x080037a5
 80037e8:	0800392f 	.word	0x0800392f
 80037ec:	08003855 	.word	0x08003855
 80037f0:	080038e9 	.word	0x080038e9
 80037f4:	080037a5 	.word	0x080037a5
 80037f8:	080037a5 	.word	0x080037a5
 80037fc:	08003951 	.word	0x08003951
 8003800:	080037a5 	.word	0x080037a5
 8003804:	08003855 	.word	0x08003855
 8003808:	080037a5 	.word	0x080037a5
 800380c:	080037a5 	.word	0x080037a5
 8003810:	080038f1 	.word	0x080038f1
 8003814:	682b      	ldr	r3, [r5, #0]
 8003816:	1d1a      	adds	r2, r3, #4
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	602a      	str	r2, [r5, #0]
 800381c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003820:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003824:	2301      	movs	r3, #1
 8003826:	e0a0      	b.n	800396a <_printf_i+0x1ee>
 8003828:	6820      	ldr	r0, [r4, #0]
 800382a:	682b      	ldr	r3, [r5, #0]
 800382c:	0607      	lsls	r7, r0, #24
 800382e:	f103 0104 	add.w	r1, r3, #4
 8003832:	6029      	str	r1, [r5, #0]
 8003834:	d501      	bpl.n	800383a <_printf_i+0xbe>
 8003836:	681e      	ldr	r6, [r3, #0]
 8003838:	e003      	b.n	8003842 <_printf_i+0xc6>
 800383a:	0646      	lsls	r6, r0, #25
 800383c:	d5fb      	bpl.n	8003836 <_printf_i+0xba>
 800383e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003842:	2e00      	cmp	r6, #0
 8003844:	da03      	bge.n	800384e <_printf_i+0xd2>
 8003846:	232d      	movs	r3, #45	; 0x2d
 8003848:	4276      	negs	r6, r6
 800384a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800384e:	230a      	movs	r3, #10
 8003850:	4859      	ldr	r0, [pc, #356]	; (80039b8 <_printf_i+0x23c>)
 8003852:	e012      	b.n	800387a <_printf_i+0xfe>
 8003854:	682b      	ldr	r3, [r5, #0]
 8003856:	6820      	ldr	r0, [r4, #0]
 8003858:	1d19      	adds	r1, r3, #4
 800385a:	6029      	str	r1, [r5, #0]
 800385c:	0605      	lsls	r5, r0, #24
 800385e:	d501      	bpl.n	8003864 <_printf_i+0xe8>
 8003860:	681e      	ldr	r6, [r3, #0]
 8003862:	e002      	b.n	800386a <_printf_i+0xee>
 8003864:	0641      	lsls	r1, r0, #25
 8003866:	d5fb      	bpl.n	8003860 <_printf_i+0xe4>
 8003868:	881e      	ldrh	r6, [r3, #0]
 800386a:	2f6f      	cmp	r7, #111	; 0x6f
 800386c:	bf0c      	ite	eq
 800386e:	2308      	moveq	r3, #8
 8003870:	230a      	movne	r3, #10
 8003872:	4851      	ldr	r0, [pc, #324]	; (80039b8 <_printf_i+0x23c>)
 8003874:	2100      	movs	r1, #0
 8003876:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800387a:	6865      	ldr	r5, [r4, #4]
 800387c:	2d00      	cmp	r5, #0
 800387e:	bfa8      	it	ge
 8003880:	6821      	ldrge	r1, [r4, #0]
 8003882:	60a5      	str	r5, [r4, #8]
 8003884:	bfa4      	itt	ge
 8003886:	f021 0104 	bicge.w	r1, r1, #4
 800388a:	6021      	strge	r1, [r4, #0]
 800388c:	b90e      	cbnz	r6, 8003892 <_printf_i+0x116>
 800388e:	2d00      	cmp	r5, #0
 8003890:	d04b      	beq.n	800392a <_printf_i+0x1ae>
 8003892:	4615      	mov	r5, r2
 8003894:	fbb6 f1f3 	udiv	r1, r6, r3
 8003898:	fb03 6711 	mls	r7, r3, r1, r6
 800389c:	5dc7      	ldrb	r7, [r0, r7]
 800389e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80038a2:	4637      	mov	r7, r6
 80038a4:	42bb      	cmp	r3, r7
 80038a6:	460e      	mov	r6, r1
 80038a8:	d9f4      	bls.n	8003894 <_printf_i+0x118>
 80038aa:	2b08      	cmp	r3, #8
 80038ac:	d10b      	bne.n	80038c6 <_printf_i+0x14a>
 80038ae:	6823      	ldr	r3, [r4, #0]
 80038b0:	07de      	lsls	r6, r3, #31
 80038b2:	d508      	bpl.n	80038c6 <_printf_i+0x14a>
 80038b4:	6923      	ldr	r3, [r4, #16]
 80038b6:	6861      	ldr	r1, [r4, #4]
 80038b8:	4299      	cmp	r1, r3
 80038ba:	bfde      	ittt	le
 80038bc:	2330      	movle	r3, #48	; 0x30
 80038be:	f805 3c01 	strble.w	r3, [r5, #-1]
 80038c2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80038c6:	1b52      	subs	r2, r2, r5
 80038c8:	6122      	str	r2, [r4, #16]
 80038ca:	464b      	mov	r3, r9
 80038cc:	4621      	mov	r1, r4
 80038ce:	4640      	mov	r0, r8
 80038d0:	f8cd a000 	str.w	sl, [sp]
 80038d4:	aa03      	add	r2, sp, #12
 80038d6:	f7ff fedf 	bl	8003698 <_printf_common>
 80038da:	3001      	adds	r0, #1
 80038dc:	d14a      	bne.n	8003974 <_printf_i+0x1f8>
 80038de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80038e2:	b004      	add	sp, #16
 80038e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038e8:	6823      	ldr	r3, [r4, #0]
 80038ea:	f043 0320 	orr.w	r3, r3, #32
 80038ee:	6023      	str	r3, [r4, #0]
 80038f0:	2778      	movs	r7, #120	; 0x78
 80038f2:	4832      	ldr	r0, [pc, #200]	; (80039bc <_printf_i+0x240>)
 80038f4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80038f8:	6823      	ldr	r3, [r4, #0]
 80038fa:	6829      	ldr	r1, [r5, #0]
 80038fc:	061f      	lsls	r7, r3, #24
 80038fe:	f851 6b04 	ldr.w	r6, [r1], #4
 8003902:	d402      	bmi.n	800390a <_printf_i+0x18e>
 8003904:	065f      	lsls	r7, r3, #25
 8003906:	bf48      	it	mi
 8003908:	b2b6      	uxthmi	r6, r6
 800390a:	07df      	lsls	r7, r3, #31
 800390c:	bf48      	it	mi
 800390e:	f043 0320 	orrmi.w	r3, r3, #32
 8003912:	6029      	str	r1, [r5, #0]
 8003914:	bf48      	it	mi
 8003916:	6023      	strmi	r3, [r4, #0]
 8003918:	b91e      	cbnz	r6, 8003922 <_printf_i+0x1a6>
 800391a:	6823      	ldr	r3, [r4, #0]
 800391c:	f023 0320 	bic.w	r3, r3, #32
 8003920:	6023      	str	r3, [r4, #0]
 8003922:	2310      	movs	r3, #16
 8003924:	e7a6      	b.n	8003874 <_printf_i+0xf8>
 8003926:	4824      	ldr	r0, [pc, #144]	; (80039b8 <_printf_i+0x23c>)
 8003928:	e7e4      	b.n	80038f4 <_printf_i+0x178>
 800392a:	4615      	mov	r5, r2
 800392c:	e7bd      	b.n	80038aa <_printf_i+0x12e>
 800392e:	682b      	ldr	r3, [r5, #0]
 8003930:	6826      	ldr	r6, [r4, #0]
 8003932:	1d18      	adds	r0, r3, #4
 8003934:	6961      	ldr	r1, [r4, #20]
 8003936:	6028      	str	r0, [r5, #0]
 8003938:	0635      	lsls	r5, r6, #24
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	d501      	bpl.n	8003942 <_printf_i+0x1c6>
 800393e:	6019      	str	r1, [r3, #0]
 8003940:	e002      	b.n	8003948 <_printf_i+0x1cc>
 8003942:	0670      	lsls	r0, r6, #25
 8003944:	d5fb      	bpl.n	800393e <_printf_i+0x1c2>
 8003946:	8019      	strh	r1, [r3, #0]
 8003948:	2300      	movs	r3, #0
 800394a:	4615      	mov	r5, r2
 800394c:	6123      	str	r3, [r4, #16]
 800394e:	e7bc      	b.n	80038ca <_printf_i+0x14e>
 8003950:	682b      	ldr	r3, [r5, #0]
 8003952:	2100      	movs	r1, #0
 8003954:	1d1a      	adds	r2, r3, #4
 8003956:	602a      	str	r2, [r5, #0]
 8003958:	681d      	ldr	r5, [r3, #0]
 800395a:	6862      	ldr	r2, [r4, #4]
 800395c:	4628      	mov	r0, r5
 800395e:	f000 f917 	bl	8003b90 <memchr>
 8003962:	b108      	cbz	r0, 8003968 <_printf_i+0x1ec>
 8003964:	1b40      	subs	r0, r0, r5
 8003966:	6060      	str	r0, [r4, #4]
 8003968:	6863      	ldr	r3, [r4, #4]
 800396a:	6123      	str	r3, [r4, #16]
 800396c:	2300      	movs	r3, #0
 800396e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003972:	e7aa      	b.n	80038ca <_printf_i+0x14e>
 8003974:	462a      	mov	r2, r5
 8003976:	4649      	mov	r1, r9
 8003978:	4640      	mov	r0, r8
 800397a:	6923      	ldr	r3, [r4, #16]
 800397c:	47d0      	blx	sl
 800397e:	3001      	adds	r0, #1
 8003980:	d0ad      	beq.n	80038de <_printf_i+0x162>
 8003982:	6823      	ldr	r3, [r4, #0]
 8003984:	079b      	lsls	r3, r3, #30
 8003986:	d413      	bmi.n	80039b0 <_printf_i+0x234>
 8003988:	68e0      	ldr	r0, [r4, #12]
 800398a:	9b03      	ldr	r3, [sp, #12]
 800398c:	4298      	cmp	r0, r3
 800398e:	bfb8      	it	lt
 8003990:	4618      	movlt	r0, r3
 8003992:	e7a6      	b.n	80038e2 <_printf_i+0x166>
 8003994:	2301      	movs	r3, #1
 8003996:	4632      	mov	r2, r6
 8003998:	4649      	mov	r1, r9
 800399a:	4640      	mov	r0, r8
 800399c:	47d0      	blx	sl
 800399e:	3001      	adds	r0, #1
 80039a0:	d09d      	beq.n	80038de <_printf_i+0x162>
 80039a2:	3501      	adds	r5, #1
 80039a4:	68e3      	ldr	r3, [r4, #12]
 80039a6:	9903      	ldr	r1, [sp, #12]
 80039a8:	1a5b      	subs	r3, r3, r1
 80039aa:	42ab      	cmp	r3, r5
 80039ac:	dcf2      	bgt.n	8003994 <_printf_i+0x218>
 80039ae:	e7eb      	b.n	8003988 <_printf_i+0x20c>
 80039b0:	2500      	movs	r5, #0
 80039b2:	f104 0619 	add.w	r6, r4, #25
 80039b6:	e7f5      	b.n	80039a4 <_printf_i+0x228>
 80039b8:	08007232 	.word	0x08007232
 80039bc:	08007243 	.word	0x08007243

080039c0 <std>:
 80039c0:	2300      	movs	r3, #0
 80039c2:	b510      	push	{r4, lr}
 80039c4:	4604      	mov	r4, r0
 80039c6:	e9c0 3300 	strd	r3, r3, [r0]
 80039ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80039ce:	6083      	str	r3, [r0, #8]
 80039d0:	8181      	strh	r1, [r0, #12]
 80039d2:	6643      	str	r3, [r0, #100]	; 0x64
 80039d4:	81c2      	strh	r2, [r0, #14]
 80039d6:	6183      	str	r3, [r0, #24]
 80039d8:	4619      	mov	r1, r3
 80039da:	2208      	movs	r2, #8
 80039dc:	305c      	adds	r0, #92	; 0x5c
 80039de:	f000 f89f 	bl	8003b20 <memset>
 80039e2:	4b05      	ldr	r3, [pc, #20]	; (80039f8 <std+0x38>)
 80039e4:	6224      	str	r4, [r4, #32]
 80039e6:	6263      	str	r3, [r4, #36]	; 0x24
 80039e8:	4b04      	ldr	r3, [pc, #16]	; (80039fc <std+0x3c>)
 80039ea:	62a3      	str	r3, [r4, #40]	; 0x28
 80039ec:	4b04      	ldr	r3, [pc, #16]	; (8003a00 <std+0x40>)
 80039ee:	62e3      	str	r3, [r4, #44]	; 0x2c
 80039f0:	4b04      	ldr	r3, [pc, #16]	; (8003a04 <std+0x44>)
 80039f2:	6323      	str	r3, [r4, #48]	; 0x30
 80039f4:	bd10      	pop	{r4, pc}
 80039f6:	bf00      	nop
 80039f8:	08005235 	.word	0x08005235
 80039fc:	08005257 	.word	0x08005257
 8003a00:	0800528f 	.word	0x0800528f
 8003a04:	080052b3 	.word	0x080052b3

08003a08 <stdio_exit_handler>:
 8003a08:	4a02      	ldr	r2, [pc, #8]	; (8003a14 <stdio_exit_handler+0xc>)
 8003a0a:	4903      	ldr	r1, [pc, #12]	; (8003a18 <stdio_exit_handler+0x10>)
 8003a0c:	4803      	ldr	r0, [pc, #12]	; (8003a1c <stdio_exit_handler+0x14>)
 8003a0e:	f000 b869 	b.w	8003ae4 <_fwalk_sglue>
 8003a12:	bf00      	nop
 8003a14:	20000008 	.word	0x20000008
 8003a18:	08004add 	.word	0x08004add
 8003a1c:	20000014 	.word	0x20000014

08003a20 <cleanup_stdio>:
 8003a20:	6841      	ldr	r1, [r0, #4]
 8003a22:	4b0c      	ldr	r3, [pc, #48]	; (8003a54 <cleanup_stdio+0x34>)
 8003a24:	b510      	push	{r4, lr}
 8003a26:	4299      	cmp	r1, r3
 8003a28:	4604      	mov	r4, r0
 8003a2a:	d001      	beq.n	8003a30 <cleanup_stdio+0x10>
 8003a2c:	f001 f856 	bl	8004adc <_fflush_r>
 8003a30:	68a1      	ldr	r1, [r4, #8]
 8003a32:	4b09      	ldr	r3, [pc, #36]	; (8003a58 <cleanup_stdio+0x38>)
 8003a34:	4299      	cmp	r1, r3
 8003a36:	d002      	beq.n	8003a3e <cleanup_stdio+0x1e>
 8003a38:	4620      	mov	r0, r4
 8003a3a:	f001 f84f 	bl	8004adc <_fflush_r>
 8003a3e:	68e1      	ldr	r1, [r4, #12]
 8003a40:	4b06      	ldr	r3, [pc, #24]	; (8003a5c <cleanup_stdio+0x3c>)
 8003a42:	4299      	cmp	r1, r3
 8003a44:	d004      	beq.n	8003a50 <cleanup_stdio+0x30>
 8003a46:	4620      	mov	r0, r4
 8003a48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a4c:	f001 b846 	b.w	8004adc <_fflush_r>
 8003a50:	bd10      	pop	{r4, pc}
 8003a52:	bf00      	nop
 8003a54:	200002a8 	.word	0x200002a8
 8003a58:	20000310 	.word	0x20000310
 8003a5c:	20000378 	.word	0x20000378

08003a60 <global_stdio_init.part.0>:
 8003a60:	b510      	push	{r4, lr}
 8003a62:	4b0b      	ldr	r3, [pc, #44]	; (8003a90 <global_stdio_init.part.0+0x30>)
 8003a64:	4c0b      	ldr	r4, [pc, #44]	; (8003a94 <global_stdio_init.part.0+0x34>)
 8003a66:	4a0c      	ldr	r2, [pc, #48]	; (8003a98 <global_stdio_init.part.0+0x38>)
 8003a68:	4620      	mov	r0, r4
 8003a6a:	601a      	str	r2, [r3, #0]
 8003a6c:	2104      	movs	r1, #4
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f7ff ffa6 	bl	80039c0 <std>
 8003a74:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003a78:	2201      	movs	r2, #1
 8003a7a:	2109      	movs	r1, #9
 8003a7c:	f7ff ffa0 	bl	80039c0 <std>
 8003a80:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003a84:	2202      	movs	r2, #2
 8003a86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a8a:	2112      	movs	r1, #18
 8003a8c:	f7ff bf98 	b.w	80039c0 <std>
 8003a90:	200003e0 	.word	0x200003e0
 8003a94:	200002a8 	.word	0x200002a8
 8003a98:	08003a09 	.word	0x08003a09

08003a9c <__sfp_lock_acquire>:
 8003a9c:	4801      	ldr	r0, [pc, #4]	; (8003aa4 <__sfp_lock_acquire+0x8>)
 8003a9e:	f000 b875 	b.w	8003b8c <__retarget_lock_acquire_recursive>
 8003aa2:	bf00      	nop
 8003aa4:	200003e5 	.word	0x200003e5

08003aa8 <__sfp_lock_release>:
 8003aa8:	4801      	ldr	r0, [pc, #4]	; (8003ab0 <__sfp_lock_release+0x8>)
 8003aaa:	f000 b870 	b.w	8003b8e <__retarget_lock_release_recursive>
 8003aae:	bf00      	nop
 8003ab0:	200003e5 	.word	0x200003e5

08003ab4 <__sinit>:
 8003ab4:	b510      	push	{r4, lr}
 8003ab6:	4604      	mov	r4, r0
 8003ab8:	f7ff fff0 	bl	8003a9c <__sfp_lock_acquire>
 8003abc:	6a23      	ldr	r3, [r4, #32]
 8003abe:	b11b      	cbz	r3, 8003ac8 <__sinit+0x14>
 8003ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ac4:	f7ff bff0 	b.w	8003aa8 <__sfp_lock_release>
 8003ac8:	4b04      	ldr	r3, [pc, #16]	; (8003adc <__sinit+0x28>)
 8003aca:	6223      	str	r3, [r4, #32]
 8003acc:	4b04      	ldr	r3, [pc, #16]	; (8003ae0 <__sinit+0x2c>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d1f5      	bne.n	8003ac0 <__sinit+0xc>
 8003ad4:	f7ff ffc4 	bl	8003a60 <global_stdio_init.part.0>
 8003ad8:	e7f2      	b.n	8003ac0 <__sinit+0xc>
 8003ada:	bf00      	nop
 8003adc:	08003a21 	.word	0x08003a21
 8003ae0:	200003e0 	.word	0x200003e0

08003ae4 <_fwalk_sglue>:
 8003ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ae8:	4607      	mov	r7, r0
 8003aea:	4688      	mov	r8, r1
 8003aec:	4614      	mov	r4, r2
 8003aee:	2600      	movs	r6, #0
 8003af0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003af4:	f1b9 0901 	subs.w	r9, r9, #1
 8003af8:	d505      	bpl.n	8003b06 <_fwalk_sglue+0x22>
 8003afa:	6824      	ldr	r4, [r4, #0]
 8003afc:	2c00      	cmp	r4, #0
 8003afe:	d1f7      	bne.n	8003af0 <_fwalk_sglue+0xc>
 8003b00:	4630      	mov	r0, r6
 8003b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b06:	89ab      	ldrh	r3, [r5, #12]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d907      	bls.n	8003b1c <_fwalk_sglue+0x38>
 8003b0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003b10:	3301      	adds	r3, #1
 8003b12:	d003      	beq.n	8003b1c <_fwalk_sglue+0x38>
 8003b14:	4629      	mov	r1, r5
 8003b16:	4638      	mov	r0, r7
 8003b18:	47c0      	blx	r8
 8003b1a:	4306      	orrs	r6, r0
 8003b1c:	3568      	adds	r5, #104	; 0x68
 8003b1e:	e7e9      	b.n	8003af4 <_fwalk_sglue+0x10>

08003b20 <memset>:
 8003b20:	4603      	mov	r3, r0
 8003b22:	4402      	add	r2, r0
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d100      	bne.n	8003b2a <memset+0xa>
 8003b28:	4770      	bx	lr
 8003b2a:	f803 1b01 	strb.w	r1, [r3], #1
 8003b2e:	e7f9      	b.n	8003b24 <memset+0x4>

08003b30 <_localeconv_r>:
 8003b30:	4800      	ldr	r0, [pc, #0]	; (8003b34 <_localeconv_r+0x4>)
 8003b32:	4770      	bx	lr
 8003b34:	20000154 	.word	0x20000154

08003b38 <__errno>:
 8003b38:	4b01      	ldr	r3, [pc, #4]	; (8003b40 <__errno+0x8>)
 8003b3a:	6818      	ldr	r0, [r3, #0]
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	20000060 	.word	0x20000060

08003b44 <__libc_init_array>:
 8003b44:	b570      	push	{r4, r5, r6, lr}
 8003b46:	2600      	movs	r6, #0
 8003b48:	4d0c      	ldr	r5, [pc, #48]	; (8003b7c <__libc_init_array+0x38>)
 8003b4a:	4c0d      	ldr	r4, [pc, #52]	; (8003b80 <__libc_init_array+0x3c>)
 8003b4c:	1b64      	subs	r4, r4, r5
 8003b4e:	10a4      	asrs	r4, r4, #2
 8003b50:	42a6      	cmp	r6, r4
 8003b52:	d109      	bne.n	8003b68 <__libc_init_array+0x24>
 8003b54:	f002 ff16 	bl	8006984 <_init>
 8003b58:	2600      	movs	r6, #0
 8003b5a:	4d0a      	ldr	r5, [pc, #40]	; (8003b84 <__libc_init_array+0x40>)
 8003b5c:	4c0a      	ldr	r4, [pc, #40]	; (8003b88 <__libc_init_array+0x44>)
 8003b5e:	1b64      	subs	r4, r4, r5
 8003b60:	10a4      	asrs	r4, r4, #2
 8003b62:	42a6      	cmp	r6, r4
 8003b64:	d105      	bne.n	8003b72 <__libc_init_array+0x2e>
 8003b66:	bd70      	pop	{r4, r5, r6, pc}
 8003b68:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b6c:	4798      	blx	r3
 8003b6e:	3601      	adds	r6, #1
 8003b70:	e7ee      	b.n	8003b50 <__libc_init_array+0xc>
 8003b72:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b76:	4798      	blx	r3
 8003b78:	3601      	adds	r6, #1
 8003b7a:	e7f2      	b.n	8003b62 <__libc_init_array+0x1e>
 8003b7c:	080075c8 	.word	0x080075c8
 8003b80:	080075c8 	.word	0x080075c8
 8003b84:	080075c8 	.word	0x080075c8
 8003b88:	080075cc 	.word	0x080075cc

08003b8c <__retarget_lock_acquire_recursive>:
 8003b8c:	4770      	bx	lr

08003b8e <__retarget_lock_release_recursive>:
 8003b8e:	4770      	bx	lr

08003b90 <memchr>:
 8003b90:	4603      	mov	r3, r0
 8003b92:	b510      	push	{r4, lr}
 8003b94:	b2c9      	uxtb	r1, r1
 8003b96:	4402      	add	r2, r0
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	d101      	bne.n	8003ba2 <memchr+0x12>
 8003b9e:	2000      	movs	r0, #0
 8003ba0:	e003      	b.n	8003baa <memchr+0x1a>
 8003ba2:	7804      	ldrb	r4, [r0, #0]
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	428c      	cmp	r4, r1
 8003ba8:	d1f6      	bne.n	8003b98 <memchr+0x8>
 8003baa:	bd10      	pop	{r4, pc}

08003bac <quorem>:
 8003bac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bb0:	6903      	ldr	r3, [r0, #16]
 8003bb2:	690c      	ldr	r4, [r1, #16]
 8003bb4:	4607      	mov	r7, r0
 8003bb6:	42a3      	cmp	r3, r4
 8003bb8:	db7f      	blt.n	8003cba <quorem+0x10e>
 8003bba:	3c01      	subs	r4, #1
 8003bbc:	f100 0514 	add.w	r5, r0, #20
 8003bc0:	f101 0814 	add.w	r8, r1, #20
 8003bc4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003bc8:	9301      	str	r3, [sp, #4]
 8003bca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003bce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	fbb2 f6f3 	udiv	r6, r2, r3
 8003bda:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003bde:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003be2:	d331      	bcc.n	8003c48 <quorem+0x9c>
 8003be4:	f04f 0e00 	mov.w	lr, #0
 8003be8:	4640      	mov	r0, r8
 8003bea:	46ac      	mov	ip, r5
 8003bec:	46f2      	mov	sl, lr
 8003bee:	f850 2b04 	ldr.w	r2, [r0], #4
 8003bf2:	b293      	uxth	r3, r2
 8003bf4:	fb06 e303 	mla	r3, r6, r3, lr
 8003bf8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003bfc:	0c1a      	lsrs	r2, r3, #16
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	fb06 220e 	mla	r2, r6, lr, r2
 8003c04:	ebaa 0303 	sub.w	r3, sl, r3
 8003c08:	f8dc a000 	ldr.w	sl, [ip]
 8003c0c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003c10:	fa1f fa8a 	uxth.w	sl, sl
 8003c14:	4453      	add	r3, sl
 8003c16:	f8dc a000 	ldr.w	sl, [ip]
 8003c1a:	b292      	uxth	r2, r2
 8003c1c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003c20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003c2a:	4581      	cmp	r9, r0
 8003c2c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003c30:	f84c 3b04 	str.w	r3, [ip], #4
 8003c34:	d2db      	bcs.n	8003bee <quorem+0x42>
 8003c36:	f855 300b 	ldr.w	r3, [r5, fp]
 8003c3a:	b92b      	cbnz	r3, 8003c48 <quorem+0x9c>
 8003c3c:	9b01      	ldr	r3, [sp, #4]
 8003c3e:	3b04      	subs	r3, #4
 8003c40:	429d      	cmp	r5, r3
 8003c42:	461a      	mov	r2, r3
 8003c44:	d32d      	bcc.n	8003ca2 <quorem+0xf6>
 8003c46:	613c      	str	r4, [r7, #16]
 8003c48:	4638      	mov	r0, r7
 8003c4a:	f001 f9f5 	bl	8005038 <__mcmp>
 8003c4e:	2800      	cmp	r0, #0
 8003c50:	db23      	blt.n	8003c9a <quorem+0xee>
 8003c52:	4629      	mov	r1, r5
 8003c54:	2000      	movs	r0, #0
 8003c56:	3601      	adds	r6, #1
 8003c58:	f858 2b04 	ldr.w	r2, [r8], #4
 8003c5c:	f8d1 c000 	ldr.w	ip, [r1]
 8003c60:	b293      	uxth	r3, r2
 8003c62:	1ac3      	subs	r3, r0, r3
 8003c64:	0c12      	lsrs	r2, r2, #16
 8003c66:	fa1f f08c 	uxth.w	r0, ip
 8003c6a:	4403      	add	r3, r0
 8003c6c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003c70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003c7a:	45c1      	cmp	r9, r8
 8003c7c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003c80:	f841 3b04 	str.w	r3, [r1], #4
 8003c84:	d2e8      	bcs.n	8003c58 <quorem+0xac>
 8003c86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003c8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003c8e:	b922      	cbnz	r2, 8003c9a <quorem+0xee>
 8003c90:	3b04      	subs	r3, #4
 8003c92:	429d      	cmp	r5, r3
 8003c94:	461a      	mov	r2, r3
 8003c96:	d30a      	bcc.n	8003cae <quorem+0x102>
 8003c98:	613c      	str	r4, [r7, #16]
 8003c9a:	4630      	mov	r0, r6
 8003c9c:	b003      	add	sp, #12
 8003c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ca2:	6812      	ldr	r2, [r2, #0]
 8003ca4:	3b04      	subs	r3, #4
 8003ca6:	2a00      	cmp	r2, #0
 8003ca8:	d1cd      	bne.n	8003c46 <quorem+0x9a>
 8003caa:	3c01      	subs	r4, #1
 8003cac:	e7c8      	b.n	8003c40 <quorem+0x94>
 8003cae:	6812      	ldr	r2, [r2, #0]
 8003cb0:	3b04      	subs	r3, #4
 8003cb2:	2a00      	cmp	r2, #0
 8003cb4:	d1f0      	bne.n	8003c98 <quorem+0xec>
 8003cb6:	3c01      	subs	r4, #1
 8003cb8:	e7eb      	b.n	8003c92 <quorem+0xe6>
 8003cba:	2000      	movs	r0, #0
 8003cbc:	e7ee      	b.n	8003c9c <quorem+0xf0>
	...

08003cc0 <_dtoa_r>:
 8003cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cc4:	4616      	mov	r6, r2
 8003cc6:	461f      	mov	r7, r3
 8003cc8:	69c4      	ldr	r4, [r0, #28]
 8003cca:	b099      	sub	sp, #100	; 0x64
 8003ccc:	4605      	mov	r5, r0
 8003cce:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003cd2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8003cd6:	b974      	cbnz	r4, 8003cf6 <_dtoa_r+0x36>
 8003cd8:	2010      	movs	r0, #16
 8003cda:	f000 fdd5 	bl	8004888 <malloc>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	61e8      	str	r0, [r5, #28]
 8003ce2:	b920      	cbnz	r0, 8003cee <_dtoa_r+0x2e>
 8003ce4:	21ef      	movs	r1, #239	; 0xef
 8003ce6:	4bac      	ldr	r3, [pc, #688]	; (8003f98 <_dtoa_r+0x2d8>)
 8003ce8:	48ac      	ldr	r0, [pc, #688]	; (8003f9c <_dtoa_r+0x2dc>)
 8003cea:	f001 fb4b 	bl	8005384 <__assert_func>
 8003cee:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003cf2:	6004      	str	r4, [r0, #0]
 8003cf4:	60c4      	str	r4, [r0, #12]
 8003cf6:	69eb      	ldr	r3, [r5, #28]
 8003cf8:	6819      	ldr	r1, [r3, #0]
 8003cfa:	b151      	cbz	r1, 8003d12 <_dtoa_r+0x52>
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	2301      	movs	r3, #1
 8003d00:	4093      	lsls	r3, r2
 8003d02:	604a      	str	r2, [r1, #4]
 8003d04:	608b      	str	r3, [r1, #8]
 8003d06:	4628      	mov	r0, r5
 8003d08:	f000 ff5c 	bl	8004bc4 <_Bfree>
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	69eb      	ldr	r3, [r5, #28]
 8003d10:	601a      	str	r2, [r3, #0]
 8003d12:	1e3b      	subs	r3, r7, #0
 8003d14:	bfaf      	iteee	ge
 8003d16:	2300      	movge	r3, #0
 8003d18:	2201      	movlt	r2, #1
 8003d1a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003d1e:	9305      	strlt	r3, [sp, #20]
 8003d20:	bfa8      	it	ge
 8003d22:	f8c8 3000 	strge.w	r3, [r8]
 8003d26:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8003d2a:	4b9d      	ldr	r3, [pc, #628]	; (8003fa0 <_dtoa_r+0x2e0>)
 8003d2c:	bfb8      	it	lt
 8003d2e:	f8c8 2000 	strlt.w	r2, [r8]
 8003d32:	ea33 0309 	bics.w	r3, r3, r9
 8003d36:	d119      	bne.n	8003d6c <_dtoa_r+0xac>
 8003d38:	f242 730f 	movw	r3, #9999	; 0x270f
 8003d3c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003d3e:	6013      	str	r3, [r2, #0]
 8003d40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003d44:	4333      	orrs	r3, r6
 8003d46:	f000 8589 	beq.w	800485c <_dtoa_r+0xb9c>
 8003d4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003d4c:	b953      	cbnz	r3, 8003d64 <_dtoa_r+0xa4>
 8003d4e:	4b95      	ldr	r3, [pc, #596]	; (8003fa4 <_dtoa_r+0x2e4>)
 8003d50:	e023      	b.n	8003d9a <_dtoa_r+0xda>
 8003d52:	4b95      	ldr	r3, [pc, #596]	; (8003fa8 <_dtoa_r+0x2e8>)
 8003d54:	9303      	str	r3, [sp, #12]
 8003d56:	3308      	adds	r3, #8
 8003d58:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8003d5a:	6013      	str	r3, [r2, #0]
 8003d5c:	9803      	ldr	r0, [sp, #12]
 8003d5e:	b019      	add	sp, #100	; 0x64
 8003d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d64:	4b8f      	ldr	r3, [pc, #572]	; (8003fa4 <_dtoa_r+0x2e4>)
 8003d66:	9303      	str	r3, [sp, #12]
 8003d68:	3303      	adds	r3, #3
 8003d6a:	e7f5      	b.n	8003d58 <_dtoa_r+0x98>
 8003d6c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003d70:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8003d74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003d78:	2200      	movs	r2, #0
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	f7fc fe24 	bl	80009c8 <__aeabi_dcmpeq>
 8003d80:	4680      	mov	r8, r0
 8003d82:	b160      	cbz	r0, 8003d9e <_dtoa_r+0xde>
 8003d84:	2301      	movs	r3, #1
 8003d86:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003d88:	6013      	str	r3, [r2, #0]
 8003d8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f000 8562 	beq.w	8004856 <_dtoa_r+0xb96>
 8003d92:	4b86      	ldr	r3, [pc, #536]	; (8003fac <_dtoa_r+0x2ec>)
 8003d94:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8003d96:	6013      	str	r3, [r2, #0]
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	9303      	str	r3, [sp, #12]
 8003d9c:	e7de      	b.n	8003d5c <_dtoa_r+0x9c>
 8003d9e:	ab16      	add	r3, sp, #88	; 0x58
 8003da0:	9301      	str	r3, [sp, #4]
 8003da2:	ab17      	add	r3, sp, #92	; 0x5c
 8003da4:	9300      	str	r3, [sp, #0]
 8003da6:	4628      	mov	r0, r5
 8003da8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8003dac:	f001 f9ec 	bl	8005188 <__d2b>
 8003db0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8003db4:	4682      	mov	sl, r0
 8003db6:	2c00      	cmp	r4, #0
 8003db8:	d07e      	beq.n	8003eb8 <_dtoa_r+0x1f8>
 8003dba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003dbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003dc0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8003dc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003dc8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8003dcc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003dd0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	4b75      	ldr	r3, [pc, #468]	; (8003fb0 <_dtoa_r+0x2f0>)
 8003dda:	f7fc f9d5 	bl	8000188 <__aeabi_dsub>
 8003dde:	a368      	add	r3, pc, #416	; (adr r3, 8003f80 <_dtoa_r+0x2c0>)
 8003de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de4:	f7fc fb88 	bl	80004f8 <__aeabi_dmul>
 8003de8:	a367      	add	r3, pc, #412	; (adr r3, 8003f88 <_dtoa_r+0x2c8>)
 8003dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dee:	f7fc f9cd 	bl	800018c <__adddf3>
 8003df2:	4606      	mov	r6, r0
 8003df4:	4620      	mov	r0, r4
 8003df6:	460f      	mov	r7, r1
 8003df8:	f7fc fb14 	bl	8000424 <__aeabi_i2d>
 8003dfc:	a364      	add	r3, pc, #400	; (adr r3, 8003f90 <_dtoa_r+0x2d0>)
 8003dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e02:	f7fc fb79 	bl	80004f8 <__aeabi_dmul>
 8003e06:	4602      	mov	r2, r0
 8003e08:	460b      	mov	r3, r1
 8003e0a:	4630      	mov	r0, r6
 8003e0c:	4639      	mov	r1, r7
 8003e0e:	f7fc f9bd 	bl	800018c <__adddf3>
 8003e12:	4606      	mov	r6, r0
 8003e14:	460f      	mov	r7, r1
 8003e16:	f7fc fe1f 	bl	8000a58 <__aeabi_d2iz>
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	4683      	mov	fp, r0
 8003e1e:	2300      	movs	r3, #0
 8003e20:	4630      	mov	r0, r6
 8003e22:	4639      	mov	r1, r7
 8003e24:	f7fc fdda 	bl	80009dc <__aeabi_dcmplt>
 8003e28:	b148      	cbz	r0, 8003e3e <_dtoa_r+0x17e>
 8003e2a:	4658      	mov	r0, fp
 8003e2c:	f7fc fafa 	bl	8000424 <__aeabi_i2d>
 8003e30:	4632      	mov	r2, r6
 8003e32:	463b      	mov	r3, r7
 8003e34:	f7fc fdc8 	bl	80009c8 <__aeabi_dcmpeq>
 8003e38:	b908      	cbnz	r0, 8003e3e <_dtoa_r+0x17e>
 8003e3a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8003e3e:	f1bb 0f16 	cmp.w	fp, #22
 8003e42:	d857      	bhi.n	8003ef4 <_dtoa_r+0x234>
 8003e44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003e48:	4b5a      	ldr	r3, [pc, #360]	; (8003fb4 <_dtoa_r+0x2f4>)
 8003e4a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e52:	f7fc fdc3 	bl	80009dc <__aeabi_dcmplt>
 8003e56:	2800      	cmp	r0, #0
 8003e58:	d04e      	beq.n	8003ef8 <_dtoa_r+0x238>
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8003e60:	930f      	str	r3, [sp, #60]	; 0x3c
 8003e62:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003e64:	1b1b      	subs	r3, r3, r4
 8003e66:	1e5a      	subs	r2, r3, #1
 8003e68:	bf46      	itte	mi
 8003e6a:	f1c3 0901 	rsbmi	r9, r3, #1
 8003e6e:	2300      	movmi	r3, #0
 8003e70:	f04f 0900 	movpl.w	r9, #0
 8003e74:	9209      	str	r2, [sp, #36]	; 0x24
 8003e76:	bf48      	it	mi
 8003e78:	9309      	strmi	r3, [sp, #36]	; 0x24
 8003e7a:	f1bb 0f00 	cmp.w	fp, #0
 8003e7e:	db3d      	blt.n	8003efc <_dtoa_r+0x23c>
 8003e80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e82:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8003e86:	445b      	add	r3, fp
 8003e88:	9309      	str	r3, [sp, #36]	; 0x24
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	930a      	str	r3, [sp, #40]	; 0x28
 8003e8e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003e90:	2b09      	cmp	r3, #9
 8003e92:	d867      	bhi.n	8003f64 <_dtoa_r+0x2a4>
 8003e94:	2b05      	cmp	r3, #5
 8003e96:	bfc4      	itt	gt
 8003e98:	3b04      	subgt	r3, #4
 8003e9a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8003e9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003e9e:	bfc8      	it	gt
 8003ea0:	2400      	movgt	r4, #0
 8003ea2:	f1a3 0302 	sub.w	r3, r3, #2
 8003ea6:	bfd8      	it	le
 8003ea8:	2401      	movle	r4, #1
 8003eaa:	2b03      	cmp	r3, #3
 8003eac:	f200 8086 	bhi.w	8003fbc <_dtoa_r+0x2fc>
 8003eb0:	e8df f003 	tbb	[pc, r3]
 8003eb4:	5637392c 	.word	0x5637392c
 8003eb8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8003ebc:	441c      	add	r4, r3
 8003ebe:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8003ec2:	2b20      	cmp	r3, #32
 8003ec4:	bfc1      	itttt	gt
 8003ec6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003eca:	fa09 f903 	lslgt.w	r9, r9, r3
 8003ece:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8003ed2:	fa26 f303 	lsrgt.w	r3, r6, r3
 8003ed6:	bfd6      	itet	le
 8003ed8:	f1c3 0320 	rsble	r3, r3, #32
 8003edc:	ea49 0003 	orrgt.w	r0, r9, r3
 8003ee0:	fa06 f003 	lslle.w	r0, r6, r3
 8003ee4:	f7fc fa8e 	bl	8000404 <__aeabi_ui2d>
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8003eee:	3c01      	subs	r4, #1
 8003ef0:	9213      	str	r2, [sp, #76]	; 0x4c
 8003ef2:	e76f      	b.n	8003dd4 <_dtoa_r+0x114>
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e7b3      	b.n	8003e60 <_dtoa_r+0x1a0>
 8003ef8:	900f      	str	r0, [sp, #60]	; 0x3c
 8003efa:	e7b2      	b.n	8003e62 <_dtoa_r+0x1a2>
 8003efc:	f1cb 0300 	rsb	r3, fp, #0
 8003f00:	930a      	str	r3, [sp, #40]	; 0x28
 8003f02:	2300      	movs	r3, #0
 8003f04:	eba9 090b 	sub.w	r9, r9, fp
 8003f08:	930e      	str	r3, [sp, #56]	; 0x38
 8003f0a:	e7c0      	b.n	8003e8e <_dtoa_r+0x1ce>
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003f10:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	dc55      	bgt.n	8003fc2 <_dtoa_r+0x302>
 8003f16:	2301      	movs	r3, #1
 8003f18:	461a      	mov	r2, r3
 8003f1a:	9306      	str	r3, [sp, #24]
 8003f1c:	9308      	str	r3, [sp, #32]
 8003f1e:	9223      	str	r2, [sp, #140]	; 0x8c
 8003f20:	e00b      	b.n	8003f3a <_dtoa_r+0x27a>
 8003f22:	2301      	movs	r3, #1
 8003f24:	e7f3      	b.n	8003f0e <_dtoa_r+0x24e>
 8003f26:	2300      	movs	r3, #0
 8003f28:	930b      	str	r3, [sp, #44]	; 0x2c
 8003f2a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003f2c:	445b      	add	r3, fp
 8003f2e:	9306      	str	r3, [sp, #24]
 8003f30:	3301      	adds	r3, #1
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	9308      	str	r3, [sp, #32]
 8003f36:	bfb8      	it	lt
 8003f38:	2301      	movlt	r3, #1
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	2204      	movs	r2, #4
 8003f3e:	69e8      	ldr	r0, [r5, #28]
 8003f40:	f102 0614 	add.w	r6, r2, #20
 8003f44:	429e      	cmp	r6, r3
 8003f46:	d940      	bls.n	8003fca <_dtoa_r+0x30a>
 8003f48:	6041      	str	r1, [r0, #4]
 8003f4a:	4628      	mov	r0, r5
 8003f4c:	f000 fdfa 	bl	8004b44 <_Balloc>
 8003f50:	9003      	str	r0, [sp, #12]
 8003f52:	2800      	cmp	r0, #0
 8003f54:	d13c      	bne.n	8003fd0 <_dtoa_r+0x310>
 8003f56:	4602      	mov	r2, r0
 8003f58:	f240 11af 	movw	r1, #431	; 0x1af
 8003f5c:	4b16      	ldr	r3, [pc, #88]	; (8003fb8 <_dtoa_r+0x2f8>)
 8003f5e:	e6c3      	b.n	8003ce8 <_dtoa_r+0x28>
 8003f60:	2301      	movs	r3, #1
 8003f62:	e7e1      	b.n	8003f28 <_dtoa_r+0x268>
 8003f64:	2401      	movs	r4, #1
 8003f66:	2300      	movs	r3, #0
 8003f68:	940b      	str	r4, [sp, #44]	; 0x2c
 8003f6a:	9322      	str	r3, [sp, #136]	; 0x88
 8003f6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003f70:	2200      	movs	r2, #0
 8003f72:	9306      	str	r3, [sp, #24]
 8003f74:	9308      	str	r3, [sp, #32]
 8003f76:	2312      	movs	r3, #18
 8003f78:	e7d1      	b.n	8003f1e <_dtoa_r+0x25e>
 8003f7a:	bf00      	nop
 8003f7c:	f3af 8000 	nop.w
 8003f80:	636f4361 	.word	0x636f4361
 8003f84:	3fd287a7 	.word	0x3fd287a7
 8003f88:	8b60c8b3 	.word	0x8b60c8b3
 8003f8c:	3fc68a28 	.word	0x3fc68a28
 8003f90:	509f79fb 	.word	0x509f79fb
 8003f94:	3fd34413 	.word	0x3fd34413
 8003f98:	08007261 	.word	0x08007261
 8003f9c:	08007278 	.word	0x08007278
 8003fa0:	7ff00000 	.word	0x7ff00000
 8003fa4:	0800725d 	.word	0x0800725d
 8003fa8:	08007254 	.word	0x08007254
 8003fac:	08007231 	.word	0x08007231
 8003fb0:	3ff80000 	.word	0x3ff80000
 8003fb4:	08007368 	.word	0x08007368
 8003fb8:	080072d0 	.word	0x080072d0
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	930b      	str	r3, [sp, #44]	; 0x2c
 8003fc0:	e7d4      	b.n	8003f6c <_dtoa_r+0x2ac>
 8003fc2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003fc4:	9306      	str	r3, [sp, #24]
 8003fc6:	9308      	str	r3, [sp, #32]
 8003fc8:	e7b7      	b.n	8003f3a <_dtoa_r+0x27a>
 8003fca:	3101      	adds	r1, #1
 8003fcc:	0052      	lsls	r2, r2, #1
 8003fce:	e7b7      	b.n	8003f40 <_dtoa_r+0x280>
 8003fd0:	69eb      	ldr	r3, [r5, #28]
 8003fd2:	9a03      	ldr	r2, [sp, #12]
 8003fd4:	601a      	str	r2, [r3, #0]
 8003fd6:	9b08      	ldr	r3, [sp, #32]
 8003fd8:	2b0e      	cmp	r3, #14
 8003fda:	f200 80a8 	bhi.w	800412e <_dtoa_r+0x46e>
 8003fde:	2c00      	cmp	r4, #0
 8003fe0:	f000 80a5 	beq.w	800412e <_dtoa_r+0x46e>
 8003fe4:	f1bb 0f00 	cmp.w	fp, #0
 8003fe8:	dd34      	ble.n	8004054 <_dtoa_r+0x394>
 8003fea:	4b9a      	ldr	r3, [pc, #616]	; (8004254 <_dtoa_r+0x594>)
 8003fec:	f00b 020f 	and.w	r2, fp, #15
 8003ff0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003ff4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8003ff8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003ffc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004000:	ea4f 142b 	mov.w	r4, fp, asr #4
 8004004:	d016      	beq.n	8004034 <_dtoa_r+0x374>
 8004006:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800400a:	4b93      	ldr	r3, [pc, #588]	; (8004258 <_dtoa_r+0x598>)
 800400c:	2703      	movs	r7, #3
 800400e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004012:	f7fc fb9b 	bl	800074c <__aeabi_ddiv>
 8004016:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800401a:	f004 040f 	and.w	r4, r4, #15
 800401e:	4e8e      	ldr	r6, [pc, #568]	; (8004258 <_dtoa_r+0x598>)
 8004020:	b954      	cbnz	r4, 8004038 <_dtoa_r+0x378>
 8004022:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004026:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800402a:	f7fc fb8f 	bl	800074c <__aeabi_ddiv>
 800402e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004032:	e029      	b.n	8004088 <_dtoa_r+0x3c8>
 8004034:	2702      	movs	r7, #2
 8004036:	e7f2      	b.n	800401e <_dtoa_r+0x35e>
 8004038:	07e1      	lsls	r1, r4, #31
 800403a:	d508      	bpl.n	800404e <_dtoa_r+0x38e>
 800403c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004040:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004044:	f7fc fa58 	bl	80004f8 <__aeabi_dmul>
 8004048:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800404c:	3701      	adds	r7, #1
 800404e:	1064      	asrs	r4, r4, #1
 8004050:	3608      	adds	r6, #8
 8004052:	e7e5      	b.n	8004020 <_dtoa_r+0x360>
 8004054:	f000 80a5 	beq.w	80041a2 <_dtoa_r+0x4e2>
 8004058:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800405c:	f1cb 0400 	rsb	r4, fp, #0
 8004060:	4b7c      	ldr	r3, [pc, #496]	; (8004254 <_dtoa_r+0x594>)
 8004062:	f004 020f 	and.w	r2, r4, #15
 8004066:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800406a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406e:	f7fc fa43 	bl	80004f8 <__aeabi_dmul>
 8004072:	2702      	movs	r7, #2
 8004074:	2300      	movs	r3, #0
 8004076:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800407a:	4e77      	ldr	r6, [pc, #476]	; (8004258 <_dtoa_r+0x598>)
 800407c:	1124      	asrs	r4, r4, #4
 800407e:	2c00      	cmp	r4, #0
 8004080:	f040 8084 	bne.w	800418c <_dtoa_r+0x4cc>
 8004084:	2b00      	cmp	r3, #0
 8004086:	d1d2      	bne.n	800402e <_dtoa_r+0x36e>
 8004088:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800408c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004090:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004092:	2b00      	cmp	r3, #0
 8004094:	f000 8087 	beq.w	80041a6 <_dtoa_r+0x4e6>
 8004098:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800409c:	2200      	movs	r2, #0
 800409e:	4b6f      	ldr	r3, [pc, #444]	; (800425c <_dtoa_r+0x59c>)
 80040a0:	f7fc fc9c 	bl	80009dc <__aeabi_dcmplt>
 80040a4:	2800      	cmp	r0, #0
 80040a6:	d07e      	beq.n	80041a6 <_dtoa_r+0x4e6>
 80040a8:	9b08      	ldr	r3, [sp, #32]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d07b      	beq.n	80041a6 <_dtoa_r+0x4e6>
 80040ae:	9b06      	ldr	r3, [sp, #24]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	dd38      	ble.n	8004126 <_dtoa_r+0x466>
 80040b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80040b8:	2200      	movs	r2, #0
 80040ba:	4b69      	ldr	r3, [pc, #420]	; (8004260 <_dtoa_r+0x5a0>)
 80040bc:	f7fc fa1c 	bl	80004f8 <__aeabi_dmul>
 80040c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80040c4:	9c06      	ldr	r4, [sp, #24]
 80040c6:	f10b 38ff 	add.w	r8, fp, #4294967295	; 0xffffffff
 80040ca:	3701      	adds	r7, #1
 80040cc:	4638      	mov	r0, r7
 80040ce:	f7fc f9a9 	bl	8000424 <__aeabi_i2d>
 80040d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80040d6:	f7fc fa0f 	bl	80004f8 <__aeabi_dmul>
 80040da:	2200      	movs	r2, #0
 80040dc:	4b61      	ldr	r3, [pc, #388]	; (8004264 <_dtoa_r+0x5a4>)
 80040de:	f7fc f855 	bl	800018c <__adddf3>
 80040e2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80040e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80040ea:	9611      	str	r6, [sp, #68]	; 0x44
 80040ec:	2c00      	cmp	r4, #0
 80040ee:	d15d      	bne.n	80041ac <_dtoa_r+0x4ec>
 80040f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80040f4:	2200      	movs	r2, #0
 80040f6:	4b5c      	ldr	r3, [pc, #368]	; (8004268 <_dtoa_r+0x5a8>)
 80040f8:	f7fc f846 	bl	8000188 <__aeabi_dsub>
 80040fc:	4602      	mov	r2, r0
 80040fe:	460b      	mov	r3, r1
 8004100:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004104:	4633      	mov	r3, r6
 8004106:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004108:	f7fc fc86 	bl	8000a18 <__aeabi_dcmpgt>
 800410c:	2800      	cmp	r0, #0
 800410e:	f040 8295 	bne.w	800463c <_dtoa_r+0x97c>
 8004112:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004116:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004118:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800411c:	f7fc fc5e 	bl	80009dc <__aeabi_dcmplt>
 8004120:	2800      	cmp	r0, #0
 8004122:	f040 8289 	bne.w	8004638 <_dtoa_r+0x978>
 8004126:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800412a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800412e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004130:	2b00      	cmp	r3, #0
 8004132:	f2c0 8151 	blt.w	80043d8 <_dtoa_r+0x718>
 8004136:	f1bb 0f0e 	cmp.w	fp, #14
 800413a:	f300 814d 	bgt.w	80043d8 <_dtoa_r+0x718>
 800413e:	4b45      	ldr	r3, [pc, #276]	; (8004254 <_dtoa_r+0x594>)
 8004140:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004144:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004148:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800414c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800414e:	2b00      	cmp	r3, #0
 8004150:	f280 80da 	bge.w	8004308 <_dtoa_r+0x648>
 8004154:	9b08      	ldr	r3, [sp, #32]
 8004156:	2b00      	cmp	r3, #0
 8004158:	f300 80d6 	bgt.w	8004308 <_dtoa_r+0x648>
 800415c:	f040 826b 	bne.w	8004636 <_dtoa_r+0x976>
 8004160:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004164:	2200      	movs	r2, #0
 8004166:	4b40      	ldr	r3, [pc, #256]	; (8004268 <_dtoa_r+0x5a8>)
 8004168:	f7fc f9c6 	bl	80004f8 <__aeabi_dmul>
 800416c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004170:	f7fc fc48 	bl	8000a04 <__aeabi_dcmpge>
 8004174:	9c08      	ldr	r4, [sp, #32]
 8004176:	4626      	mov	r6, r4
 8004178:	2800      	cmp	r0, #0
 800417a:	f040 8241 	bne.w	8004600 <_dtoa_r+0x940>
 800417e:	2331      	movs	r3, #49	; 0x31
 8004180:	9f03      	ldr	r7, [sp, #12]
 8004182:	f10b 0b01 	add.w	fp, fp, #1
 8004186:	f807 3b01 	strb.w	r3, [r7], #1
 800418a:	e23d      	b.n	8004608 <_dtoa_r+0x948>
 800418c:	07e2      	lsls	r2, r4, #31
 800418e:	d505      	bpl.n	800419c <_dtoa_r+0x4dc>
 8004190:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004194:	f7fc f9b0 	bl	80004f8 <__aeabi_dmul>
 8004198:	2301      	movs	r3, #1
 800419a:	3701      	adds	r7, #1
 800419c:	1064      	asrs	r4, r4, #1
 800419e:	3608      	adds	r6, #8
 80041a0:	e76d      	b.n	800407e <_dtoa_r+0x3be>
 80041a2:	2702      	movs	r7, #2
 80041a4:	e770      	b.n	8004088 <_dtoa_r+0x3c8>
 80041a6:	46d8      	mov	r8, fp
 80041a8:	9c08      	ldr	r4, [sp, #32]
 80041aa:	e78f      	b.n	80040cc <_dtoa_r+0x40c>
 80041ac:	9903      	ldr	r1, [sp, #12]
 80041ae:	4b29      	ldr	r3, [pc, #164]	; (8004254 <_dtoa_r+0x594>)
 80041b0:	4421      	add	r1, r4
 80041b2:	9112      	str	r1, [sp, #72]	; 0x48
 80041b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80041b6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80041ba:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80041be:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80041c2:	2900      	cmp	r1, #0
 80041c4:	d054      	beq.n	8004270 <_dtoa_r+0x5b0>
 80041c6:	2000      	movs	r0, #0
 80041c8:	4928      	ldr	r1, [pc, #160]	; (800426c <_dtoa_r+0x5ac>)
 80041ca:	f7fc fabf 	bl	800074c <__aeabi_ddiv>
 80041ce:	463b      	mov	r3, r7
 80041d0:	4632      	mov	r2, r6
 80041d2:	f7fb ffd9 	bl	8000188 <__aeabi_dsub>
 80041d6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80041da:	9f03      	ldr	r7, [sp, #12]
 80041dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80041e0:	f7fc fc3a 	bl	8000a58 <__aeabi_d2iz>
 80041e4:	4604      	mov	r4, r0
 80041e6:	f7fc f91d 	bl	8000424 <__aeabi_i2d>
 80041ea:	4602      	mov	r2, r0
 80041ec:	460b      	mov	r3, r1
 80041ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80041f2:	f7fb ffc9 	bl	8000188 <__aeabi_dsub>
 80041f6:	4602      	mov	r2, r0
 80041f8:	460b      	mov	r3, r1
 80041fa:	3430      	adds	r4, #48	; 0x30
 80041fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004200:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004204:	f807 4b01 	strb.w	r4, [r7], #1
 8004208:	f7fc fbe8 	bl	80009dc <__aeabi_dcmplt>
 800420c:	2800      	cmp	r0, #0
 800420e:	d173      	bne.n	80042f8 <_dtoa_r+0x638>
 8004210:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004214:	2000      	movs	r0, #0
 8004216:	4911      	ldr	r1, [pc, #68]	; (800425c <_dtoa_r+0x59c>)
 8004218:	f7fb ffb6 	bl	8000188 <__aeabi_dsub>
 800421c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004220:	f7fc fbdc 	bl	80009dc <__aeabi_dcmplt>
 8004224:	2800      	cmp	r0, #0
 8004226:	f040 80b6 	bne.w	8004396 <_dtoa_r+0x6d6>
 800422a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800422c:	429f      	cmp	r7, r3
 800422e:	f43f af7a 	beq.w	8004126 <_dtoa_r+0x466>
 8004232:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004236:	2200      	movs	r2, #0
 8004238:	4b09      	ldr	r3, [pc, #36]	; (8004260 <_dtoa_r+0x5a0>)
 800423a:	f7fc f95d 	bl	80004f8 <__aeabi_dmul>
 800423e:	2200      	movs	r2, #0
 8004240:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004244:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004248:	4b05      	ldr	r3, [pc, #20]	; (8004260 <_dtoa_r+0x5a0>)
 800424a:	f7fc f955 	bl	80004f8 <__aeabi_dmul>
 800424e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004252:	e7c3      	b.n	80041dc <_dtoa_r+0x51c>
 8004254:	08007368 	.word	0x08007368
 8004258:	08007340 	.word	0x08007340
 800425c:	3ff00000 	.word	0x3ff00000
 8004260:	40240000 	.word	0x40240000
 8004264:	401c0000 	.word	0x401c0000
 8004268:	40140000 	.word	0x40140000
 800426c:	3fe00000 	.word	0x3fe00000
 8004270:	4630      	mov	r0, r6
 8004272:	4639      	mov	r1, r7
 8004274:	f7fc f940 	bl	80004f8 <__aeabi_dmul>
 8004278:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800427a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800427e:	9c03      	ldr	r4, [sp, #12]
 8004280:	9314      	str	r3, [sp, #80]	; 0x50
 8004282:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004286:	f7fc fbe7 	bl	8000a58 <__aeabi_d2iz>
 800428a:	9015      	str	r0, [sp, #84]	; 0x54
 800428c:	f7fc f8ca 	bl	8000424 <__aeabi_i2d>
 8004290:	4602      	mov	r2, r0
 8004292:	460b      	mov	r3, r1
 8004294:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004298:	f7fb ff76 	bl	8000188 <__aeabi_dsub>
 800429c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800429e:	4606      	mov	r6, r0
 80042a0:	3330      	adds	r3, #48	; 0x30
 80042a2:	f804 3b01 	strb.w	r3, [r4], #1
 80042a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80042a8:	460f      	mov	r7, r1
 80042aa:	429c      	cmp	r4, r3
 80042ac:	f04f 0200 	mov.w	r2, #0
 80042b0:	d124      	bne.n	80042fc <_dtoa_r+0x63c>
 80042b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80042b6:	4baf      	ldr	r3, [pc, #700]	; (8004574 <_dtoa_r+0x8b4>)
 80042b8:	f7fb ff68 	bl	800018c <__adddf3>
 80042bc:	4602      	mov	r2, r0
 80042be:	460b      	mov	r3, r1
 80042c0:	4630      	mov	r0, r6
 80042c2:	4639      	mov	r1, r7
 80042c4:	f7fc fba8 	bl	8000a18 <__aeabi_dcmpgt>
 80042c8:	2800      	cmp	r0, #0
 80042ca:	d163      	bne.n	8004394 <_dtoa_r+0x6d4>
 80042cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80042d0:	2000      	movs	r0, #0
 80042d2:	49a8      	ldr	r1, [pc, #672]	; (8004574 <_dtoa_r+0x8b4>)
 80042d4:	f7fb ff58 	bl	8000188 <__aeabi_dsub>
 80042d8:	4602      	mov	r2, r0
 80042da:	460b      	mov	r3, r1
 80042dc:	4630      	mov	r0, r6
 80042de:	4639      	mov	r1, r7
 80042e0:	f7fc fb7c 	bl	80009dc <__aeabi_dcmplt>
 80042e4:	2800      	cmp	r0, #0
 80042e6:	f43f af1e 	beq.w	8004126 <_dtoa_r+0x466>
 80042ea:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80042ec:	1e7b      	subs	r3, r7, #1
 80042ee:	9314      	str	r3, [sp, #80]	; 0x50
 80042f0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80042f4:	2b30      	cmp	r3, #48	; 0x30
 80042f6:	d0f8      	beq.n	80042ea <_dtoa_r+0x62a>
 80042f8:	46c3      	mov	fp, r8
 80042fa:	e03b      	b.n	8004374 <_dtoa_r+0x6b4>
 80042fc:	4b9e      	ldr	r3, [pc, #632]	; (8004578 <_dtoa_r+0x8b8>)
 80042fe:	f7fc f8fb 	bl	80004f8 <__aeabi_dmul>
 8004302:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004306:	e7bc      	b.n	8004282 <_dtoa_r+0x5c2>
 8004308:	9f03      	ldr	r7, [sp, #12]
 800430a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800430e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004312:	4640      	mov	r0, r8
 8004314:	4649      	mov	r1, r9
 8004316:	f7fc fa19 	bl	800074c <__aeabi_ddiv>
 800431a:	f7fc fb9d 	bl	8000a58 <__aeabi_d2iz>
 800431e:	4604      	mov	r4, r0
 8004320:	f7fc f880 	bl	8000424 <__aeabi_i2d>
 8004324:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004328:	f7fc f8e6 	bl	80004f8 <__aeabi_dmul>
 800432c:	4602      	mov	r2, r0
 800432e:	460b      	mov	r3, r1
 8004330:	4640      	mov	r0, r8
 8004332:	4649      	mov	r1, r9
 8004334:	f7fb ff28 	bl	8000188 <__aeabi_dsub>
 8004338:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800433c:	f807 6b01 	strb.w	r6, [r7], #1
 8004340:	9e03      	ldr	r6, [sp, #12]
 8004342:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004346:	1bbe      	subs	r6, r7, r6
 8004348:	45b4      	cmp	ip, r6
 800434a:	4602      	mov	r2, r0
 800434c:	460b      	mov	r3, r1
 800434e:	d136      	bne.n	80043be <_dtoa_r+0x6fe>
 8004350:	f7fb ff1c 	bl	800018c <__adddf3>
 8004354:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004358:	4680      	mov	r8, r0
 800435a:	4689      	mov	r9, r1
 800435c:	f7fc fb5c 	bl	8000a18 <__aeabi_dcmpgt>
 8004360:	bb58      	cbnz	r0, 80043ba <_dtoa_r+0x6fa>
 8004362:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004366:	4640      	mov	r0, r8
 8004368:	4649      	mov	r1, r9
 800436a:	f7fc fb2d 	bl	80009c8 <__aeabi_dcmpeq>
 800436e:	b108      	cbz	r0, 8004374 <_dtoa_r+0x6b4>
 8004370:	07e3      	lsls	r3, r4, #31
 8004372:	d422      	bmi.n	80043ba <_dtoa_r+0x6fa>
 8004374:	4651      	mov	r1, sl
 8004376:	4628      	mov	r0, r5
 8004378:	f000 fc24 	bl	8004bc4 <_Bfree>
 800437c:	2300      	movs	r3, #0
 800437e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004380:	703b      	strb	r3, [r7, #0]
 8004382:	f10b 0301 	add.w	r3, fp, #1
 8004386:	6013      	str	r3, [r2, #0]
 8004388:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800438a:	2b00      	cmp	r3, #0
 800438c:	f43f ace6 	beq.w	8003d5c <_dtoa_r+0x9c>
 8004390:	601f      	str	r7, [r3, #0]
 8004392:	e4e3      	b.n	8003d5c <_dtoa_r+0x9c>
 8004394:	4627      	mov	r7, r4
 8004396:	463b      	mov	r3, r7
 8004398:	461f      	mov	r7, r3
 800439a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800439e:	2a39      	cmp	r2, #57	; 0x39
 80043a0:	d107      	bne.n	80043b2 <_dtoa_r+0x6f2>
 80043a2:	9a03      	ldr	r2, [sp, #12]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d1f7      	bne.n	8004398 <_dtoa_r+0x6d8>
 80043a8:	2230      	movs	r2, #48	; 0x30
 80043aa:	9903      	ldr	r1, [sp, #12]
 80043ac:	f108 0801 	add.w	r8, r8, #1
 80043b0:	700a      	strb	r2, [r1, #0]
 80043b2:	781a      	ldrb	r2, [r3, #0]
 80043b4:	3201      	adds	r2, #1
 80043b6:	701a      	strb	r2, [r3, #0]
 80043b8:	e79e      	b.n	80042f8 <_dtoa_r+0x638>
 80043ba:	46d8      	mov	r8, fp
 80043bc:	e7eb      	b.n	8004396 <_dtoa_r+0x6d6>
 80043be:	2200      	movs	r2, #0
 80043c0:	4b6d      	ldr	r3, [pc, #436]	; (8004578 <_dtoa_r+0x8b8>)
 80043c2:	f7fc f899 	bl	80004f8 <__aeabi_dmul>
 80043c6:	2200      	movs	r2, #0
 80043c8:	2300      	movs	r3, #0
 80043ca:	4680      	mov	r8, r0
 80043cc:	4689      	mov	r9, r1
 80043ce:	f7fc fafb 	bl	80009c8 <__aeabi_dcmpeq>
 80043d2:	2800      	cmp	r0, #0
 80043d4:	d09b      	beq.n	800430e <_dtoa_r+0x64e>
 80043d6:	e7cd      	b.n	8004374 <_dtoa_r+0x6b4>
 80043d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80043da:	2a00      	cmp	r2, #0
 80043dc:	f000 80c4 	beq.w	8004568 <_dtoa_r+0x8a8>
 80043e0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80043e2:	2a01      	cmp	r2, #1
 80043e4:	f300 80a8 	bgt.w	8004538 <_dtoa_r+0x878>
 80043e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80043ea:	2a00      	cmp	r2, #0
 80043ec:	f000 80a0 	beq.w	8004530 <_dtoa_r+0x870>
 80043f0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80043f4:	464f      	mov	r7, r9
 80043f6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80043f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80043fa:	2101      	movs	r1, #1
 80043fc:	441a      	add	r2, r3
 80043fe:	4628      	mov	r0, r5
 8004400:	4499      	add	r9, r3
 8004402:	9209      	str	r2, [sp, #36]	; 0x24
 8004404:	f000 fc94 	bl	8004d30 <__i2b>
 8004408:	4606      	mov	r6, r0
 800440a:	b15f      	cbz	r7, 8004424 <_dtoa_r+0x764>
 800440c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800440e:	2b00      	cmp	r3, #0
 8004410:	dd08      	ble.n	8004424 <_dtoa_r+0x764>
 8004412:	42bb      	cmp	r3, r7
 8004414:	bfa8      	it	ge
 8004416:	463b      	movge	r3, r7
 8004418:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800441a:	eba9 0903 	sub.w	r9, r9, r3
 800441e:	1aff      	subs	r7, r7, r3
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	9309      	str	r3, [sp, #36]	; 0x24
 8004424:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004426:	b1f3      	cbz	r3, 8004466 <_dtoa_r+0x7a6>
 8004428:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 80a0 	beq.w	8004570 <_dtoa_r+0x8b0>
 8004430:	2c00      	cmp	r4, #0
 8004432:	dd10      	ble.n	8004456 <_dtoa_r+0x796>
 8004434:	4631      	mov	r1, r6
 8004436:	4622      	mov	r2, r4
 8004438:	4628      	mov	r0, r5
 800443a:	f000 fd37 	bl	8004eac <__pow5mult>
 800443e:	4652      	mov	r2, sl
 8004440:	4601      	mov	r1, r0
 8004442:	4606      	mov	r6, r0
 8004444:	4628      	mov	r0, r5
 8004446:	f000 fc89 	bl	8004d5c <__multiply>
 800444a:	4680      	mov	r8, r0
 800444c:	4651      	mov	r1, sl
 800444e:	4628      	mov	r0, r5
 8004450:	f000 fbb8 	bl	8004bc4 <_Bfree>
 8004454:	46c2      	mov	sl, r8
 8004456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004458:	1b1a      	subs	r2, r3, r4
 800445a:	d004      	beq.n	8004466 <_dtoa_r+0x7a6>
 800445c:	4651      	mov	r1, sl
 800445e:	4628      	mov	r0, r5
 8004460:	f000 fd24 	bl	8004eac <__pow5mult>
 8004464:	4682      	mov	sl, r0
 8004466:	2101      	movs	r1, #1
 8004468:	4628      	mov	r0, r5
 800446a:	f000 fc61 	bl	8004d30 <__i2b>
 800446e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004470:	4604      	mov	r4, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	f340 8082 	ble.w	800457c <_dtoa_r+0x8bc>
 8004478:	461a      	mov	r2, r3
 800447a:	4601      	mov	r1, r0
 800447c:	4628      	mov	r0, r5
 800447e:	f000 fd15 	bl	8004eac <__pow5mult>
 8004482:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004484:	4604      	mov	r4, r0
 8004486:	2b01      	cmp	r3, #1
 8004488:	dd7b      	ble.n	8004582 <_dtoa_r+0x8c2>
 800448a:	f04f 0800 	mov.w	r8, #0
 800448e:	6923      	ldr	r3, [r4, #16]
 8004490:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004494:	6918      	ldr	r0, [r3, #16]
 8004496:	f000 fbfd 	bl	8004c94 <__hi0bits>
 800449a:	f1c0 0020 	rsb	r0, r0, #32
 800449e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044a0:	4418      	add	r0, r3
 80044a2:	f010 001f 	ands.w	r0, r0, #31
 80044a6:	f000 8092 	beq.w	80045ce <_dtoa_r+0x90e>
 80044aa:	f1c0 0320 	rsb	r3, r0, #32
 80044ae:	2b04      	cmp	r3, #4
 80044b0:	f340 8085 	ble.w	80045be <_dtoa_r+0x8fe>
 80044b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044b6:	f1c0 001c 	rsb	r0, r0, #28
 80044ba:	4403      	add	r3, r0
 80044bc:	4481      	add	r9, r0
 80044be:	4407      	add	r7, r0
 80044c0:	9309      	str	r3, [sp, #36]	; 0x24
 80044c2:	f1b9 0f00 	cmp.w	r9, #0
 80044c6:	dd05      	ble.n	80044d4 <_dtoa_r+0x814>
 80044c8:	4651      	mov	r1, sl
 80044ca:	464a      	mov	r2, r9
 80044cc:	4628      	mov	r0, r5
 80044ce:	f000 fd47 	bl	8004f60 <__lshift>
 80044d2:	4682      	mov	sl, r0
 80044d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	dd05      	ble.n	80044e6 <_dtoa_r+0x826>
 80044da:	4621      	mov	r1, r4
 80044dc:	461a      	mov	r2, r3
 80044de:	4628      	mov	r0, r5
 80044e0:	f000 fd3e 	bl	8004f60 <__lshift>
 80044e4:	4604      	mov	r4, r0
 80044e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d072      	beq.n	80045d2 <_dtoa_r+0x912>
 80044ec:	4621      	mov	r1, r4
 80044ee:	4650      	mov	r0, sl
 80044f0:	f000 fda2 	bl	8005038 <__mcmp>
 80044f4:	2800      	cmp	r0, #0
 80044f6:	da6c      	bge.n	80045d2 <_dtoa_r+0x912>
 80044f8:	2300      	movs	r3, #0
 80044fa:	4651      	mov	r1, sl
 80044fc:	220a      	movs	r2, #10
 80044fe:	4628      	mov	r0, r5
 8004500:	f000 fb82 	bl	8004c08 <__multadd>
 8004504:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004506:	4682      	mov	sl, r0
 8004508:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 81ac 	beq.w	800486a <_dtoa_r+0xbaa>
 8004512:	2300      	movs	r3, #0
 8004514:	4631      	mov	r1, r6
 8004516:	220a      	movs	r2, #10
 8004518:	4628      	mov	r0, r5
 800451a:	f000 fb75 	bl	8004c08 <__multadd>
 800451e:	9b06      	ldr	r3, [sp, #24]
 8004520:	4606      	mov	r6, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	f300 8093 	bgt.w	800464e <_dtoa_r+0x98e>
 8004528:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800452a:	2b02      	cmp	r3, #2
 800452c:	dc59      	bgt.n	80045e2 <_dtoa_r+0x922>
 800452e:	e08e      	b.n	800464e <_dtoa_r+0x98e>
 8004530:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004532:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004536:	e75d      	b.n	80043f4 <_dtoa_r+0x734>
 8004538:	9b08      	ldr	r3, [sp, #32]
 800453a:	1e5c      	subs	r4, r3, #1
 800453c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800453e:	42a3      	cmp	r3, r4
 8004540:	bfbf      	itttt	lt
 8004542:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004544:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8004546:	1ae3      	sublt	r3, r4, r3
 8004548:	18d2      	addlt	r2, r2, r3
 800454a:	bfa8      	it	ge
 800454c:	1b1c      	subge	r4, r3, r4
 800454e:	9b08      	ldr	r3, [sp, #32]
 8004550:	bfbe      	ittt	lt
 8004552:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004554:	920e      	strlt	r2, [sp, #56]	; 0x38
 8004556:	2400      	movlt	r4, #0
 8004558:	2b00      	cmp	r3, #0
 800455a:	bfb5      	itete	lt
 800455c:	eba9 0703 	sublt.w	r7, r9, r3
 8004560:	464f      	movge	r7, r9
 8004562:	2300      	movlt	r3, #0
 8004564:	9b08      	ldrge	r3, [sp, #32]
 8004566:	e747      	b.n	80043f8 <_dtoa_r+0x738>
 8004568:	464f      	mov	r7, r9
 800456a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800456c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800456e:	e74c      	b.n	800440a <_dtoa_r+0x74a>
 8004570:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004572:	e773      	b.n	800445c <_dtoa_r+0x79c>
 8004574:	3fe00000 	.word	0x3fe00000
 8004578:	40240000 	.word	0x40240000
 800457c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800457e:	2b01      	cmp	r3, #1
 8004580:	dc18      	bgt.n	80045b4 <_dtoa_r+0x8f4>
 8004582:	9b04      	ldr	r3, [sp, #16]
 8004584:	b9b3      	cbnz	r3, 80045b4 <_dtoa_r+0x8f4>
 8004586:	9b05      	ldr	r3, [sp, #20]
 8004588:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800458c:	b993      	cbnz	r3, 80045b4 <_dtoa_r+0x8f4>
 800458e:	9b05      	ldr	r3, [sp, #20]
 8004590:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004594:	0d1b      	lsrs	r3, r3, #20
 8004596:	051b      	lsls	r3, r3, #20
 8004598:	b17b      	cbz	r3, 80045ba <_dtoa_r+0x8fa>
 800459a:	f04f 0801 	mov.w	r8, #1
 800459e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045a0:	f109 0901 	add.w	r9, r9, #1
 80045a4:	3301      	adds	r3, #1
 80045a6:	9309      	str	r3, [sp, #36]	; 0x24
 80045a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f47f af6f 	bne.w	800448e <_dtoa_r+0x7ce>
 80045b0:	2001      	movs	r0, #1
 80045b2:	e774      	b.n	800449e <_dtoa_r+0x7de>
 80045b4:	f04f 0800 	mov.w	r8, #0
 80045b8:	e7f6      	b.n	80045a8 <_dtoa_r+0x8e8>
 80045ba:	4698      	mov	r8, r3
 80045bc:	e7f4      	b.n	80045a8 <_dtoa_r+0x8e8>
 80045be:	d080      	beq.n	80044c2 <_dtoa_r+0x802>
 80045c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80045c2:	331c      	adds	r3, #28
 80045c4:	441a      	add	r2, r3
 80045c6:	4499      	add	r9, r3
 80045c8:	441f      	add	r7, r3
 80045ca:	9209      	str	r2, [sp, #36]	; 0x24
 80045cc:	e779      	b.n	80044c2 <_dtoa_r+0x802>
 80045ce:	4603      	mov	r3, r0
 80045d0:	e7f6      	b.n	80045c0 <_dtoa_r+0x900>
 80045d2:	9b08      	ldr	r3, [sp, #32]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	dc34      	bgt.n	8004642 <_dtoa_r+0x982>
 80045d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80045da:	2b02      	cmp	r3, #2
 80045dc:	dd31      	ble.n	8004642 <_dtoa_r+0x982>
 80045de:	9b08      	ldr	r3, [sp, #32]
 80045e0:	9306      	str	r3, [sp, #24]
 80045e2:	9b06      	ldr	r3, [sp, #24]
 80045e4:	b963      	cbnz	r3, 8004600 <_dtoa_r+0x940>
 80045e6:	4621      	mov	r1, r4
 80045e8:	2205      	movs	r2, #5
 80045ea:	4628      	mov	r0, r5
 80045ec:	f000 fb0c 	bl	8004c08 <__multadd>
 80045f0:	4601      	mov	r1, r0
 80045f2:	4604      	mov	r4, r0
 80045f4:	4650      	mov	r0, sl
 80045f6:	f000 fd1f 	bl	8005038 <__mcmp>
 80045fa:	2800      	cmp	r0, #0
 80045fc:	f73f adbf 	bgt.w	800417e <_dtoa_r+0x4be>
 8004600:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004602:	9f03      	ldr	r7, [sp, #12]
 8004604:	ea6f 0b03 	mvn.w	fp, r3
 8004608:	f04f 0800 	mov.w	r8, #0
 800460c:	4621      	mov	r1, r4
 800460e:	4628      	mov	r0, r5
 8004610:	f000 fad8 	bl	8004bc4 <_Bfree>
 8004614:	2e00      	cmp	r6, #0
 8004616:	f43f aead 	beq.w	8004374 <_dtoa_r+0x6b4>
 800461a:	f1b8 0f00 	cmp.w	r8, #0
 800461e:	d005      	beq.n	800462c <_dtoa_r+0x96c>
 8004620:	45b0      	cmp	r8, r6
 8004622:	d003      	beq.n	800462c <_dtoa_r+0x96c>
 8004624:	4641      	mov	r1, r8
 8004626:	4628      	mov	r0, r5
 8004628:	f000 facc 	bl	8004bc4 <_Bfree>
 800462c:	4631      	mov	r1, r6
 800462e:	4628      	mov	r0, r5
 8004630:	f000 fac8 	bl	8004bc4 <_Bfree>
 8004634:	e69e      	b.n	8004374 <_dtoa_r+0x6b4>
 8004636:	2400      	movs	r4, #0
 8004638:	4626      	mov	r6, r4
 800463a:	e7e1      	b.n	8004600 <_dtoa_r+0x940>
 800463c:	46c3      	mov	fp, r8
 800463e:	4626      	mov	r6, r4
 8004640:	e59d      	b.n	800417e <_dtoa_r+0x4be>
 8004642:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004644:	2b00      	cmp	r3, #0
 8004646:	f000 80c8 	beq.w	80047da <_dtoa_r+0xb1a>
 800464a:	9b08      	ldr	r3, [sp, #32]
 800464c:	9306      	str	r3, [sp, #24]
 800464e:	2f00      	cmp	r7, #0
 8004650:	dd05      	ble.n	800465e <_dtoa_r+0x99e>
 8004652:	4631      	mov	r1, r6
 8004654:	463a      	mov	r2, r7
 8004656:	4628      	mov	r0, r5
 8004658:	f000 fc82 	bl	8004f60 <__lshift>
 800465c:	4606      	mov	r6, r0
 800465e:	f1b8 0f00 	cmp.w	r8, #0
 8004662:	d05b      	beq.n	800471c <_dtoa_r+0xa5c>
 8004664:	4628      	mov	r0, r5
 8004666:	6871      	ldr	r1, [r6, #4]
 8004668:	f000 fa6c 	bl	8004b44 <_Balloc>
 800466c:	4607      	mov	r7, r0
 800466e:	b928      	cbnz	r0, 800467c <_dtoa_r+0x9bc>
 8004670:	4602      	mov	r2, r0
 8004672:	f240 21ef 	movw	r1, #751	; 0x2ef
 8004676:	4b81      	ldr	r3, [pc, #516]	; (800487c <_dtoa_r+0xbbc>)
 8004678:	f7ff bb36 	b.w	8003ce8 <_dtoa_r+0x28>
 800467c:	6932      	ldr	r2, [r6, #16]
 800467e:	f106 010c 	add.w	r1, r6, #12
 8004682:	3202      	adds	r2, #2
 8004684:	0092      	lsls	r2, r2, #2
 8004686:	300c      	adds	r0, #12
 8004688:	f000 fe6e 	bl	8005368 <memcpy>
 800468c:	2201      	movs	r2, #1
 800468e:	4639      	mov	r1, r7
 8004690:	4628      	mov	r0, r5
 8004692:	f000 fc65 	bl	8004f60 <__lshift>
 8004696:	46b0      	mov	r8, r6
 8004698:	4606      	mov	r6, r0
 800469a:	9b03      	ldr	r3, [sp, #12]
 800469c:	9a03      	ldr	r2, [sp, #12]
 800469e:	3301      	adds	r3, #1
 80046a0:	9308      	str	r3, [sp, #32]
 80046a2:	9b06      	ldr	r3, [sp, #24]
 80046a4:	4413      	add	r3, r2
 80046a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80046a8:	9b04      	ldr	r3, [sp, #16]
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	930a      	str	r3, [sp, #40]	; 0x28
 80046b0:	9b08      	ldr	r3, [sp, #32]
 80046b2:	4621      	mov	r1, r4
 80046b4:	3b01      	subs	r3, #1
 80046b6:	4650      	mov	r0, sl
 80046b8:	9304      	str	r3, [sp, #16]
 80046ba:	f7ff fa77 	bl	8003bac <quorem>
 80046be:	4641      	mov	r1, r8
 80046c0:	9006      	str	r0, [sp, #24]
 80046c2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80046c6:	4650      	mov	r0, sl
 80046c8:	f000 fcb6 	bl	8005038 <__mcmp>
 80046cc:	4632      	mov	r2, r6
 80046ce:	9009      	str	r0, [sp, #36]	; 0x24
 80046d0:	4621      	mov	r1, r4
 80046d2:	4628      	mov	r0, r5
 80046d4:	f000 fccc 	bl	8005070 <__mdiff>
 80046d8:	68c2      	ldr	r2, [r0, #12]
 80046da:	4607      	mov	r7, r0
 80046dc:	bb02      	cbnz	r2, 8004720 <_dtoa_r+0xa60>
 80046de:	4601      	mov	r1, r0
 80046e0:	4650      	mov	r0, sl
 80046e2:	f000 fca9 	bl	8005038 <__mcmp>
 80046e6:	4602      	mov	r2, r0
 80046e8:	4639      	mov	r1, r7
 80046ea:	4628      	mov	r0, r5
 80046ec:	920c      	str	r2, [sp, #48]	; 0x30
 80046ee:	f000 fa69 	bl	8004bc4 <_Bfree>
 80046f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80046f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80046f6:	9f08      	ldr	r7, [sp, #32]
 80046f8:	ea43 0102 	orr.w	r1, r3, r2
 80046fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046fe:	4319      	orrs	r1, r3
 8004700:	d110      	bne.n	8004724 <_dtoa_r+0xa64>
 8004702:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004706:	d029      	beq.n	800475c <_dtoa_r+0xa9c>
 8004708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800470a:	2b00      	cmp	r3, #0
 800470c:	dd02      	ble.n	8004714 <_dtoa_r+0xa54>
 800470e:	9b06      	ldr	r3, [sp, #24]
 8004710:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8004714:	9b04      	ldr	r3, [sp, #16]
 8004716:	f883 9000 	strb.w	r9, [r3]
 800471a:	e777      	b.n	800460c <_dtoa_r+0x94c>
 800471c:	4630      	mov	r0, r6
 800471e:	e7ba      	b.n	8004696 <_dtoa_r+0x9d6>
 8004720:	2201      	movs	r2, #1
 8004722:	e7e1      	b.n	80046e8 <_dtoa_r+0xa28>
 8004724:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004726:	2b00      	cmp	r3, #0
 8004728:	db04      	blt.n	8004734 <_dtoa_r+0xa74>
 800472a:	9922      	ldr	r1, [sp, #136]	; 0x88
 800472c:	430b      	orrs	r3, r1
 800472e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004730:	430b      	orrs	r3, r1
 8004732:	d120      	bne.n	8004776 <_dtoa_r+0xab6>
 8004734:	2a00      	cmp	r2, #0
 8004736:	dded      	ble.n	8004714 <_dtoa_r+0xa54>
 8004738:	4651      	mov	r1, sl
 800473a:	2201      	movs	r2, #1
 800473c:	4628      	mov	r0, r5
 800473e:	f000 fc0f 	bl	8004f60 <__lshift>
 8004742:	4621      	mov	r1, r4
 8004744:	4682      	mov	sl, r0
 8004746:	f000 fc77 	bl	8005038 <__mcmp>
 800474a:	2800      	cmp	r0, #0
 800474c:	dc03      	bgt.n	8004756 <_dtoa_r+0xa96>
 800474e:	d1e1      	bne.n	8004714 <_dtoa_r+0xa54>
 8004750:	f019 0f01 	tst.w	r9, #1
 8004754:	d0de      	beq.n	8004714 <_dtoa_r+0xa54>
 8004756:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800475a:	d1d8      	bne.n	800470e <_dtoa_r+0xa4e>
 800475c:	2339      	movs	r3, #57	; 0x39
 800475e:	9a04      	ldr	r2, [sp, #16]
 8004760:	7013      	strb	r3, [r2, #0]
 8004762:	463b      	mov	r3, r7
 8004764:	461f      	mov	r7, r3
 8004766:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800476a:	3b01      	subs	r3, #1
 800476c:	2a39      	cmp	r2, #57	; 0x39
 800476e:	d06b      	beq.n	8004848 <_dtoa_r+0xb88>
 8004770:	3201      	adds	r2, #1
 8004772:	701a      	strb	r2, [r3, #0]
 8004774:	e74a      	b.n	800460c <_dtoa_r+0x94c>
 8004776:	2a00      	cmp	r2, #0
 8004778:	dd07      	ble.n	800478a <_dtoa_r+0xaca>
 800477a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800477e:	d0ed      	beq.n	800475c <_dtoa_r+0xa9c>
 8004780:	9a04      	ldr	r2, [sp, #16]
 8004782:	f109 0301 	add.w	r3, r9, #1
 8004786:	7013      	strb	r3, [r2, #0]
 8004788:	e740      	b.n	800460c <_dtoa_r+0x94c>
 800478a:	9b08      	ldr	r3, [sp, #32]
 800478c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800478e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8004792:	4293      	cmp	r3, r2
 8004794:	d042      	beq.n	800481c <_dtoa_r+0xb5c>
 8004796:	4651      	mov	r1, sl
 8004798:	2300      	movs	r3, #0
 800479a:	220a      	movs	r2, #10
 800479c:	4628      	mov	r0, r5
 800479e:	f000 fa33 	bl	8004c08 <__multadd>
 80047a2:	45b0      	cmp	r8, r6
 80047a4:	4682      	mov	sl, r0
 80047a6:	f04f 0300 	mov.w	r3, #0
 80047aa:	f04f 020a 	mov.w	r2, #10
 80047ae:	4641      	mov	r1, r8
 80047b0:	4628      	mov	r0, r5
 80047b2:	d107      	bne.n	80047c4 <_dtoa_r+0xb04>
 80047b4:	f000 fa28 	bl	8004c08 <__multadd>
 80047b8:	4680      	mov	r8, r0
 80047ba:	4606      	mov	r6, r0
 80047bc:	9b08      	ldr	r3, [sp, #32]
 80047be:	3301      	adds	r3, #1
 80047c0:	9308      	str	r3, [sp, #32]
 80047c2:	e775      	b.n	80046b0 <_dtoa_r+0x9f0>
 80047c4:	f000 fa20 	bl	8004c08 <__multadd>
 80047c8:	4631      	mov	r1, r6
 80047ca:	4680      	mov	r8, r0
 80047cc:	2300      	movs	r3, #0
 80047ce:	220a      	movs	r2, #10
 80047d0:	4628      	mov	r0, r5
 80047d2:	f000 fa19 	bl	8004c08 <__multadd>
 80047d6:	4606      	mov	r6, r0
 80047d8:	e7f0      	b.n	80047bc <_dtoa_r+0xafc>
 80047da:	9b08      	ldr	r3, [sp, #32]
 80047dc:	9306      	str	r3, [sp, #24]
 80047de:	9f03      	ldr	r7, [sp, #12]
 80047e0:	4621      	mov	r1, r4
 80047e2:	4650      	mov	r0, sl
 80047e4:	f7ff f9e2 	bl	8003bac <quorem>
 80047e8:	9b03      	ldr	r3, [sp, #12]
 80047ea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80047ee:	f807 9b01 	strb.w	r9, [r7], #1
 80047f2:	1afa      	subs	r2, r7, r3
 80047f4:	9b06      	ldr	r3, [sp, #24]
 80047f6:	4293      	cmp	r3, r2
 80047f8:	dd07      	ble.n	800480a <_dtoa_r+0xb4a>
 80047fa:	4651      	mov	r1, sl
 80047fc:	2300      	movs	r3, #0
 80047fe:	220a      	movs	r2, #10
 8004800:	4628      	mov	r0, r5
 8004802:	f000 fa01 	bl	8004c08 <__multadd>
 8004806:	4682      	mov	sl, r0
 8004808:	e7ea      	b.n	80047e0 <_dtoa_r+0xb20>
 800480a:	9b06      	ldr	r3, [sp, #24]
 800480c:	f04f 0800 	mov.w	r8, #0
 8004810:	2b00      	cmp	r3, #0
 8004812:	bfcc      	ite	gt
 8004814:	461f      	movgt	r7, r3
 8004816:	2701      	movle	r7, #1
 8004818:	9b03      	ldr	r3, [sp, #12]
 800481a:	441f      	add	r7, r3
 800481c:	4651      	mov	r1, sl
 800481e:	2201      	movs	r2, #1
 8004820:	4628      	mov	r0, r5
 8004822:	f000 fb9d 	bl	8004f60 <__lshift>
 8004826:	4621      	mov	r1, r4
 8004828:	4682      	mov	sl, r0
 800482a:	f000 fc05 	bl	8005038 <__mcmp>
 800482e:	2800      	cmp	r0, #0
 8004830:	dc97      	bgt.n	8004762 <_dtoa_r+0xaa2>
 8004832:	d102      	bne.n	800483a <_dtoa_r+0xb7a>
 8004834:	f019 0f01 	tst.w	r9, #1
 8004838:	d193      	bne.n	8004762 <_dtoa_r+0xaa2>
 800483a:	463b      	mov	r3, r7
 800483c:	461f      	mov	r7, r3
 800483e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004842:	2a30      	cmp	r2, #48	; 0x30
 8004844:	d0fa      	beq.n	800483c <_dtoa_r+0xb7c>
 8004846:	e6e1      	b.n	800460c <_dtoa_r+0x94c>
 8004848:	9a03      	ldr	r2, [sp, #12]
 800484a:	429a      	cmp	r2, r3
 800484c:	d18a      	bne.n	8004764 <_dtoa_r+0xaa4>
 800484e:	2331      	movs	r3, #49	; 0x31
 8004850:	f10b 0b01 	add.w	fp, fp, #1
 8004854:	e797      	b.n	8004786 <_dtoa_r+0xac6>
 8004856:	4b0a      	ldr	r3, [pc, #40]	; (8004880 <_dtoa_r+0xbc0>)
 8004858:	f7ff ba9f 	b.w	8003d9a <_dtoa_r+0xda>
 800485c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800485e:	2b00      	cmp	r3, #0
 8004860:	f47f aa77 	bne.w	8003d52 <_dtoa_r+0x92>
 8004864:	4b07      	ldr	r3, [pc, #28]	; (8004884 <_dtoa_r+0xbc4>)
 8004866:	f7ff ba98 	b.w	8003d9a <_dtoa_r+0xda>
 800486a:	9b06      	ldr	r3, [sp, #24]
 800486c:	2b00      	cmp	r3, #0
 800486e:	dcb6      	bgt.n	80047de <_dtoa_r+0xb1e>
 8004870:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004872:	2b02      	cmp	r3, #2
 8004874:	f73f aeb5 	bgt.w	80045e2 <_dtoa_r+0x922>
 8004878:	e7b1      	b.n	80047de <_dtoa_r+0xb1e>
 800487a:	bf00      	nop
 800487c:	080072d0 	.word	0x080072d0
 8004880:	08007230 	.word	0x08007230
 8004884:	08007254 	.word	0x08007254

08004888 <malloc>:
 8004888:	4b02      	ldr	r3, [pc, #8]	; (8004894 <malloc+0xc>)
 800488a:	4601      	mov	r1, r0
 800488c:	6818      	ldr	r0, [r3, #0]
 800488e:	f000 b823 	b.w	80048d8 <_malloc_r>
 8004892:	bf00      	nop
 8004894:	20000060 	.word	0x20000060

08004898 <sbrk_aligned>:
 8004898:	b570      	push	{r4, r5, r6, lr}
 800489a:	4e0e      	ldr	r6, [pc, #56]	; (80048d4 <sbrk_aligned+0x3c>)
 800489c:	460c      	mov	r4, r1
 800489e:	6831      	ldr	r1, [r6, #0]
 80048a0:	4605      	mov	r5, r0
 80048a2:	b911      	cbnz	r1, 80048aa <sbrk_aligned+0x12>
 80048a4:	f000 fd3e 	bl	8005324 <_sbrk_r>
 80048a8:	6030      	str	r0, [r6, #0]
 80048aa:	4621      	mov	r1, r4
 80048ac:	4628      	mov	r0, r5
 80048ae:	f000 fd39 	bl	8005324 <_sbrk_r>
 80048b2:	1c43      	adds	r3, r0, #1
 80048b4:	d00a      	beq.n	80048cc <sbrk_aligned+0x34>
 80048b6:	1cc4      	adds	r4, r0, #3
 80048b8:	f024 0403 	bic.w	r4, r4, #3
 80048bc:	42a0      	cmp	r0, r4
 80048be:	d007      	beq.n	80048d0 <sbrk_aligned+0x38>
 80048c0:	1a21      	subs	r1, r4, r0
 80048c2:	4628      	mov	r0, r5
 80048c4:	f000 fd2e 	bl	8005324 <_sbrk_r>
 80048c8:	3001      	adds	r0, #1
 80048ca:	d101      	bne.n	80048d0 <sbrk_aligned+0x38>
 80048cc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80048d0:	4620      	mov	r0, r4
 80048d2:	bd70      	pop	{r4, r5, r6, pc}
 80048d4:	200003ec 	.word	0x200003ec

080048d8 <_malloc_r>:
 80048d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048dc:	1ccd      	adds	r5, r1, #3
 80048de:	f025 0503 	bic.w	r5, r5, #3
 80048e2:	3508      	adds	r5, #8
 80048e4:	2d0c      	cmp	r5, #12
 80048e6:	bf38      	it	cc
 80048e8:	250c      	movcc	r5, #12
 80048ea:	2d00      	cmp	r5, #0
 80048ec:	4607      	mov	r7, r0
 80048ee:	db01      	blt.n	80048f4 <_malloc_r+0x1c>
 80048f0:	42a9      	cmp	r1, r5
 80048f2:	d905      	bls.n	8004900 <_malloc_r+0x28>
 80048f4:	230c      	movs	r3, #12
 80048f6:	2600      	movs	r6, #0
 80048f8:	603b      	str	r3, [r7, #0]
 80048fa:	4630      	mov	r0, r6
 80048fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004900:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80049d4 <_malloc_r+0xfc>
 8004904:	f000 f912 	bl	8004b2c <__malloc_lock>
 8004908:	f8d8 3000 	ldr.w	r3, [r8]
 800490c:	461c      	mov	r4, r3
 800490e:	bb5c      	cbnz	r4, 8004968 <_malloc_r+0x90>
 8004910:	4629      	mov	r1, r5
 8004912:	4638      	mov	r0, r7
 8004914:	f7ff ffc0 	bl	8004898 <sbrk_aligned>
 8004918:	1c43      	adds	r3, r0, #1
 800491a:	4604      	mov	r4, r0
 800491c:	d155      	bne.n	80049ca <_malloc_r+0xf2>
 800491e:	f8d8 4000 	ldr.w	r4, [r8]
 8004922:	4626      	mov	r6, r4
 8004924:	2e00      	cmp	r6, #0
 8004926:	d145      	bne.n	80049b4 <_malloc_r+0xdc>
 8004928:	2c00      	cmp	r4, #0
 800492a:	d048      	beq.n	80049be <_malloc_r+0xe6>
 800492c:	6823      	ldr	r3, [r4, #0]
 800492e:	4631      	mov	r1, r6
 8004930:	4638      	mov	r0, r7
 8004932:	eb04 0903 	add.w	r9, r4, r3
 8004936:	f000 fcf5 	bl	8005324 <_sbrk_r>
 800493a:	4581      	cmp	r9, r0
 800493c:	d13f      	bne.n	80049be <_malloc_r+0xe6>
 800493e:	6821      	ldr	r1, [r4, #0]
 8004940:	4638      	mov	r0, r7
 8004942:	1a6d      	subs	r5, r5, r1
 8004944:	4629      	mov	r1, r5
 8004946:	f7ff ffa7 	bl	8004898 <sbrk_aligned>
 800494a:	3001      	adds	r0, #1
 800494c:	d037      	beq.n	80049be <_malloc_r+0xe6>
 800494e:	6823      	ldr	r3, [r4, #0]
 8004950:	442b      	add	r3, r5
 8004952:	6023      	str	r3, [r4, #0]
 8004954:	f8d8 3000 	ldr.w	r3, [r8]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d038      	beq.n	80049ce <_malloc_r+0xf6>
 800495c:	685a      	ldr	r2, [r3, #4]
 800495e:	42a2      	cmp	r2, r4
 8004960:	d12b      	bne.n	80049ba <_malloc_r+0xe2>
 8004962:	2200      	movs	r2, #0
 8004964:	605a      	str	r2, [r3, #4]
 8004966:	e00f      	b.n	8004988 <_malloc_r+0xb0>
 8004968:	6822      	ldr	r2, [r4, #0]
 800496a:	1b52      	subs	r2, r2, r5
 800496c:	d41f      	bmi.n	80049ae <_malloc_r+0xd6>
 800496e:	2a0b      	cmp	r2, #11
 8004970:	d917      	bls.n	80049a2 <_malloc_r+0xca>
 8004972:	1961      	adds	r1, r4, r5
 8004974:	42a3      	cmp	r3, r4
 8004976:	6025      	str	r5, [r4, #0]
 8004978:	bf18      	it	ne
 800497a:	6059      	strne	r1, [r3, #4]
 800497c:	6863      	ldr	r3, [r4, #4]
 800497e:	bf08      	it	eq
 8004980:	f8c8 1000 	streq.w	r1, [r8]
 8004984:	5162      	str	r2, [r4, r5]
 8004986:	604b      	str	r3, [r1, #4]
 8004988:	4638      	mov	r0, r7
 800498a:	f104 060b 	add.w	r6, r4, #11
 800498e:	f000 f8d3 	bl	8004b38 <__malloc_unlock>
 8004992:	f026 0607 	bic.w	r6, r6, #7
 8004996:	1d23      	adds	r3, r4, #4
 8004998:	1af2      	subs	r2, r6, r3
 800499a:	d0ae      	beq.n	80048fa <_malloc_r+0x22>
 800499c:	1b9b      	subs	r3, r3, r6
 800499e:	50a3      	str	r3, [r4, r2]
 80049a0:	e7ab      	b.n	80048fa <_malloc_r+0x22>
 80049a2:	42a3      	cmp	r3, r4
 80049a4:	6862      	ldr	r2, [r4, #4]
 80049a6:	d1dd      	bne.n	8004964 <_malloc_r+0x8c>
 80049a8:	f8c8 2000 	str.w	r2, [r8]
 80049ac:	e7ec      	b.n	8004988 <_malloc_r+0xb0>
 80049ae:	4623      	mov	r3, r4
 80049b0:	6864      	ldr	r4, [r4, #4]
 80049b2:	e7ac      	b.n	800490e <_malloc_r+0x36>
 80049b4:	4634      	mov	r4, r6
 80049b6:	6876      	ldr	r6, [r6, #4]
 80049b8:	e7b4      	b.n	8004924 <_malloc_r+0x4c>
 80049ba:	4613      	mov	r3, r2
 80049bc:	e7cc      	b.n	8004958 <_malloc_r+0x80>
 80049be:	230c      	movs	r3, #12
 80049c0:	4638      	mov	r0, r7
 80049c2:	603b      	str	r3, [r7, #0]
 80049c4:	f000 f8b8 	bl	8004b38 <__malloc_unlock>
 80049c8:	e797      	b.n	80048fa <_malloc_r+0x22>
 80049ca:	6025      	str	r5, [r4, #0]
 80049cc:	e7dc      	b.n	8004988 <_malloc_r+0xb0>
 80049ce:	605b      	str	r3, [r3, #4]
 80049d0:	deff      	udf	#255	; 0xff
 80049d2:	bf00      	nop
 80049d4:	200003e8 	.word	0x200003e8

080049d8 <__sflush_r>:
 80049d8:	898a      	ldrh	r2, [r1, #12]
 80049da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049dc:	4605      	mov	r5, r0
 80049de:	0710      	lsls	r0, r2, #28
 80049e0:	460c      	mov	r4, r1
 80049e2:	d457      	bmi.n	8004a94 <__sflush_r+0xbc>
 80049e4:	684b      	ldr	r3, [r1, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	dc04      	bgt.n	80049f4 <__sflush_r+0x1c>
 80049ea:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	dc01      	bgt.n	80049f4 <__sflush_r+0x1c>
 80049f0:	2000      	movs	r0, #0
 80049f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80049f6:	2e00      	cmp	r6, #0
 80049f8:	d0fa      	beq.n	80049f0 <__sflush_r+0x18>
 80049fa:	2300      	movs	r3, #0
 80049fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004a00:	682f      	ldr	r7, [r5, #0]
 8004a02:	6a21      	ldr	r1, [r4, #32]
 8004a04:	602b      	str	r3, [r5, #0]
 8004a06:	d032      	beq.n	8004a6e <__sflush_r+0x96>
 8004a08:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004a0a:	89a3      	ldrh	r3, [r4, #12]
 8004a0c:	075a      	lsls	r2, r3, #29
 8004a0e:	d505      	bpl.n	8004a1c <__sflush_r+0x44>
 8004a10:	6863      	ldr	r3, [r4, #4]
 8004a12:	1ac0      	subs	r0, r0, r3
 8004a14:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004a16:	b10b      	cbz	r3, 8004a1c <__sflush_r+0x44>
 8004a18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004a1a:	1ac0      	subs	r0, r0, r3
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	4602      	mov	r2, r0
 8004a20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a22:	4628      	mov	r0, r5
 8004a24:	6a21      	ldr	r1, [r4, #32]
 8004a26:	47b0      	blx	r6
 8004a28:	1c43      	adds	r3, r0, #1
 8004a2a:	89a3      	ldrh	r3, [r4, #12]
 8004a2c:	d106      	bne.n	8004a3c <__sflush_r+0x64>
 8004a2e:	6829      	ldr	r1, [r5, #0]
 8004a30:	291d      	cmp	r1, #29
 8004a32:	d82b      	bhi.n	8004a8c <__sflush_r+0xb4>
 8004a34:	4a28      	ldr	r2, [pc, #160]	; (8004ad8 <__sflush_r+0x100>)
 8004a36:	410a      	asrs	r2, r1
 8004a38:	07d6      	lsls	r6, r2, #31
 8004a3a:	d427      	bmi.n	8004a8c <__sflush_r+0xb4>
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	6062      	str	r2, [r4, #4]
 8004a40:	6922      	ldr	r2, [r4, #16]
 8004a42:	04d9      	lsls	r1, r3, #19
 8004a44:	6022      	str	r2, [r4, #0]
 8004a46:	d504      	bpl.n	8004a52 <__sflush_r+0x7a>
 8004a48:	1c42      	adds	r2, r0, #1
 8004a4a:	d101      	bne.n	8004a50 <__sflush_r+0x78>
 8004a4c:	682b      	ldr	r3, [r5, #0]
 8004a4e:	b903      	cbnz	r3, 8004a52 <__sflush_r+0x7a>
 8004a50:	6560      	str	r0, [r4, #84]	; 0x54
 8004a52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004a54:	602f      	str	r7, [r5, #0]
 8004a56:	2900      	cmp	r1, #0
 8004a58:	d0ca      	beq.n	80049f0 <__sflush_r+0x18>
 8004a5a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004a5e:	4299      	cmp	r1, r3
 8004a60:	d002      	beq.n	8004a68 <__sflush_r+0x90>
 8004a62:	4628      	mov	r0, r5
 8004a64:	f000 fcc0 	bl	80053e8 <_free_r>
 8004a68:	2000      	movs	r0, #0
 8004a6a:	6360      	str	r0, [r4, #52]	; 0x34
 8004a6c:	e7c1      	b.n	80049f2 <__sflush_r+0x1a>
 8004a6e:	2301      	movs	r3, #1
 8004a70:	4628      	mov	r0, r5
 8004a72:	47b0      	blx	r6
 8004a74:	1c41      	adds	r1, r0, #1
 8004a76:	d1c8      	bne.n	8004a0a <__sflush_r+0x32>
 8004a78:	682b      	ldr	r3, [r5, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d0c5      	beq.n	8004a0a <__sflush_r+0x32>
 8004a7e:	2b1d      	cmp	r3, #29
 8004a80:	d001      	beq.n	8004a86 <__sflush_r+0xae>
 8004a82:	2b16      	cmp	r3, #22
 8004a84:	d101      	bne.n	8004a8a <__sflush_r+0xb2>
 8004a86:	602f      	str	r7, [r5, #0]
 8004a88:	e7b2      	b.n	80049f0 <__sflush_r+0x18>
 8004a8a:	89a3      	ldrh	r3, [r4, #12]
 8004a8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a90:	81a3      	strh	r3, [r4, #12]
 8004a92:	e7ae      	b.n	80049f2 <__sflush_r+0x1a>
 8004a94:	690f      	ldr	r7, [r1, #16]
 8004a96:	2f00      	cmp	r7, #0
 8004a98:	d0aa      	beq.n	80049f0 <__sflush_r+0x18>
 8004a9a:	0793      	lsls	r3, r2, #30
 8004a9c:	bf18      	it	ne
 8004a9e:	2300      	movne	r3, #0
 8004aa0:	680e      	ldr	r6, [r1, #0]
 8004aa2:	bf08      	it	eq
 8004aa4:	694b      	ldreq	r3, [r1, #20]
 8004aa6:	1bf6      	subs	r6, r6, r7
 8004aa8:	600f      	str	r7, [r1, #0]
 8004aaa:	608b      	str	r3, [r1, #8]
 8004aac:	2e00      	cmp	r6, #0
 8004aae:	dd9f      	ble.n	80049f0 <__sflush_r+0x18>
 8004ab0:	4633      	mov	r3, r6
 8004ab2:	463a      	mov	r2, r7
 8004ab4:	4628      	mov	r0, r5
 8004ab6:	6a21      	ldr	r1, [r4, #32]
 8004ab8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8004abc:	47e0      	blx	ip
 8004abe:	2800      	cmp	r0, #0
 8004ac0:	dc06      	bgt.n	8004ad0 <__sflush_r+0xf8>
 8004ac2:	89a3      	ldrh	r3, [r4, #12]
 8004ac4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ac8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004acc:	81a3      	strh	r3, [r4, #12]
 8004ace:	e790      	b.n	80049f2 <__sflush_r+0x1a>
 8004ad0:	4407      	add	r7, r0
 8004ad2:	1a36      	subs	r6, r6, r0
 8004ad4:	e7ea      	b.n	8004aac <__sflush_r+0xd4>
 8004ad6:	bf00      	nop
 8004ad8:	dfbffffe 	.word	0xdfbffffe

08004adc <_fflush_r>:
 8004adc:	b538      	push	{r3, r4, r5, lr}
 8004ade:	690b      	ldr	r3, [r1, #16]
 8004ae0:	4605      	mov	r5, r0
 8004ae2:	460c      	mov	r4, r1
 8004ae4:	b913      	cbnz	r3, 8004aec <_fflush_r+0x10>
 8004ae6:	2500      	movs	r5, #0
 8004ae8:	4628      	mov	r0, r5
 8004aea:	bd38      	pop	{r3, r4, r5, pc}
 8004aec:	b118      	cbz	r0, 8004af6 <_fflush_r+0x1a>
 8004aee:	6a03      	ldr	r3, [r0, #32]
 8004af0:	b90b      	cbnz	r3, 8004af6 <_fflush_r+0x1a>
 8004af2:	f7fe ffdf 	bl	8003ab4 <__sinit>
 8004af6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d0f3      	beq.n	8004ae6 <_fflush_r+0xa>
 8004afe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004b00:	07d0      	lsls	r0, r2, #31
 8004b02:	d404      	bmi.n	8004b0e <_fflush_r+0x32>
 8004b04:	0599      	lsls	r1, r3, #22
 8004b06:	d402      	bmi.n	8004b0e <_fflush_r+0x32>
 8004b08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b0a:	f7ff f83f 	bl	8003b8c <__retarget_lock_acquire_recursive>
 8004b0e:	4628      	mov	r0, r5
 8004b10:	4621      	mov	r1, r4
 8004b12:	f7ff ff61 	bl	80049d8 <__sflush_r>
 8004b16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004b18:	4605      	mov	r5, r0
 8004b1a:	07da      	lsls	r2, r3, #31
 8004b1c:	d4e4      	bmi.n	8004ae8 <_fflush_r+0xc>
 8004b1e:	89a3      	ldrh	r3, [r4, #12]
 8004b20:	059b      	lsls	r3, r3, #22
 8004b22:	d4e1      	bmi.n	8004ae8 <_fflush_r+0xc>
 8004b24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b26:	f7ff f832 	bl	8003b8e <__retarget_lock_release_recursive>
 8004b2a:	e7dd      	b.n	8004ae8 <_fflush_r+0xc>

08004b2c <__malloc_lock>:
 8004b2c:	4801      	ldr	r0, [pc, #4]	; (8004b34 <__malloc_lock+0x8>)
 8004b2e:	f7ff b82d 	b.w	8003b8c <__retarget_lock_acquire_recursive>
 8004b32:	bf00      	nop
 8004b34:	200003e4 	.word	0x200003e4

08004b38 <__malloc_unlock>:
 8004b38:	4801      	ldr	r0, [pc, #4]	; (8004b40 <__malloc_unlock+0x8>)
 8004b3a:	f7ff b828 	b.w	8003b8e <__retarget_lock_release_recursive>
 8004b3e:	bf00      	nop
 8004b40:	200003e4 	.word	0x200003e4

08004b44 <_Balloc>:
 8004b44:	b570      	push	{r4, r5, r6, lr}
 8004b46:	69c6      	ldr	r6, [r0, #28]
 8004b48:	4604      	mov	r4, r0
 8004b4a:	460d      	mov	r5, r1
 8004b4c:	b976      	cbnz	r6, 8004b6c <_Balloc+0x28>
 8004b4e:	2010      	movs	r0, #16
 8004b50:	f7ff fe9a 	bl	8004888 <malloc>
 8004b54:	4602      	mov	r2, r0
 8004b56:	61e0      	str	r0, [r4, #28]
 8004b58:	b920      	cbnz	r0, 8004b64 <_Balloc+0x20>
 8004b5a:	216b      	movs	r1, #107	; 0x6b
 8004b5c:	4b17      	ldr	r3, [pc, #92]	; (8004bbc <_Balloc+0x78>)
 8004b5e:	4818      	ldr	r0, [pc, #96]	; (8004bc0 <_Balloc+0x7c>)
 8004b60:	f000 fc10 	bl	8005384 <__assert_func>
 8004b64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004b68:	6006      	str	r6, [r0, #0]
 8004b6a:	60c6      	str	r6, [r0, #12]
 8004b6c:	69e6      	ldr	r6, [r4, #28]
 8004b6e:	68f3      	ldr	r3, [r6, #12]
 8004b70:	b183      	cbz	r3, 8004b94 <_Balloc+0x50>
 8004b72:	69e3      	ldr	r3, [r4, #28]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004b7a:	b9b8      	cbnz	r0, 8004bac <_Balloc+0x68>
 8004b7c:	2101      	movs	r1, #1
 8004b7e:	fa01 f605 	lsl.w	r6, r1, r5
 8004b82:	1d72      	adds	r2, r6, #5
 8004b84:	4620      	mov	r0, r4
 8004b86:	0092      	lsls	r2, r2, #2
 8004b88:	f000 fc1a 	bl	80053c0 <_calloc_r>
 8004b8c:	b160      	cbz	r0, 8004ba8 <_Balloc+0x64>
 8004b8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004b92:	e00e      	b.n	8004bb2 <_Balloc+0x6e>
 8004b94:	2221      	movs	r2, #33	; 0x21
 8004b96:	2104      	movs	r1, #4
 8004b98:	4620      	mov	r0, r4
 8004b9a:	f000 fc11 	bl	80053c0 <_calloc_r>
 8004b9e:	69e3      	ldr	r3, [r4, #28]
 8004ba0:	60f0      	str	r0, [r6, #12]
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1e4      	bne.n	8004b72 <_Balloc+0x2e>
 8004ba8:	2000      	movs	r0, #0
 8004baa:	bd70      	pop	{r4, r5, r6, pc}
 8004bac:	6802      	ldr	r2, [r0, #0]
 8004bae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004bb8:	e7f7      	b.n	8004baa <_Balloc+0x66>
 8004bba:	bf00      	nop
 8004bbc:	08007261 	.word	0x08007261
 8004bc0:	080072e1 	.word	0x080072e1

08004bc4 <_Bfree>:
 8004bc4:	b570      	push	{r4, r5, r6, lr}
 8004bc6:	69c6      	ldr	r6, [r0, #28]
 8004bc8:	4605      	mov	r5, r0
 8004bca:	460c      	mov	r4, r1
 8004bcc:	b976      	cbnz	r6, 8004bec <_Bfree+0x28>
 8004bce:	2010      	movs	r0, #16
 8004bd0:	f7ff fe5a 	bl	8004888 <malloc>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	61e8      	str	r0, [r5, #28]
 8004bd8:	b920      	cbnz	r0, 8004be4 <_Bfree+0x20>
 8004bda:	218f      	movs	r1, #143	; 0x8f
 8004bdc:	4b08      	ldr	r3, [pc, #32]	; (8004c00 <_Bfree+0x3c>)
 8004bde:	4809      	ldr	r0, [pc, #36]	; (8004c04 <_Bfree+0x40>)
 8004be0:	f000 fbd0 	bl	8005384 <__assert_func>
 8004be4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004be8:	6006      	str	r6, [r0, #0]
 8004bea:	60c6      	str	r6, [r0, #12]
 8004bec:	b13c      	cbz	r4, 8004bfe <_Bfree+0x3a>
 8004bee:	69eb      	ldr	r3, [r5, #28]
 8004bf0:	6862      	ldr	r2, [r4, #4]
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004bf8:	6021      	str	r1, [r4, #0]
 8004bfa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004bfe:	bd70      	pop	{r4, r5, r6, pc}
 8004c00:	08007261 	.word	0x08007261
 8004c04:	080072e1 	.word	0x080072e1

08004c08 <__multadd>:
 8004c08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c0c:	4607      	mov	r7, r0
 8004c0e:	460c      	mov	r4, r1
 8004c10:	461e      	mov	r6, r3
 8004c12:	2000      	movs	r0, #0
 8004c14:	690d      	ldr	r5, [r1, #16]
 8004c16:	f101 0c14 	add.w	ip, r1, #20
 8004c1a:	f8dc 3000 	ldr.w	r3, [ip]
 8004c1e:	3001      	adds	r0, #1
 8004c20:	b299      	uxth	r1, r3
 8004c22:	fb02 6101 	mla	r1, r2, r1, r6
 8004c26:	0c1e      	lsrs	r6, r3, #16
 8004c28:	0c0b      	lsrs	r3, r1, #16
 8004c2a:	fb02 3306 	mla	r3, r2, r6, r3
 8004c2e:	b289      	uxth	r1, r1
 8004c30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004c34:	4285      	cmp	r5, r0
 8004c36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004c3a:	f84c 1b04 	str.w	r1, [ip], #4
 8004c3e:	dcec      	bgt.n	8004c1a <__multadd+0x12>
 8004c40:	b30e      	cbz	r6, 8004c86 <__multadd+0x7e>
 8004c42:	68a3      	ldr	r3, [r4, #8]
 8004c44:	42ab      	cmp	r3, r5
 8004c46:	dc19      	bgt.n	8004c7c <__multadd+0x74>
 8004c48:	6861      	ldr	r1, [r4, #4]
 8004c4a:	4638      	mov	r0, r7
 8004c4c:	3101      	adds	r1, #1
 8004c4e:	f7ff ff79 	bl	8004b44 <_Balloc>
 8004c52:	4680      	mov	r8, r0
 8004c54:	b928      	cbnz	r0, 8004c62 <__multadd+0x5a>
 8004c56:	4602      	mov	r2, r0
 8004c58:	21ba      	movs	r1, #186	; 0xba
 8004c5a:	4b0c      	ldr	r3, [pc, #48]	; (8004c8c <__multadd+0x84>)
 8004c5c:	480c      	ldr	r0, [pc, #48]	; (8004c90 <__multadd+0x88>)
 8004c5e:	f000 fb91 	bl	8005384 <__assert_func>
 8004c62:	6922      	ldr	r2, [r4, #16]
 8004c64:	f104 010c 	add.w	r1, r4, #12
 8004c68:	3202      	adds	r2, #2
 8004c6a:	0092      	lsls	r2, r2, #2
 8004c6c:	300c      	adds	r0, #12
 8004c6e:	f000 fb7b 	bl	8005368 <memcpy>
 8004c72:	4621      	mov	r1, r4
 8004c74:	4638      	mov	r0, r7
 8004c76:	f7ff ffa5 	bl	8004bc4 <_Bfree>
 8004c7a:	4644      	mov	r4, r8
 8004c7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004c80:	3501      	adds	r5, #1
 8004c82:	615e      	str	r6, [r3, #20]
 8004c84:	6125      	str	r5, [r4, #16]
 8004c86:	4620      	mov	r0, r4
 8004c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c8c:	080072d0 	.word	0x080072d0
 8004c90:	080072e1 	.word	0x080072e1

08004c94 <__hi0bits>:
 8004c94:	0c02      	lsrs	r2, r0, #16
 8004c96:	0412      	lsls	r2, r2, #16
 8004c98:	4603      	mov	r3, r0
 8004c9a:	b9ca      	cbnz	r2, 8004cd0 <__hi0bits+0x3c>
 8004c9c:	0403      	lsls	r3, r0, #16
 8004c9e:	2010      	movs	r0, #16
 8004ca0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004ca4:	bf04      	itt	eq
 8004ca6:	021b      	lsleq	r3, r3, #8
 8004ca8:	3008      	addeq	r0, #8
 8004caa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004cae:	bf04      	itt	eq
 8004cb0:	011b      	lsleq	r3, r3, #4
 8004cb2:	3004      	addeq	r0, #4
 8004cb4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004cb8:	bf04      	itt	eq
 8004cba:	009b      	lsleq	r3, r3, #2
 8004cbc:	3002      	addeq	r0, #2
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	db05      	blt.n	8004cce <__hi0bits+0x3a>
 8004cc2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8004cc6:	f100 0001 	add.w	r0, r0, #1
 8004cca:	bf08      	it	eq
 8004ccc:	2020      	moveq	r0, #32
 8004cce:	4770      	bx	lr
 8004cd0:	2000      	movs	r0, #0
 8004cd2:	e7e5      	b.n	8004ca0 <__hi0bits+0xc>

08004cd4 <__lo0bits>:
 8004cd4:	6803      	ldr	r3, [r0, #0]
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	f013 0007 	ands.w	r0, r3, #7
 8004cdc:	d00b      	beq.n	8004cf6 <__lo0bits+0x22>
 8004cde:	07d9      	lsls	r1, r3, #31
 8004ce0:	d421      	bmi.n	8004d26 <__lo0bits+0x52>
 8004ce2:	0798      	lsls	r0, r3, #30
 8004ce4:	bf49      	itett	mi
 8004ce6:	085b      	lsrmi	r3, r3, #1
 8004ce8:	089b      	lsrpl	r3, r3, #2
 8004cea:	2001      	movmi	r0, #1
 8004cec:	6013      	strmi	r3, [r2, #0]
 8004cee:	bf5c      	itt	pl
 8004cf0:	2002      	movpl	r0, #2
 8004cf2:	6013      	strpl	r3, [r2, #0]
 8004cf4:	4770      	bx	lr
 8004cf6:	b299      	uxth	r1, r3
 8004cf8:	b909      	cbnz	r1, 8004cfe <__lo0bits+0x2a>
 8004cfa:	2010      	movs	r0, #16
 8004cfc:	0c1b      	lsrs	r3, r3, #16
 8004cfe:	b2d9      	uxtb	r1, r3
 8004d00:	b909      	cbnz	r1, 8004d06 <__lo0bits+0x32>
 8004d02:	3008      	adds	r0, #8
 8004d04:	0a1b      	lsrs	r3, r3, #8
 8004d06:	0719      	lsls	r1, r3, #28
 8004d08:	bf04      	itt	eq
 8004d0a:	091b      	lsreq	r3, r3, #4
 8004d0c:	3004      	addeq	r0, #4
 8004d0e:	0799      	lsls	r1, r3, #30
 8004d10:	bf04      	itt	eq
 8004d12:	089b      	lsreq	r3, r3, #2
 8004d14:	3002      	addeq	r0, #2
 8004d16:	07d9      	lsls	r1, r3, #31
 8004d18:	d403      	bmi.n	8004d22 <__lo0bits+0x4e>
 8004d1a:	085b      	lsrs	r3, r3, #1
 8004d1c:	f100 0001 	add.w	r0, r0, #1
 8004d20:	d003      	beq.n	8004d2a <__lo0bits+0x56>
 8004d22:	6013      	str	r3, [r2, #0]
 8004d24:	4770      	bx	lr
 8004d26:	2000      	movs	r0, #0
 8004d28:	4770      	bx	lr
 8004d2a:	2020      	movs	r0, #32
 8004d2c:	4770      	bx	lr
	...

08004d30 <__i2b>:
 8004d30:	b510      	push	{r4, lr}
 8004d32:	460c      	mov	r4, r1
 8004d34:	2101      	movs	r1, #1
 8004d36:	f7ff ff05 	bl	8004b44 <_Balloc>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	b928      	cbnz	r0, 8004d4a <__i2b+0x1a>
 8004d3e:	f240 1145 	movw	r1, #325	; 0x145
 8004d42:	4b04      	ldr	r3, [pc, #16]	; (8004d54 <__i2b+0x24>)
 8004d44:	4804      	ldr	r0, [pc, #16]	; (8004d58 <__i2b+0x28>)
 8004d46:	f000 fb1d 	bl	8005384 <__assert_func>
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	6144      	str	r4, [r0, #20]
 8004d4e:	6103      	str	r3, [r0, #16]
 8004d50:	bd10      	pop	{r4, pc}
 8004d52:	bf00      	nop
 8004d54:	080072d0 	.word	0x080072d0
 8004d58:	080072e1 	.word	0x080072e1

08004d5c <__multiply>:
 8004d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d60:	4691      	mov	r9, r2
 8004d62:	690a      	ldr	r2, [r1, #16]
 8004d64:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004d68:	460c      	mov	r4, r1
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	bfbe      	ittt	lt
 8004d6e:	460b      	movlt	r3, r1
 8004d70:	464c      	movlt	r4, r9
 8004d72:	4699      	movlt	r9, r3
 8004d74:	6927      	ldr	r7, [r4, #16]
 8004d76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004d7a:	68a3      	ldr	r3, [r4, #8]
 8004d7c:	6861      	ldr	r1, [r4, #4]
 8004d7e:	eb07 060a 	add.w	r6, r7, sl
 8004d82:	42b3      	cmp	r3, r6
 8004d84:	b085      	sub	sp, #20
 8004d86:	bfb8      	it	lt
 8004d88:	3101      	addlt	r1, #1
 8004d8a:	f7ff fedb 	bl	8004b44 <_Balloc>
 8004d8e:	b930      	cbnz	r0, 8004d9e <__multiply+0x42>
 8004d90:	4602      	mov	r2, r0
 8004d92:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8004d96:	4b43      	ldr	r3, [pc, #268]	; (8004ea4 <__multiply+0x148>)
 8004d98:	4843      	ldr	r0, [pc, #268]	; (8004ea8 <__multiply+0x14c>)
 8004d9a:	f000 faf3 	bl	8005384 <__assert_func>
 8004d9e:	f100 0514 	add.w	r5, r0, #20
 8004da2:	462b      	mov	r3, r5
 8004da4:	2200      	movs	r2, #0
 8004da6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004daa:	4543      	cmp	r3, r8
 8004dac:	d321      	bcc.n	8004df2 <__multiply+0x96>
 8004dae:	f104 0314 	add.w	r3, r4, #20
 8004db2:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004db6:	f109 0314 	add.w	r3, r9, #20
 8004dba:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004dbe:	9202      	str	r2, [sp, #8]
 8004dc0:	1b3a      	subs	r2, r7, r4
 8004dc2:	3a15      	subs	r2, #21
 8004dc4:	f022 0203 	bic.w	r2, r2, #3
 8004dc8:	3204      	adds	r2, #4
 8004dca:	f104 0115 	add.w	r1, r4, #21
 8004dce:	428f      	cmp	r7, r1
 8004dd0:	bf38      	it	cc
 8004dd2:	2204      	movcc	r2, #4
 8004dd4:	9201      	str	r2, [sp, #4]
 8004dd6:	9a02      	ldr	r2, [sp, #8]
 8004dd8:	9303      	str	r3, [sp, #12]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d80c      	bhi.n	8004df8 <__multiply+0x9c>
 8004dde:	2e00      	cmp	r6, #0
 8004de0:	dd03      	ble.n	8004dea <__multiply+0x8e>
 8004de2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d05a      	beq.n	8004ea0 <__multiply+0x144>
 8004dea:	6106      	str	r6, [r0, #16]
 8004dec:	b005      	add	sp, #20
 8004dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004df2:	f843 2b04 	str.w	r2, [r3], #4
 8004df6:	e7d8      	b.n	8004daa <__multiply+0x4e>
 8004df8:	f8b3 a000 	ldrh.w	sl, [r3]
 8004dfc:	f1ba 0f00 	cmp.w	sl, #0
 8004e00:	d023      	beq.n	8004e4a <__multiply+0xee>
 8004e02:	46a9      	mov	r9, r5
 8004e04:	f04f 0c00 	mov.w	ip, #0
 8004e08:	f104 0e14 	add.w	lr, r4, #20
 8004e0c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004e10:	f8d9 1000 	ldr.w	r1, [r9]
 8004e14:	fa1f fb82 	uxth.w	fp, r2
 8004e18:	b289      	uxth	r1, r1
 8004e1a:	fb0a 110b 	mla	r1, sl, fp, r1
 8004e1e:	4461      	add	r1, ip
 8004e20:	f8d9 c000 	ldr.w	ip, [r9]
 8004e24:	0c12      	lsrs	r2, r2, #16
 8004e26:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8004e2a:	fb0a c202 	mla	r2, sl, r2, ip
 8004e2e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004e32:	b289      	uxth	r1, r1
 8004e34:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004e38:	4577      	cmp	r7, lr
 8004e3a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004e3e:	f849 1b04 	str.w	r1, [r9], #4
 8004e42:	d8e3      	bhi.n	8004e0c <__multiply+0xb0>
 8004e44:	9a01      	ldr	r2, [sp, #4]
 8004e46:	f845 c002 	str.w	ip, [r5, r2]
 8004e4a:	9a03      	ldr	r2, [sp, #12]
 8004e4c:	3304      	adds	r3, #4
 8004e4e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004e52:	f1b9 0f00 	cmp.w	r9, #0
 8004e56:	d021      	beq.n	8004e9c <__multiply+0x140>
 8004e58:	46ae      	mov	lr, r5
 8004e5a:	f04f 0a00 	mov.w	sl, #0
 8004e5e:	6829      	ldr	r1, [r5, #0]
 8004e60:	f104 0c14 	add.w	ip, r4, #20
 8004e64:	f8bc b000 	ldrh.w	fp, [ip]
 8004e68:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8004e6c:	b289      	uxth	r1, r1
 8004e6e:	fb09 220b 	mla	r2, r9, fp, r2
 8004e72:	4452      	add	r2, sl
 8004e74:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004e78:	f84e 1b04 	str.w	r1, [lr], #4
 8004e7c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8004e80:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004e84:	f8be 1000 	ldrh.w	r1, [lr]
 8004e88:	4567      	cmp	r7, ip
 8004e8a:	fb09 110a 	mla	r1, r9, sl, r1
 8004e8e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8004e92:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004e96:	d8e5      	bhi.n	8004e64 <__multiply+0x108>
 8004e98:	9a01      	ldr	r2, [sp, #4]
 8004e9a:	50a9      	str	r1, [r5, r2]
 8004e9c:	3504      	adds	r5, #4
 8004e9e:	e79a      	b.n	8004dd6 <__multiply+0x7a>
 8004ea0:	3e01      	subs	r6, #1
 8004ea2:	e79c      	b.n	8004dde <__multiply+0x82>
 8004ea4:	080072d0 	.word	0x080072d0
 8004ea8:	080072e1 	.word	0x080072e1

08004eac <__pow5mult>:
 8004eac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004eb0:	4615      	mov	r5, r2
 8004eb2:	f012 0203 	ands.w	r2, r2, #3
 8004eb6:	4606      	mov	r6, r0
 8004eb8:	460f      	mov	r7, r1
 8004eba:	d007      	beq.n	8004ecc <__pow5mult+0x20>
 8004ebc:	4c25      	ldr	r4, [pc, #148]	; (8004f54 <__pow5mult+0xa8>)
 8004ebe:	3a01      	subs	r2, #1
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004ec6:	f7ff fe9f 	bl	8004c08 <__multadd>
 8004eca:	4607      	mov	r7, r0
 8004ecc:	10ad      	asrs	r5, r5, #2
 8004ece:	d03d      	beq.n	8004f4c <__pow5mult+0xa0>
 8004ed0:	69f4      	ldr	r4, [r6, #28]
 8004ed2:	b97c      	cbnz	r4, 8004ef4 <__pow5mult+0x48>
 8004ed4:	2010      	movs	r0, #16
 8004ed6:	f7ff fcd7 	bl	8004888 <malloc>
 8004eda:	4602      	mov	r2, r0
 8004edc:	61f0      	str	r0, [r6, #28]
 8004ede:	b928      	cbnz	r0, 8004eec <__pow5mult+0x40>
 8004ee0:	f240 11b3 	movw	r1, #435	; 0x1b3
 8004ee4:	4b1c      	ldr	r3, [pc, #112]	; (8004f58 <__pow5mult+0xac>)
 8004ee6:	481d      	ldr	r0, [pc, #116]	; (8004f5c <__pow5mult+0xb0>)
 8004ee8:	f000 fa4c 	bl	8005384 <__assert_func>
 8004eec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004ef0:	6004      	str	r4, [r0, #0]
 8004ef2:	60c4      	str	r4, [r0, #12]
 8004ef4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8004ef8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004efc:	b94c      	cbnz	r4, 8004f12 <__pow5mult+0x66>
 8004efe:	f240 2171 	movw	r1, #625	; 0x271
 8004f02:	4630      	mov	r0, r6
 8004f04:	f7ff ff14 	bl	8004d30 <__i2b>
 8004f08:	2300      	movs	r3, #0
 8004f0a:	4604      	mov	r4, r0
 8004f0c:	f8c8 0008 	str.w	r0, [r8, #8]
 8004f10:	6003      	str	r3, [r0, #0]
 8004f12:	f04f 0900 	mov.w	r9, #0
 8004f16:	07eb      	lsls	r3, r5, #31
 8004f18:	d50a      	bpl.n	8004f30 <__pow5mult+0x84>
 8004f1a:	4639      	mov	r1, r7
 8004f1c:	4622      	mov	r2, r4
 8004f1e:	4630      	mov	r0, r6
 8004f20:	f7ff ff1c 	bl	8004d5c <__multiply>
 8004f24:	4680      	mov	r8, r0
 8004f26:	4639      	mov	r1, r7
 8004f28:	4630      	mov	r0, r6
 8004f2a:	f7ff fe4b 	bl	8004bc4 <_Bfree>
 8004f2e:	4647      	mov	r7, r8
 8004f30:	106d      	asrs	r5, r5, #1
 8004f32:	d00b      	beq.n	8004f4c <__pow5mult+0xa0>
 8004f34:	6820      	ldr	r0, [r4, #0]
 8004f36:	b938      	cbnz	r0, 8004f48 <__pow5mult+0x9c>
 8004f38:	4622      	mov	r2, r4
 8004f3a:	4621      	mov	r1, r4
 8004f3c:	4630      	mov	r0, r6
 8004f3e:	f7ff ff0d 	bl	8004d5c <__multiply>
 8004f42:	6020      	str	r0, [r4, #0]
 8004f44:	f8c0 9000 	str.w	r9, [r0]
 8004f48:	4604      	mov	r4, r0
 8004f4a:	e7e4      	b.n	8004f16 <__pow5mult+0x6a>
 8004f4c:	4638      	mov	r0, r7
 8004f4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f52:	bf00      	nop
 8004f54:	08007430 	.word	0x08007430
 8004f58:	08007261 	.word	0x08007261
 8004f5c:	080072e1 	.word	0x080072e1

08004f60 <__lshift>:
 8004f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f64:	460c      	mov	r4, r1
 8004f66:	4607      	mov	r7, r0
 8004f68:	4691      	mov	r9, r2
 8004f6a:	6923      	ldr	r3, [r4, #16]
 8004f6c:	6849      	ldr	r1, [r1, #4]
 8004f6e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004f72:	68a3      	ldr	r3, [r4, #8]
 8004f74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004f78:	f108 0601 	add.w	r6, r8, #1
 8004f7c:	42b3      	cmp	r3, r6
 8004f7e:	db0b      	blt.n	8004f98 <__lshift+0x38>
 8004f80:	4638      	mov	r0, r7
 8004f82:	f7ff fddf 	bl	8004b44 <_Balloc>
 8004f86:	4605      	mov	r5, r0
 8004f88:	b948      	cbnz	r0, 8004f9e <__lshift+0x3e>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8004f90:	4b27      	ldr	r3, [pc, #156]	; (8005030 <__lshift+0xd0>)
 8004f92:	4828      	ldr	r0, [pc, #160]	; (8005034 <__lshift+0xd4>)
 8004f94:	f000 f9f6 	bl	8005384 <__assert_func>
 8004f98:	3101      	adds	r1, #1
 8004f9a:	005b      	lsls	r3, r3, #1
 8004f9c:	e7ee      	b.n	8004f7c <__lshift+0x1c>
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	f100 0114 	add.w	r1, r0, #20
 8004fa4:	f100 0210 	add.w	r2, r0, #16
 8004fa8:	4618      	mov	r0, r3
 8004faa:	4553      	cmp	r3, sl
 8004fac:	db33      	blt.n	8005016 <__lshift+0xb6>
 8004fae:	6920      	ldr	r0, [r4, #16]
 8004fb0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004fb4:	f104 0314 	add.w	r3, r4, #20
 8004fb8:	f019 091f 	ands.w	r9, r9, #31
 8004fbc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004fc0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004fc4:	d02b      	beq.n	800501e <__lshift+0xbe>
 8004fc6:	468a      	mov	sl, r1
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f1c9 0e20 	rsb	lr, r9, #32
 8004fce:	6818      	ldr	r0, [r3, #0]
 8004fd0:	fa00 f009 	lsl.w	r0, r0, r9
 8004fd4:	4310      	orrs	r0, r2
 8004fd6:	f84a 0b04 	str.w	r0, [sl], #4
 8004fda:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fde:	459c      	cmp	ip, r3
 8004fe0:	fa22 f20e 	lsr.w	r2, r2, lr
 8004fe4:	d8f3      	bhi.n	8004fce <__lshift+0x6e>
 8004fe6:	ebac 0304 	sub.w	r3, ip, r4
 8004fea:	3b15      	subs	r3, #21
 8004fec:	f023 0303 	bic.w	r3, r3, #3
 8004ff0:	3304      	adds	r3, #4
 8004ff2:	f104 0015 	add.w	r0, r4, #21
 8004ff6:	4584      	cmp	ip, r0
 8004ff8:	bf38      	it	cc
 8004ffa:	2304      	movcc	r3, #4
 8004ffc:	50ca      	str	r2, [r1, r3]
 8004ffe:	b10a      	cbz	r2, 8005004 <__lshift+0xa4>
 8005000:	f108 0602 	add.w	r6, r8, #2
 8005004:	3e01      	subs	r6, #1
 8005006:	4638      	mov	r0, r7
 8005008:	4621      	mov	r1, r4
 800500a:	612e      	str	r6, [r5, #16]
 800500c:	f7ff fdda 	bl	8004bc4 <_Bfree>
 8005010:	4628      	mov	r0, r5
 8005012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005016:	f842 0f04 	str.w	r0, [r2, #4]!
 800501a:	3301      	adds	r3, #1
 800501c:	e7c5      	b.n	8004faa <__lshift+0x4a>
 800501e:	3904      	subs	r1, #4
 8005020:	f853 2b04 	ldr.w	r2, [r3], #4
 8005024:	459c      	cmp	ip, r3
 8005026:	f841 2f04 	str.w	r2, [r1, #4]!
 800502a:	d8f9      	bhi.n	8005020 <__lshift+0xc0>
 800502c:	e7ea      	b.n	8005004 <__lshift+0xa4>
 800502e:	bf00      	nop
 8005030:	080072d0 	.word	0x080072d0
 8005034:	080072e1 	.word	0x080072e1

08005038 <__mcmp>:
 8005038:	4603      	mov	r3, r0
 800503a:	690a      	ldr	r2, [r1, #16]
 800503c:	6900      	ldr	r0, [r0, #16]
 800503e:	b530      	push	{r4, r5, lr}
 8005040:	1a80      	subs	r0, r0, r2
 8005042:	d10d      	bne.n	8005060 <__mcmp+0x28>
 8005044:	3314      	adds	r3, #20
 8005046:	3114      	adds	r1, #20
 8005048:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800504c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005050:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005054:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005058:	4295      	cmp	r5, r2
 800505a:	d002      	beq.n	8005062 <__mcmp+0x2a>
 800505c:	d304      	bcc.n	8005068 <__mcmp+0x30>
 800505e:	2001      	movs	r0, #1
 8005060:	bd30      	pop	{r4, r5, pc}
 8005062:	42a3      	cmp	r3, r4
 8005064:	d3f4      	bcc.n	8005050 <__mcmp+0x18>
 8005066:	e7fb      	b.n	8005060 <__mcmp+0x28>
 8005068:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800506c:	e7f8      	b.n	8005060 <__mcmp+0x28>
	...

08005070 <__mdiff>:
 8005070:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005074:	460d      	mov	r5, r1
 8005076:	4607      	mov	r7, r0
 8005078:	4611      	mov	r1, r2
 800507a:	4628      	mov	r0, r5
 800507c:	4614      	mov	r4, r2
 800507e:	f7ff ffdb 	bl	8005038 <__mcmp>
 8005082:	1e06      	subs	r6, r0, #0
 8005084:	d111      	bne.n	80050aa <__mdiff+0x3a>
 8005086:	4631      	mov	r1, r6
 8005088:	4638      	mov	r0, r7
 800508a:	f7ff fd5b 	bl	8004b44 <_Balloc>
 800508e:	4602      	mov	r2, r0
 8005090:	b928      	cbnz	r0, 800509e <__mdiff+0x2e>
 8005092:	f240 2137 	movw	r1, #567	; 0x237
 8005096:	4b3a      	ldr	r3, [pc, #232]	; (8005180 <__mdiff+0x110>)
 8005098:	483a      	ldr	r0, [pc, #232]	; (8005184 <__mdiff+0x114>)
 800509a:	f000 f973 	bl	8005384 <__assert_func>
 800509e:	2301      	movs	r3, #1
 80050a0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80050a4:	4610      	mov	r0, r2
 80050a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050aa:	bfa4      	itt	ge
 80050ac:	4623      	movge	r3, r4
 80050ae:	462c      	movge	r4, r5
 80050b0:	4638      	mov	r0, r7
 80050b2:	6861      	ldr	r1, [r4, #4]
 80050b4:	bfa6      	itte	ge
 80050b6:	461d      	movge	r5, r3
 80050b8:	2600      	movge	r6, #0
 80050ba:	2601      	movlt	r6, #1
 80050bc:	f7ff fd42 	bl	8004b44 <_Balloc>
 80050c0:	4602      	mov	r2, r0
 80050c2:	b918      	cbnz	r0, 80050cc <__mdiff+0x5c>
 80050c4:	f240 2145 	movw	r1, #581	; 0x245
 80050c8:	4b2d      	ldr	r3, [pc, #180]	; (8005180 <__mdiff+0x110>)
 80050ca:	e7e5      	b.n	8005098 <__mdiff+0x28>
 80050cc:	f102 0814 	add.w	r8, r2, #20
 80050d0:	46c2      	mov	sl, r8
 80050d2:	f04f 0c00 	mov.w	ip, #0
 80050d6:	6927      	ldr	r7, [r4, #16]
 80050d8:	60c6      	str	r6, [r0, #12]
 80050da:	692e      	ldr	r6, [r5, #16]
 80050dc:	f104 0014 	add.w	r0, r4, #20
 80050e0:	f105 0914 	add.w	r9, r5, #20
 80050e4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80050e8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80050ec:	3410      	adds	r4, #16
 80050ee:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80050f2:	f859 3b04 	ldr.w	r3, [r9], #4
 80050f6:	fa1f f18b 	uxth.w	r1, fp
 80050fa:	4461      	add	r1, ip
 80050fc:	fa1f fc83 	uxth.w	ip, r3
 8005100:	0c1b      	lsrs	r3, r3, #16
 8005102:	eba1 010c 	sub.w	r1, r1, ip
 8005106:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800510a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800510e:	b289      	uxth	r1, r1
 8005110:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8005114:	454e      	cmp	r6, r9
 8005116:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800511a:	f84a 1b04 	str.w	r1, [sl], #4
 800511e:	d8e6      	bhi.n	80050ee <__mdiff+0x7e>
 8005120:	1b73      	subs	r3, r6, r5
 8005122:	3b15      	subs	r3, #21
 8005124:	f023 0303 	bic.w	r3, r3, #3
 8005128:	3515      	adds	r5, #21
 800512a:	3304      	adds	r3, #4
 800512c:	42ae      	cmp	r6, r5
 800512e:	bf38      	it	cc
 8005130:	2304      	movcc	r3, #4
 8005132:	4418      	add	r0, r3
 8005134:	4443      	add	r3, r8
 8005136:	461e      	mov	r6, r3
 8005138:	4605      	mov	r5, r0
 800513a:	4575      	cmp	r5, lr
 800513c:	d30e      	bcc.n	800515c <__mdiff+0xec>
 800513e:	f10e 0103 	add.w	r1, lr, #3
 8005142:	1a09      	subs	r1, r1, r0
 8005144:	f021 0103 	bic.w	r1, r1, #3
 8005148:	3803      	subs	r0, #3
 800514a:	4586      	cmp	lr, r0
 800514c:	bf38      	it	cc
 800514e:	2100      	movcc	r1, #0
 8005150:	440b      	add	r3, r1
 8005152:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005156:	b189      	cbz	r1, 800517c <__mdiff+0x10c>
 8005158:	6117      	str	r7, [r2, #16]
 800515a:	e7a3      	b.n	80050a4 <__mdiff+0x34>
 800515c:	f855 8b04 	ldr.w	r8, [r5], #4
 8005160:	fa1f f188 	uxth.w	r1, r8
 8005164:	4461      	add	r1, ip
 8005166:	140c      	asrs	r4, r1, #16
 8005168:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800516c:	b289      	uxth	r1, r1
 800516e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005172:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005176:	f846 1b04 	str.w	r1, [r6], #4
 800517a:	e7de      	b.n	800513a <__mdiff+0xca>
 800517c:	3f01      	subs	r7, #1
 800517e:	e7e8      	b.n	8005152 <__mdiff+0xe2>
 8005180:	080072d0 	.word	0x080072d0
 8005184:	080072e1 	.word	0x080072e1

08005188 <__d2b>:
 8005188:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800518a:	2101      	movs	r1, #1
 800518c:	4617      	mov	r7, r2
 800518e:	461c      	mov	r4, r3
 8005190:	9e08      	ldr	r6, [sp, #32]
 8005192:	f7ff fcd7 	bl	8004b44 <_Balloc>
 8005196:	4605      	mov	r5, r0
 8005198:	b930      	cbnz	r0, 80051a8 <__d2b+0x20>
 800519a:	4602      	mov	r2, r0
 800519c:	f240 310f 	movw	r1, #783	; 0x30f
 80051a0:	4b22      	ldr	r3, [pc, #136]	; (800522c <__d2b+0xa4>)
 80051a2:	4823      	ldr	r0, [pc, #140]	; (8005230 <__d2b+0xa8>)
 80051a4:	f000 f8ee 	bl	8005384 <__assert_func>
 80051a8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80051ac:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80051b0:	bb24      	cbnz	r4, 80051fc <__d2b+0x74>
 80051b2:	2f00      	cmp	r7, #0
 80051b4:	9301      	str	r3, [sp, #4]
 80051b6:	d026      	beq.n	8005206 <__d2b+0x7e>
 80051b8:	4668      	mov	r0, sp
 80051ba:	9700      	str	r7, [sp, #0]
 80051bc:	f7ff fd8a 	bl	8004cd4 <__lo0bits>
 80051c0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80051c4:	b1e8      	cbz	r0, 8005202 <__d2b+0x7a>
 80051c6:	f1c0 0320 	rsb	r3, r0, #32
 80051ca:	fa02 f303 	lsl.w	r3, r2, r3
 80051ce:	430b      	orrs	r3, r1
 80051d0:	40c2      	lsrs	r2, r0
 80051d2:	616b      	str	r3, [r5, #20]
 80051d4:	9201      	str	r2, [sp, #4]
 80051d6:	9b01      	ldr	r3, [sp, #4]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	bf14      	ite	ne
 80051dc:	2102      	movne	r1, #2
 80051de:	2101      	moveq	r1, #1
 80051e0:	61ab      	str	r3, [r5, #24]
 80051e2:	6129      	str	r1, [r5, #16]
 80051e4:	b1bc      	cbz	r4, 8005216 <__d2b+0x8e>
 80051e6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80051ea:	4404      	add	r4, r0
 80051ec:	6034      	str	r4, [r6, #0]
 80051ee:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80051f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051f4:	6018      	str	r0, [r3, #0]
 80051f6:	4628      	mov	r0, r5
 80051f8:	b003      	add	sp, #12
 80051fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005200:	e7d7      	b.n	80051b2 <__d2b+0x2a>
 8005202:	6169      	str	r1, [r5, #20]
 8005204:	e7e7      	b.n	80051d6 <__d2b+0x4e>
 8005206:	a801      	add	r0, sp, #4
 8005208:	f7ff fd64 	bl	8004cd4 <__lo0bits>
 800520c:	9b01      	ldr	r3, [sp, #4]
 800520e:	2101      	movs	r1, #1
 8005210:	616b      	str	r3, [r5, #20]
 8005212:	3020      	adds	r0, #32
 8005214:	e7e5      	b.n	80051e2 <__d2b+0x5a>
 8005216:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800521a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800521e:	6030      	str	r0, [r6, #0]
 8005220:	6918      	ldr	r0, [r3, #16]
 8005222:	f7ff fd37 	bl	8004c94 <__hi0bits>
 8005226:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800522a:	e7e2      	b.n	80051f2 <__d2b+0x6a>
 800522c:	080072d0 	.word	0x080072d0
 8005230:	080072e1 	.word	0x080072e1

08005234 <__sread>:
 8005234:	b510      	push	{r4, lr}
 8005236:	460c      	mov	r4, r1
 8005238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800523c:	f000 f860 	bl	8005300 <_read_r>
 8005240:	2800      	cmp	r0, #0
 8005242:	bfab      	itete	ge
 8005244:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005246:	89a3      	ldrhlt	r3, [r4, #12]
 8005248:	181b      	addge	r3, r3, r0
 800524a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800524e:	bfac      	ite	ge
 8005250:	6563      	strge	r3, [r4, #84]	; 0x54
 8005252:	81a3      	strhlt	r3, [r4, #12]
 8005254:	bd10      	pop	{r4, pc}

08005256 <__swrite>:
 8005256:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800525a:	461f      	mov	r7, r3
 800525c:	898b      	ldrh	r3, [r1, #12]
 800525e:	4605      	mov	r5, r0
 8005260:	05db      	lsls	r3, r3, #23
 8005262:	460c      	mov	r4, r1
 8005264:	4616      	mov	r6, r2
 8005266:	d505      	bpl.n	8005274 <__swrite+0x1e>
 8005268:	2302      	movs	r3, #2
 800526a:	2200      	movs	r2, #0
 800526c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005270:	f000 f834 	bl	80052dc <_lseek_r>
 8005274:	89a3      	ldrh	r3, [r4, #12]
 8005276:	4632      	mov	r2, r6
 8005278:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800527c:	81a3      	strh	r3, [r4, #12]
 800527e:	4628      	mov	r0, r5
 8005280:	463b      	mov	r3, r7
 8005282:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005286:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800528a:	f000 b85b 	b.w	8005344 <_write_r>

0800528e <__sseek>:
 800528e:	b510      	push	{r4, lr}
 8005290:	460c      	mov	r4, r1
 8005292:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005296:	f000 f821 	bl	80052dc <_lseek_r>
 800529a:	1c43      	adds	r3, r0, #1
 800529c:	89a3      	ldrh	r3, [r4, #12]
 800529e:	bf15      	itete	ne
 80052a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80052a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80052a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80052aa:	81a3      	strheq	r3, [r4, #12]
 80052ac:	bf18      	it	ne
 80052ae:	81a3      	strhne	r3, [r4, #12]
 80052b0:	bd10      	pop	{r4, pc}

080052b2 <__sclose>:
 80052b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052b6:	f000 b801 	b.w	80052bc <_close_r>
	...

080052bc <_close_r>:
 80052bc:	b538      	push	{r3, r4, r5, lr}
 80052be:	2300      	movs	r3, #0
 80052c0:	4d05      	ldr	r5, [pc, #20]	; (80052d8 <_close_r+0x1c>)
 80052c2:	4604      	mov	r4, r0
 80052c4:	4608      	mov	r0, r1
 80052c6:	602b      	str	r3, [r5, #0]
 80052c8:	f7fd fbd6 	bl	8002a78 <_close>
 80052cc:	1c43      	adds	r3, r0, #1
 80052ce:	d102      	bne.n	80052d6 <_close_r+0x1a>
 80052d0:	682b      	ldr	r3, [r5, #0]
 80052d2:	b103      	cbz	r3, 80052d6 <_close_r+0x1a>
 80052d4:	6023      	str	r3, [r4, #0]
 80052d6:	bd38      	pop	{r3, r4, r5, pc}
 80052d8:	200003f0 	.word	0x200003f0

080052dc <_lseek_r>:
 80052dc:	b538      	push	{r3, r4, r5, lr}
 80052de:	4604      	mov	r4, r0
 80052e0:	4608      	mov	r0, r1
 80052e2:	4611      	mov	r1, r2
 80052e4:	2200      	movs	r2, #0
 80052e6:	4d05      	ldr	r5, [pc, #20]	; (80052fc <_lseek_r+0x20>)
 80052e8:	602a      	str	r2, [r5, #0]
 80052ea:	461a      	mov	r2, r3
 80052ec:	f7fd fbe8 	bl	8002ac0 <_lseek>
 80052f0:	1c43      	adds	r3, r0, #1
 80052f2:	d102      	bne.n	80052fa <_lseek_r+0x1e>
 80052f4:	682b      	ldr	r3, [r5, #0]
 80052f6:	b103      	cbz	r3, 80052fa <_lseek_r+0x1e>
 80052f8:	6023      	str	r3, [r4, #0]
 80052fa:	bd38      	pop	{r3, r4, r5, pc}
 80052fc:	200003f0 	.word	0x200003f0

08005300 <_read_r>:
 8005300:	b538      	push	{r3, r4, r5, lr}
 8005302:	4604      	mov	r4, r0
 8005304:	4608      	mov	r0, r1
 8005306:	4611      	mov	r1, r2
 8005308:	2200      	movs	r2, #0
 800530a:	4d05      	ldr	r5, [pc, #20]	; (8005320 <_read_r+0x20>)
 800530c:	602a      	str	r2, [r5, #0]
 800530e:	461a      	mov	r2, r3
 8005310:	f7fd fb95 	bl	8002a3e <_read>
 8005314:	1c43      	adds	r3, r0, #1
 8005316:	d102      	bne.n	800531e <_read_r+0x1e>
 8005318:	682b      	ldr	r3, [r5, #0]
 800531a:	b103      	cbz	r3, 800531e <_read_r+0x1e>
 800531c:	6023      	str	r3, [r4, #0]
 800531e:	bd38      	pop	{r3, r4, r5, pc}
 8005320:	200003f0 	.word	0x200003f0

08005324 <_sbrk_r>:
 8005324:	b538      	push	{r3, r4, r5, lr}
 8005326:	2300      	movs	r3, #0
 8005328:	4d05      	ldr	r5, [pc, #20]	; (8005340 <_sbrk_r+0x1c>)
 800532a:	4604      	mov	r4, r0
 800532c:	4608      	mov	r0, r1
 800532e:	602b      	str	r3, [r5, #0]
 8005330:	f7fd fbd2 	bl	8002ad8 <_sbrk>
 8005334:	1c43      	adds	r3, r0, #1
 8005336:	d102      	bne.n	800533e <_sbrk_r+0x1a>
 8005338:	682b      	ldr	r3, [r5, #0]
 800533a:	b103      	cbz	r3, 800533e <_sbrk_r+0x1a>
 800533c:	6023      	str	r3, [r4, #0]
 800533e:	bd38      	pop	{r3, r4, r5, pc}
 8005340:	200003f0 	.word	0x200003f0

08005344 <_write_r>:
 8005344:	b538      	push	{r3, r4, r5, lr}
 8005346:	4604      	mov	r4, r0
 8005348:	4608      	mov	r0, r1
 800534a:	4611      	mov	r1, r2
 800534c:	2200      	movs	r2, #0
 800534e:	4d05      	ldr	r5, [pc, #20]	; (8005364 <_write_r+0x20>)
 8005350:	602a      	str	r2, [r5, #0]
 8005352:	461a      	mov	r2, r3
 8005354:	f7fd fe86 	bl	8003064 <_write>
 8005358:	1c43      	adds	r3, r0, #1
 800535a:	d102      	bne.n	8005362 <_write_r+0x1e>
 800535c:	682b      	ldr	r3, [r5, #0]
 800535e:	b103      	cbz	r3, 8005362 <_write_r+0x1e>
 8005360:	6023      	str	r3, [r4, #0]
 8005362:	bd38      	pop	{r3, r4, r5, pc}
 8005364:	200003f0 	.word	0x200003f0

08005368 <memcpy>:
 8005368:	440a      	add	r2, r1
 800536a:	4291      	cmp	r1, r2
 800536c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005370:	d100      	bne.n	8005374 <memcpy+0xc>
 8005372:	4770      	bx	lr
 8005374:	b510      	push	{r4, lr}
 8005376:	f811 4b01 	ldrb.w	r4, [r1], #1
 800537a:	4291      	cmp	r1, r2
 800537c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005380:	d1f9      	bne.n	8005376 <memcpy+0xe>
 8005382:	bd10      	pop	{r4, pc}

08005384 <__assert_func>:
 8005384:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005386:	4614      	mov	r4, r2
 8005388:	461a      	mov	r2, r3
 800538a:	4b09      	ldr	r3, [pc, #36]	; (80053b0 <__assert_func+0x2c>)
 800538c:	4605      	mov	r5, r0
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68d8      	ldr	r0, [r3, #12]
 8005392:	b14c      	cbz	r4, 80053a8 <__assert_func+0x24>
 8005394:	4b07      	ldr	r3, [pc, #28]	; (80053b4 <__assert_func+0x30>)
 8005396:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800539a:	9100      	str	r1, [sp, #0]
 800539c:	462b      	mov	r3, r5
 800539e:	4906      	ldr	r1, [pc, #24]	; (80053b8 <__assert_func+0x34>)
 80053a0:	f000 f87c 	bl	800549c <fiprintf>
 80053a4:	f000 f899 	bl	80054da <abort>
 80053a8:	4b04      	ldr	r3, [pc, #16]	; (80053bc <__assert_func+0x38>)
 80053aa:	461c      	mov	r4, r3
 80053ac:	e7f3      	b.n	8005396 <__assert_func+0x12>
 80053ae:	bf00      	nop
 80053b0:	20000060 	.word	0x20000060
 80053b4:	08007547 	.word	0x08007547
 80053b8:	08007554 	.word	0x08007554
 80053bc:	08007582 	.word	0x08007582

080053c0 <_calloc_r>:
 80053c0:	b570      	push	{r4, r5, r6, lr}
 80053c2:	fba1 5402 	umull	r5, r4, r1, r2
 80053c6:	b934      	cbnz	r4, 80053d6 <_calloc_r+0x16>
 80053c8:	4629      	mov	r1, r5
 80053ca:	f7ff fa85 	bl	80048d8 <_malloc_r>
 80053ce:	4606      	mov	r6, r0
 80053d0:	b928      	cbnz	r0, 80053de <_calloc_r+0x1e>
 80053d2:	4630      	mov	r0, r6
 80053d4:	bd70      	pop	{r4, r5, r6, pc}
 80053d6:	220c      	movs	r2, #12
 80053d8:	2600      	movs	r6, #0
 80053da:	6002      	str	r2, [r0, #0]
 80053dc:	e7f9      	b.n	80053d2 <_calloc_r+0x12>
 80053de:	462a      	mov	r2, r5
 80053e0:	4621      	mov	r1, r4
 80053e2:	f7fe fb9d 	bl	8003b20 <memset>
 80053e6:	e7f4      	b.n	80053d2 <_calloc_r+0x12>

080053e8 <_free_r>:
 80053e8:	b538      	push	{r3, r4, r5, lr}
 80053ea:	4605      	mov	r5, r0
 80053ec:	2900      	cmp	r1, #0
 80053ee:	d040      	beq.n	8005472 <_free_r+0x8a>
 80053f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053f4:	1f0c      	subs	r4, r1, #4
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	bfb8      	it	lt
 80053fa:	18e4      	addlt	r4, r4, r3
 80053fc:	f7ff fb96 	bl	8004b2c <__malloc_lock>
 8005400:	4a1c      	ldr	r2, [pc, #112]	; (8005474 <_free_r+0x8c>)
 8005402:	6813      	ldr	r3, [r2, #0]
 8005404:	b933      	cbnz	r3, 8005414 <_free_r+0x2c>
 8005406:	6063      	str	r3, [r4, #4]
 8005408:	6014      	str	r4, [r2, #0]
 800540a:	4628      	mov	r0, r5
 800540c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005410:	f7ff bb92 	b.w	8004b38 <__malloc_unlock>
 8005414:	42a3      	cmp	r3, r4
 8005416:	d908      	bls.n	800542a <_free_r+0x42>
 8005418:	6820      	ldr	r0, [r4, #0]
 800541a:	1821      	adds	r1, r4, r0
 800541c:	428b      	cmp	r3, r1
 800541e:	bf01      	itttt	eq
 8005420:	6819      	ldreq	r1, [r3, #0]
 8005422:	685b      	ldreq	r3, [r3, #4]
 8005424:	1809      	addeq	r1, r1, r0
 8005426:	6021      	streq	r1, [r4, #0]
 8005428:	e7ed      	b.n	8005406 <_free_r+0x1e>
 800542a:	461a      	mov	r2, r3
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	b10b      	cbz	r3, 8005434 <_free_r+0x4c>
 8005430:	42a3      	cmp	r3, r4
 8005432:	d9fa      	bls.n	800542a <_free_r+0x42>
 8005434:	6811      	ldr	r1, [r2, #0]
 8005436:	1850      	adds	r0, r2, r1
 8005438:	42a0      	cmp	r0, r4
 800543a:	d10b      	bne.n	8005454 <_free_r+0x6c>
 800543c:	6820      	ldr	r0, [r4, #0]
 800543e:	4401      	add	r1, r0
 8005440:	1850      	adds	r0, r2, r1
 8005442:	4283      	cmp	r3, r0
 8005444:	6011      	str	r1, [r2, #0]
 8005446:	d1e0      	bne.n	800540a <_free_r+0x22>
 8005448:	6818      	ldr	r0, [r3, #0]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	4408      	add	r0, r1
 800544e:	6010      	str	r0, [r2, #0]
 8005450:	6053      	str	r3, [r2, #4]
 8005452:	e7da      	b.n	800540a <_free_r+0x22>
 8005454:	d902      	bls.n	800545c <_free_r+0x74>
 8005456:	230c      	movs	r3, #12
 8005458:	602b      	str	r3, [r5, #0]
 800545a:	e7d6      	b.n	800540a <_free_r+0x22>
 800545c:	6820      	ldr	r0, [r4, #0]
 800545e:	1821      	adds	r1, r4, r0
 8005460:	428b      	cmp	r3, r1
 8005462:	bf01      	itttt	eq
 8005464:	6819      	ldreq	r1, [r3, #0]
 8005466:	685b      	ldreq	r3, [r3, #4]
 8005468:	1809      	addeq	r1, r1, r0
 800546a:	6021      	streq	r1, [r4, #0]
 800546c:	6063      	str	r3, [r4, #4]
 800546e:	6054      	str	r4, [r2, #4]
 8005470:	e7cb      	b.n	800540a <_free_r+0x22>
 8005472:	bd38      	pop	{r3, r4, r5, pc}
 8005474:	200003e8 	.word	0x200003e8

08005478 <__ascii_mbtowc>:
 8005478:	b082      	sub	sp, #8
 800547a:	b901      	cbnz	r1, 800547e <__ascii_mbtowc+0x6>
 800547c:	a901      	add	r1, sp, #4
 800547e:	b142      	cbz	r2, 8005492 <__ascii_mbtowc+0x1a>
 8005480:	b14b      	cbz	r3, 8005496 <__ascii_mbtowc+0x1e>
 8005482:	7813      	ldrb	r3, [r2, #0]
 8005484:	600b      	str	r3, [r1, #0]
 8005486:	7812      	ldrb	r2, [r2, #0]
 8005488:	1e10      	subs	r0, r2, #0
 800548a:	bf18      	it	ne
 800548c:	2001      	movne	r0, #1
 800548e:	b002      	add	sp, #8
 8005490:	4770      	bx	lr
 8005492:	4610      	mov	r0, r2
 8005494:	e7fb      	b.n	800548e <__ascii_mbtowc+0x16>
 8005496:	f06f 0001 	mvn.w	r0, #1
 800549a:	e7f8      	b.n	800548e <__ascii_mbtowc+0x16>

0800549c <fiprintf>:
 800549c:	b40e      	push	{r1, r2, r3}
 800549e:	b503      	push	{r0, r1, lr}
 80054a0:	4601      	mov	r1, r0
 80054a2:	ab03      	add	r3, sp, #12
 80054a4:	4805      	ldr	r0, [pc, #20]	; (80054bc <fiprintf+0x20>)
 80054a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80054aa:	6800      	ldr	r0, [r0, #0]
 80054ac:	9301      	str	r3, [sp, #4]
 80054ae:	f000 f843 	bl	8005538 <_vfiprintf_r>
 80054b2:	b002      	add	sp, #8
 80054b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80054b8:	b003      	add	sp, #12
 80054ba:	4770      	bx	lr
 80054bc:	20000060 	.word	0x20000060

080054c0 <__ascii_wctomb>:
 80054c0:	4603      	mov	r3, r0
 80054c2:	4608      	mov	r0, r1
 80054c4:	b141      	cbz	r1, 80054d8 <__ascii_wctomb+0x18>
 80054c6:	2aff      	cmp	r2, #255	; 0xff
 80054c8:	d904      	bls.n	80054d4 <__ascii_wctomb+0x14>
 80054ca:	228a      	movs	r2, #138	; 0x8a
 80054cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054d0:	601a      	str	r2, [r3, #0]
 80054d2:	4770      	bx	lr
 80054d4:	2001      	movs	r0, #1
 80054d6:	700a      	strb	r2, [r1, #0]
 80054d8:	4770      	bx	lr

080054da <abort>:
 80054da:	2006      	movs	r0, #6
 80054dc:	b508      	push	{r3, lr}
 80054de:	f000 fa87 	bl	80059f0 <raise>
 80054e2:	2001      	movs	r0, #1
 80054e4:	f7fd faa1 	bl	8002a2a <_exit>

080054e8 <__sfputc_r>:
 80054e8:	6893      	ldr	r3, [r2, #8]
 80054ea:	b410      	push	{r4}
 80054ec:	3b01      	subs	r3, #1
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	6093      	str	r3, [r2, #8]
 80054f2:	da07      	bge.n	8005504 <__sfputc_r+0x1c>
 80054f4:	6994      	ldr	r4, [r2, #24]
 80054f6:	42a3      	cmp	r3, r4
 80054f8:	db01      	blt.n	80054fe <__sfputc_r+0x16>
 80054fa:	290a      	cmp	r1, #10
 80054fc:	d102      	bne.n	8005504 <__sfputc_r+0x1c>
 80054fe:	bc10      	pop	{r4}
 8005500:	f000 b934 	b.w	800576c <__swbuf_r>
 8005504:	6813      	ldr	r3, [r2, #0]
 8005506:	1c58      	adds	r0, r3, #1
 8005508:	6010      	str	r0, [r2, #0]
 800550a:	7019      	strb	r1, [r3, #0]
 800550c:	4608      	mov	r0, r1
 800550e:	bc10      	pop	{r4}
 8005510:	4770      	bx	lr

08005512 <__sfputs_r>:
 8005512:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005514:	4606      	mov	r6, r0
 8005516:	460f      	mov	r7, r1
 8005518:	4614      	mov	r4, r2
 800551a:	18d5      	adds	r5, r2, r3
 800551c:	42ac      	cmp	r4, r5
 800551e:	d101      	bne.n	8005524 <__sfputs_r+0x12>
 8005520:	2000      	movs	r0, #0
 8005522:	e007      	b.n	8005534 <__sfputs_r+0x22>
 8005524:	463a      	mov	r2, r7
 8005526:	4630      	mov	r0, r6
 8005528:	f814 1b01 	ldrb.w	r1, [r4], #1
 800552c:	f7ff ffdc 	bl	80054e8 <__sfputc_r>
 8005530:	1c43      	adds	r3, r0, #1
 8005532:	d1f3      	bne.n	800551c <__sfputs_r+0xa>
 8005534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005538 <_vfiprintf_r>:
 8005538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800553c:	460d      	mov	r5, r1
 800553e:	4614      	mov	r4, r2
 8005540:	4698      	mov	r8, r3
 8005542:	4606      	mov	r6, r0
 8005544:	b09d      	sub	sp, #116	; 0x74
 8005546:	b118      	cbz	r0, 8005550 <_vfiprintf_r+0x18>
 8005548:	6a03      	ldr	r3, [r0, #32]
 800554a:	b90b      	cbnz	r3, 8005550 <_vfiprintf_r+0x18>
 800554c:	f7fe fab2 	bl	8003ab4 <__sinit>
 8005550:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005552:	07d9      	lsls	r1, r3, #31
 8005554:	d405      	bmi.n	8005562 <_vfiprintf_r+0x2a>
 8005556:	89ab      	ldrh	r3, [r5, #12]
 8005558:	059a      	lsls	r2, r3, #22
 800555a:	d402      	bmi.n	8005562 <_vfiprintf_r+0x2a>
 800555c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800555e:	f7fe fb15 	bl	8003b8c <__retarget_lock_acquire_recursive>
 8005562:	89ab      	ldrh	r3, [r5, #12]
 8005564:	071b      	lsls	r3, r3, #28
 8005566:	d501      	bpl.n	800556c <_vfiprintf_r+0x34>
 8005568:	692b      	ldr	r3, [r5, #16]
 800556a:	b99b      	cbnz	r3, 8005594 <_vfiprintf_r+0x5c>
 800556c:	4629      	mov	r1, r5
 800556e:	4630      	mov	r0, r6
 8005570:	f000 f93a 	bl	80057e8 <__swsetup_r>
 8005574:	b170      	cbz	r0, 8005594 <_vfiprintf_r+0x5c>
 8005576:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005578:	07dc      	lsls	r4, r3, #31
 800557a:	d504      	bpl.n	8005586 <_vfiprintf_r+0x4e>
 800557c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005580:	b01d      	add	sp, #116	; 0x74
 8005582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005586:	89ab      	ldrh	r3, [r5, #12]
 8005588:	0598      	lsls	r0, r3, #22
 800558a:	d4f7      	bmi.n	800557c <_vfiprintf_r+0x44>
 800558c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800558e:	f7fe fafe 	bl	8003b8e <__retarget_lock_release_recursive>
 8005592:	e7f3      	b.n	800557c <_vfiprintf_r+0x44>
 8005594:	2300      	movs	r3, #0
 8005596:	9309      	str	r3, [sp, #36]	; 0x24
 8005598:	2320      	movs	r3, #32
 800559a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800559e:	2330      	movs	r3, #48	; 0x30
 80055a0:	f04f 0901 	mov.w	r9, #1
 80055a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80055a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8005758 <_vfiprintf_r+0x220>
 80055ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80055b0:	4623      	mov	r3, r4
 80055b2:	469a      	mov	sl, r3
 80055b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80055b8:	b10a      	cbz	r2, 80055be <_vfiprintf_r+0x86>
 80055ba:	2a25      	cmp	r2, #37	; 0x25
 80055bc:	d1f9      	bne.n	80055b2 <_vfiprintf_r+0x7a>
 80055be:	ebba 0b04 	subs.w	fp, sl, r4
 80055c2:	d00b      	beq.n	80055dc <_vfiprintf_r+0xa4>
 80055c4:	465b      	mov	r3, fp
 80055c6:	4622      	mov	r2, r4
 80055c8:	4629      	mov	r1, r5
 80055ca:	4630      	mov	r0, r6
 80055cc:	f7ff ffa1 	bl	8005512 <__sfputs_r>
 80055d0:	3001      	adds	r0, #1
 80055d2:	f000 80a9 	beq.w	8005728 <_vfiprintf_r+0x1f0>
 80055d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055d8:	445a      	add	r2, fp
 80055da:	9209      	str	r2, [sp, #36]	; 0x24
 80055dc:	f89a 3000 	ldrb.w	r3, [sl]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	f000 80a1 	beq.w	8005728 <_vfiprintf_r+0x1f0>
 80055e6:	2300      	movs	r3, #0
 80055e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80055ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80055f0:	f10a 0a01 	add.w	sl, sl, #1
 80055f4:	9304      	str	r3, [sp, #16]
 80055f6:	9307      	str	r3, [sp, #28]
 80055f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80055fc:	931a      	str	r3, [sp, #104]	; 0x68
 80055fe:	4654      	mov	r4, sl
 8005600:	2205      	movs	r2, #5
 8005602:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005606:	4854      	ldr	r0, [pc, #336]	; (8005758 <_vfiprintf_r+0x220>)
 8005608:	f7fe fac2 	bl	8003b90 <memchr>
 800560c:	9a04      	ldr	r2, [sp, #16]
 800560e:	b9d8      	cbnz	r0, 8005648 <_vfiprintf_r+0x110>
 8005610:	06d1      	lsls	r1, r2, #27
 8005612:	bf44      	itt	mi
 8005614:	2320      	movmi	r3, #32
 8005616:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800561a:	0713      	lsls	r3, r2, #28
 800561c:	bf44      	itt	mi
 800561e:	232b      	movmi	r3, #43	; 0x2b
 8005620:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005624:	f89a 3000 	ldrb.w	r3, [sl]
 8005628:	2b2a      	cmp	r3, #42	; 0x2a
 800562a:	d015      	beq.n	8005658 <_vfiprintf_r+0x120>
 800562c:	4654      	mov	r4, sl
 800562e:	2000      	movs	r0, #0
 8005630:	f04f 0c0a 	mov.w	ip, #10
 8005634:	9a07      	ldr	r2, [sp, #28]
 8005636:	4621      	mov	r1, r4
 8005638:	f811 3b01 	ldrb.w	r3, [r1], #1
 800563c:	3b30      	subs	r3, #48	; 0x30
 800563e:	2b09      	cmp	r3, #9
 8005640:	d94d      	bls.n	80056de <_vfiprintf_r+0x1a6>
 8005642:	b1b0      	cbz	r0, 8005672 <_vfiprintf_r+0x13a>
 8005644:	9207      	str	r2, [sp, #28]
 8005646:	e014      	b.n	8005672 <_vfiprintf_r+0x13a>
 8005648:	eba0 0308 	sub.w	r3, r0, r8
 800564c:	fa09 f303 	lsl.w	r3, r9, r3
 8005650:	4313      	orrs	r3, r2
 8005652:	46a2      	mov	sl, r4
 8005654:	9304      	str	r3, [sp, #16]
 8005656:	e7d2      	b.n	80055fe <_vfiprintf_r+0xc6>
 8005658:	9b03      	ldr	r3, [sp, #12]
 800565a:	1d19      	adds	r1, r3, #4
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	9103      	str	r1, [sp, #12]
 8005660:	2b00      	cmp	r3, #0
 8005662:	bfbb      	ittet	lt
 8005664:	425b      	neglt	r3, r3
 8005666:	f042 0202 	orrlt.w	r2, r2, #2
 800566a:	9307      	strge	r3, [sp, #28]
 800566c:	9307      	strlt	r3, [sp, #28]
 800566e:	bfb8      	it	lt
 8005670:	9204      	strlt	r2, [sp, #16]
 8005672:	7823      	ldrb	r3, [r4, #0]
 8005674:	2b2e      	cmp	r3, #46	; 0x2e
 8005676:	d10c      	bne.n	8005692 <_vfiprintf_r+0x15a>
 8005678:	7863      	ldrb	r3, [r4, #1]
 800567a:	2b2a      	cmp	r3, #42	; 0x2a
 800567c:	d134      	bne.n	80056e8 <_vfiprintf_r+0x1b0>
 800567e:	9b03      	ldr	r3, [sp, #12]
 8005680:	3402      	adds	r4, #2
 8005682:	1d1a      	adds	r2, r3, #4
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	9203      	str	r2, [sp, #12]
 8005688:	2b00      	cmp	r3, #0
 800568a:	bfb8      	it	lt
 800568c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005690:	9305      	str	r3, [sp, #20]
 8005692:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800575c <_vfiprintf_r+0x224>
 8005696:	2203      	movs	r2, #3
 8005698:	4650      	mov	r0, sl
 800569a:	7821      	ldrb	r1, [r4, #0]
 800569c:	f7fe fa78 	bl	8003b90 <memchr>
 80056a0:	b138      	cbz	r0, 80056b2 <_vfiprintf_r+0x17a>
 80056a2:	2240      	movs	r2, #64	; 0x40
 80056a4:	9b04      	ldr	r3, [sp, #16]
 80056a6:	eba0 000a 	sub.w	r0, r0, sl
 80056aa:	4082      	lsls	r2, r0
 80056ac:	4313      	orrs	r3, r2
 80056ae:	3401      	adds	r4, #1
 80056b0:	9304      	str	r3, [sp, #16]
 80056b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056b6:	2206      	movs	r2, #6
 80056b8:	4829      	ldr	r0, [pc, #164]	; (8005760 <_vfiprintf_r+0x228>)
 80056ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80056be:	f7fe fa67 	bl	8003b90 <memchr>
 80056c2:	2800      	cmp	r0, #0
 80056c4:	d03f      	beq.n	8005746 <_vfiprintf_r+0x20e>
 80056c6:	4b27      	ldr	r3, [pc, #156]	; (8005764 <_vfiprintf_r+0x22c>)
 80056c8:	bb1b      	cbnz	r3, 8005712 <_vfiprintf_r+0x1da>
 80056ca:	9b03      	ldr	r3, [sp, #12]
 80056cc:	3307      	adds	r3, #7
 80056ce:	f023 0307 	bic.w	r3, r3, #7
 80056d2:	3308      	adds	r3, #8
 80056d4:	9303      	str	r3, [sp, #12]
 80056d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056d8:	443b      	add	r3, r7
 80056da:	9309      	str	r3, [sp, #36]	; 0x24
 80056dc:	e768      	b.n	80055b0 <_vfiprintf_r+0x78>
 80056de:	460c      	mov	r4, r1
 80056e0:	2001      	movs	r0, #1
 80056e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80056e6:	e7a6      	b.n	8005636 <_vfiprintf_r+0xfe>
 80056e8:	2300      	movs	r3, #0
 80056ea:	f04f 0c0a 	mov.w	ip, #10
 80056ee:	4619      	mov	r1, r3
 80056f0:	3401      	adds	r4, #1
 80056f2:	9305      	str	r3, [sp, #20]
 80056f4:	4620      	mov	r0, r4
 80056f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80056fa:	3a30      	subs	r2, #48	; 0x30
 80056fc:	2a09      	cmp	r2, #9
 80056fe:	d903      	bls.n	8005708 <_vfiprintf_r+0x1d0>
 8005700:	2b00      	cmp	r3, #0
 8005702:	d0c6      	beq.n	8005692 <_vfiprintf_r+0x15a>
 8005704:	9105      	str	r1, [sp, #20]
 8005706:	e7c4      	b.n	8005692 <_vfiprintf_r+0x15a>
 8005708:	4604      	mov	r4, r0
 800570a:	2301      	movs	r3, #1
 800570c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005710:	e7f0      	b.n	80056f4 <_vfiprintf_r+0x1bc>
 8005712:	ab03      	add	r3, sp, #12
 8005714:	9300      	str	r3, [sp, #0]
 8005716:	462a      	mov	r2, r5
 8005718:	4630      	mov	r0, r6
 800571a:	4b13      	ldr	r3, [pc, #76]	; (8005768 <_vfiprintf_r+0x230>)
 800571c:	a904      	add	r1, sp, #16
 800571e:	f7fd fd8d 	bl	800323c <_printf_float>
 8005722:	4607      	mov	r7, r0
 8005724:	1c78      	adds	r0, r7, #1
 8005726:	d1d6      	bne.n	80056d6 <_vfiprintf_r+0x19e>
 8005728:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800572a:	07d9      	lsls	r1, r3, #31
 800572c:	d405      	bmi.n	800573a <_vfiprintf_r+0x202>
 800572e:	89ab      	ldrh	r3, [r5, #12]
 8005730:	059a      	lsls	r2, r3, #22
 8005732:	d402      	bmi.n	800573a <_vfiprintf_r+0x202>
 8005734:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005736:	f7fe fa2a 	bl	8003b8e <__retarget_lock_release_recursive>
 800573a:	89ab      	ldrh	r3, [r5, #12]
 800573c:	065b      	lsls	r3, r3, #25
 800573e:	f53f af1d 	bmi.w	800557c <_vfiprintf_r+0x44>
 8005742:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005744:	e71c      	b.n	8005580 <_vfiprintf_r+0x48>
 8005746:	ab03      	add	r3, sp, #12
 8005748:	9300      	str	r3, [sp, #0]
 800574a:	462a      	mov	r2, r5
 800574c:	4630      	mov	r0, r6
 800574e:	4b06      	ldr	r3, [pc, #24]	; (8005768 <_vfiprintf_r+0x230>)
 8005750:	a904      	add	r1, sp, #16
 8005752:	f7fe f813 	bl	800377c <_printf_i>
 8005756:	e7e4      	b.n	8005722 <_vfiprintf_r+0x1ea>
 8005758:	08007583 	.word	0x08007583
 800575c:	08007589 	.word	0x08007589
 8005760:	0800758d 	.word	0x0800758d
 8005764:	0800323d 	.word	0x0800323d
 8005768:	08005513 	.word	0x08005513

0800576c <__swbuf_r>:
 800576c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800576e:	460e      	mov	r6, r1
 8005770:	4614      	mov	r4, r2
 8005772:	4605      	mov	r5, r0
 8005774:	b118      	cbz	r0, 800577e <__swbuf_r+0x12>
 8005776:	6a03      	ldr	r3, [r0, #32]
 8005778:	b90b      	cbnz	r3, 800577e <__swbuf_r+0x12>
 800577a:	f7fe f99b 	bl	8003ab4 <__sinit>
 800577e:	69a3      	ldr	r3, [r4, #24]
 8005780:	60a3      	str	r3, [r4, #8]
 8005782:	89a3      	ldrh	r3, [r4, #12]
 8005784:	071a      	lsls	r2, r3, #28
 8005786:	d525      	bpl.n	80057d4 <__swbuf_r+0x68>
 8005788:	6923      	ldr	r3, [r4, #16]
 800578a:	b31b      	cbz	r3, 80057d4 <__swbuf_r+0x68>
 800578c:	6823      	ldr	r3, [r4, #0]
 800578e:	6922      	ldr	r2, [r4, #16]
 8005790:	b2f6      	uxtb	r6, r6
 8005792:	1a98      	subs	r0, r3, r2
 8005794:	6963      	ldr	r3, [r4, #20]
 8005796:	4637      	mov	r7, r6
 8005798:	4283      	cmp	r3, r0
 800579a:	dc04      	bgt.n	80057a6 <__swbuf_r+0x3a>
 800579c:	4621      	mov	r1, r4
 800579e:	4628      	mov	r0, r5
 80057a0:	f7ff f99c 	bl	8004adc <_fflush_r>
 80057a4:	b9e0      	cbnz	r0, 80057e0 <__swbuf_r+0x74>
 80057a6:	68a3      	ldr	r3, [r4, #8]
 80057a8:	3b01      	subs	r3, #1
 80057aa:	60a3      	str	r3, [r4, #8]
 80057ac:	6823      	ldr	r3, [r4, #0]
 80057ae:	1c5a      	adds	r2, r3, #1
 80057b0:	6022      	str	r2, [r4, #0]
 80057b2:	701e      	strb	r6, [r3, #0]
 80057b4:	6962      	ldr	r2, [r4, #20]
 80057b6:	1c43      	adds	r3, r0, #1
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d004      	beq.n	80057c6 <__swbuf_r+0x5a>
 80057bc:	89a3      	ldrh	r3, [r4, #12]
 80057be:	07db      	lsls	r3, r3, #31
 80057c0:	d506      	bpl.n	80057d0 <__swbuf_r+0x64>
 80057c2:	2e0a      	cmp	r6, #10
 80057c4:	d104      	bne.n	80057d0 <__swbuf_r+0x64>
 80057c6:	4621      	mov	r1, r4
 80057c8:	4628      	mov	r0, r5
 80057ca:	f7ff f987 	bl	8004adc <_fflush_r>
 80057ce:	b938      	cbnz	r0, 80057e0 <__swbuf_r+0x74>
 80057d0:	4638      	mov	r0, r7
 80057d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057d4:	4621      	mov	r1, r4
 80057d6:	4628      	mov	r0, r5
 80057d8:	f000 f806 	bl	80057e8 <__swsetup_r>
 80057dc:	2800      	cmp	r0, #0
 80057de:	d0d5      	beq.n	800578c <__swbuf_r+0x20>
 80057e0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80057e4:	e7f4      	b.n	80057d0 <__swbuf_r+0x64>
	...

080057e8 <__swsetup_r>:
 80057e8:	b538      	push	{r3, r4, r5, lr}
 80057ea:	4b2a      	ldr	r3, [pc, #168]	; (8005894 <__swsetup_r+0xac>)
 80057ec:	4605      	mov	r5, r0
 80057ee:	6818      	ldr	r0, [r3, #0]
 80057f0:	460c      	mov	r4, r1
 80057f2:	b118      	cbz	r0, 80057fc <__swsetup_r+0x14>
 80057f4:	6a03      	ldr	r3, [r0, #32]
 80057f6:	b90b      	cbnz	r3, 80057fc <__swsetup_r+0x14>
 80057f8:	f7fe f95c 	bl	8003ab4 <__sinit>
 80057fc:	89a3      	ldrh	r3, [r4, #12]
 80057fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005802:	0718      	lsls	r0, r3, #28
 8005804:	d422      	bmi.n	800584c <__swsetup_r+0x64>
 8005806:	06d9      	lsls	r1, r3, #27
 8005808:	d407      	bmi.n	800581a <__swsetup_r+0x32>
 800580a:	2309      	movs	r3, #9
 800580c:	602b      	str	r3, [r5, #0]
 800580e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005812:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005816:	81a3      	strh	r3, [r4, #12]
 8005818:	e034      	b.n	8005884 <__swsetup_r+0x9c>
 800581a:	0758      	lsls	r0, r3, #29
 800581c:	d512      	bpl.n	8005844 <__swsetup_r+0x5c>
 800581e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005820:	b141      	cbz	r1, 8005834 <__swsetup_r+0x4c>
 8005822:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005826:	4299      	cmp	r1, r3
 8005828:	d002      	beq.n	8005830 <__swsetup_r+0x48>
 800582a:	4628      	mov	r0, r5
 800582c:	f7ff fddc 	bl	80053e8 <_free_r>
 8005830:	2300      	movs	r3, #0
 8005832:	6363      	str	r3, [r4, #52]	; 0x34
 8005834:	89a3      	ldrh	r3, [r4, #12]
 8005836:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800583a:	81a3      	strh	r3, [r4, #12]
 800583c:	2300      	movs	r3, #0
 800583e:	6063      	str	r3, [r4, #4]
 8005840:	6923      	ldr	r3, [r4, #16]
 8005842:	6023      	str	r3, [r4, #0]
 8005844:	89a3      	ldrh	r3, [r4, #12]
 8005846:	f043 0308 	orr.w	r3, r3, #8
 800584a:	81a3      	strh	r3, [r4, #12]
 800584c:	6923      	ldr	r3, [r4, #16]
 800584e:	b94b      	cbnz	r3, 8005864 <__swsetup_r+0x7c>
 8005850:	89a3      	ldrh	r3, [r4, #12]
 8005852:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005856:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800585a:	d003      	beq.n	8005864 <__swsetup_r+0x7c>
 800585c:	4621      	mov	r1, r4
 800585e:	4628      	mov	r0, r5
 8005860:	f000 f83f 	bl	80058e2 <__smakebuf_r>
 8005864:	89a0      	ldrh	r0, [r4, #12]
 8005866:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800586a:	f010 0301 	ands.w	r3, r0, #1
 800586e:	d00a      	beq.n	8005886 <__swsetup_r+0x9e>
 8005870:	2300      	movs	r3, #0
 8005872:	60a3      	str	r3, [r4, #8]
 8005874:	6963      	ldr	r3, [r4, #20]
 8005876:	425b      	negs	r3, r3
 8005878:	61a3      	str	r3, [r4, #24]
 800587a:	6923      	ldr	r3, [r4, #16]
 800587c:	b943      	cbnz	r3, 8005890 <__swsetup_r+0xa8>
 800587e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005882:	d1c4      	bne.n	800580e <__swsetup_r+0x26>
 8005884:	bd38      	pop	{r3, r4, r5, pc}
 8005886:	0781      	lsls	r1, r0, #30
 8005888:	bf58      	it	pl
 800588a:	6963      	ldrpl	r3, [r4, #20]
 800588c:	60a3      	str	r3, [r4, #8]
 800588e:	e7f4      	b.n	800587a <__swsetup_r+0x92>
 8005890:	2000      	movs	r0, #0
 8005892:	e7f7      	b.n	8005884 <__swsetup_r+0x9c>
 8005894:	20000060 	.word	0x20000060

08005898 <__swhatbuf_r>:
 8005898:	b570      	push	{r4, r5, r6, lr}
 800589a:	460c      	mov	r4, r1
 800589c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058a0:	4615      	mov	r5, r2
 80058a2:	2900      	cmp	r1, #0
 80058a4:	461e      	mov	r6, r3
 80058a6:	b096      	sub	sp, #88	; 0x58
 80058a8:	da0c      	bge.n	80058c4 <__swhatbuf_r+0x2c>
 80058aa:	89a3      	ldrh	r3, [r4, #12]
 80058ac:	2100      	movs	r1, #0
 80058ae:	f013 0f80 	tst.w	r3, #128	; 0x80
 80058b2:	bf0c      	ite	eq
 80058b4:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80058b8:	2340      	movne	r3, #64	; 0x40
 80058ba:	2000      	movs	r0, #0
 80058bc:	6031      	str	r1, [r6, #0]
 80058be:	602b      	str	r3, [r5, #0]
 80058c0:	b016      	add	sp, #88	; 0x58
 80058c2:	bd70      	pop	{r4, r5, r6, pc}
 80058c4:	466a      	mov	r2, sp
 80058c6:	f000 f849 	bl	800595c <_fstat_r>
 80058ca:	2800      	cmp	r0, #0
 80058cc:	dbed      	blt.n	80058aa <__swhatbuf_r+0x12>
 80058ce:	9901      	ldr	r1, [sp, #4]
 80058d0:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80058d4:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80058d8:	4259      	negs	r1, r3
 80058da:	4159      	adcs	r1, r3
 80058dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058e0:	e7eb      	b.n	80058ba <__swhatbuf_r+0x22>

080058e2 <__smakebuf_r>:
 80058e2:	898b      	ldrh	r3, [r1, #12]
 80058e4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80058e6:	079d      	lsls	r5, r3, #30
 80058e8:	4606      	mov	r6, r0
 80058ea:	460c      	mov	r4, r1
 80058ec:	d507      	bpl.n	80058fe <__smakebuf_r+0x1c>
 80058ee:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80058f2:	6023      	str	r3, [r4, #0]
 80058f4:	6123      	str	r3, [r4, #16]
 80058f6:	2301      	movs	r3, #1
 80058f8:	6163      	str	r3, [r4, #20]
 80058fa:	b002      	add	sp, #8
 80058fc:	bd70      	pop	{r4, r5, r6, pc}
 80058fe:	466a      	mov	r2, sp
 8005900:	ab01      	add	r3, sp, #4
 8005902:	f7ff ffc9 	bl	8005898 <__swhatbuf_r>
 8005906:	9900      	ldr	r1, [sp, #0]
 8005908:	4605      	mov	r5, r0
 800590a:	4630      	mov	r0, r6
 800590c:	f7fe ffe4 	bl	80048d8 <_malloc_r>
 8005910:	b948      	cbnz	r0, 8005926 <__smakebuf_r+0x44>
 8005912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005916:	059a      	lsls	r2, r3, #22
 8005918:	d4ef      	bmi.n	80058fa <__smakebuf_r+0x18>
 800591a:	f023 0303 	bic.w	r3, r3, #3
 800591e:	f043 0302 	orr.w	r3, r3, #2
 8005922:	81a3      	strh	r3, [r4, #12]
 8005924:	e7e3      	b.n	80058ee <__smakebuf_r+0xc>
 8005926:	89a3      	ldrh	r3, [r4, #12]
 8005928:	6020      	str	r0, [r4, #0]
 800592a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800592e:	81a3      	strh	r3, [r4, #12]
 8005930:	9b00      	ldr	r3, [sp, #0]
 8005932:	6120      	str	r0, [r4, #16]
 8005934:	6163      	str	r3, [r4, #20]
 8005936:	9b01      	ldr	r3, [sp, #4]
 8005938:	b15b      	cbz	r3, 8005952 <__smakebuf_r+0x70>
 800593a:	4630      	mov	r0, r6
 800593c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005940:	f000 f81e 	bl	8005980 <_isatty_r>
 8005944:	b128      	cbz	r0, 8005952 <__smakebuf_r+0x70>
 8005946:	89a3      	ldrh	r3, [r4, #12]
 8005948:	f023 0303 	bic.w	r3, r3, #3
 800594c:	f043 0301 	orr.w	r3, r3, #1
 8005950:	81a3      	strh	r3, [r4, #12]
 8005952:	89a3      	ldrh	r3, [r4, #12]
 8005954:	431d      	orrs	r5, r3
 8005956:	81a5      	strh	r5, [r4, #12]
 8005958:	e7cf      	b.n	80058fa <__smakebuf_r+0x18>
	...

0800595c <_fstat_r>:
 800595c:	b538      	push	{r3, r4, r5, lr}
 800595e:	2300      	movs	r3, #0
 8005960:	4d06      	ldr	r5, [pc, #24]	; (800597c <_fstat_r+0x20>)
 8005962:	4604      	mov	r4, r0
 8005964:	4608      	mov	r0, r1
 8005966:	4611      	mov	r1, r2
 8005968:	602b      	str	r3, [r5, #0]
 800596a:	f7fd f890 	bl	8002a8e <_fstat>
 800596e:	1c43      	adds	r3, r0, #1
 8005970:	d102      	bne.n	8005978 <_fstat_r+0x1c>
 8005972:	682b      	ldr	r3, [r5, #0]
 8005974:	b103      	cbz	r3, 8005978 <_fstat_r+0x1c>
 8005976:	6023      	str	r3, [r4, #0]
 8005978:	bd38      	pop	{r3, r4, r5, pc}
 800597a:	bf00      	nop
 800597c:	200003f0 	.word	0x200003f0

08005980 <_isatty_r>:
 8005980:	b538      	push	{r3, r4, r5, lr}
 8005982:	2300      	movs	r3, #0
 8005984:	4d05      	ldr	r5, [pc, #20]	; (800599c <_isatty_r+0x1c>)
 8005986:	4604      	mov	r4, r0
 8005988:	4608      	mov	r0, r1
 800598a:	602b      	str	r3, [r5, #0]
 800598c:	f7fd f88e 	bl	8002aac <_isatty>
 8005990:	1c43      	adds	r3, r0, #1
 8005992:	d102      	bne.n	800599a <_isatty_r+0x1a>
 8005994:	682b      	ldr	r3, [r5, #0]
 8005996:	b103      	cbz	r3, 800599a <_isatty_r+0x1a>
 8005998:	6023      	str	r3, [r4, #0]
 800599a:	bd38      	pop	{r3, r4, r5, pc}
 800599c:	200003f0 	.word	0x200003f0

080059a0 <_raise_r>:
 80059a0:	291f      	cmp	r1, #31
 80059a2:	b538      	push	{r3, r4, r5, lr}
 80059a4:	4604      	mov	r4, r0
 80059a6:	460d      	mov	r5, r1
 80059a8:	d904      	bls.n	80059b4 <_raise_r+0x14>
 80059aa:	2316      	movs	r3, #22
 80059ac:	6003      	str	r3, [r0, #0]
 80059ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80059b2:	bd38      	pop	{r3, r4, r5, pc}
 80059b4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80059b6:	b112      	cbz	r2, 80059be <_raise_r+0x1e>
 80059b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80059bc:	b94b      	cbnz	r3, 80059d2 <_raise_r+0x32>
 80059be:	4620      	mov	r0, r4
 80059c0:	f000 f830 	bl	8005a24 <_getpid_r>
 80059c4:	462a      	mov	r2, r5
 80059c6:	4601      	mov	r1, r0
 80059c8:	4620      	mov	r0, r4
 80059ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80059ce:	f000 b817 	b.w	8005a00 <_kill_r>
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d00a      	beq.n	80059ec <_raise_r+0x4c>
 80059d6:	1c59      	adds	r1, r3, #1
 80059d8:	d103      	bne.n	80059e2 <_raise_r+0x42>
 80059da:	2316      	movs	r3, #22
 80059dc:	6003      	str	r3, [r0, #0]
 80059de:	2001      	movs	r0, #1
 80059e0:	e7e7      	b.n	80059b2 <_raise_r+0x12>
 80059e2:	2400      	movs	r4, #0
 80059e4:	4628      	mov	r0, r5
 80059e6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80059ea:	4798      	blx	r3
 80059ec:	2000      	movs	r0, #0
 80059ee:	e7e0      	b.n	80059b2 <_raise_r+0x12>

080059f0 <raise>:
 80059f0:	4b02      	ldr	r3, [pc, #8]	; (80059fc <raise+0xc>)
 80059f2:	4601      	mov	r1, r0
 80059f4:	6818      	ldr	r0, [r3, #0]
 80059f6:	f7ff bfd3 	b.w	80059a0 <_raise_r>
 80059fa:	bf00      	nop
 80059fc:	20000060 	.word	0x20000060

08005a00 <_kill_r>:
 8005a00:	b538      	push	{r3, r4, r5, lr}
 8005a02:	2300      	movs	r3, #0
 8005a04:	4d06      	ldr	r5, [pc, #24]	; (8005a20 <_kill_r+0x20>)
 8005a06:	4604      	mov	r4, r0
 8005a08:	4608      	mov	r0, r1
 8005a0a:	4611      	mov	r1, r2
 8005a0c:	602b      	str	r3, [r5, #0]
 8005a0e:	f7fc fffc 	bl	8002a0a <_kill>
 8005a12:	1c43      	adds	r3, r0, #1
 8005a14:	d102      	bne.n	8005a1c <_kill_r+0x1c>
 8005a16:	682b      	ldr	r3, [r5, #0]
 8005a18:	b103      	cbz	r3, 8005a1c <_kill_r+0x1c>
 8005a1a:	6023      	str	r3, [r4, #0]
 8005a1c:	bd38      	pop	{r3, r4, r5, pc}
 8005a1e:	bf00      	nop
 8005a20:	200003f0 	.word	0x200003f0

08005a24 <_getpid_r>:
 8005a24:	f7fc bfea 	b.w	80029fc <_getpid>

08005a28 <pow>:
 8005a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a2c:	4614      	mov	r4, r2
 8005a2e:	461d      	mov	r5, r3
 8005a30:	4680      	mov	r8, r0
 8005a32:	4689      	mov	r9, r1
 8005a34:	f000 f9e4 	bl	8005e00 <__ieee754_pow>
 8005a38:	4622      	mov	r2, r4
 8005a3a:	4606      	mov	r6, r0
 8005a3c:	460f      	mov	r7, r1
 8005a3e:	462b      	mov	r3, r5
 8005a40:	4620      	mov	r0, r4
 8005a42:	4629      	mov	r1, r5
 8005a44:	f7fa fff2 	bl	8000a2c <__aeabi_dcmpun>
 8005a48:	bbc8      	cbnz	r0, 8005abe <pow+0x96>
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	4640      	mov	r0, r8
 8005a50:	4649      	mov	r1, r9
 8005a52:	f7fa ffb9 	bl	80009c8 <__aeabi_dcmpeq>
 8005a56:	b1b8      	cbz	r0, 8005a88 <pow+0x60>
 8005a58:	2200      	movs	r2, #0
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	4620      	mov	r0, r4
 8005a5e:	4629      	mov	r1, r5
 8005a60:	f7fa ffb2 	bl	80009c8 <__aeabi_dcmpeq>
 8005a64:	2800      	cmp	r0, #0
 8005a66:	d141      	bne.n	8005aec <pow+0xc4>
 8005a68:	4620      	mov	r0, r4
 8005a6a:	4629      	mov	r1, r5
 8005a6c:	f000 f868 	bl	8005b40 <finite>
 8005a70:	b328      	cbz	r0, 8005abe <pow+0x96>
 8005a72:	2200      	movs	r2, #0
 8005a74:	2300      	movs	r3, #0
 8005a76:	4620      	mov	r0, r4
 8005a78:	4629      	mov	r1, r5
 8005a7a:	f7fa ffaf 	bl	80009dc <__aeabi_dcmplt>
 8005a7e:	b1f0      	cbz	r0, 8005abe <pow+0x96>
 8005a80:	f7fe f85a 	bl	8003b38 <__errno>
 8005a84:	2322      	movs	r3, #34	; 0x22
 8005a86:	e019      	b.n	8005abc <pow+0x94>
 8005a88:	4630      	mov	r0, r6
 8005a8a:	4639      	mov	r1, r7
 8005a8c:	f000 f858 	bl	8005b40 <finite>
 8005a90:	b9c8      	cbnz	r0, 8005ac6 <pow+0x9e>
 8005a92:	4640      	mov	r0, r8
 8005a94:	4649      	mov	r1, r9
 8005a96:	f000 f853 	bl	8005b40 <finite>
 8005a9a:	b1a0      	cbz	r0, 8005ac6 <pow+0x9e>
 8005a9c:	4620      	mov	r0, r4
 8005a9e:	4629      	mov	r1, r5
 8005aa0:	f000 f84e 	bl	8005b40 <finite>
 8005aa4:	b178      	cbz	r0, 8005ac6 <pow+0x9e>
 8005aa6:	4632      	mov	r2, r6
 8005aa8:	463b      	mov	r3, r7
 8005aaa:	4630      	mov	r0, r6
 8005aac:	4639      	mov	r1, r7
 8005aae:	f7fa ffbd 	bl	8000a2c <__aeabi_dcmpun>
 8005ab2:	2800      	cmp	r0, #0
 8005ab4:	d0e4      	beq.n	8005a80 <pow+0x58>
 8005ab6:	f7fe f83f 	bl	8003b38 <__errno>
 8005aba:	2321      	movs	r3, #33	; 0x21
 8005abc:	6003      	str	r3, [r0, #0]
 8005abe:	4630      	mov	r0, r6
 8005ac0:	4639      	mov	r1, r7
 8005ac2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	2300      	movs	r3, #0
 8005aca:	4630      	mov	r0, r6
 8005acc:	4639      	mov	r1, r7
 8005ace:	f7fa ff7b 	bl	80009c8 <__aeabi_dcmpeq>
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	d0f3      	beq.n	8005abe <pow+0x96>
 8005ad6:	4640      	mov	r0, r8
 8005ad8:	4649      	mov	r1, r9
 8005ada:	f000 f831 	bl	8005b40 <finite>
 8005ade:	2800      	cmp	r0, #0
 8005ae0:	d0ed      	beq.n	8005abe <pow+0x96>
 8005ae2:	4620      	mov	r0, r4
 8005ae4:	4629      	mov	r1, r5
 8005ae6:	f000 f82b 	bl	8005b40 <finite>
 8005aea:	e7c8      	b.n	8005a7e <pow+0x56>
 8005aec:	2600      	movs	r6, #0
 8005aee:	4f01      	ldr	r7, [pc, #4]	; (8005af4 <pow+0xcc>)
 8005af0:	e7e5      	b.n	8005abe <pow+0x96>
 8005af2:	bf00      	nop
 8005af4:	3ff00000 	.word	0x3ff00000

08005af8 <sqrt>:
 8005af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005afa:	4606      	mov	r6, r0
 8005afc:	460f      	mov	r7, r1
 8005afe:	f000 f825 	bl	8005b4c <__ieee754_sqrt>
 8005b02:	4632      	mov	r2, r6
 8005b04:	4604      	mov	r4, r0
 8005b06:	460d      	mov	r5, r1
 8005b08:	463b      	mov	r3, r7
 8005b0a:	4630      	mov	r0, r6
 8005b0c:	4639      	mov	r1, r7
 8005b0e:	f7fa ff8d 	bl	8000a2c <__aeabi_dcmpun>
 8005b12:	b990      	cbnz	r0, 8005b3a <sqrt+0x42>
 8005b14:	2200      	movs	r2, #0
 8005b16:	2300      	movs	r3, #0
 8005b18:	4630      	mov	r0, r6
 8005b1a:	4639      	mov	r1, r7
 8005b1c:	f7fa ff5e 	bl	80009dc <__aeabi_dcmplt>
 8005b20:	b158      	cbz	r0, 8005b3a <sqrt+0x42>
 8005b22:	f7fe f809 	bl	8003b38 <__errno>
 8005b26:	2321      	movs	r3, #33	; 0x21
 8005b28:	2200      	movs	r2, #0
 8005b2a:	6003      	str	r3, [r0, #0]
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	4610      	mov	r0, r2
 8005b30:	4619      	mov	r1, r3
 8005b32:	f7fa fe0b 	bl	800074c <__aeabi_ddiv>
 8005b36:	4604      	mov	r4, r0
 8005b38:	460d      	mov	r5, r1
 8005b3a:	4620      	mov	r0, r4
 8005b3c:	4629      	mov	r1, r5
 8005b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005b40 <finite>:
 8005b40:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8005b44:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8005b48:	0fc0      	lsrs	r0, r0, #31
 8005b4a:	4770      	bx	lr

08005b4c <__ieee754_sqrt>:
 8005b4c:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 8005cf0 <__ieee754_sqrt+0x1a4>
 8005b50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b54:	ea3c 0c01 	bics.w	ip, ip, r1
 8005b58:	460b      	mov	r3, r1
 8005b5a:	4606      	mov	r6, r0
 8005b5c:	460d      	mov	r5, r1
 8005b5e:	460a      	mov	r2, r1
 8005b60:	4604      	mov	r4, r0
 8005b62:	d10e      	bne.n	8005b82 <__ieee754_sqrt+0x36>
 8005b64:	4602      	mov	r2, r0
 8005b66:	f7fa fcc7 	bl	80004f8 <__aeabi_dmul>
 8005b6a:	4602      	mov	r2, r0
 8005b6c:	460b      	mov	r3, r1
 8005b6e:	4630      	mov	r0, r6
 8005b70:	4629      	mov	r1, r5
 8005b72:	f7fa fb0b 	bl	800018c <__adddf3>
 8005b76:	4606      	mov	r6, r0
 8005b78:	460d      	mov	r5, r1
 8005b7a:	4630      	mov	r0, r6
 8005b7c:	4629      	mov	r1, r5
 8005b7e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b82:	2900      	cmp	r1, #0
 8005b84:	dc0d      	bgt.n	8005ba2 <__ieee754_sqrt+0x56>
 8005b86:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8005b8a:	ea5c 0c00 	orrs.w	ip, ip, r0
 8005b8e:	d0f4      	beq.n	8005b7a <__ieee754_sqrt+0x2e>
 8005b90:	b139      	cbz	r1, 8005ba2 <__ieee754_sqrt+0x56>
 8005b92:	4602      	mov	r2, r0
 8005b94:	f7fa faf8 	bl	8000188 <__aeabi_dsub>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	f7fa fdd6 	bl	800074c <__aeabi_ddiv>
 8005ba0:	e7e9      	b.n	8005b76 <__ieee754_sqrt+0x2a>
 8005ba2:	1512      	asrs	r2, r2, #20
 8005ba4:	f000 8089 	beq.w	8005cba <__ieee754_sqrt+0x16e>
 8005ba8:	2500      	movs	r5, #0
 8005baa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005bae:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8005bb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005bb6:	07d2      	lsls	r2, r2, #31
 8005bb8:	bf5c      	itt	pl
 8005bba:	005b      	lslpl	r3, r3, #1
 8005bbc:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8005bc0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005bc4:	bf58      	it	pl
 8005bc6:	0064      	lslpl	r4, r4, #1
 8005bc8:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8005bcc:	0062      	lsls	r2, r4, #1
 8005bce:	2016      	movs	r0, #22
 8005bd0:	4629      	mov	r1, r5
 8005bd2:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 8005bd6:	1076      	asrs	r6, r6, #1
 8005bd8:	190f      	adds	r7, r1, r4
 8005bda:	429f      	cmp	r7, r3
 8005bdc:	bfde      	ittt	le
 8005bde:	1bdb      	suble	r3, r3, r7
 8005be0:	1939      	addle	r1, r7, r4
 8005be2:	192d      	addle	r5, r5, r4
 8005be4:	005b      	lsls	r3, r3, #1
 8005be6:	3801      	subs	r0, #1
 8005be8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8005bec:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8005bf0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8005bf4:	d1f0      	bne.n	8005bd8 <__ieee754_sqrt+0x8c>
 8005bf6:	4604      	mov	r4, r0
 8005bf8:	2720      	movs	r7, #32
 8005bfa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8005bfe:	428b      	cmp	r3, r1
 8005c00:	eb0c 0e00 	add.w	lr, ip, r0
 8005c04:	dc02      	bgt.n	8005c0c <__ieee754_sqrt+0xc0>
 8005c06:	d113      	bne.n	8005c30 <__ieee754_sqrt+0xe4>
 8005c08:	4596      	cmp	lr, r2
 8005c0a:	d811      	bhi.n	8005c30 <__ieee754_sqrt+0xe4>
 8005c0c:	f1be 0f00 	cmp.w	lr, #0
 8005c10:	eb0e 000c 	add.w	r0, lr, ip
 8005c14:	da56      	bge.n	8005cc4 <__ieee754_sqrt+0x178>
 8005c16:	2800      	cmp	r0, #0
 8005c18:	db54      	blt.n	8005cc4 <__ieee754_sqrt+0x178>
 8005c1a:	f101 0801 	add.w	r8, r1, #1
 8005c1e:	1a5b      	subs	r3, r3, r1
 8005c20:	4641      	mov	r1, r8
 8005c22:	4596      	cmp	lr, r2
 8005c24:	bf88      	it	hi
 8005c26:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 8005c2a:	eba2 020e 	sub.w	r2, r2, lr
 8005c2e:	4464      	add	r4, ip
 8005c30:	005b      	lsls	r3, r3, #1
 8005c32:	3f01      	subs	r7, #1
 8005c34:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8005c38:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8005c3c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8005c40:	d1dd      	bne.n	8005bfe <__ieee754_sqrt+0xb2>
 8005c42:	4313      	orrs	r3, r2
 8005c44:	d01b      	beq.n	8005c7e <__ieee754_sqrt+0x132>
 8005c46:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8005cf4 <__ieee754_sqrt+0x1a8>
 8005c4a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8005cf8 <__ieee754_sqrt+0x1ac>
 8005c4e:	e9da 0100 	ldrd	r0, r1, [sl]
 8005c52:	e9db 2300 	ldrd	r2, r3, [fp]
 8005c56:	f7fa fa97 	bl	8000188 <__aeabi_dsub>
 8005c5a:	e9da 8900 	ldrd	r8, r9, [sl]
 8005c5e:	4602      	mov	r2, r0
 8005c60:	460b      	mov	r3, r1
 8005c62:	4640      	mov	r0, r8
 8005c64:	4649      	mov	r1, r9
 8005c66:	f7fa fec3 	bl	80009f0 <__aeabi_dcmple>
 8005c6a:	b140      	cbz	r0, 8005c7e <__ieee754_sqrt+0x132>
 8005c6c:	e9da 0100 	ldrd	r0, r1, [sl]
 8005c70:	e9db 2300 	ldrd	r2, r3, [fp]
 8005c74:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8005c78:	d126      	bne.n	8005cc8 <__ieee754_sqrt+0x17c>
 8005c7a:	463c      	mov	r4, r7
 8005c7c:	3501      	adds	r5, #1
 8005c7e:	106b      	asrs	r3, r5, #1
 8005c80:	0864      	lsrs	r4, r4, #1
 8005c82:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005c86:	07ea      	lsls	r2, r5, #31
 8005c88:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005c8c:	bf48      	it	mi
 8005c8e:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 8005c92:	4620      	mov	r0, r4
 8005c94:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8005c98:	e76d      	b.n	8005b76 <__ieee754_sqrt+0x2a>
 8005c9a:	0ae3      	lsrs	r3, r4, #11
 8005c9c:	3915      	subs	r1, #21
 8005c9e:	0564      	lsls	r4, r4, #21
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d0fa      	beq.n	8005c9a <__ieee754_sqrt+0x14e>
 8005ca4:	02d8      	lsls	r0, r3, #11
 8005ca6:	d50a      	bpl.n	8005cbe <__ieee754_sqrt+0x172>
 8005ca8:	f1c2 0020 	rsb	r0, r2, #32
 8005cac:	fa24 f000 	lsr.w	r0, r4, r0
 8005cb0:	1e55      	subs	r5, r2, #1
 8005cb2:	4094      	lsls	r4, r2
 8005cb4:	4303      	orrs	r3, r0
 8005cb6:	1b4a      	subs	r2, r1, r5
 8005cb8:	e776      	b.n	8005ba8 <__ieee754_sqrt+0x5c>
 8005cba:	4611      	mov	r1, r2
 8005cbc:	e7f0      	b.n	8005ca0 <__ieee754_sqrt+0x154>
 8005cbe:	005b      	lsls	r3, r3, #1
 8005cc0:	3201      	adds	r2, #1
 8005cc2:	e7ef      	b.n	8005ca4 <__ieee754_sqrt+0x158>
 8005cc4:	4688      	mov	r8, r1
 8005cc6:	e7aa      	b.n	8005c1e <__ieee754_sqrt+0xd2>
 8005cc8:	f7fa fa60 	bl	800018c <__adddf3>
 8005ccc:	e9da 8900 	ldrd	r8, r9, [sl]
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	4640      	mov	r0, r8
 8005cd6:	4649      	mov	r1, r9
 8005cd8:	f7fa fe80 	bl	80009dc <__aeabi_dcmplt>
 8005cdc:	b120      	cbz	r0, 8005ce8 <__ieee754_sqrt+0x19c>
 8005cde:	1ca1      	adds	r1, r4, #2
 8005ce0:	bf08      	it	eq
 8005ce2:	3501      	addeq	r5, #1
 8005ce4:	3402      	adds	r4, #2
 8005ce6:	e7ca      	b.n	8005c7e <__ieee754_sqrt+0x132>
 8005ce8:	3401      	adds	r4, #1
 8005cea:	f024 0401 	bic.w	r4, r4, #1
 8005cee:	e7c6      	b.n	8005c7e <__ieee754_sqrt+0x132>
 8005cf0:	7ff00000 	.word	0x7ff00000
 8005cf4:	200001d0 	.word	0x200001d0
 8005cf8:	200001d8 	.word	0x200001d8
 8005cfc:	00000000 	.word	0x00000000

08005d00 <floor>:
 8005d00:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d08:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8005d0c:	2e13      	cmp	r6, #19
 8005d0e:	460b      	mov	r3, r1
 8005d10:	4607      	mov	r7, r0
 8005d12:	460c      	mov	r4, r1
 8005d14:	4605      	mov	r5, r0
 8005d16:	dc32      	bgt.n	8005d7e <floor+0x7e>
 8005d18:	2e00      	cmp	r6, #0
 8005d1a:	da14      	bge.n	8005d46 <floor+0x46>
 8005d1c:	a334      	add	r3, pc, #208	; (adr r3, 8005df0 <floor+0xf0>)
 8005d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d22:	f7fa fa33 	bl	800018c <__adddf3>
 8005d26:	2200      	movs	r2, #0
 8005d28:	2300      	movs	r3, #0
 8005d2a:	f7fa fe75 	bl	8000a18 <__aeabi_dcmpgt>
 8005d2e:	b138      	cbz	r0, 8005d40 <floor+0x40>
 8005d30:	2c00      	cmp	r4, #0
 8005d32:	da56      	bge.n	8005de2 <floor+0xe2>
 8005d34:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8005d38:	4325      	orrs	r5, r4
 8005d3a:	d055      	beq.n	8005de8 <floor+0xe8>
 8005d3c:	2500      	movs	r5, #0
 8005d3e:	4c2e      	ldr	r4, [pc, #184]	; (8005df8 <floor+0xf8>)
 8005d40:	4623      	mov	r3, r4
 8005d42:	462f      	mov	r7, r5
 8005d44:	e025      	b.n	8005d92 <floor+0x92>
 8005d46:	4a2d      	ldr	r2, [pc, #180]	; (8005dfc <floor+0xfc>)
 8005d48:	fa42 f806 	asr.w	r8, r2, r6
 8005d4c:	ea01 0208 	and.w	r2, r1, r8
 8005d50:	4302      	orrs	r2, r0
 8005d52:	d01e      	beq.n	8005d92 <floor+0x92>
 8005d54:	a326      	add	r3, pc, #152	; (adr r3, 8005df0 <floor+0xf0>)
 8005d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d5a:	f7fa fa17 	bl	800018c <__adddf3>
 8005d5e:	2200      	movs	r2, #0
 8005d60:	2300      	movs	r3, #0
 8005d62:	f7fa fe59 	bl	8000a18 <__aeabi_dcmpgt>
 8005d66:	2800      	cmp	r0, #0
 8005d68:	d0ea      	beq.n	8005d40 <floor+0x40>
 8005d6a:	2c00      	cmp	r4, #0
 8005d6c:	bfbe      	ittt	lt
 8005d6e:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005d72:	4133      	asrlt	r3, r6
 8005d74:	18e4      	addlt	r4, r4, r3
 8005d76:	2500      	movs	r5, #0
 8005d78:	ea24 0408 	bic.w	r4, r4, r8
 8005d7c:	e7e0      	b.n	8005d40 <floor+0x40>
 8005d7e:	2e33      	cmp	r6, #51	; 0x33
 8005d80:	dd0b      	ble.n	8005d9a <floor+0x9a>
 8005d82:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005d86:	d104      	bne.n	8005d92 <floor+0x92>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	f7fa f9ff 	bl	800018c <__adddf3>
 8005d8e:	4607      	mov	r7, r0
 8005d90:	460b      	mov	r3, r1
 8005d92:	4638      	mov	r0, r7
 8005d94:	4619      	mov	r1, r3
 8005d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d9a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8005d9e:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8005da2:	fa28 f802 	lsr.w	r8, r8, r2
 8005da6:	ea10 0f08 	tst.w	r0, r8
 8005daa:	d0f2      	beq.n	8005d92 <floor+0x92>
 8005dac:	a310      	add	r3, pc, #64	; (adr r3, 8005df0 <floor+0xf0>)
 8005dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db2:	f7fa f9eb 	bl	800018c <__adddf3>
 8005db6:	2200      	movs	r2, #0
 8005db8:	2300      	movs	r3, #0
 8005dba:	f7fa fe2d 	bl	8000a18 <__aeabi_dcmpgt>
 8005dbe:	2800      	cmp	r0, #0
 8005dc0:	d0be      	beq.n	8005d40 <floor+0x40>
 8005dc2:	2c00      	cmp	r4, #0
 8005dc4:	da0a      	bge.n	8005ddc <floor+0xdc>
 8005dc6:	2e14      	cmp	r6, #20
 8005dc8:	d101      	bne.n	8005dce <floor+0xce>
 8005dca:	3401      	adds	r4, #1
 8005dcc:	e006      	b.n	8005ddc <floor+0xdc>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005dd4:	40b3      	lsls	r3, r6
 8005dd6:	441d      	add	r5, r3
 8005dd8:	42af      	cmp	r7, r5
 8005dda:	d8f6      	bhi.n	8005dca <floor+0xca>
 8005ddc:	ea25 0508 	bic.w	r5, r5, r8
 8005de0:	e7ae      	b.n	8005d40 <floor+0x40>
 8005de2:	2500      	movs	r5, #0
 8005de4:	462c      	mov	r4, r5
 8005de6:	e7ab      	b.n	8005d40 <floor+0x40>
 8005de8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8005dec:	e7a8      	b.n	8005d40 <floor+0x40>
 8005dee:	bf00      	nop
 8005df0:	8800759c 	.word	0x8800759c
 8005df4:	7e37e43c 	.word	0x7e37e43c
 8005df8:	bff00000 	.word	0xbff00000
 8005dfc:	000fffff 	.word	0x000fffff

08005e00 <__ieee754_pow>:
 8005e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e04:	b093      	sub	sp, #76	; 0x4c
 8005e06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005e0a:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 8005e0e:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8005e12:	4689      	mov	r9, r1
 8005e14:	ea56 0102 	orrs.w	r1, r6, r2
 8005e18:	4680      	mov	r8, r0
 8005e1a:	d111      	bne.n	8005e40 <__ieee754_pow+0x40>
 8005e1c:	1803      	adds	r3, r0, r0
 8005e1e:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 8005e22:	4152      	adcs	r2, r2
 8005e24:	4299      	cmp	r1, r3
 8005e26:	4b82      	ldr	r3, [pc, #520]	; (8006030 <__ieee754_pow+0x230>)
 8005e28:	4193      	sbcs	r3, r2
 8005e2a:	f080 84ba 	bcs.w	80067a2 <__ieee754_pow+0x9a2>
 8005e2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e32:	4640      	mov	r0, r8
 8005e34:	4649      	mov	r1, r9
 8005e36:	f7fa f9a9 	bl	800018c <__adddf3>
 8005e3a:	4683      	mov	fp, r0
 8005e3c:	468c      	mov	ip, r1
 8005e3e:	e06f      	b.n	8005f20 <__ieee754_pow+0x120>
 8005e40:	4b7c      	ldr	r3, [pc, #496]	; (8006034 <__ieee754_pow+0x234>)
 8005e42:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 8005e46:	429c      	cmp	r4, r3
 8005e48:	464d      	mov	r5, r9
 8005e4a:	4682      	mov	sl, r0
 8005e4c:	dc06      	bgt.n	8005e5c <__ieee754_pow+0x5c>
 8005e4e:	d101      	bne.n	8005e54 <__ieee754_pow+0x54>
 8005e50:	2800      	cmp	r0, #0
 8005e52:	d1ec      	bne.n	8005e2e <__ieee754_pow+0x2e>
 8005e54:	429e      	cmp	r6, r3
 8005e56:	dc01      	bgt.n	8005e5c <__ieee754_pow+0x5c>
 8005e58:	d10f      	bne.n	8005e7a <__ieee754_pow+0x7a>
 8005e5a:	b172      	cbz	r2, 8005e7a <__ieee754_pow+0x7a>
 8005e5c:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8005e60:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8005e64:	ea55 050a 	orrs.w	r5, r5, sl
 8005e68:	d1e1      	bne.n	8005e2e <__ieee754_pow+0x2e>
 8005e6a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005e6e:	18db      	adds	r3, r3, r3
 8005e70:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8005e74:	4152      	adcs	r2, r2
 8005e76:	429d      	cmp	r5, r3
 8005e78:	e7d5      	b.n	8005e26 <__ieee754_pow+0x26>
 8005e7a:	2d00      	cmp	r5, #0
 8005e7c:	da39      	bge.n	8005ef2 <__ieee754_pow+0xf2>
 8005e7e:	4b6e      	ldr	r3, [pc, #440]	; (8006038 <__ieee754_pow+0x238>)
 8005e80:	429e      	cmp	r6, r3
 8005e82:	dc52      	bgt.n	8005f2a <__ieee754_pow+0x12a>
 8005e84:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8005e88:	429e      	cmp	r6, r3
 8005e8a:	f340 849d 	ble.w	80067c8 <__ieee754_pow+0x9c8>
 8005e8e:	1533      	asrs	r3, r6, #20
 8005e90:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005e94:	2b14      	cmp	r3, #20
 8005e96:	dd0f      	ble.n	8005eb8 <__ieee754_pow+0xb8>
 8005e98:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8005e9c:	fa22 f103 	lsr.w	r1, r2, r3
 8005ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	f040 848f 	bne.w	80067c8 <__ieee754_pow+0x9c8>
 8005eaa:	f001 0101 	and.w	r1, r1, #1
 8005eae:	f1c1 0302 	rsb	r3, r1, #2
 8005eb2:	9300      	str	r3, [sp, #0]
 8005eb4:	b182      	cbz	r2, 8005ed8 <__ieee754_pow+0xd8>
 8005eb6:	e05d      	b.n	8005f74 <__ieee754_pow+0x174>
 8005eb8:	2a00      	cmp	r2, #0
 8005eba:	d159      	bne.n	8005f70 <__ieee754_pow+0x170>
 8005ebc:	f1c3 0314 	rsb	r3, r3, #20
 8005ec0:	fa46 f103 	asr.w	r1, r6, r3
 8005ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec8:	42b3      	cmp	r3, r6
 8005eca:	f040 847a 	bne.w	80067c2 <__ieee754_pow+0x9c2>
 8005ece:	f001 0101 	and.w	r1, r1, #1
 8005ed2:	f1c1 0302 	rsb	r3, r1, #2
 8005ed6:	9300      	str	r3, [sp, #0]
 8005ed8:	4b58      	ldr	r3, [pc, #352]	; (800603c <__ieee754_pow+0x23c>)
 8005eda:	429e      	cmp	r6, r3
 8005edc:	d132      	bne.n	8005f44 <__ieee754_pow+0x144>
 8005ede:	2f00      	cmp	r7, #0
 8005ee0:	f280 846b 	bge.w	80067ba <__ieee754_pow+0x9ba>
 8005ee4:	4642      	mov	r2, r8
 8005ee6:	464b      	mov	r3, r9
 8005ee8:	2000      	movs	r0, #0
 8005eea:	4954      	ldr	r1, [pc, #336]	; (800603c <__ieee754_pow+0x23c>)
 8005eec:	f7fa fc2e 	bl	800074c <__aeabi_ddiv>
 8005ef0:	e7a3      	b.n	8005e3a <__ieee754_pow+0x3a>
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	9300      	str	r3, [sp, #0]
 8005ef6:	2a00      	cmp	r2, #0
 8005ef8:	d13c      	bne.n	8005f74 <__ieee754_pow+0x174>
 8005efa:	4b4e      	ldr	r3, [pc, #312]	; (8006034 <__ieee754_pow+0x234>)
 8005efc:	429e      	cmp	r6, r3
 8005efe:	d1eb      	bne.n	8005ed8 <__ieee754_pow+0xd8>
 8005f00:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005f04:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005f08:	ea53 030a 	orrs.w	r3, r3, sl
 8005f0c:	f000 8449 	beq.w	80067a2 <__ieee754_pow+0x9a2>
 8005f10:	4b4b      	ldr	r3, [pc, #300]	; (8006040 <__ieee754_pow+0x240>)
 8005f12:	429c      	cmp	r4, r3
 8005f14:	dd0b      	ble.n	8005f2e <__ieee754_pow+0x12e>
 8005f16:	2f00      	cmp	r7, #0
 8005f18:	f2c0 8449 	blt.w	80067ae <__ieee754_pow+0x9ae>
 8005f1c:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8005f20:	4658      	mov	r0, fp
 8005f22:	4661      	mov	r1, ip
 8005f24:	b013      	add	sp, #76	; 0x4c
 8005f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f2a:	2302      	movs	r3, #2
 8005f2c:	e7e2      	b.n	8005ef4 <__ieee754_pow+0xf4>
 8005f2e:	2f00      	cmp	r7, #0
 8005f30:	f04f 0b00 	mov.w	fp, #0
 8005f34:	f04f 0c00 	mov.w	ip, #0
 8005f38:	daf2      	bge.n	8005f20 <__ieee754_pow+0x120>
 8005f3a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8005f3e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8005f42:	e7ed      	b.n	8005f20 <__ieee754_pow+0x120>
 8005f44:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8005f48:	d106      	bne.n	8005f58 <__ieee754_pow+0x158>
 8005f4a:	4642      	mov	r2, r8
 8005f4c:	464b      	mov	r3, r9
 8005f4e:	4640      	mov	r0, r8
 8005f50:	4649      	mov	r1, r9
 8005f52:	f7fa fad1 	bl	80004f8 <__aeabi_dmul>
 8005f56:	e770      	b.n	8005e3a <__ieee754_pow+0x3a>
 8005f58:	4b3a      	ldr	r3, [pc, #232]	; (8006044 <__ieee754_pow+0x244>)
 8005f5a:	429f      	cmp	r7, r3
 8005f5c:	d10a      	bne.n	8005f74 <__ieee754_pow+0x174>
 8005f5e:	2d00      	cmp	r5, #0
 8005f60:	db08      	blt.n	8005f74 <__ieee754_pow+0x174>
 8005f62:	4640      	mov	r0, r8
 8005f64:	4649      	mov	r1, r9
 8005f66:	b013      	add	sp, #76	; 0x4c
 8005f68:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f6c:	f7ff bdee 	b.w	8005b4c <__ieee754_sqrt>
 8005f70:	2300      	movs	r3, #0
 8005f72:	9300      	str	r3, [sp, #0]
 8005f74:	4640      	mov	r0, r8
 8005f76:	4649      	mov	r1, r9
 8005f78:	f000 fc84 	bl	8006884 <fabs>
 8005f7c:	4683      	mov	fp, r0
 8005f7e:	468c      	mov	ip, r1
 8005f80:	f1ba 0f00 	cmp.w	sl, #0
 8005f84:	d128      	bne.n	8005fd8 <__ieee754_pow+0x1d8>
 8005f86:	b124      	cbz	r4, 8005f92 <__ieee754_pow+0x192>
 8005f88:	4b2c      	ldr	r3, [pc, #176]	; (800603c <__ieee754_pow+0x23c>)
 8005f8a:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	d122      	bne.n	8005fd8 <__ieee754_pow+0x1d8>
 8005f92:	2f00      	cmp	r7, #0
 8005f94:	da07      	bge.n	8005fa6 <__ieee754_pow+0x1a6>
 8005f96:	465a      	mov	r2, fp
 8005f98:	4663      	mov	r3, ip
 8005f9a:	2000      	movs	r0, #0
 8005f9c:	4927      	ldr	r1, [pc, #156]	; (800603c <__ieee754_pow+0x23c>)
 8005f9e:	f7fa fbd5 	bl	800074c <__aeabi_ddiv>
 8005fa2:	4683      	mov	fp, r0
 8005fa4:	468c      	mov	ip, r1
 8005fa6:	2d00      	cmp	r5, #0
 8005fa8:	daba      	bge.n	8005f20 <__ieee754_pow+0x120>
 8005faa:	9b00      	ldr	r3, [sp, #0]
 8005fac:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005fb0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005fb4:	431c      	orrs	r4, r3
 8005fb6:	d108      	bne.n	8005fca <__ieee754_pow+0x1ca>
 8005fb8:	465a      	mov	r2, fp
 8005fba:	4663      	mov	r3, ip
 8005fbc:	4658      	mov	r0, fp
 8005fbe:	4661      	mov	r1, ip
 8005fc0:	f7fa f8e2 	bl	8000188 <__aeabi_dsub>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	e790      	b.n	8005eec <__ieee754_pow+0xec>
 8005fca:	9b00      	ldr	r3, [sp, #0]
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d1a7      	bne.n	8005f20 <__ieee754_pow+0x120>
 8005fd0:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8005fd4:	469c      	mov	ip, r3
 8005fd6:	e7a3      	b.n	8005f20 <__ieee754_pow+0x120>
 8005fd8:	0feb      	lsrs	r3, r5, #31
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	930c      	str	r3, [sp, #48]	; 0x30
 8005fde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005fe0:	9b00      	ldr	r3, [sp, #0]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	d104      	bne.n	8005ff0 <__ieee754_pow+0x1f0>
 8005fe6:	4642      	mov	r2, r8
 8005fe8:	464b      	mov	r3, r9
 8005fea:	4640      	mov	r0, r8
 8005fec:	4649      	mov	r1, r9
 8005fee:	e7e7      	b.n	8005fc0 <__ieee754_pow+0x1c0>
 8005ff0:	4b15      	ldr	r3, [pc, #84]	; (8006048 <__ieee754_pow+0x248>)
 8005ff2:	429e      	cmp	r6, r3
 8005ff4:	f340 80f6 	ble.w	80061e4 <__ieee754_pow+0x3e4>
 8005ff8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005ffc:	429e      	cmp	r6, r3
 8005ffe:	4b10      	ldr	r3, [pc, #64]	; (8006040 <__ieee754_pow+0x240>)
 8006000:	dd09      	ble.n	8006016 <__ieee754_pow+0x216>
 8006002:	429c      	cmp	r4, r3
 8006004:	dc0c      	bgt.n	8006020 <__ieee754_pow+0x220>
 8006006:	2f00      	cmp	r7, #0
 8006008:	da0c      	bge.n	8006024 <__ieee754_pow+0x224>
 800600a:	2000      	movs	r0, #0
 800600c:	b013      	add	sp, #76	; 0x4c
 800600e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006012:	f000 bc32 	b.w	800687a <__math_oflow>
 8006016:	429c      	cmp	r4, r3
 8006018:	dbf5      	blt.n	8006006 <__ieee754_pow+0x206>
 800601a:	4b08      	ldr	r3, [pc, #32]	; (800603c <__ieee754_pow+0x23c>)
 800601c:	429c      	cmp	r4, r3
 800601e:	dd15      	ble.n	800604c <__ieee754_pow+0x24c>
 8006020:	2f00      	cmp	r7, #0
 8006022:	dcf2      	bgt.n	800600a <__ieee754_pow+0x20a>
 8006024:	2000      	movs	r0, #0
 8006026:	b013      	add	sp, #76	; 0x4c
 8006028:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800602c:	f000 bc20 	b.w	8006870 <__math_uflow>
 8006030:	fff00000 	.word	0xfff00000
 8006034:	7ff00000 	.word	0x7ff00000
 8006038:	433fffff 	.word	0x433fffff
 800603c:	3ff00000 	.word	0x3ff00000
 8006040:	3fefffff 	.word	0x3fefffff
 8006044:	3fe00000 	.word	0x3fe00000
 8006048:	41e00000 	.word	0x41e00000
 800604c:	4661      	mov	r1, ip
 800604e:	2200      	movs	r2, #0
 8006050:	4658      	mov	r0, fp
 8006052:	4b5f      	ldr	r3, [pc, #380]	; (80061d0 <__ieee754_pow+0x3d0>)
 8006054:	f7fa f898 	bl	8000188 <__aeabi_dsub>
 8006058:	a355      	add	r3, pc, #340	; (adr r3, 80061b0 <__ieee754_pow+0x3b0>)
 800605a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800605e:	4604      	mov	r4, r0
 8006060:	460d      	mov	r5, r1
 8006062:	f7fa fa49 	bl	80004f8 <__aeabi_dmul>
 8006066:	a354      	add	r3, pc, #336	; (adr r3, 80061b8 <__ieee754_pow+0x3b8>)
 8006068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606c:	4606      	mov	r6, r0
 800606e:	460f      	mov	r7, r1
 8006070:	4620      	mov	r0, r4
 8006072:	4629      	mov	r1, r5
 8006074:	f7fa fa40 	bl	80004f8 <__aeabi_dmul>
 8006078:	2200      	movs	r2, #0
 800607a:	4682      	mov	sl, r0
 800607c:	468b      	mov	fp, r1
 800607e:	4620      	mov	r0, r4
 8006080:	4629      	mov	r1, r5
 8006082:	4b54      	ldr	r3, [pc, #336]	; (80061d4 <__ieee754_pow+0x3d4>)
 8006084:	f7fa fa38 	bl	80004f8 <__aeabi_dmul>
 8006088:	4602      	mov	r2, r0
 800608a:	460b      	mov	r3, r1
 800608c:	a14c      	add	r1, pc, #304	; (adr r1, 80061c0 <__ieee754_pow+0x3c0>)
 800608e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006092:	f7fa f879 	bl	8000188 <__aeabi_dsub>
 8006096:	4622      	mov	r2, r4
 8006098:	462b      	mov	r3, r5
 800609a:	f7fa fa2d 	bl	80004f8 <__aeabi_dmul>
 800609e:	4602      	mov	r2, r0
 80060a0:	460b      	mov	r3, r1
 80060a2:	2000      	movs	r0, #0
 80060a4:	494c      	ldr	r1, [pc, #304]	; (80061d8 <__ieee754_pow+0x3d8>)
 80060a6:	f7fa f86f 	bl	8000188 <__aeabi_dsub>
 80060aa:	4622      	mov	r2, r4
 80060ac:	462b      	mov	r3, r5
 80060ae:	4680      	mov	r8, r0
 80060b0:	4689      	mov	r9, r1
 80060b2:	4620      	mov	r0, r4
 80060b4:	4629      	mov	r1, r5
 80060b6:	f7fa fa1f 	bl	80004f8 <__aeabi_dmul>
 80060ba:	4602      	mov	r2, r0
 80060bc:	460b      	mov	r3, r1
 80060be:	4640      	mov	r0, r8
 80060c0:	4649      	mov	r1, r9
 80060c2:	f7fa fa19 	bl	80004f8 <__aeabi_dmul>
 80060c6:	a340      	add	r3, pc, #256	; (adr r3, 80061c8 <__ieee754_pow+0x3c8>)
 80060c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060cc:	f7fa fa14 	bl	80004f8 <__aeabi_dmul>
 80060d0:	4602      	mov	r2, r0
 80060d2:	460b      	mov	r3, r1
 80060d4:	4650      	mov	r0, sl
 80060d6:	4659      	mov	r1, fp
 80060d8:	f7fa f856 	bl	8000188 <__aeabi_dsub>
 80060dc:	4602      	mov	r2, r0
 80060de:	460b      	mov	r3, r1
 80060e0:	4604      	mov	r4, r0
 80060e2:	460d      	mov	r5, r1
 80060e4:	4630      	mov	r0, r6
 80060e6:	4639      	mov	r1, r7
 80060e8:	f7fa f850 	bl	800018c <__adddf3>
 80060ec:	2000      	movs	r0, #0
 80060ee:	4632      	mov	r2, r6
 80060f0:	463b      	mov	r3, r7
 80060f2:	4682      	mov	sl, r0
 80060f4:	468b      	mov	fp, r1
 80060f6:	f7fa f847 	bl	8000188 <__aeabi_dsub>
 80060fa:	4602      	mov	r2, r0
 80060fc:	460b      	mov	r3, r1
 80060fe:	4620      	mov	r0, r4
 8006100:	4629      	mov	r1, r5
 8006102:	f7fa f841 	bl	8000188 <__aeabi_dsub>
 8006106:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800610a:	9b00      	ldr	r3, [sp, #0]
 800610c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800610e:	3b01      	subs	r3, #1
 8006110:	4313      	orrs	r3, r2
 8006112:	f04f 0600 	mov.w	r6, #0
 8006116:	f04f 0200 	mov.w	r2, #0
 800611a:	bf0c      	ite	eq
 800611c:	4b2f      	ldreq	r3, [pc, #188]	; (80061dc <__ieee754_pow+0x3dc>)
 800611e:	4b2c      	ldrne	r3, [pc, #176]	; (80061d0 <__ieee754_pow+0x3d0>)
 8006120:	4604      	mov	r4, r0
 8006122:	460d      	mov	r5, r1
 8006124:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006128:	e9cd 2300 	strd	r2, r3, [sp]
 800612c:	4632      	mov	r2, r6
 800612e:	463b      	mov	r3, r7
 8006130:	f7fa f82a 	bl	8000188 <__aeabi_dsub>
 8006134:	4652      	mov	r2, sl
 8006136:	465b      	mov	r3, fp
 8006138:	f7fa f9de 	bl	80004f8 <__aeabi_dmul>
 800613c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006140:	4680      	mov	r8, r0
 8006142:	4689      	mov	r9, r1
 8006144:	4620      	mov	r0, r4
 8006146:	4629      	mov	r1, r5
 8006148:	f7fa f9d6 	bl	80004f8 <__aeabi_dmul>
 800614c:	4602      	mov	r2, r0
 800614e:	460b      	mov	r3, r1
 8006150:	4640      	mov	r0, r8
 8006152:	4649      	mov	r1, r9
 8006154:	f7fa f81a 	bl	800018c <__adddf3>
 8006158:	4632      	mov	r2, r6
 800615a:	463b      	mov	r3, r7
 800615c:	4680      	mov	r8, r0
 800615e:	4689      	mov	r9, r1
 8006160:	4650      	mov	r0, sl
 8006162:	4659      	mov	r1, fp
 8006164:	f7fa f9c8 	bl	80004f8 <__aeabi_dmul>
 8006168:	4604      	mov	r4, r0
 800616a:	460d      	mov	r5, r1
 800616c:	460b      	mov	r3, r1
 800616e:	4602      	mov	r2, r0
 8006170:	4649      	mov	r1, r9
 8006172:	4640      	mov	r0, r8
 8006174:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006178:	f7fa f808 	bl	800018c <__adddf3>
 800617c:	4b18      	ldr	r3, [pc, #96]	; (80061e0 <__ieee754_pow+0x3e0>)
 800617e:	4682      	mov	sl, r0
 8006180:	4299      	cmp	r1, r3
 8006182:	460f      	mov	r7, r1
 8006184:	460e      	mov	r6, r1
 8006186:	f340 82e7 	ble.w	8006758 <__ieee754_pow+0x958>
 800618a:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800618e:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006192:	4303      	orrs	r3, r0
 8006194:	f000 81e2 	beq.w	800655c <__ieee754_pow+0x75c>
 8006198:	e9dd 0100 	ldrd	r0, r1, [sp]
 800619c:	2200      	movs	r2, #0
 800619e:	2300      	movs	r3, #0
 80061a0:	f7fa fc1c 	bl	80009dc <__aeabi_dcmplt>
 80061a4:	3800      	subs	r0, #0
 80061a6:	bf18      	it	ne
 80061a8:	2001      	movne	r0, #1
 80061aa:	e72f      	b.n	800600c <__ieee754_pow+0x20c>
 80061ac:	f3af 8000 	nop.w
 80061b0:	60000000 	.word	0x60000000
 80061b4:	3ff71547 	.word	0x3ff71547
 80061b8:	f85ddf44 	.word	0xf85ddf44
 80061bc:	3e54ae0b 	.word	0x3e54ae0b
 80061c0:	55555555 	.word	0x55555555
 80061c4:	3fd55555 	.word	0x3fd55555
 80061c8:	652b82fe 	.word	0x652b82fe
 80061cc:	3ff71547 	.word	0x3ff71547
 80061d0:	3ff00000 	.word	0x3ff00000
 80061d4:	3fd00000 	.word	0x3fd00000
 80061d8:	3fe00000 	.word	0x3fe00000
 80061dc:	bff00000 	.word	0xbff00000
 80061e0:	408fffff 	.word	0x408fffff
 80061e4:	4bd4      	ldr	r3, [pc, #848]	; (8006538 <__ieee754_pow+0x738>)
 80061e6:	2200      	movs	r2, #0
 80061e8:	402b      	ands	r3, r5
 80061ea:	b943      	cbnz	r3, 80061fe <__ieee754_pow+0x3fe>
 80061ec:	4658      	mov	r0, fp
 80061ee:	4661      	mov	r1, ip
 80061f0:	4bd2      	ldr	r3, [pc, #840]	; (800653c <__ieee754_pow+0x73c>)
 80061f2:	f7fa f981 	bl	80004f8 <__aeabi_dmul>
 80061f6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80061fa:	4683      	mov	fp, r0
 80061fc:	460c      	mov	r4, r1
 80061fe:	1523      	asrs	r3, r4, #20
 8006200:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006204:	4413      	add	r3, r2
 8006206:	930b      	str	r3, [sp, #44]	; 0x2c
 8006208:	4bcd      	ldr	r3, [pc, #820]	; (8006540 <__ieee754_pow+0x740>)
 800620a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800620e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8006212:	429c      	cmp	r4, r3
 8006214:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006218:	dd08      	ble.n	800622c <__ieee754_pow+0x42c>
 800621a:	4bca      	ldr	r3, [pc, #808]	; (8006544 <__ieee754_pow+0x744>)
 800621c:	429c      	cmp	r4, r3
 800621e:	f340 8164 	ble.w	80064ea <__ieee754_pow+0x6ea>
 8006222:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006224:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8006228:	3301      	adds	r3, #1
 800622a:	930b      	str	r3, [sp, #44]	; 0x2c
 800622c:	2600      	movs	r6, #0
 800622e:	00f3      	lsls	r3, r6, #3
 8006230:	930d      	str	r3, [sp, #52]	; 0x34
 8006232:	4bc5      	ldr	r3, [pc, #788]	; (8006548 <__ieee754_pow+0x748>)
 8006234:	4658      	mov	r0, fp
 8006236:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800623a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800623e:	4629      	mov	r1, r5
 8006240:	461a      	mov	r2, r3
 8006242:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8006246:	4623      	mov	r3, r4
 8006248:	f7f9 ff9e 	bl	8000188 <__aeabi_dsub>
 800624c:	46da      	mov	sl, fp
 800624e:	462b      	mov	r3, r5
 8006250:	4652      	mov	r2, sl
 8006252:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8006256:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800625a:	f7f9 ff97 	bl	800018c <__adddf3>
 800625e:	4602      	mov	r2, r0
 8006260:	460b      	mov	r3, r1
 8006262:	2000      	movs	r0, #0
 8006264:	49b9      	ldr	r1, [pc, #740]	; (800654c <__ieee754_pow+0x74c>)
 8006266:	f7fa fa71 	bl	800074c <__aeabi_ddiv>
 800626a:	4602      	mov	r2, r0
 800626c:	460b      	mov	r3, r1
 800626e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006272:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006276:	f7fa f93f 	bl	80004f8 <__aeabi_dmul>
 800627a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800627e:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8006282:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006286:	2300      	movs	r3, #0
 8006288:	2200      	movs	r2, #0
 800628a:	46ab      	mov	fp, r5
 800628c:	106d      	asrs	r5, r5, #1
 800628e:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006292:	9304      	str	r3, [sp, #16]
 8006294:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006298:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800629c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80062a0:	4640      	mov	r0, r8
 80062a2:	4649      	mov	r1, r9
 80062a4:	4614      	mov	r4, r2
 80062a6:	461d      	mov	r5, r3
 80062a8:	f7fa f926 	bl	80004f8 <__aeabi_dmul>
 80062ac:	4602      	mov	r2, r0
 80062ae:	460b      	mov	r3, r1
 80062b0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80062b4:	f7f9 ff68 	bl	8000188 <__aeabi_dsub>
 80062b8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80062bc:	4606      	mov	r6, r0
 80062be:	460f      	mov	r7, r1
 80062c0:	4620      	mov	r0, r4
 80062c2:	4629      	mov	r1, r5
 80062c4:	f7f9 ff60 	bl	8000188 <__aeabi_dsub>
 80062c8:	4602      	mov	r2, r0
 80062ca:	460b      	mov	r3, r1
 80062cc:	4650      	mov	r0, sl
 80062ce:	4659      	mov	r1, fp
 80062d0:	f7f9 ff5a 	bl	8000188 <__aeabi_dsub>
 80062d4:	4642      	mov	r2, r8
 80062d6:	464b      	mov	r3, r9
 80062d8:	f7fa f90e 	bl	80004f8 <__aeabi_dmul>
 80062dc:	4602      	mov	r2, r0
 80062de:	460b      	mov	r3, r1
 80062e0:	4630      	mov	r0, r6
 80062e2:	4639      	mov	r1, r7
 80062e4:	f7f9 ff50 	bl	8000188 <__aeabi_dsub>
 80062e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80062ec:	f7fa f904 	bl	80004f8 <__aeabi_dmul>
 80062f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062f4:	4682      	mov	sl, r0
 80062f6:	468b      	mov	fp, r1
 80062f8:	4610      	mov	r0, r2
 80062fa:	4619      	mov	r1, r3
 80062fc:	f7fa f8fc 	bl	80004f8 <__aeabi_dmul>
 8006300:	a37b      	add	r3, pc, #492	; (adr r3, 80064f0 <__ieee754_pow+0x6f0>)
 8006302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006306:	4604      	mov	r4, r0
 8006308:	460d      	mov	r5, r1
 800630a:	f7fa f8f5 	bl	80004f8 <__aeabi_dmul>
 800630e:	a37a      	add	r3, pc, #488	; (adr r3, 80064f8 <__ieee754_pow+0x6f8>)
 8006310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006314:	f7f9 ff3a 	bl	800018c <__adddf3>
 8006318:	4622      	mov	r2, r4
 800631a:	462b      	mov	r3, r5
 800631c:	f7fa f8ec 	bl	80004f8 <__aeabi_dmul>
 8006320:	a377      	add	r3, pc, #476	; (adr r3, 8006500 <__ieee754_pow+0x700>)
 8006322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006326:	f7f9 ff31 	bl	800018c <__adddf3>
 800632a:	4622      	mov	r2, r4
 800632c:	462b      	mov	r3, r5
 800632e:	f7fa f8e3 	bl	80004f8 <__aeabi_dmul>
 8006332:	a375      	add	r3, pc, #468	; (adr r3, 8006508 <__ieee754_pow+0x708>)
 8006334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006338:	f7f9 ff28 	bl	800018c <__adddf3>
 800633c:	4622      	mov	r2, r4
 800633e:	462b      	mov	r3, r5
 8006340:	f7fa f8da 	bl	80004f8 <__aeabi_dmul>
 8006344:	a372      	add	r3, pc, #456	; (adr r3, 8006510 <__ieee754_pow+0x710>)
 8006346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800634a:	f7f9 ff1f 	bl	800018c <__adddf3>
 800634e:	4622      	mov	r2, r4
 8006350:	462b      	mov	r3, r5
 8006352:	f7fa f8d1 	bl	80004f8 <__aeabi_dmul>
 8006356:	a370      	add	r3, pc, #448	; (adr r3, 8006518 <__ieee754_pow+0x718>)
 8006358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800635c:	f7f9 ff16 	bl	800018c <__adddf3>
 8006360:	4622      	mov	r2, r4
 8006362:	4606      	mov	r6, r0
 8006364:	460f      	mov	r7, r1
 8006366:	462b      	mov	r3, r5
 8006368:	4620      	mov	r0, r4
 800636a:	4629      	mov	r1, r5
 800636c:	f7fa f8c4 	bl	80004f8 <__aeabi_dmul>
 8006370:	4602      	mov	r2, r0
 8006372:	460b      	mov	r3, r1
 8006374:	4630      	mov	r0, r6
 8006376:	4639      	mov	r1, r7
 8006378:	f7fa f8be 	bl	80004f8 <__aeabi_dmul>
 800637c:	4604      	mov	r4, r0
 800637e:	460d      	mov	r5, r1
 8006380:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006384:	4642      	mov	r2, r8
 8006386:	464b      	mov	r3, r9
 8006388:	f7f9 ff00 	bl	800018c <__adddf3>
 800638c:	4652      	mov	r2, sl
 800638e:	465b      	mov	r3, fp
 8006390:	f7fa f8b2 	bl	80004f8 <__aeabi_dmul>
 8006394:	4622      	mov	r2, r4
 8006396:	462b      	mov	r3, r5
 8006398:	f7f9 fef8 	bl	800018c <__adddf3>
 800639c:	4642      	mov	r2, r8
 800639e:	4606      	mov	r6, r0
 80063a0:	460f      	mov	r7, r1
 80063a2:	464b      	mov	r3, r9
 80063a4:	4640      	mov	r0, r8
 80063a6:	4649      	mov	r1, r9
 80063a8:	f7fa f8a6 	bl	80004f8 <__aeabi_dmul>
 80063ac:	4602      	mov	r2, r0
 80063ae:	460b      	mov	r3, r1
 80063b0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80063b4:	2200      	movs	r2, #0
 80063b6:	4b66      	ldr	r3, [pc, #408]	; (8006550 <__ieee754_pow+0x750>)
 80063b8:	f7f9 fee8 	bl	800018c <__adddf3>
 80063bc:	4632      	mov	r2, r6
 80063be:	463b      	mov	r3, r7
 80063c0:	f7f9 fee4 	bl	800018c <__adddf3>
 80063c4:	2400      	movs	r4, #0
 80063c6:	460d      	mov	r5, r1
 80063c8:	4622      	mov	r2, r4
 80063ca:	460b      	mov	r3, r1
 80063cc:	4640      	mov	r0, r8
 80063ce:	4649      	mov	r1, r9
 80063d0:	f7fa f892 	bl	80004f8 <__aeabi_dmul>
 80063d4:	2200      	movs	r2, #0
 80063d6:	4680      	mov	r8, r0
 80063d8:	4689      	mov	r9, r1
 80063da:	4620      	mov	r0, r4
 80063dc:	4629      	mov	r1, r5
 80063de:	4b5c      	ldr	r3, [pc, #368]	; (8006550 <__ieee754_pow+0x750>)
 80063e0:	f7f9 fed2 	bl	8000188 <__aeabi_dsub>
 80063e4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80063e8:	f7f9 fece 	bl	8000188 <__aeabi_dsub>
 80063ec:	4602      	mov	r2, r0
 80063ee:	460b      	mov	r3, r1
 80063f0:	4630      	mov	r0, r6
 80063f2:	4639      	mov	r1, r7
 80063f4:	f7f9 fec8 	bl	8000188 <__aeabi_dsub>
 80063f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80063fc:	f7fa f87c 	bl	80004f8 <__aeabi_dmul>
 8006400:	4622      	mov	r2, r4
 8006402:	4606      	mov	r6, r0
 8006404:	460f      	mov	r7, r1
 8006406:	462b      	mov	r3, r5
 8006408:	4650      	mov	r0, sl
 800640a:	4659      	mov	r1, fp
 800640c:	f7fa f874 	bl	80004f8 <__aeabi_dmul>
 8006410:	4602      	mov	r2, r0
 8006412:	460b      	mov	r3, r1
 8006414:	4630      	mov	r0, r6
 8006416:	4639      	mov	r1, r7
 8006418:	f7f9 feb8 	bl	800018c <__adddf3>
 800641c:	2400      	movs	r4, #0
 800641e:	4606      	mov	r6, r0
 8006420:	460f      	mov	r7, r1
 8006422:	4602      	mov	r2, r0
 8006424:	460b      	mov	r3, r1
 8006426:	4640      	mov	r0, r8
 8006428:	4649      	mov	r1, r9
 800642a:	f7f9 feaf 	bl	800018c <__adddf3>
 800642e:	a33c      	add	r3, pc, #240	; (adr r3, 8006520 <__ieee754_pow+0x720>)
 8006430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006434:	4620      	mov	r0, r4
 8006436:	460d      	mov	r5, r1
 8006438:	f7fa f85e 	bl	80004f8 <__aeabi_dmul>
 800643c:	4642      	mov	r2, r8
 800643e:	464b      	mov	r3, r9
 8006440:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006444:	4620      	mov	r0, r4
 8006446:	4629      	mov	r1, r5
 8006448:	f7f9 fe9e 	bl	8000188 <__aeabi_dsub>
 800644c:	4602      	mov	r2, r0
 800644e:	460b      	mov	r3, r1
 8006450:	4630      	mov	r0, r6
 8006452:	4639      	mov	r1, r7
 8006454:	f7f9 fe98 	bl	8000188 <__aeabi_dsub>
 8006458:	a333      	add	r3, pc, #204	; (adr r3, 8006528 <__ieee754_pow+0x728>)
 800645a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800645e:	f7fa f84b 	bl	80004f8 <__aeabi_dmul>
 8006462:	a333      	add	r3, pc, #204	; (adr r3, 8006530 <__ieee754_pow+0x730>)
 8006464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006468:	4606      	mov	r6, r0
 800646a:	460f      	mov	r7, r1
 800646c:	4620      	mov	r0, r4
 800646e:	4629      	mov	r1, r5
 8006470:	f7fa f842 	bl	80004f8 <__aeabi_dmul>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	4630      	mov	r0, r6
 800647a:	4639      	mov	r1, r7
 800647c:	f7f9 fe86 	bl	800018c <__adddf3>
 8006480:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006482:	4b34      	ldr	r3, [pc, #208]	; (8006554 <__ieee754_pow+0x754>)
 8006484:	4413      	add	r3, r2
 8006486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648a:	f7f9 fe7f 	bl	800018c <__adddf3>
 800648e:	4680      	mov	r8, r0
 8006490:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006492:	4689      	mov	r9, r1
 8006494:	f7f9 ffc6 	bl	8000424 <__aeabi_i2d>
 8006498:	4604      	mov	r4, r0
 800649a:	460d      	mov	r5, r1
 800649c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80064a2:	4b2d      	ldr	r3, [pc, #180]	; (8006558 <__ieee754_pow+0x758>)
 80064a4:	4413      	add	r3, r2
 80064a6:	e9d3 6700 	ldrd	r6, r7, [r3]
 80064aa:	4642      	mov	r2, r8
 80064ac:	464b      	mov	r3, r9
 80064ae:	f7f9 fe6d 	bl	800018c <__adddf3>
 80064b2:	4632      	mov	r2, r6
 80064b4:	463b      	mov	r3, r7
 80064b6:	f7f9 fe69 	bl	800018c <__adddf3>
 80064ba:	4622      	mov	r2, r4
 80064bc:	462b      	mov	r3, r5
 80064be:	f7f9 fe65 	bl	800018c <__adddf3>
 80064c2:	2000      	movs	r0, #0
 80064c4:	4622      	mov	r2, r4
 80064c6:	462b      	mov	r3, r5
 80064c8:	4682      	mov	sl, r0
 80064ca:	468b      	mov	fp, r1
 80064cc:	f7f9 fe5c 	bl	8000188 <__aeabi_dsub>
 80064d0:	4632      	mov	r2, r6
 80064d2:	463b      	mov	r3, r7
 80064d4:	f7f9 fe58 	bl	8000188 <__aeabi_dsub>
 80064d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80064dc:	f7f9 fe54 	bl	8000188 <__aeabi_dsub>
 80064e0:	4602      	mov	r2, r0
 80064e2:	460b      	mov	r3, r1
 80064e4:	4640      	mov	r0, r8
 80064e6:	4649      	mov	r1, r9
 80064e8:	e60b      	b.n	8006102 <__ieee754_pow+0x302>
 80064ea:	2601      	movs	r6, #1
 80064ec:	e69f      	b.n	800622e <__ieee754_pow+0x42e>
 80064ee:	bf00      	nop
 80064f0:	4a454eef 	.word	0x4a454eef
 80064f4:	3fca7e28 	.word	0x3fca7e28
 80064f8:	93c9db65 	.word	0x93c9db65
 80064fc:	3fcd864a 	.word	0x3fcd864a
 8006500:	a91d4101 	.word	0xa91d4101
 8006504:	3fd17460 	.word	0x3fd17460
 8006508:	518f264d 	.word	0x518f264d
 800650c:	3fd55555 	.word	0x3fd55555
 8006510:	db6fabff 	.word	0xdb6fabff
 8006514:	3fdb6db6 	.word	0x3fdb6db6
 8006518:	33333303 	.word	0x33333303
 800651c:	3fe33333 	.word	0x3fe33333
 8006520:	e0000000 	.word	0xe0000000
 8006524:	3feec709 	.word	0x3feec709
 8006528:	dc3a03fd 	.word	0xdc3a03fd
 800652c:	3feec709 	.word	0x3feec709
 8006530:	145b01f5 	.word	0x145b01f5
 8006534:	be3e2fe0 	.word	0xbe3e2fe0
 8006538:	7ff00000 	.word	0x7ff00000
 800653c:	43400000 	.word	0x43400000
 8006540:	0003988e 	.word	0x0003988e
 8006544:	000bb679 	.word	0x000bb679
 8006548:	08007598 	.word	0x08007598
 800654c:	3ff00000 	.word	0x3ff00000
 8006550:	40080000 	.word	0x40080000
 8006554:	080075b8 	.word	0x080075b8
 8006558:	080075a8 	.word	0x080075a8
 800655c:	a39c      	add	r3, pc, #624	; (adr r3, 80067d0 <__ieee754_pow+0x9d0>)
 800655e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006562:	4640      	mov	r0, r8
 8006564:	4649      	mov	r1, r9
 8006566:	f7f9 fe11 	bl	800018c <__adddf3>
 800656a:	4622      	mov	r2, r4
 800656c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006570:	462b      	mov	r3, r5
 8006572:	4650      	mov	r0, sl
 8006574:	4639      	mov	r1, r7
 8006576:	f7f9 fe07 	bl	8000188 <__aeabi_dsub>
 800657a:	4602      	mov	r2, r0
 800657c:	460b      	mov	r3, r1
 800657e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006582:	f7fa fa49 	bl	8000a18 <__aeabi_dcmpgt>
 8006586:	2800      	cmp	r0, #0
 8006588:	f47f ae06 	bne.w	8006198 <__ieee754_pow+0x398>
 800658c:	4aa2      	ldr	r2, [pc, #648]	; (8006818 <__ieee754_pow+0xa18>)
 800658e:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8006592:	4293      	cmp	r3, r2
 8006594:	f340 8100 	ble.w	8006798 <__ieee754_pow+0x998>
 8006598:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800659c:	151b      	asrs	r3, r3, #20
 800659e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80065a2:	fa4a fa03 	asr.w	sl, sl, r3
 80065a6:	44b2      	add	sl, r6
 80065a8:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80065ac:	489b      	ldr	r0, [pc, #620]	; (800681c <__ieee754_pow+0xa1c>)
 80065ae:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80065b2:	4108      	asrs	r0, r1
 80065b4:	ea00 030a 	and.w	r3, r0, sl
 80065b8:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80065bc:	f1c1 0114 	rsb	r1, r1, #20
 80065c0:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80065c4:	fa4a fa01 	asr.w	sl, sl, r1
 80065c8:	2e00      	cmp	r6, #0
 80065ca:	f04f 0200 	mov.w	r2, #0
 80065ce:	4620      	mov	r0, r4
 80065d0:	4629      	mov	r1, r5
 80065d2:	bfb8      	it	lt
 80065d4:	f1ca 0a00 	rsblt	sl, sl, #0
 80065d8:	f7f9 fdd6 	bl	8000188 <__aeabi_dsub>
 80065dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065e4:	2400      	movs	r4, #0
 80065e6:	4642      	mov	r2, r8
 80065e8:	464b      	mov	r3, r9
 80065ea:	f7f9 fdcf 	bl	800018c <__adddf3>
 80065ee:	a37a      	add	r3, pc, #488	; (adr r3, 80067d8 <__ieee754_pow+0x9d8>)
 80065f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f4:	4620      	mov	r0, r4
 80065f6:	460d      	mov	r5, r1
 80065f8:	f7f9 ff7e 	bl	80004f8 <__aeabi_dmul>
 80065fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006600:	4606      	mov	r6, r0
 8006602:	460f      	mov	r7, r1
 8006604:	4620      	mov	r0, r4
 8006606:	4629      	mov	r1, r5
 8006608:	f7f9 fdbe 	bl	8000188 <__aeabi_dsub>
 800660c:	4602      	mov	r2, r0
 800660e:	460b      	mov	r3, r1
 8006610:	4640      	mov	r0, r8
 8006612:	4649      	mov	r1, r9
 8006614:	f7f9 fdb8 	bl	8000188 <__aeabi_dsub>
 8006618:	a371      	add	r3, pc, #452	; (adr r3, 80067e0 <__ieee754_pow+0x9e0>)
 800661a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800661e:	f7f9 ff6b 	bl	80004f8 <__aeabi_dmul>
 8006622:	a371      	add	r3, pc, #452	; (adr r3, 80067e8 <__ieee754_pow+0x9e8>)
 8006624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006628:	4680      	mov	r8, r0
 800662a:	4689      	mov	r9, r1
 800662c:	4620      	mov	r0, r4
 800662e:	4629      	mov	r1, r5
 8006630:	f7f9 ff62 	bl	80004f8 <__aeabi_dmul>
 8006634:	4602      	mov	r2, r0
 8006636:	460b      	mov	r3, r1
 8006638:	4640      	mov	r0, r8
 800663a:	4649      	mov	r1, r9
 800663c:	f7f9 fda6 	bl	800018c <__adddf3>
 8006640:	4604      	mov	r4, r0
 8006642:	460d      	mov	r5, r1
 8006644:	4602      	mov	r2, r0
 8006646:	460b      	mov	r3, r1
 8006648:	4630      	mov	r0, r6
 800664a:	4639      	mov	r1, r7
 800664c:	f7f9 fd9e 	bl	800018c <__adddf3>
 8006650:	4632      	mov	r2, r6
 8006652:	463b      	mov	r3, r7
 8006654:	4680      	mov	r8, r0
 8006656:	4689      	mov	r9, r1
 8006658:	f7f9 fd96 	bl	8000188 <__aeabi_dsub>
 800665c:	4602      	mov	r2, r0
 800665e:	460b      	mov	r3, r1
 8006660:	4620      	mov	r0, r4
 8006662:	4629      	mov	r1, r5
 8006664:	f7f9 fd90 	bl	8000188 <__aeabi_dsub>
 8006668:	4642      	mov	r2, r8
 800666a:	4606      	mov	r6, r0
 800666c:	460f      	mov	r7, r1
 800666e:	464b      	mov	r3, r9
 8006670:	4640      	mov	r0, r8
 8006672:	4649      	mov	r1, r9
 8006674:	f7f9 ff40 	bl	80004f8 <__aeabi_dmul>
 8006678:	a35d      	add	r3, pc, #372	; (adr r3, 80067f0 <__ieee754_pow+0x9f0>)
 800667a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800667e:	4604      	mov	r4, r0
 8006680:	460d      	mov	r5, r1
 8006682:	f7f9 ff39 	bl	80004f8 <__aeabi_dmul>
 8006686:	a35c      	add	r3, pc, #368	; (adr r3, 80067f8 <__ieee754_pow+0x9f8>)
 8006688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668c:	f7f9 fd7c 	bl	8000188 <__aeabi_dsub>
 8006690:	4622      	mov	r2, r4
 8006692:	462b      	mov	r3, r5
 8006694:	f7f9 ff30 	bl	80004f8 <__aeabi_dmul>
 8006698:	a359      	add	r3, pc, #356	; (adr r3, 8006800 <__ieee754_pow+0xa00>)
 800669a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800669e:	f7f9 fd75 	bl	800018c <__adddf3>
 80066a2:	4622      	mov	r2, r4
 80066a4:	462b      	mov	r3, r5
 80066a6:	f7f9 ff27 	bl	80004f8 <__aeabi_dmul>
 80066aa:	a357      	add	r3, pc, #348	; (adr r3, 8006808 <__ieee754_pow+0xa08>)
 80066ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b0:	f7f9 fd6a 	bl	8000188 <__aeabi_dsub>
 80066b4:	4622      	mov	r2, r4
 80066b6:	462b      	mov	r3, r5
 80066b8:	f7f9 ff1e 	bl	80004f8 <__aeabi_dmul>
 80066bc:	a354      	add	r3, pc, #336	; (adr r3, 8006810 <__ieee754_pow+0xa10>)
 80066be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c2:	f7f9 fd63 	bl	800018c <__adddf3>
 80066c6:	4622      	mov	r2, r4
 80066c8:	462b      	mov	r3, r5
 80066ca:	f7f9 ff15 	bl	80004f8 <__aeabi_dmul>
 80066ce:	4602      	mov	r2, r0
 80066d0:	460b      	mov	r3, r1
 80066d2:	4640      	mov	r0, r8
 80066d4:	4649      	mov	r1, r9
 80066d6:	f7f9 fd57 	bl	8000188 <__aeabi_dsub>
 80066da:	4604      	mov	r4, r0
 80066dc:	460d      	mov	r5, r1
 80066de:	4602      	mov	r2, r0
 80066e0:	460b      	mov	r3, r1
 80066e2:	4640      	mov	r0, r8
 80066e4:	4649      	mov	r1, r9
 80066e6:	f7f9 ff07 	bl	80004f8 <__aeabi_dmul>
 80066ea:	2200      	movs	r2, #0
 80066ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80066f4:	4620      	mov	r0, r4
 80066f6:	4629      	mov	r1, r5
 80066f8:	f7f9 fd46 	bl	8000188 <__aeabi_dsub>
 80066fc:	4602      	mov	r2, r0
 80066fe:	460b      	mov	r3, r1
 8006700:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006704:	f7fa f822 	bl	800074c <__aeabi_ddiv>
 8006708:	4632      	mov	r2, r6
 800670a:	4604      	mov	r4, r0
 800670c:	460d      	mov	r5, r1
 800670e:	463b      	mov	r3, r7
 8006710:	4640      	mov	r0, r8
 8006712:	4649      	mov	r1, r9
 8006714:	f7f9 fef0 	bl	80004f8 <__aeabi_dmul>
 8006718:	4632      	mov	r2, r6
 800671a:	463b      	mov	r3, r7
 800671c:	f7f9 fd36 	bl	800018c <__adddf3>
 8006720:	4602      	mov	r2, r0
 8006722:	460b      	mov	r3, r1
 8006724:	4620      	mov	r0, r4
 8006726:	4629      	mov	r1, r5
 8006728:	f7f9 fd2e 	bl	8000188 <__aeabi_dsub>
 800672c:	4642      	mov	r2, r8
 800672e:	464b      	mov	r3, r9
 8006730:	f7f9 fd2a 	bl	8000188 <__aeabi_dsub>
 8006734:	4602      	mov	r2, r0
 8006736:	460b      	mov	r3, r1
 8006738:	2000      	movs	r0, #0
 800673a:	4939      	ldr	r1, [pc, #228]	; (8006820 <__ieee754_pow+0xa20>)
 800673c:	f7f9 fd24 	bl	8000188 <__aeabi_dsub>
 8006740:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8006744:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8006748:	da29      	bge.n	800679e <__ieee754_pow+0x99e>
 800674a:	4652      	mov	r2, sl
 800674c:	f000 f8a0 	bl	8006890 <scalbn>
 8006750:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006754:	f7ff bbfd 	b.w	8005f52 <__ieee754_pow+0x152>
 8006758:	4b32      	ldr	r3, [pc, #200]	; (8006824 <__ieee754_pow+0xa24>)
 800675a:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800675e:	429f      	cmp	r7, r3
 8006760:	f77f af14 	ble.w	800658c <__ieee754_pow+0x78c>
 8006764:	4b30      	ldr	r3, [pc, #192]	; (8006828 <__ieee754_pow+0xa28>)
 8006766:	440b      	add	r3, r1
 8006768:	4303      	orrs	r3, r0
 800676a:	d009      	beq.n	8006780 <__ieee754_pow+0x980>
 800676c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006770:	2200      	movs	r2, #0
 8006772:	2300      	movs	r3, #0
 8006774:	f7fa f932 	bl	80009dc <__aeabi_dcmplt>
 8006778:	3800      	subs	r0, #0
 800677a:	bf18      	it	ne
 800677c:	2001      	movne	r0, #1
 800677e:	e452      	b.n	8006026 <__ieee754_pow+0x226>
 8006780:	4622      	mov	r2, r4
 8006782:	462b      	mov	r3, r5
 8006784:	f7f9 fd00 	bl	8000188 <__aeabi_dsub>
 8006788:	4642      	mov	r2, r8
 800678a:	464b      	mov	r3, r9
 800678c:	f7fa f93a 	bl	8000a04 <__aeabi_dcmpge>
 8006790:	2800      	cmp	r0, #0
 8006792:	f43f aefb 	beq.w	800658c <__ieee754_pow+0x78c>
 8006796:	e7e9      	b.n	800676c <__ieee754_pow+0x96c>
 8006798:	f04f 0a00 	mov.w	sl, #0
 800679c:	e720      	b.n	80065e0 <__ieee754_pow+0x7e0>
 800679e:	4621      	mov	r1, r4
 80067a0:	e7d6      	b.n	8006750 <__ieee754_pow+0x950>
 80067a2:	f04f 0b00 	mov.w	fp, #0
 80067a6:	f8df c078 	ldr.w	ip, [pc, #120]	; 8006820 <__ieee754_pow+0xa20>
 80067aa:	f7ff bbb9 	b.w	8005f20 <__ieee754_pow+0x120>
 80067ae:	f04f 0b00 	mov.w	fp, #0
 80067b2:	f04f 0c00 	mov.w	ip, #0
 80067b6:	f7ff bbb3 	b.w	8005f20 <__ieee754_pow+0x120>
 80067ba:	4640      	mov	r0, r8
 80067bc:	4649      	mov	r1, r9
 80067be:	f7ff bb3c 	b.w	8005e3a <__ieee754_pow+0x3a>
 80067c2:	9200      	str	r2, [sp, #0]
 80067c4:	f7ff bb88 	b.w	8005ed8 <__ieee754_pow+0xd8>
 80067c8:	2300      	movs	r3, #0
 80067ca:	f7ff bb72 	b.w	8005eb2 <__ieee754_pow+0xb2>
 80067ce:	bf00      	nop
 80067d0:	652b82fe 	.word	0x652b82fe
 80067d4:	3c971547 	.word	0x3c971547
 80067d8:	00000000 	.word	0x00000000
 80067dc:	3fe62e43 	.word	0x3fe62e43
 80067e0:	fefa39ef 	.word	0xfefa39ef
 80067e4:	3fe62e42 	.word	0x3fe62e42
 80067e8:	0ca86c39 	.word	0x0ca86c39
 80067ec:	be205c61 	.word	0xbe205c61
 80067f0:	72bea4d0 	.word	0x72bea4d0
 80067f4:	3e663769 	.word	0x3e663769
 80067f8:	c5d26bf1 	.word	0xc5d26bf1
 80067fc:	3ebbbd41 	.word	0x3ebbbd41
 8006800:	af25de2c 	.word	0xaf25de2c
 8006804:	3f11566a 	.word	0x3f11566a
 8006808:	16bebd93 	.word	0x16bebd93
 800680c:	3f66c16c 	.word	0x3f66c16c
 8006810:	5555553e 	.word	0x5555553e
 8006814:	3fc55555 	.word	0x3fc55555
 8006818:	3fe00000 	.word	0x3fe00000
 800681c:	fff00000 	.word	0xfff00000
 8006820:	3ff00000 	.word	0x3ff00000
 8006824:	4090cbff 	.word	0x4090cbff
 8006828:	3f6f3400 	.word	0x3f6f3400

0800682c <with_errno>:
 800682c:	b570      	push	{r4, r5, r6, lr}
 800682e:	4604      	mov	r4, r0
 8006830:	460d      	mov	r5, r1
 8006832:	4616      	mov	r6, r2
 8006834:	f7fd f980 	bl	8003b38 <__errno>
 8006838:	4629      	mov	r1, r5
 800683a:	6006      	str	r6, [r0, #0]
 800683c:	4620      	mov	r0, r4
 800683e:	bd70      	pop	{r4, r5, r6, pc}

08006840 <xflow>:
 8006840:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006842:	4615      	mov	r5, r2
 8006844:	461c      	mov	r4, r3
 8006846:	b180      	cbz	r0, 800686a <xflow+0x2a>
 8006848:	4610      	mov	r0, r2
 800684a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800684e:	e9cd 0100 	strd	r0, r1, [sp]
 8006852:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006856:	4628      	mov	r0, r5
 8006858:	4621      	mov	r1, r4
 800685a:	f7f9 fe4d 	bl	80004f8 <__aeabi_dmul>
 800685e:	2222      	movs	r2, #34	; 0x22
 8006860:	b003      	add	sp, #12
 8006862:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006866:	f7ff bfe1 	b.w	800682c <with_errno>
 800686a:	4610      	mov	r0, r2
 800686c:	4619      	mov	r1, r3
 800686e:	e7ee      	b.n	800684e <xflow+0xe>

08006870 <__math_uflow>:
 8006870:	2200      	movs	r2, #0
 8006872:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006876:	f7ff bfe3 	b.w	8006840 <xflow>

0800687a <__math_oflow>:
 800687a:	2200      	movs	r2, #0
 800687c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8006880:	f7ff bfde 	b.w	8006840 <xflow>

08006884 <fabs>:
 8006884:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006888:	4619      	mov	r1, r3
 800688a:	4770      	bx	lr
 800688c:	0000      	movs	r0, r0
	...

08006890 <scalbn>:
 8006890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006892:	4616      	mov	r6, r2
 8006894:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006898:	4604      	mov	r4, r0
 800689a:	460d      	mov	r5, r1
 800689c:	460b      	mov	r3, r1
 800689e:	b992      	cbnz	r2, 80068c6 <scalbn+0x36>
 80068a0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80068a4:	4303      	orrs	r3, r0
 80068a6:	d03c      	beq.n	8006922 <scalbn+0x92>
 80068a8:	4b31      	ldr	r3, [pc, #196]	; (8006970 <scalbn+0xe0>)
 80068aa:	2200      	movs	r2, #0
 80068ac:	f7f9 fe24 	bl	80004f8 <__aeabi_dmul>
 80068b0:	4b30      	ldr	r3, [pc, #192]	; (8006974 <scalbn+0xe4>)
 80068b2:	4604      	mov	r4, r0
 80068b4:	429e      	cmp	r6, r3
 80068b6:	460d      	mov	r5, r1
 80068b8:	da0f      	bge.n	80068da <scalbn+0x4a>
 80068ba:	a329      	add	r3, pc, #164	; (adr r3, 8006960 <scalbn+0xd0>)
 80068bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c0:	f7f9 fe1a 	bl	80004f8 <__aeabi_dmul>
 80068c4:	e006      	b.n	80068d4 <scalbn+0x44>
 80068c6:	f240 77ff 	movw	r7, #2047	; 0x7ff
 80068ca:	42ba      	cmp	r2, r7
 80068cc:	d109      	bne.n	80068e2 <scalbn+0x52>
 80068ce:	4602      	mov	r2, r0
 80068d0:	f7f9 fc5c 	bl	800018c <__adddf3>
 80068d4:	4604      	mov	r4, r0
 80068d6:	460d      	mov	r5, r1
 80068d8:	e023      	b.n	8006922 <scalbn+0x92>
 80068da:	460b      	mov	r3, r1
 80068dc:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80068e0:	3a36      	subs	r2, #54	; 0x36
 80068e2:	f24c 3150 	movw	r1, #50000	; 0xc350
 80068e6:	428e      	cmp	r6, r1
 80068e8:	dd0e      	ble.n	8006908 <scalbn+0x78>
 80068ea:	a31f      	add	r3, pc, #124	; (adr r3, 8006968 <scalbn+0xd8>)
 80068ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f0:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 80068f4:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 80068f8:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 80068fc:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8006900:	481d      	ldr	r0, [pc, #116]	; (8006978 <scalbn+0xe8>)
 8006902:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8006906:	e7db      	b.n	80068c0 <scalbn+0x30>
 8006908:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800690c:	4432      	add	r2, r6
 800690e:	428a      	cmp	r2, r1
 8006910:	dceb      	bgt.n	80068ea <scalbn+0x5a>
 8006912:	2a00      	cmp	r2, #0
 8006914:	dd08      	ble.n	8006928 <scalbn+0x98>
 8006916:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800691a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800691e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006922:	4620      	mov	r0, r4
 8006924:	4629      	mov	r1, r5
 8006926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006928:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800692c:	da0c      	bge.n	8006948 <scalbn+0xb8>
 800692e:	a30c      	add	r3, pc, #48	; (adr r3, 8006960 <scalbn+0xd0>)
 8006930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006934:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8006938:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800693c:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8006940:	480e      	ldr	r0, [pc, #56]	; (800697c <scalbn+0xec>)
 8006942:	f041 011f 	orr.w	r1, r1, #31
 8006946:	e7bb      	b.n	80068c0 <scalbn+0x30>
 8006948:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800694c:	3236      	adds	r2, #54	; 0x36
 800694e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006952:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006956:	4620      	mov	r0, r4
 8006958:	4629      	mov	r1, r5
 800695a:	2200      	movs	r2, #0
 800695c:	4b08      	ldr	r3, [pc, #32]	; (8006980 <scalbn+0xf0>)
 800695e:	e7af      	b.n	80068c0 <scalbn+0x30>
 8006960:	c2f8f359 	.word	0xc2f8f359
 8006964:	01a56e1f 	.word	0x01a56e1f
 8006968:	8800759c 	.word	0x8800759c
 800696c:	7e37e43c 	.word	0x7e37e43c
 8006970:	43500000 	.word	0x43500000
 8006974:	ffff3cb0 	.word	0xffff3cb0
 8006978:	8800759c 	.word	0x8800759c
 800697c:	c2f8f359 	.word	0xc2f8f359
 8006980:	3c900000 	.word	0x3c900000

08006984 <_init>:
 8006984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006986:	bf00      	nop
 8006988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800698a:	bc08      	pop	{r3}
 800698c:	469e      	mov	lr, r3
 800698e:	4770      	bx	lr

08006990 <_fini>:
 8006990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006992:	bf00      	nop
 8006994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006996:	bc08      	pop	{r3}
 8006998:	469e      	mov	lr, r3
 800699a:	4770      	bx	lr
