# Digital Logic Design Circuits in Verilog

This project showcases the implementation of fundamental digital logic components using Verilog. It includes the design and simulation of arithmetic, logic, and data manipulation modules such as full adders, shifters, multiplexers, and basic logic gates.

## ðŸ‘¤ Author
- **Name**: Mariam Turk  


## ðŸ”§ Implemented Components

### âž• Full Adder
- A combinational logic circuit that adds two binary digits and a carry-in bit.
- Produces a sum and carry-out output.

### âª Left and Right Shifters
- **LEFT_SHIFT**: Shifts input bits to the left by one or more positions.
- **RIGHT_SHIFT**: Shifts input bits to the right by one or more positions.

### ðŸŽ›ï¸ 8-to-1 Multiplexer (MUX8-1)
- Selects one of eight input signals and forwards it to a single output line.
- Controlled by 3 selection bits.

### âž— Arithmetic Units
- **DIV**: Computes `(X / 2) + Y`
- **SUB**: Computes `X - (Y / 2)`

### ðŸ”˜ Basic Logic Gates
- **NAND Gate**: Outputs LOW only if all inputs are HIGH.
- **NOR Gate**: Outputs HIGH only if all inputs are LOW.
- **NOT Gate**: Inverts the input signal.
- **XOR Gate**: Outputs HIGH if an odd number of inputs are HIGH.

---

## ðŸ§ª Simulation & Testing
Each module is individually tested using Verilog testbenches. Simulation results validate the correct logical behavior of all designed circuits.

> ðŸ“¸ Simulation waveform snapshots and detailed outputs were included in the original report.

---

## ðŸ“‚ Folder Structure (Suggested)
digital-logic-project/ â”œâ”€â”€ full_adder.v â”œâ”€â”€ left_shift.v â”œâ”€â”€ right_shift.v â”œâ”€â”€ mux8_1.v â”œâ”€â”€ div_add.v â”œâ”€â”€ sub_half.v â”œâ”€â”€ gates/ â”‚ â”œâ”€â”€ nand_gate.v â”‚ â”œâ”€â”€ nor_gate.v â”‚ â”œâ”€â”€ not_gate.v â”‚ â””â”€â”€ xor_gate.v â”œâ”€â”€ testbenches/ â”‚ â”œâ”€â”€ full_adder_tb.v â”‚ â”œâ”€â”€ mux_tb.v â”‚ â””â”€â”€ ... â”œâ”€â”€ waveform_screenshots/ â”‚ â””â”€â”€ *.png â”œâ”€â”€ README.md â””â”€â”€ digital-report.pdf


---

## ðŸ“Œ Tools & Technologies
- **HDL**: Verilog
- **Simulation Software**: ModelSim / Vivado / Icarus Verilog

---

## ðŸ“ˆ Future Enhancements
- Combine all components into a functional ALU
- Add GUI simulation using GTKWave
- Implement 4-bit or 8-bit versions of arithmetic units

---

## ðŸ“œ License
This project is for academic use only. All rights reserved by the author.

---

## ðŸ§¾ Acknowledgments
Thanks to the course instructor and teaching assistants for their guidance throughout the project.


