vhdl xpm  \
"C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl axi_bram_ctrl_v4_1_9  \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd" \

vhdl xil_defaultlib  \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/sim/system_axi_bram_ctrl_0_0.vhd" \

vhdl lib_cdc_v1_0_2  \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vhdl proc_sys_reset_v5_0_14  \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/sim/bd_44e3_psr_aclk_0.vhd" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/sim/system_rst_ps7_0_50M_0.vhd" \

# Do not sort compile order
nosort
