

================================================================
== Vivado HLS Report for 'rgb2gray'
================================================================
* Date:           Sat Aug  1 11:38:21 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        rgb2gray.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+----------+
    |    Latency   |   Interval   | Pipeline |
    | min |   max  | min |   max  |   Type   |
    +-----+--------+-----+--------+----------+
    |   10|  925925|    4|  925922| dataflow |
    +-----+--------+-----+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+--------+-----+--------+---------+
        |                         |                      |    Latency   |   Interval   | Pipeline|
        |         Instance        |        Module        | min |   max  | min |   max  |   Type  |
        +-------------------------+----------------------+-----+--------+-----+--------+---------+
        |AXIvideo2Mat_U0          |AXIvideo2Mat          |    3|  925203|    3|  925203|   none  |
        |Mat2AXIvideo_U0          |Mat2AXIvideo          |    1|  924481|    1|  924481|   none  |
        |CvtColor_U0              |CvtColor              |    1|  925921|    1|  925921|   none  |
        |CvtColor_1_U0            |CvtColor_1            |    1|  923761|    1|  923761|   none  |
        |Block_Mat_exit47_pro_U0  |Block_Mat_exit47_pro  |    0|       0|    0|       0|   none  |
        +-------------------------+----------------------+-----+--------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        0|      -|      75|    492|
|Instance         |        0|      3|    1358|   1853|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|    1433|   2347|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |AXIvideo2Mat_U0               |AXIvideo2Mat                |        0|      0|  447|  570|
    |Block_Mat_exit47_pro_U0       |Block_Mat_exit47_pro        |        0|      0|    3|   74|
    |CvtColor_U0                   |CvtColor                    |        0|      3|  340|  309|
    |CvtColor_1_U0                 |CvtColor_1                  |        0|      0|  165|  245|
    |Mat2AXIvideo_U0               |Mat2AXIvideo                |        0|      0|  297|  487|
    |rgb2gray_CONTROL_BUS_s_axi_U  |rgb2gray_CONTROL_BUS_s_axi  |        0|      0|  106|  168|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        0|      3| 1358| 1853|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+------+-----+---------+
    |img_0_cols_V_c18_U     |        0|  5|  44|     2|   32|       64|
    |img_0_cols_V_c_U       |        0|  5|  44|     2|   32|       64|
    |img_0_data_stream_0_U  |        0|  5|  20|     2|    8|       16|
    |img_0_data_stream_1_U  |        0|  5|  20|     2|    8|       16|
    |img_0_data_stream_2_U  |        0|  5|  20|     2|    8|       16|
    |img_0_rows_V_c17_U     |        0|  5|  44|     2|   32|       64|
    |img_0_rows_V_c_U       |        0|  5|  44|     2|   32|       64|
    |img_1_cols_V_c_U       |        0|  5|  44|     4|   32|      128|
    |img_1_data_stream_0_U  |        0|  5|  20|     2|    8|       16|
    |img_1_rows_V_c_U       |        0|  5|  44|     4|   32|      128|
    |img_2_cols_V_c_U       |        0|  5|  44|     5|   32|      160|
    |img_2_data_stream_0_U  |        0|  5|  20|     2|    8|       16|
    |img_2_data_stream_1_U  |        0|  5|  20|     2|    8|       16|
    |img_2_data_stream_2_U  |        0|  5|  20|     2|    8|       16|
    |img_2_rows_V_c_U       |        0|  5|  44|     5|   32|      160|
    +-----------------------+---------+---+----+------+-----+---------+
    |Total                  |        0| 75| 492|    40|  312|      944|
    +-----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Block_Mat_exit47_pro_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0|   2|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+--------------+-----------------+--------------+
|         RTL Ports         | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------------------+-----+-----+--------------+-----------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_AWADDR   |  in |    6|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_ARADDR   |  in |    6|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|     s_axi    |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|     s_axi    |   CONTROL_BUS   |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_none |     rgb2gray    | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_none |     rgb2gray    | return value |
|AXI_LITE_clk               |  in |    1| ap_ctrl_none |     rgb2gray    | return value |
|ap_rst_n_AXI_LITE_clk      |  in |    1| ap_ctrl_none |     rgb2gray    | return value |
|INPUT_STREAM_TDATA         |  in |   32|     axis     |  INPUT_V_data_V |    pointer   |
|INPUT_STREAM_TKEEP         |  in |    4|     axis     |  INPUT_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB         |  in |    4|     axis     |  INPUT_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER         |  in |    1|     axis     |  INPUT_V_user_V |    pointer   |
|INPUT_STREAM_TLAST         |  in |    1|     axis     |  INPUT_V_last_V |    pointer   |
|INPUT_STREAM_TID           |  in |    1|     axis     |   INPUT_V_id_V  |    pointer   |
|INPUT_STREAM_TDEST         |  in |    1|     axis     |  INPUT_V_dest_V |    pointer   |
|INPUT_STREAM_TVALID        |  in |    1|     axis     |  INPUT_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY        | out |    1|     axis     |  INPUT_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDATA        | out |   32|     axis     | OUTPUT_V_data_V |    pointer   |
|OUTPUT_STREAM_TKEEP        | out |    4|     axis     | OUTPUT_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB        | out |    4|     axis     | OUTPUT_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER        | out |    1|     axis     | OUTPUT_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST        | out |    1|     axis     | OUTPUT_V_last_V |    pointer   |
|OUTPUT_STREAM_TID          | out |    1|     axis     |  OUTPUT_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDEST        | out |    1|     axis     | OUTPUT_V_dest_V |    pointer   |
|OUTPUT_STREAM_TVALID       | out |    1|     axis     | OUTPUT_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY       |  in |    1|     axis     | OUTPUT_V_dest_V |    pointer   |
+---------------------------+-----+-----+--------------+-----------------+--------------+

