# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab6.srcs/sources_1/imports/sources_1/imports/Kawaii/lab4/lab4.srcs/sources_1/imports/new/ALU.v" \
"../../../../lab6.srcs/sources_1/imports/Downloads/DataMem.v" \
"../../../../lab6.srcs/sources_1/imports/sources_1/imports/Kawaii/lab4/lab4.srcs/sources_1/new/Datapath.v" \
"../../../../lab6.srcs/sources_1/imports/sources_1/imports/Kawaii/lab4/lab4.srcs/sources_1/imports/Downloads/Instruction_Memory.v" \
"../../../../lab6.srcs/sources_1/imports/sources_1/imports/Kawaii/lab4/lab4.srcs/sources_1/new/PC.v" \
"../../../../lab6.srcs/sources_1/imports/sources_1/imports/Kawaii/lab4/lab4.srcs/sources_1/new/PC_Add.v" \
"../../../../lab6.srcs/sources_1/imports/sources_1/new/PC_AddTwo.v" \
"../../../../lab6.srcs/sources_1/imports/sources_1/new/ShiftLeftTwo.v" \
"../../../../lab6.srcs/sources_1/imports/sources_1/new/SignExtended.v" \
"../../../../lab6.srcs/sources_1/imports/sources_1/imports/Kawaii/lab4/lab4.srcs/sources_1/new/control.v" \
"../../../../lab6.srcs/sources_1/imports/sources_1/imports/Kawaii/lab4/lab4.srcs/sources_1/imports/Downloads/regfile32.v" \
"../../../../lab6.srcs/sim_1/imports/new/Datapath_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
