
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.284847                       # Number of seconds simulated
sim_ticks                                1284846561000                       # Number of ticks simulated
final_tick                               1784894099500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 220482                       # Simulator instruction rate (inst/s)
host_op_rate                                   220482                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               94428544                       # Simulator tick rate (ticks/s)
host_mem_usage                                2339008                       # Number of bytes of host memory used
host_seconds                                 13606.55                       # Real time elapsed on the host
sim_insts                                  3000000004                       # Number of instructions simulated
sim_ops                                    3000000004                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        22080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1367479424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1367501504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    582304832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       582304832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     21366866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21367211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       9098513                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            9098513                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        17185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1064313409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1064330594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        17185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            17185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       453209628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            453209628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       453209628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        17185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1064313409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1517540222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    21367211                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    9098513                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  21367211                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  9098513                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                 1367501504                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten               582304832                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd           1367501504                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr            582304832                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0             1335547                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1             1335546                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2             1338849                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3             1334483                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4             1334713                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5             1333866                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6             1335428                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7             1334066                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8             1334895                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9             1334364                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10            1337027                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11            1336338                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12            1335834                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13            1336443                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14            1334392                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15            1335420                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0              568485                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1              568450                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2              568429                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3              568585                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4              568816                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5              568933                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6              569191                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7              568888                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8              569042                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9              568810                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10             568731                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11             568523                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12             568392                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13             568538                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14             568233                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15             568467                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  1284846408000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              21367211                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              9098513                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                 7003220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6566056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5158093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2639827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                  316828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                  391799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                  395586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                  395588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                  395588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                  395588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                  395588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                  395588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                  395588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                  395588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                 395588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                 395588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                 395587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                 395587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                 395587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 395587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 395587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 395587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 395587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 395587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 395587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 395587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 395587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  78760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     15001227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.970907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.429728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.304627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65     11113848     74.09%     74.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       707254      4.71%     78.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193      1731785     11.54%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257       731533      4.88%     95.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321       173289      1.16%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        88846      0.59%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        47104      0.31%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        33363      0.22%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        58259      0.39%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        83298      0.56%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        54627      0.36%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        49112      0.33%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833        10639      0.07%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         4930      0.03%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         4351      0.03%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         6624      0.04%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         6068      0.04%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         5578      0.04%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         6064      0.04%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         4094      0.03%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         4018      0.03%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         4618      0.03%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         9662      0.06%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         2355      0.02%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601         2569      0.02%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665         3244      0.02%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729         1798      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793         1019      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         1637      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         1643      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985          979      0.01%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049          884      0.01%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113         1024      0.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177         3569      0.02%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241          897      0.01%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305          928      0.01%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369         1141      0.01%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433          807      0.01%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497          765      0.01%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561          793      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625          642      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689          523      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753          717      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          477      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881          388      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945          336      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009          233      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073         2558      0.02%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137          367      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201          426      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265          336      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329          355      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393          768      0.01%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457          179      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521          263      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585          206      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649          181      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713          258      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777          185      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841          133      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905          227      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969          188      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033          279      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097          264      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161          288      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225          162      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289          133      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353          248      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          268      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          205      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545          132      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          206      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673          100      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737          128      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801           51      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          198      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          426      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          248      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057          164      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121          103      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185          146      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249         1326      0.01%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313          193      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377          129      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441           38      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505           75      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569          122      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633          166      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697          202      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761         2626      0.02%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          147      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889           20      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953           12      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017           13      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081           22      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145           25      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209           38      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273           25      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337           42      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401           31      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465           32      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529           27      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593           30      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657           18      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721           30      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785           28      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849           36      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913          346      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977         1329      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041         5041      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105           11      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169           28      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233           13      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297          255      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361           31      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425           16      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489           13      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553           11      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            9      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681           11      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745           17      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809           17      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873            8      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937           57      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001           10      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065           12      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           68      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193         9760      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     15001227                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 508610547500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            1231369795000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat               106836055000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              615923192500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     23803.32                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  28825.62                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                57628.94                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1064.33                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       453.21                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1064.33                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               453.21                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        11.86                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.96                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.45                       # Average write queue length over time
system.mem_ctrls.readRowHits                  9278625                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 6185860                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.99                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42173.51                       # Average gap between requests
system.membus.throughput                   1517540222                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq            12295800                       # Transaction distribution
system.membus.trans_dist::ReadResp           12295800                       # Transaction distribution
system.membus.trans_dist::Writeback           9098513                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9071411                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9071411                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     51832935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               51832935                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   1949806336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          1949806336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             1949806336                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         51626914000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy       101294034000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        51099004                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     37477164                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       133487                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     38548732                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        31766893                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     82.407102                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         5446026                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            667194952                       # DTB read hits
system.switch_cpus.dtb.read_misses             363612                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        667558564                       # DTB read accesses
system.switch_cpus.dtb.write_hits           169721348                       # DTB write hits
system.switch_cpus.dtb.write_misses            333649                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       170054997                       # DTB write accesses
system.switch_cpus.dtb.data_hits            836916300                       # DTB hits
system.switch_cpus.dtb.data_misses             697261                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        837613561                       # DTB accesses
system.switch_cpus.itb.fetch_hits           300268359                       # ITB hits
system.switch_cpus.itb.fetch_misses                62                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       300268421                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   17                       # Number of system calls
system.switch_cpus.numCycles               2569739604                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    334489886                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3470715258                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            51099004                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     37212919                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             481736438                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       141258883                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     1362584092                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1052                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         300268359                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      13454321                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2272348551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.527369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.068643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1790612113     78.80%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12457555      0.55%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         19708530      0.87%     80.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         11705757      0.52%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         14848491      0.65%     81.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         12583192      0.55%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6518689      0.29%     82.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          9012478      0.40%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        394901746     17.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2272348551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.019885                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.350610                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        470457495                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1261667487                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         388322349                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      58364391                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       93536828                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      8172233                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           137                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3193817086                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           520                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       93536828                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        542818090                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       678005955                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    177676470                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         366721573                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     413589634                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2979862507                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       6388193                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      146390549                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     245190179                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2726490264                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4542113112                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1217046399                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   3325066713                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1784004519                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        942485730                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     10399744                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           70                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         953887860                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    727182519                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    179253940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      6095350                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2080743                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2549943157                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           99                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2284169419                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     41886325                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    549919756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    675534047                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           38                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2272348551                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.005202                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.416682                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1211301062     53.31%     53.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    457222572     20.12%     73.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    272184209     11.98%     85.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    159474955      7.02%     92.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     90311214      3.97%     96.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     54159429      2.38%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     22842075      1.01%     99.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      3765167      0.17%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1087868      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2272348551                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          107168      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          11601      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          3068      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp         29285      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            41      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult   1002599694     49.36%     49.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv    1014707043     49.96%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10732631      0.53%     99.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2841055      0.14%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      5197188      0.23%      0.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     601094582     26.32%     26.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2859952      0.13%     26.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     26.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    339713008     14.87%     41.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      7841810      0.34%     41.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     13874534      0.61%     42.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    240099042     10.51%     53.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv    198822310      8.70%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    704134325     30.83%     92.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    170532668      7.47%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2284169419                       # Type of FU issued
system.switch_cpus.iq.rate                   0.888872                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt          2031031586                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.889177                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4038753889                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1025721197                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    832327396                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   4874851411                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   2074148391                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1254775386                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      876412549                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      3433591268                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     21566237                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    201962007                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       207559                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6578                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     10777128                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked    142126942                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       93536828                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       205456842                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      18677976                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2561711695                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      8642683                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     727182519                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    179253940                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           65                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       10680785                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        647438                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         6578                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        90752                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        42745                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       133497                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2223739530                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     667558564                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     60429889                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              11768439                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            837613561                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         48119180                       # Number of branches executed
system.switch_cpus.iew.exec_stores          170054997                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.865356                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2087846006                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2087102782                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1155031151                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1301942389                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.812185                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.887160                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    548308971                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           61                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       133353                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2178811723                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.923315                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.141755                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1638732800     75.21%     75.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    177087477      8.13%     83.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    100369789      4.61%     87.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     48621295      2.23%     90.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     28123221      1.29%     91.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     20945743      0.96%     92.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     18024701      0.83%     93.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     12584995      0.58%     93.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    134321702      6.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2178811723                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2011729326                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2011729326                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              693697322                       # Number of memory references committed
system.switch_cpus.commit.loads             525220512                       # Number of loads committed
system.switch_cpus.commit.membars                  22                       # Number of memory barriers committed
system.switch_cpus.commit.branches           47766021                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1241535561                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1225659477                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      5444556                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     134321702                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4602141622                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5213613788                       # The number of ROB writes
system.switch_cpus.timesIdled                 3790003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               297391053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000003                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.284870                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.284870                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.778289                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.778289                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1628772476                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       728964838                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1633599619                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1138014553                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        49120966                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2598638                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               282                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               282                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008606                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008606                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 3569788180                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         24204143.250085                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          24204143.250085                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  21367244                       # number of replacements
system.l2.tags.tagsinuse                 32229.003860                       # Cycle average of tags in use
system.l2.tags.total_refs                    77063223                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21399701                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.601136                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14190.696059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     0.542853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 18029.032839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          8.732110                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.433066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.550202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983551                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data     36439240                       # number of ReadReq hits
system.l2.ReadReq_hits::total                36439240                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         49693917                       # number of Writeback hits
system.l2.Writeback_hits::total              49693917                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data     40419593                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              40419593                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      76858833                       # number of demand (read+write) hits
system.l2.demand_hits::total                 76858833                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     76858833                       # number of overall hits
system.l2.overall_hits::total                76858833                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          345                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     12295455                       # number of ReadReq misses
system.l2.ReadReq_misses::total              12295800                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data      9071411                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             9071411                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          345                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     21366866                       # number of demand (read+write) misses
system.l2.demand_misses::total               21367211                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          345                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     21366866                       # number of overall misses
system.l2.overall_misses::total              21367211                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     24114000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1128122808500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1128146922500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 820467260000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  820467260000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     24114000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1948590068500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1948614182500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     24114000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1948590068500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1948614182500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          345                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     48734695                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            48735040                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     49693917                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          49693917                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     49491004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          49491004                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          345                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     98225699                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             98226044                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          345                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     98225699                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            98226044                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.252294                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.252299                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.183294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.183294                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.217528                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.217531                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.217528                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.217531                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 69895.652174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 91751.204693                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 91750.591462                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90445.384957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90445.384957                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 69895.652174                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 91196.812321                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91196.468388                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 69895.652174                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 91196.812321                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91196.468388                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              9098513                       # number of writebacks
system.l2.writebacks::total                   9098513                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          345                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     12295455                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         12295800                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      9071411                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        9071411                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     21366866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21367211                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     21366866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21367211                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     20154000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 986932801500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 986952955500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 716338737000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 716338737000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     20154000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1703271538500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1703291692500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     20154000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1703271538500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1703291692500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.252294                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.252299                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.183294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.183294                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.217528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.217531                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.217528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.217531                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 58417.391304                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80268.099188                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 80267.486093                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78966.627904                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78966.627904                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 58417.391304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 79715.552973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79715.209088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 58417.391304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 79715.552973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79715.209088                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  7368099656                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           48735040                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          48735040                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         49693917                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         49491004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        49491004                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    246145315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             246146005                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   9466855424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         9466877504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            9466877504                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy       123653897500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            600000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      152301601750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.9                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3569788199                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 7827996.055347                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  7827996.055347                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements               237                       # number of replacements
system.cpu.icache.tags.tagsinuse           932.245799                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1300344270                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1234                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1053763.589951                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   108.323908                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   823.921890                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.105785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.804611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.910396                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    300267824                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       300267824                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    300267824                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        300267824                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    300267824                       # number of overall hits
system.cpu.icache.overall_hits::total       300267824                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          534                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           534                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          534                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            534                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          534                       # number of overall misses
system.cpu.icache.overall_misses::total           534                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     36835500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36835500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     36835500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36835500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     36835500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36835500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    300268358                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    300268358                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    300268358                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    300268358                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    300268358                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    300268358                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 68980.337079                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68980.337079                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 68980.337079                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68980.337079                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 68980.337079                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68980.337079                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          100                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          100                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          189                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          189                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          189                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          189                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          189                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          189                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          345                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          345                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     24461000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24461000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     24461000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24461000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     24461000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24461000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70901.449275                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70901.449275                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 70901.449275                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70901.449275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 70901.449275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70901.449275                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           76                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            6                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.074219                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.005859                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         3569788193                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 15523366.362173                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  15523366.362173                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          98225699                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1018                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           783198845                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          98226717                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.973379                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1014.371361                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     3.628639                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.990597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.003544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    458342181                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       458342181                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    108099204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      108099204                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    566441385                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        566441385                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    566441385                       # number of overall hits
system.cpu.dcache.overall_hits::total       566441385                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     52243385                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      52243385                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     60377584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     60377584                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    112620969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      112620969                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    112620969                       # number of overall misses
system.cpu.dcache.overall_misses::total     112620969                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 1537646585000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1537646585000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1754030775697                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1754030775697                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       166500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       166500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 3291677360697                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3291677360697                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 3291677360697                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3291677360697                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    510585566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    510585566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    168476788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    168476788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    679062354                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    679062354                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    679062354                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    679062354                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.102321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.102321                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.358373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.358373                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.165848                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.165848                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.165848                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.165848                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 29432.368998                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29432.368998                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 29051.026217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29051.026217                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        83250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        83250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 29227.926113                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29227.926113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 29227.926113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29227.926113                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    568447642                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          22933543                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.786735                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     49693917                       # number of writebacks
system.cpu.dcache.writebacks::total          49693917                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3508656                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3508656                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     10886616                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10886616                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     14395272                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14395272                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     14395272                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14395272                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     48734729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     48734729                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     49490968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     49490968                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     98225697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     98225697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     98225697                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     98225697                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1268139862250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1268139862250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 965373216625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 965373216625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       161500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       161500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 2233513078875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2233513078875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 2233513078875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2233513078875                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.095449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.095449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.293755                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.293755                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.144649                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.144649                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.144649                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.144649                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 26021.276578                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26021.276578                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 19506.048389                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19506.048389                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        80750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        80750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22738.582134                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22738.582134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22738.582134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22738.582134                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
