Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 21 18:10:15 2021
| Host         : Allen-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FitBit_timing_summary_routed.rpt -pb FitBit_timing_summary_routed.pb -rpx FitBit_timing_summary_routed.rpx -warn_on_violation
| Design       : FitBit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: display/slowerclk/out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.865     -566.507                    115                 1354        0.155        0.000                      0                 1354        4.500        0.000                       0                   701  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.865     -566.507                    115                 1354        0.155        0.000                      0                 1354        4.500        0.000                       0                   701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          115  Failing Endpoints,  Worst Slack       -9.865ns,  Total Violation     -566.507ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.865ns  (required time - arrival time)
  Source:                 generator/ticks_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.875ns  (logic 9.242ns (46.501%)  route 10.633ns (53.499%))
  Logic Levels:           39  (CARRY4=32 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.567     5.088    generator/CLK_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  generator/ticks_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  generator/ticks_reg[11]_replica/Q
                         net (fo=13, routed)          0.679     6.223    generator/ticks_reg[11]_repN
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.124     6.347 r  generator/seconds[3]_i_797/O
                         net (fo=1, routed)           0.838     7.185    generator/seconds[3]_i_797_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.570 r  generator/seconds_reg[3]_i_783/CO[3]
                         net (fo=1, routed)           0.000     7.570    generator/seconds_reg[3]_i_783_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  generator/seconds_reg[3]_i_766/CO[3]
                         net (fo=1, routed)           0.000     7.684    generator/seconds_reg[3]_i_766_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  generator/seconds_reg[3]_i_726/CO[3]
                         net (fo=1, routed)           0.000     7.798    generator/seconds_reg[3]_i_726_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  generator/seconds_reg[3]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.912    generator/seconds_reg[3]_i_670_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  generator/seconds_reg[3]_i_611/CO[3]
                         net (fo=1, routed)           0.000     8.026    generator/seconds_reg[3]_i_611_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  generator/seconds_reg[3]_i_543/CO[3]
                         net (fo=1, routed)           0.000     8.140    generator/seconds_reg[3]_i_543_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  generator/seconds_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000     8.254    generator/seconds_reg[3]_i_479_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  generator/seconds_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000     8.368    generator/seconds_reg[3]_i_495_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.681 r  generator/seconds_reg[3]_i_431/O[3]
                         net (fo=3, routed)           0.816     9.497    generator/seconds_reg[3]_i_431_n_4
    SLICE_X48Y8          LUT3 (Prop_lut3_I2_O)        0.334     9.831 r  generator/seconds[3]_i_334/O
                         net (fo=1, routed)           0.764    10.594    generator/seconds[3]_i_334_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.181 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.181    generator/seconds_reg[3]_i_258_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.295    generator/seconds_reg[3]_i_185_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.409    generator/seconds_reg[3]_i_112_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.523    generator/seconds_reg[3]_i_71_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  generator/seconds_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.637    generator/seconds_reg[3]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  generator/seconds_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.751    generator/seconds_reg[3]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  generator/seconds_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.865    generator/seconds_reg[7]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.199 r  generator/seconds_reg[11]_i_12/O[1]
                         net (fo=3, routed)           1.242    13.442    generator/seconds_reg[11]_i_12_n_6
    SLICE_X65Y14         LUT3 (Prop_lut3_I2_O)        0.303    13.745 r  generator/seconds[11]_i_7/O
                         net (fo=1, routed)           0.482    14.227    generator/seconds[11]_i_7_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.753 r  generator/seconds_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.753    generator/seconds_reg[11]_i_2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  generator/seconds_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.867    generator/seconds_reg[15]_i_2_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.201 r  generator/seconds_reg[19]_i_2/O[1]
                         net (fo=29, routed)          1.097    16.297    generator/seconds_reg[19]_i_2_n_6
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.303    16.600 r  generator/seconds[31]_i_576/O
                         net (fo=1, routed)           0.816    17.416    generator/seconds[31]_i_576_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.923 r  generator/seconds_reg[31]_i_523/CO[3]
                         net (fo=1, routed)           0.000    17.923    generator/seconds_reg[31]_i_523_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.037 r  generator/seconds_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    18.037    generator/seconds_reg[31]_i_473_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.371 r  generator/seconds_reg[31]_i_423/O[1]
                         net (fo=2, routed)           1.056    19.428    generator/seconds_reg[31]_i_423_n_6
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.303    19.731 r  generator/seconds[31]_i_442/O
                         net (fo=2, routed)           0.886    20.616    generator/seconds[31]_i_442_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.012 r  generator/seconds_reg[31]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.012    generator/seconds_reg[31]_i_391_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.129 r  generator/seconds_reg[31]_i_326/CO[3]
                         net (fo=1, routed)           0.000    21.129    generator/seconds_reg[31]_i_326_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.246 r  generator/seconds_reg[31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    21.246    generator/seconds_reg[31]_i_272_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.569 r  generator/seconds_reg[31]_i_186/O[1]
                         net (fo=3, routed)           0.775    22.344    generator/seconds_reg[31]_i_186_n_6
    SLICE_X61Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.650 r  generator/seconds[31]_i_270/O
                         net (fo=1, routed)           0.000    22.650    generator/seconds[31]_i_270_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.200 r  generator/seconds_reg[31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    23.200    generator/seconds_reg[31]_i_177_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.314 r  generator/seconds_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.314    generator/seconds_reg[31]_i_114_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.428 r  generator/seconds_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.428    generator/seconds_reg[31]_i_39_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.542 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.542    generator/seconds_reg[31]_i_16_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.656 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.183    24.839    generator/seconds_reg[31]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I1_O)        0.124    24.963 r  generator/seconds[1]_i_1/O
                         net (fo=1, routed)           0.000    24.963    generator/seconds0[1]
    SLICE_X61Y23         FDRE                                         r  generator/seconds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.503    14.844    generator/CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  generator/seconds_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)        0.029    15.098    generator/seconds_reg[1]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -24.963    
  -------------------------------------------------------------------
                         slack                                 -9.865    

Slack (VIOLATED) :        -9.782ns  (required time - arrival time)
  Source:                 generator/ticks_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.790ns  (logic 9.242ns (46.701%)  route 10.548ns (53.299%))
  Logic Levels:           39  (CARRY4=32 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.567     5.088    generator/CLK_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  generator/ticks_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  generator/ticks_reg[11]_replica/Q
                         net (fo=13, routed)          0.679     6.223    generator/ticks_reg[11]_repN
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.124     6.347 r  generator/seconds[3]_i_797/O
                         net (fo=1, routed)           0.838     7.185    generator/seconds[3]_i_797_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.570 r  generator/seconds_reg[3]_i_783/CO[3]
                         net (fo=1, routed)           0.000     7.570    generator/seconds_reg[3]_i_783_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  generator/seconds_reg[3]_i_766/CO[3]
                         net (fo=1, routed)           0.000     7.684    generator/seconds_reg[3]_i_766_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  generator/seconds_reg[3]_i_726/CO[3]
                         net (fo=1, routed)           0.000     7.798    generator/seconds_reg[3]_i_726_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  generator/seconds_reg[3]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.912    generator/seconds_reg[3]_i_670_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  generator/seconds_reg[3]_i_611/CO[3]
                         net (fo=1, routed)           0.000     8.026    generator/seconds_reg[3]_i_611_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  generator/seconds_reg[3]_i_543/CO[3]
                         net (fo=1, routed)           0.000     8.140    generator/seconds_reg[3]_i_543_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  generator/seconds_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000     8.254    generator/seconds_reg[3]_i_479_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  generator/seconds_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000     8.368    generator/seconds_reg[3]_i_495_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.681 r  generator/seconds_reg[3]_i_431/O[3]
                         net (fo=3, routed)           0.816     9.497    generator/seconds_reg[3]_i_431_n_4
    SLICE_X48Y8          LUT3 (Prop_lut3_I2_O)        0.334     9.831 r  generator/seconds[3]_i_334/O
                         net (fo=1, routed)           0.764    10.594    generator/seconds[3]_i_334_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.181 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.181    generator/seconds_reg[3]_i_258_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.295    generator/seconds_reg[3]_i_185_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.409    generator/seconds_reg[3]_i_112_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.523    generator/seconds_reg[3]_i_71_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  generator/seconds_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.637    generator/seconds_reg[3]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  generator/seconds_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.751    generator/seconds_reg[3]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  generator/seconds_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.865    generator/seconds_reg[7]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.199 r  generator/seconds_reg[11]_i_12/O[1]
                         net (fo=3, routed)           1.242    13.442    generator/seconds_reg[11]_i_12_n_6
    SLICE_X65Y14         LUT3 (Prop_lut3_I2_O)        0.303    13.745 r  generator/seconds[11]_i_7/O
                         net (fo=1, routed)           0.482    14.227    generator/seconds[11]_i_7_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.753 r  generator/seconds_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.753    generator/seconds_reg[11]_i_2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  generator/seconds_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.867    generator/seconds_reg[15]_i_2_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.201 r  generator/seconds_reg[19]_i_2/O[1]
                         net (fo=29, routed)          1.097    16.297    generator/seconds_reg[19]_i_2_n_6
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.303    16.600 r  generator/seconds[31]_i_576/O
                         net (fo=1, routed)           0.816    17.416    generator/seconds[31]_i_576_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.923 r  generator/seconds_reg[31]_i_523/CO[3]
                         net (fo=1, routed)           0.000    17.923    generator/seconds_reg[31]_i_523_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.037 r  generator/seconds_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    18.037    generator/seconds_reg[31]_i_473_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.371 r  generator/seconds_reg[31]_i_423/O[1]
                         net (fo=2, routed)           1.056    19.428    generator/seconds_reg[31]_i_423_n_6
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.303    19.731 r  generator/seconds[31]_i_442/O
                         net (fo=2, routed)           0.886    20.616    generator/seconds[31]_i_442_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.012 r  generator/seconds_reg[31]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.012    generator/seconds_reg[31]_i_391_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.129 r  generator/seconds_reg[31]_i_326/CO[3]
                         net (fo=1, routed)           0.000    21.129    generator/seconds_reg[31]_i_326_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.246 r  generator/seconds_reg[31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    21.246    generator/seconds_reg[31]_i_272_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.569 r  generator/seconds_reg[31]_i_186/O[1]
                         net (fo=3, routed)           0.775    22.344    generator/seconds_reg[31]_i_186_n_6
    SLICE_X61Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.650 r  generator/seconds[31]_i_270/O
                         net (fo=1, routed)           0.000    22.650    generator/seconds[31]_i_270_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.200 r  generator/seconds_reg[31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    23.200    generator/seconds_reg[31]_i_177_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.314 r  generator/seconds_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.314    generator/seconds_reg[31]_i_114_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.428 r  generator/seconds_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.428    generator/seconds_reg[31]_i_39_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.542 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.542    generator/seconds_reg[31]_i_16_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.656 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.098    24.754    generator/seconds_reg[31]_i_5_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I1_O)        0.124    24.878 r  generator/seconds[22]_i_1/O
                         net (fo=1, routed)           0.000    24.878    generator/seconds0[22]
    SLICE_X61Y24         FDRE                                         r  generator/seconds_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.501    14.842    generator/CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  generator/seconds_reg[22]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDRE (Setup_fdre_C_D)        0.029    15.096    generator/seconds_reg[22]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -24.878    
  -------------------------------------------------------------------
                         slack                                 -9.782    

Slack (VIOLATED) :        -9.764ns  (required time - arrival time)
  Source:                 generator/ticks_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.776ns  (logic 9.242ns (46.734%)  route 10.534ns (53.266%))
  Logic Levels:           39  (CARRY4=32 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.567     5.088    generator/CLK_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  generator/ticks_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  generator/ticks_reg[11]_replica/Q
                         net (fo=13, routed)          0.679     6.223    generator/ticks_reg[11]_repN
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.124     6.347 r  generator/seconds[3]_i_797/O
                         net (fo=1, routed)           0.838     7.185    generator/seconds[3]_i_797_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.570 r  generator/seconds_reg[3]_i_783/CO[3]
                         net (fo=1, routed)           0.000     7.570    generator/seconds_reg[3]_i_783_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  generator/seconds_reg[3]_i_766/CO[3]
                         net (fo=1, routed)           0.000     7.684    generator/seconds_reg[3]_i_766_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  generator/seconds_reg[3]_i_726/CO[3]
                         net (fo=1, routed)           0.000     7.798    generator/seconds_reg[3]_i_726_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  generator/seconds_reg[3]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.912    generator/seconds_reg[3]_i_670_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  generator/seconds_reg[3]_i_611/CO[3]
                         net (fo=1, routed)           0.000     8.026    generator/seconds_reg[3]_i_611_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  generator/seconds_reg[3]_i_543/CO[3]
                         net (fo=1, routed)           0.000     8.140    generator/seconds_reg[3]_i_543_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  generator/seconds_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000     8.254    generator/seconds_reg[3]_i_479_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  generator/seconds_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000     8.368    generator/seconds_reg[3]_i_495_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.681 r  generator/seconds_reg[3]_i_431/O[3]
                         net (fo=3, routed)           0.816     9.497    generator/seconds_reg[3]_i_431_n_4
    SLICE_X48Y8          LUT3 (Prop_lut3_I2_O)        0.334     9.831 r  generator/seconds[3]_i_334/O
                         net (fo=1, routed)           0.764    10.594    generator/seconds[3]_i_334_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.181 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.181    generator/seconds_reg[3]_i_258_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.295    generator/seconds_reg[3]_i_185_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.409    generator/seconds_reg[3]_i_112_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.523    generator/seconds_reg[3]_i_71_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  generator/seconds_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.637    generator/seconds_reg[3]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  generator/seconds_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.751    generator/seconds_reg[3]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  generator/seconds_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.865    generator/seconds_reg[7]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.199 r  generator/seconds_reg[11]_i_12/O[1]
                         net (fo=3, routed)           1.242    13.442    generator/seconds_reg[11]_i_12_n_6
    SLICE_X65Y14         LUT3 (Prop_lut3_I2_O)        0.303    13.745 r  generator/seconds[11]_i_7/O
                         net (fo=1, routed)           0.482    14.227    generator/seconds[11]_i_7_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.753 r  generator/seconds_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.753    generator/seconds_reg[11]_i_2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  generator/seconds_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.867    generator/seconds_reg[15]_i_2_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.201 r  generator/seconds_reg[19]_i_2/O[1]
                         net (fo=29, routed)          1.097    16.297    generator/seconds_reg[19]_i_2_n_6
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.303    16.600 r  generator/seconds[31]_i_576/O
                         net (fo=1, routed)           0.816    17.416    generator/seconds[31]_i_576_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.923 r  generator/seconds_reg[31]_i_523/CO[3]
                         net (fo=1, routed)           0.000    17.923    generator/seconds_reg[31]_i_523_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.037 r  generator/seconds_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    18.037    generator/seconds_reg[31]_i_473_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.371 r  generator/seconds_reg[31]_i_423/O[1]
                         net (fo=2, routed)           1.056    19.428    generator/seconds_reg[31]_i_423_n_6
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.303    19.731 r  generator/seconds[31]_i_442/O
                         net (fo=2, routed)           0.886    20.616    generator/seconds[31]_i_442_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.012 r  generator/seconds_reg[31]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.012    generator/seconds_reg[31]_i_391_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.129 r  generator/seconds_reg[31]_i_326/CO[3]
                         net (fo=1, routed)           0.000    21.129    generator/seconds_reg[31]_i_326_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.246 r  generator/seconds_reg[31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    21.246    generator/seconds_reg[31]_i_272_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.569 r  generator/seconds_reg[31]_i_186/O[1]
                         net (fo=3, routed)           0.775    22.344    generator/seconds_reg[31]_i_186_n_6
    SLICE_X61Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.650 r  generator/seconds[31]_i_270/O
                         net (fo=1, routed)           0.000    22.650    generator/seconds[31]_i_270_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.200 r  generator/seconds_reg[31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    23.200    generator/seconds_reg[31]_i_177_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.314 r  generator/seconds_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.314    generator/seconds_reg[31]_i_114_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.428 r  generator/seconds_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.428    generator/seconds_reg[31]_i_39_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.542 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.542    generator/seconds_reg[31]_i_16_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.656 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.084    24.740    generator/seconds_reg[31]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I1_O)        0.124    24.864 r  generator/seconds[20]_i_1/O
                         net (fo=1, routed)           0.000    24.864    generator/seconds0[20]
    SLICE_X61Y23         FDRE                                         r  generator/seconds_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.503    14.844    generator/CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  generator/seconds_reg[20]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)        0.031    15.100    generator/seconds_reg[20]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -24.864    
  -------------------------------------------------------------------
                         slack                                 -9.764    

Slack (VIOLATED) :        -9.739ns  (required time - arrival time)
  Source:                 generator/ticks_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.797ns  (logic 9.242ns (46.684%)  route 10.555ns (53.316%))
  Logic Levels:           39  (CARRY4=32 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.567     5.088    generator/CLK_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  generator/ticks_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  generator/ticks_reg[11]_replica/Q
                         net (fo=13, routed)          0.679     6.223    generator/ticks_reg[11]_repN
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.124     6.347 r  generator/seconds[3]_i_797/O
                         net (fo=1, routed)           0.838     7.185    generator/seconds[3]_i_797_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.570 r  generator/seconds_reg[3]_i_783/CO[3]
                         net (fo=1, routed)           0.000     7.570    generator/seconds_reg[3]_i_783_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  generator/seconds_reg[3]_i_766/CO[3]
                         net (fo=1, routed)           0.000     7.684    generator/seconds_reg[3]_i_766_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  generator/seconds_reg[3]_i_726/CO[3]
                         net (fo=1, routed)           0.000     7.798    generator/seconds_reg[3]_i_726_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  generator/seconds_reg[3]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.912    generator/seconds_reg[3]_i_670_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  generator/seconds_reg[3]_i_611/CO[3]
                         net (fo=1, routed)           0.000     8.026    generator/seconds_reg[3]_i_611_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  generator/seconds_reg[3]_i_543/CO[3]
                         net (fo=1, routed)           0.000     8.140    generator/seconds_reg[3]_i_543_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  generator/seconds_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000     8.254    generator/seconds_reg[3]_i_479_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  generator/seconds_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000     8.368    generator/seconds_reg[3]_i_495_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.681 r  generator/seconds_reg[3]_i_431/O[3]
                         net (fo=3, routed)           0.816     9.497    generator/seconds_reg[3]_i_431_n_4
    SLICE_X48Y8          LUT3 (Prop_lut3_I2_O)        0.334     9.831 r  generator/seconds[3]_i_334/O
                         net (fo=1, routed)           0.764    10.594    generator/seconds[3]_i_334_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.181 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.181    generator/seconds_reg[3]_i_258_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.295    generator/seconds_reg[3]_i_185_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.409    generator/seconds_reg[3]_i_112_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.523    generator/seconds_reg[3]_i_71_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  generator/seconds_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.637    generator/seconds_reg[3]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  generator/seconds_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.751    generator/seconds_reg[3]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  generator/seconds_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.865    generator/seconds_reg[7]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.199 r  generator/seconds_reg[11]_i_12/O[1]
                         net (fo=3, routed)           1.242    13.442    generator/seconds_reg[11]_i_12_n_6
    SLICE_X65Y14         LUT3 (Prop_lut3_I2_O)        0.303    13.745 r  generator/seconds[11]_i_7/O
                         net (fo=1, routed)           0.482    14.227    generator/seconds[11]_i_7_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.753 r  generator/seconds_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.753    generator/seconds_reg[11]_i_2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  generator/seconds_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.867    generator/seconds_reg[15]_i_2_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.201 r  generator/seconds_reg[19]_i_2/O[1]
                         net (fo=29, routed)          1.097    16.297    generator/seconds_reg[19]_i_2_n_6
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.303    16.600 r  generator/seconds[31]_i_576/O
                         net (fo=1, routed)           0.816    17.416    generator/seconds[31]_i_576_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.923 r  generator/seconds_reg[31]_i_523/CO[3]
                         net (fo=1, routed)           0.000    17.923    generator/seconds_reg[31]_i_523_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.037 r  generator/seconds_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    18.037    generator/seconds_reg[31]_i_473_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.371 r  generator/seconds_reg[31]_i_423/O[1]
                         net (fo=2, routed)           1.056    19.428    generator/seconds_reg[31]_i_423_n_6
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.303    19.731 r  generator/seconds[31]_i_442/O
                         net (fo=2, routed)           0.886    20.616    generator/seconds[31]_i_442_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.012 r  generator/seconds_reg[31]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.012    generator/seconds_reg[31]_i_391_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.129 r  generator/seconds_reg[31]_i_326/CO[3]
                         net (fo=1, routed)           0.000    21.129    generator/seconds_reg[31]_i_326_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.246 r  generator/seconds_reg[31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    21.246    generator/seconds_reg[31]_i_272_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.569 r  generator/seconds_reg[31]_i_186/O[1]
                         net (fo=3, routed)           0.775    22.344    generator/seconds_reg[31]_i_186_n_6
    SLICE_X61Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.650 r  generator/seconds[31]_i_270/O
                         net (fo=1, routed)           0.000    22.650    generator/seconds[31]_i_270_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.200 r  generator/seconds_reg[31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    23.200    generator/seconds_reg[31]_i_177_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.314 r  generator/seconds_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.314    generator/seconds_reg[31]_i_114_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.428 r  generator/seconds_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.428    generator/seconds_reg[31]_i_39_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.542 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.542    generator/seconds_reg[31]_i_16_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.656 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.105    24.761    generator/seconds_reg[31]_i_5_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I1_O)        0.124    24.885 r  generator/seconds[4]_i_1/O
                         net (fo=1, routed)           0.000    24.885    generator/seconds0[4]
    SLICE_X60Y24         FDRE                                         r  generator/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.501    14.842    generator/CLK_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  generator/seconds_reg[4]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)        0.079    15.146    generator/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -24.885    
  -------------------------------------------------------------------
                         slack                                 -9.739    

Slack (VIOLATED) :        -9.692ns  (required time - arrival time)
  Source:                 generator/ticks_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.750ns  (logic 9.242ns (46.795%)  route 10.508ns (53.205%))
  Logic Levels:           39  (CARRY4=32 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.567     5.088    generator/CLK_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  generator/ticks_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  generator/ticks_reg[11]_replica/Q
                         net (fo=13, routed)          0.679     6.223    generator/ticks_reg[11]_repN
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.124     6.347 r  generator/seconds[3]_i_797/O
                         net (fo=1, routed)           0.838     7.185    generator/seconds[3]_i_797_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.570 r  generator/seconds_reg[3]_i_783/CO[3]
                         net (fo=1, routed)           0.000     7.570    generator/seconds_reg[3]_i_783_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  generator/seconds_reg[3]_i_766/CO[3]
                         net (fo=1, routed)           0.000     7.684    generator/seconds_reg[3]_i_766_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  generator/seconds_reg[3]_i_726/CO[3]
                         net (fo=1, routed)           0.000     7.798    generator/seconds_reg[3]_i_726_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  generator/seconds_reg[3]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.912    generator/seconds_reg[3]_i_670_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  generator/seconds_reg[3]_i_611/CO[3]
                         net (fo=1, routed)           0.000     8.026    generator/seconds_reg[3]_i_611_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  generator/seconds_reg[3]_i_543/CO[3]
                         net (fo=1, routed)           0.000     8.140    generator/seconds_reg[3]_i_543_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  generator/seconds_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000     8.254    generator/seconds_reg[3]_i_479_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  generator/seconds_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000     8.368    generator/seconds_reg[3]_i_495_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.681 r  generator/seconds_reg[3]_i_431/O[3]
                         net (fo=3, routed)           0.816     9.497    generator/seconds_reg[3]_i_431_n_4
    SLICE_X48Y8          LUT3 (Prop_lut3_I2_O)        0.334     9.831 r  generator/seconds[3]_i_334/O
                         net (fo=1, routed)           0.764    10.594    generator/seconds[3]_i_334_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.181 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.181    generator/seconds_reg[3]_i_258_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.295    generator/seconds_reg[3]_i_185_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.409    generator/seconds_reg[3]_i_112_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.523    generator/seconds_reg[3]_i_71_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  generator/seconds_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.637    generator/seconds_reg[3]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  generator/seconds_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.751    generator/seconds_reg[3]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  generator/seconds_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.865    generator/seconds_reg[7]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.199 r  generator/seconds_reg[11]_i_12/O[1]
                         net (fo=3, routed)           1.242    13.442    generator/seconds_reg[11]_i_12_n_6
    SLICE_X65Y14         LUT3 (Prop_lut3_I2_O)        0.303    13.745 r  generator/seconds[11]_i_7/O
                         net (fo=1, routed)           0.482    14.227    generator/seconds[11]_i_7_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.753 r  generator/seconds_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.753    generator/seconds_reg[11]_i_2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  generator/seconds_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.867    generator/seconds_reg[15]_i_2_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.201 r  generator/seconds_reg[19]_i_2/O[1]
                         net (fo=29, routed)          1.097    16.297    generator/seconds_reg[19]_i_2_n_6
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.303    16.600 r  generator/seconds[31]_i_576/O
                         net (fo=1, routed)           0.816    17.416    generator/seconds[31]_i_576_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.923 r  generator/seconds_reg[31]_i_523/CO[3]
                         net (fo=1, routed)           0.000    17.923    generator/seconds_reg[31]_i_523_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.037 r  generator/seconds_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    18.037    generator/seconds_reg[31]_i_473_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.371 r  generator/seconds_reg[31]_i_423/O[1]
                         net (fo=2, routed)           1.056    19.428    generator/seconds_reg[31]_i_423_n_6
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.303    19.731 r  generator/seconds[31]_i_442/O
                         net (fo=2, routed)           0.886    20.616    generator/seconds[31]_i_442_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.012 r  generator/seconds_reg[31]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.012    generator/seconds_reg[31]_i_391_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.129 r  generator/seconds_reg[31]_i_326/CO[3]
                         net (fo=1, routed)           0.000    21.129    generator/seconds_reg[31]_i_326_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.246 r  generator/seconds_reg[31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    21.246    generator/seconds_reg[31]_i_272_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.569 r  generator/seconds_reg[31]_i_186/O[1]
                         net (fo=3, routed)           0.775    22.344    generator/seconds_reg[31]_i_186_n_6
    SLICE_X61Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.650 r  generator/seconds[31]_i_270/O
                         net (fo=1, routed)           0.000    22.650    generator/seconds[31]_i_270_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.200 r  generator/seconds_reg[31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    23.200    generator/seconds_reg[31]_i_177_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.314 r  generator/seconds_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.314    generator/seconds_reg[31]_i_114_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.428 r  generator/seconds_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.428    generator/seconds_reg[31]_i_39_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.542 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.542    generator/seconds_reg[31]_i_16_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.656 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.058    24.714    generator/seconds_reg[31]_i_5_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I1_O)        0.124    24.838 r  generator/seconds[28]_i_1/O
                         net (fo=1, routed)           0.000    24.838    generator/seconds0[28]
    SLICE_X60Y23         FDRE                                         r  generator/seconds_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.503    14.844    generator/CLK_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  generator/seconds_reg[28]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDRE (Setup_fdre_C_D)        0.077    15.146    generator/seconds_reg[28]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -24.838    
  -------------------------------------------------------------------
                         slack                                 -9.692    

Slack (VIOLATED) :        -9.690ns  (required time - arrival time)
  Source:                 generator/ticks_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.700ns  (logic 9.242ns (46.914%)  route 10.458ns (53.086%))
  Logic Levels:           39  (CARRY4=32 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.567     5.088    generator/CLK_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  generator/ticks_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  generator/ticks_reg[11]_replica/Q
                         net (fo=13, routed)          0.679     6.223    generator/ticks_reg[11]_repN
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.124     6.347 r  generator/seconds[3]_i_797/O
                         net (fo=1, routed)           0.838     7.185    generator/seconds[3]_i_797_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.570 r  generator/seconds_reg[3]_i_783/CO[3]
                         net (fo=1, routed)           0.000     7.570    generator/seconds_reg[3]_i_783_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  generator/seconds_reg[3]_i_766/CO[3]
                         net (fo=1, routed)           0.000     7.684    generator/seconds_reg[3]_i_766_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  generator/seconds_reg[3]_i_726/CO[3]
                         net (fo=1, routed)           0.000     7.798    generator/seconds_reg[3]_i_726_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  generator/seconds_reg[3]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.912    generator/seconds_reg[3]_i_670_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  generator/seconds_reg[3]_i_611/CO[3]
                         net (fo=1, routed)           0.000     8.026    generator/seconds_reg[3]_i_611_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  generator/seconds_reg[3]_i_543/CO[3]
                         net (fo=1, routed)           0.000     8.140    generator/seconds_reg[3]_i_543_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  generator/seconds_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000     8.254    generator/seconds_reg[3]_i_479_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  generator/seconds_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000     8.368    generator/seconds_reg[3]_i_495_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.681 r  generator/seconds_reg[3]_i_431/O[3]
                         net (fo=3, routed)           0.816     9.497    generator/seconds_reg[3]_i_431_n_4
    SLICE_X48Y8          LUT3 (Prop_lut3_I2_O)        0.334     9.831 r  generator/seconds[3]_i_334/O
                         net (fo=1, routed)           0.764    10.594    generator/seconds[3]_i_334_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.181 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.181    generator/seconds_reg[3]_i_258_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.295    generator/seconds_reg[3]_i_185_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.409    generator/seconds_reg[3]_i_112_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.523    generator/seconds_reg[3]_i_71_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  generator/seconds_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.637    generator/seconds_reg[3]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  generator/seconds_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.751    generator/seconds_reg[3]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  generator/seconds_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.865    generator/seconds_reg[7]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.199 r  generator/seconds_reg[11]_i_12/O[1]
                         net (fo=3, routed)           1.242    13.442    generator/seconds_reg[11]_i_12_n_6
    SLICE_X65Y14         LUT3 (Prop_lut3_I2_O)        0.303    13.745 r  generator/seconds[11]_i_7/O
                         net (fo=1, routed)           0.482    14.227    generator/seconds[11]_i_7_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.753 r  generator/seconds_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.753    generator/seconds_reg[11]_i_2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  generator/seconds_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.867    generator/seconds_reg[15]_i_2_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.201 r  generator/seconds_reg[19]_i_2/O[1]
                         net (fo=29, routed)          1.097    16.297    generator/seconds_reg[19]_i_2_n_6
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.303    16.600 r  generator/seconds[31]_i_576/O
                         net (fo=1, routed)           0.816    17.416    generator/seconds[31]_i_576_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.923 r  generator/seconds_reg[31]_i_523/CO[3]
                         net (fo=1, routed)           0.000    17.923    generator/seconds_reg[31]_i_523_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.037 r  generator/seconds_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    18.037    generator/seconds_reg[31]_i_473_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.371 r  generator/seconds_reg[31]_i_423/O[1]
                         net (fo=2, routed)           1.056    19.428    generator/seconds_reg[31]_i_423_n_6
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.303    19.731 r  generator/seconds[31]_i_442/O
                         net (fo=2, routed)           0.886    20.616    generator/seconds[31]_i_442_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.012 r  generator/seconds_reg[31]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.012    generator/seconds_reg[31]_i_391_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.129 r  generator/seconds_reg[31]_i_326/CO[3]
                         net (fo=1, routed)           0.000    21.129    generator/seconds_reg[31]_i_326_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.246 r  generator/seconds_reg[31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    21.246    generator/seconds_reg[31]_i_272_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.569 r  generator/seconds_reg[31]_i_186/O[1]
                         net (fo=3, routed)           0.775    22.344    generator/seconds_reg[31]_i_186_n_6
    SLICE_X61Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.650 r  generator/seconds[31]_i_270/O
                         net (fo=1, routed)           0.000    22.650    generator/seconds[31]_i_270_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.200 r  generator/seconds_reg[31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    23.200    generator/seconds_reg[31]_i_177_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.314 r  generator/seconds_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.314    generator/seconds_reg[31]_i_114_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.428 r  generator/seconds_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.428    generator/seconds_reg[31]_i_39_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.542 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.542    generator/seconds_reg[31]_i_16_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.656 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.008    24.664    generator/seconds_reg[31]_i_5_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I1_O)        0.124    24.788 r  generator/seconds[23]_i_1/O
                         net (fo=1, routed)           0.000    24.788    generator/seconds0[23]
    SLICE_X61Y24         FDRE                                         r  generator/seconds_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.501    14.842    generator/CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  generator/seconds_reg[23]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDRE (Setup_fdre_C_D)        0.031    15.098    generator/seconds_reg[23]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -24.788    
  -------------------------------------------------------------------
                         slack                                 -9.690    

Slack (VIOLATED) :        -9.685ns  (required time - arrival time)
  Source:                 generator/ticks_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.747ns  (logic 9.242ns (46.802%)  route 10.505ns (53.198%))
  Logic Levels:           39  (CARRY4=32 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.567     5.088    generator/CLK_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  generator/ticks_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  generator/ticks_reg[11]_replica/Q
                         net (fo=13, routed)          0.679     6.223    generator/ticks_reg[11]_repN
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.124     6.347 r  generator/seconds[3]_i_797/O
                         net (fo=1, routed)           0.838     7.185    generator/seconds[3]_i_797_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.570 r  generator/seconds_reg[3]_i_783/CO[3]
                         net (fo=1, routed)           0.000     7.570    generator/seconds_reg[3]_i_783_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  generator/seconds_reg[3]_i_766/CO[3]
                         net (fo=1, routed)           0.000     7.684    generator/seconds_reg[3]_i_766_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  generator/seconds_reg[3]_i_726/CO[3]
                         net (fo=1, routed)           0.000     7.798    generator/seconds_reg[3]_i_726_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  generator/seconds_reg[3]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.912    generator/seconds_reg[3]_i_670_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  generator/seconds_reg[3]_i_611/CO[3]
                         net (fo=1, routed)           0.000     8.026    generator/seconds_reg[3]_i_611_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  generator/seconds_reg[3]_i_543/CO[3]
                         net (fo=1, routed)           0.000     8.140    generator/seconds_reg[3]_i_543_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  generator/seconds_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000     8.254    generator/seconds_reg[3]_i_479_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  generator/seconds_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000     8.368    generator/seconds_reg[3]_i_495_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.681 r  generator/seconds_reg[3]_i_431/O[3]
                         net (fo=3, routed)           0.816     9.497    generator/seconds_reg[3]_i_431_n_4
    SLICE_X48Y8          LUT3 (Prop_lut3_I2_O)        0.334     9.831 r  generator/seconds[3]_i_334/O
                         net (fo=1, routed)           0.764    10.594    generator/seconds[3]_i_334_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.181 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.181    generator/seconds_reg[3]_i_258_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.295    generator/seconds_reg[3]_i_185_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.409    generator/seconds_reg[3]_i_112_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.523    generator/seconds_reg[3]_i_71_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  generator/seconds_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.637    generator/seconds_reg[3]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  generator/seconds_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.751    generator/seconds_reg[3]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  generator/seconds_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.865    generator/seconds_reg[7]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.199 r  generator/seconds_reg[11]_i_12/O[1]
                         net (fo=3, routed)           1.242    13.442    generator/seconds_reg[11]_i_12_n_6
    SLICE_X65Y14         LUT3 (Prop_lut3_I2_O)        0.303    13.745 r  generator/seconds[11]_i_7/O
                         net (fo=1, routed)           0.482    14.227    generator/seconds[11]_i_7_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.753 r  generator/seconds_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.753    generator/seconds_reg[11]_i_2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  generator/seconds_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.867    generator/seconds_reg[15]_i_2_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.201 r  generator/seconds_reg[19]_i_2/O[1]
                         net (fo=29, routed)          1.097    16.297    generator/seconds_reg[19]_i_2_n_6
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.303    16.600 r  generator/seconds[31]_i_576/O
                         net (fo=1, routed)           0.816    17.416    generator/seconds[31]_i_576_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.923 r  generator/seconds_reg[31]_i_523/CO[3]
                         net (fo=1, routed)           0.000    17.923    generator/seconds_reg[31]_i_523_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.037 r  generator/seconds_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    18.037    generator/seconds_reg[31]_i_473_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.371 r  generator/seconds_reg[31]_i_423/O[1]
                         net (fo=2, routed)           1.056    19.428    generator/seconds_reg[31]_i_423_n_6
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.303    19.731 r  generator/seconds[31]_i_442/O
                         net (fo=2, routed)           0.886    20.616    generator/seconds[31]_i_442_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.012 r  generator/seconds_reg[31]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.012    generator/seconds_reg[31]_i_391_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.129 r  generator/seconds_reg[31]_i_326/CO[3]
                         net (fo=1, routed)           0.000    21.129    generator/seconds_reg[31]_i_326_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.246 r  generator/seconds_reg[31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    21.246    generator/seconds_reg[31]_i_272_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.569 r  generator/seconds_reg[31]_i_186/O[1]
                         net (fo=3, routed)           0.775    22.344    generator/seconds_reg[31]_i_186_n_6
    SLICE_X61Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.650 r  generator/seconds[31]_i_270/O
                         net (fo=1, routed)           0.000    22.650    generator/seconds[31]_i_270_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.200 r  generator/seconds_reg[31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    23.200    generator/seconds_reg[31]_i_177_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.314 r  generator/seconds_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.314    generator/seconds_reg[31]_i_114_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.428 r  generator/seconds_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.428    generator/seconds_reg[31]_i_39_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.542 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.542    generator/seconds_reg[31]_i_16_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.656 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.055    24.711    generator/seconds_reg[31]_i_5_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I1_O)        0.124    24.835 r  generator/seconds[29]_i_1/O
                         net (fo=1, routed)           0.000    24.835    generator/seconds0[29]
    SLICE_X60Y23         FDRE                                         r  generator/seconds_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.503    14.844    generator/CLK_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  generator/seconds_reg[29]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDRE (Setup_fdre_C_D)        0.081    15.150    generator/seconds_reg[29]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -24.835    
  -------------------------------------------------------------------
                         slack                                 -9.685    

Slack (VIOLATED) :        -9.678ns  (required time - arrival time)
  Source:                 generator/ticks_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.689ns  (logic 9.242ns (46.940%)  route 10.447ns (53.060%))
  Logic Levels:           39  (CARRY4=32 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.567     5.088    generator/CLK_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  generator/ticks_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  generator/ticks_reg[11]_replica/Q
                         net (fo=13, routed)          0.679     6.223    generator/ticks_reg[11]_repN
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.124     6.347 r  generator/seconds[3]_i_797/O
                         net (fo=1, routed)           0.838     7.185    generator/seconds[3]_i_797_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.570 r  generator/seconds_reg[3]_i_783/CO[3]
                         net (fo=1, routed)           0.000     7.570    generator/seconds_reg[3]_i_783_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  generator/seconds_reg[3]_i_766/CO[3]
                         net (fo=1, routed)           0.000     7.684    generator/seconds_reg[3]_i_766_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  generator/seconds_reg[3]_i_726/CO[3]
                         net (fo=1, routed)           0.000     7.798    generator/seconds_reg[3]_i_726_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  generator/seconds_reg[3]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.912    generator/seconds_reg[3]_i_670_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  generator/seconds_reg[3]_i_611/CO[3]
                         net (fo=1, routed)           0.000     8.026    generator/seconds_reg[3]_i_611_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  generator/seconds_reg[3]_i_543/CO[3]
                         net (fo=1, routed)           0.000     8.140    generator/seconds_reg[3]_i_543_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  generator/seconds_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000     8.254    generator/seconds_reg[3]_i_479_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  generator/seconds_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000     8.368    generator/seconds_reg[3]_i_495_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.681 r  generator/seconds_reg[3]_i_431/O[3]
                         net (fo=3, routed)           0.816     9.497    generator/seconds_reg[3]_i_431_n_4
    SLICE_X48Y8          LUT3 (Prop_lut3_I2_O)        0.334     9.831 r  generator/seconds[3]_i_334/O
                         net (fo=1, routed)           0.764    10.594    generator/seconds[3]_i_334_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.181 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.181    generator/seconds_reg[3]_i_258_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.295    generator/seconds_reg[3]_i_185_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.409    generator/seconds_reg[3]_i_112_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.523    generator/seconds_reg[3]_i_71_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  generator/seconds_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.637    generator/seconds_reg[3]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  generator/seconds_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.751    generator/seconds_reg[3]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  generator/seconds_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.865    generator/seconds_reg[7]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.199 r  generator/seconds_reg[11]_i_12/O[1]
                         net (fo=3, routed)           1.242    13.442    generator/seconds_reg[11]_i_12_n_6
    SLICE_X65Y14         LUT3 (Prop_lut3_I2_O)        0.303    13.745 r  generator/seconds[11]_i_7/O
                         net (fo=1, routed)           0.482    14.227    generator/seconds[11]_i_7_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.753 r  generator/seconds_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.753    generator/seconds_reg[11]_i_2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  generator/seconds_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.867    generator/seconds_reg[15]_i_2_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.201 r  generator/seconds_reg[19]_i_2/O[1]
                         net (fo=29, routed)          1.097    16.297    generator/seconds_reg[19]_i_2_n_6
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.303    16.600 r  generator/seconds[31]_i_576/O
                         net (fo=1, routed)           0.816    17.416    generator/seconds[31]_i_576_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.923 r  generator/seconds_reg[31]_i_523/CO[3]
                         net (fo=1, routed)           0.000    17.923    generator/seconds_reg[31]_i_523_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.037 r  generator/seconds_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    18.037    generator/seconds_reg[31]_i_473_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.371 r  generator/seconds_reg[31]_i_423/O[1]
                         net (fo=2, routed)           1.056    19.428    generator/seconds_reg[31]_i_423_n_6
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.303    19.731 r  generator/seconds[31]_i_442/O
                         net (fo=2, routed)           0.886    20.616    generator/seconds[31]_i_442_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.012 r  generator/seconds_reg[31]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.012    generator/seconds_reg[31]_i_391_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.129 r  generator/seconds_reg[31]_i_326/CO[3]
                         net (fo=1, routed)           0.000    21.129    generator/seconds_reg[31]_i_326_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.246 r  generator/seconds_reg[31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    21.246    generator/seconds_reg[31]_i_272_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.569 r  generator/seconds_reg[31]_i_186/O[1]
                         net (fo=3, routed)           0.775    22.344    generator/seconds_reg[31]_i_186_n_6
    SLICE_X61Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.650 r  generator/seconds[31]_i_270/O
                         net (fo=1, routed)           0.000    22.650    generator/seconds[31]_i_270_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.200 r  generator/seconds_reg[31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    23.200    generator/seconds_reg[31]_i_177_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.314 r  generator/seconds_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.314    generator/seconds_reg[31]_i_114_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.428 r  generator/seconds_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.428    generator/seconds_reg[31]_i_39_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.542 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.542    generator/seconds_reg[31]_i_16_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.656 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          0.997    24.653    generator/seconds_reg[31]_i_5_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I1_O)        0.124    24.777 r  generator/seconds[10]_i_1/O
                         net (fo=1, routed)           0.000    24.777    generator/seconds0[10]
    SLICE_X61Y22         FDRE                                         r  generator/seconds_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.504    14.845    generator/CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  generator/seconds_reg[10]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)        0.029    15.099    generator/seconds_reg[10]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -24.777    
  -------------------------------------------------------------------
                         slack                                 -9.678    

Slack (VIOLATED) :        -9.656ns  (required time - arrival time)
  Source:                 generator/ticks_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.669ns  (logic 9.242ns (46.986%)  route 10.427ns (53.014%))
  Logic Levels:           39  (CARRY4=32 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.567     5.088    generator/CLK_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  generator/ticks_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  generator/ticks_reg[11]_replica/Q
                         net (fo=13, routed)          0.679     6.223    generator/ticks_reg[11]_repN
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.124     6.347 r  generator/seconds[3]_i_797/O
                         net (fo=1, routed)           0.838     7.185    generator/seconds[3]_i_797_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.570 r  generator/seconds_reg[3]_i_783/CO[3]
                         net (fo=1, routed)           0.000     7.570    generator/seconds_reg[3]_i_783_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  generator/seconds_reg[3]_i_766/CO[3]
                         net (fo=1, routed)           0.000     7.684    generator/seconds_reg[3]_i_766_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  generator/seconds_reg[3]_i_726/CO[3]
                         net (fo=1, routed)           0.000     7.798    generator/seconds_reg[3]_i_726_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  generator/seconds_reg[3]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.912    generator/seconds_reg[3]_i_670_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  generator/seconds_reg[3]_i_611/CO[3]
                         net (fo=1, routed)           0.000     8.026    generator/seconds_reg[3]_i_611_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  generator/seconds_reg[3]_i_543/CO[3]
                         net (fo=1, routed)           0.000     8.140    generator/seconds_reg[3]_i_543_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  generator/seconds_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000     8.254    generator/seconds_reg[3]_i_479_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  generator/seconds_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000     8.368    generator/seconds_reg[3]_i_495_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.681 r  generator/seconds_reg[3]_i_431/O[3]
                         net (fo=3, routed)           0.816     9.497    generator/seconds_reg[3]_i_431_n_4
    SLICE_X48Y8          LUT3 (Prop_lut3_I2_O)        0.334     9.831 r  generator/seconds[3]_i_334/O
                         net (fo=1, routed)           0.764    10.594    generator/seconds[3]_i_334_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.181 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.181    generator/seconds_reg[3]_i_258_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.295    generator/seconds_reg[3]_i_185_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.409    generator/seconds_reg[3]_i_112_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.523    generator/seconds_reg[3]_i_71_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  generator/seconds_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.637    generator/seconds_reg[3]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  generator/seconds_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.751    generator/seconds_reg[3]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  generator/seconds_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.865    generator/seconds_reg[7]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.199 r  generator/seconds_reg[11]_i_12/O[1]
                         net (fo=3, routed)           1.242    13.442    generator/seconds_reg[11]_i_12_n_6
    SLICE_X65Y14         LUT3 (Prop_lut3_I2_O)        0.303    13.745 r  generator/seconds[11]_i_7/O
                         net (fo=1, routed)           0.482    14.227    generator/seconds[11]_i_7_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.753 r  generator/seconds_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.753    generator/seconds_reg[11]_i_2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  generator/seconds_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.867    generator/seconds_reg[15]_i_2_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.201 r  generator/seconds_reg[19]_i_2/O[1]
                         net (fo=29, routed)          1.097    16.297    generator/seconds_reg[19]_i_2_n_6
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.303    16.600 r  generator/seconds[31]_i_576/O
                         net (fo=1, routed)           0.816    17.416    generator/seconds[31]_i_576_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.923 r  generator/seconds_reg[31]_i_523/CO[3]
                         net (fo=1, routed)           0.000    17.923    generator/seconds_reg[31]_i_523_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.037 r  generator/seconds_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    18.037    generator/seconds_reg[31]_i_473_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.371 r  generator/seconds_reg[31]_i_423/O[1]
                         net (fo=2, routed)           1.056    19.428    generator/seconds_reg[31]_i_423_n_6
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.303    19.731 r  generator/seconds[31]_i_442/O
                         net (fo=2, routed)           0.886    20.616    generator/seconds[31]_i_442_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.012 r  generator/seconds_reg[31]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.012    generator/seconds_reg[31]_i_391_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.129 r  generator/seconds_reg[31]_i_326/CO[3]
                         net (fo=1, routed)           0.000    21.129    generator/seconds_reg[31]_i_326_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.246 r  generator/seconds_reg[31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    21.246    generator/seconds_reg[31]_i_272_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.569 r  generator/seconds_reg[31]_i_186/O[1]
                         net (fo=3, routed)           0.775    22.344    generator/seconds_reg[31]_i_186_n_6
    SLICE_X61Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.650 r  generator/seconds[31]_i_270/O
                         net (fo=1, routed)           0.000    22.650    generator/seconds[31]_i_270_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.200 r  generator/seconds_reg[31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    23.200    generator/seconds_reg[31]_i_177_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.314 r  generator/seconds_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.314    generator/seconds_reg[31]_i_114_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.428 r  generator/seconds_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.428    generator/seconds_reg[31]_i_39_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.542 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.542    generator/seconds_reg[31]_i_16_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.656 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          0.978    24.634    generator/seconds_reg[31]_i_5_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.124    24.758 r  generator/seconds[12]_i_1/O
                         net (fo=1, routed)           0.000    24.758    generator/seconds0[12]
    SLICE_X63Y22         FDRE                                         r  generator/seconds_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.505    14.846    generator/CLK_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  generator/seconds_reg[12]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y22         FDRE (Setup_fdre_C_D)        0.031    15.102    generator/seconds_reg[12]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -24.758    
  -------------------------------------------------------------------
                         slack                                 -9.656    

Slack (VIOLATED) :        -9.646ns  (required time - arrival time)
  Source:                 generator/ticks_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.659ns  (logic 9.242ns (47.012%)  route 10.417ns (52.988%))
  Logic Levels:           39  (CARRY4=32 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.567     5.088    generator/CLK_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  generator/ticks_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  generator/ticks_reg[11]_replica/Q
                         net (fo=13, routed)          0.679     6.223    generator/ticks_reg[11]_repN
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.124     6.347 r  generator/seconds[3]_i_797/O
                         net (fo=1, routed)           0.838     7.185    generator/seconds[3]_i_797_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.570 r  generator/seconds_reg[3]_i_783/CO[3]
                         net (fo=1, routed)           0.000     7.570    generator/seconds_reg[3]_i_783_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  generator/seconds_reg[3]_i_766/CO[3]
                         net (fo=1, routed)           0.000     7.684    generator/seconds_reg[3]_i_766_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  generator/seconds_reg[3]_i_726/CO[3]
                         net (fo=1, routed)           0.000     7.798    generator/seconds_reg[3]_i_726_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  generator/seconds_reg[3]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.912    generator/seconds_reg[3]_i_670_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  generator/seconds_reg[3]_i_611/CO[3]
                         net (fo=1, routed)           0.000     8.026    generator/seconds_reg[3]_i_611_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  generator/seconds_reg[3]_i_543/CO[3]
                         net (fo=1, routed)           0.000     8.140    generator/seconds_reg[3]_i_543_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  generator/seconds_reg[3]_i_479/CO[3]
                         net (fo=1, routed)           0.000     8.254    generator/seconds_reg[3]_i_479_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  generator/seconds_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000     8.368    generator/seconds_reg[3]_i_495_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.681 r  generator/seconds_reg[3]_i_431/O[3]
                         net (fo=3, routed)           0.816     9.497    generator/seconds_reg[3]_i_431_n_4
    SLICE_X48Y8          LUT3 (Prop_lut3_I2_O)        0.334     9.831 r  generator/seconds[3]_i_334/O
                         net (fo=1, routed)           0.764    10.594    generator/seconds[3]_i_334_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.181 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.181    generator/seconds_reg[3]_i_258_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.295    generator/seconds_reg[3]_i_185_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.409    generator/seconds_reg[3]_i_112_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.523    generator/seconds_reg[3]_i_71_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  generator/seconds_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.637    generator/seconds_reg[3]_i_35_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.751 r  generator/seconds_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.751    generator/seconds_reg[3]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.865 r  generator/seconds_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.865    generator/seconds_reg[7]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.199 r  generator/seconds_reg[11]_i_12/O[1]
                         net (fo=3, routed)           1.242    13.442    generator/seconds_reg[11]_i_12_n_6
    SLICE_X65Y14         LUT3 (Prop_lut3_I2_O)        0.303    13.745 r  generator/seconds[11]_i_7/O
                         net (fo=1, routed)           0.482    14.227    generator/seconds[11]_i_7_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.753 r  generator/seconds_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.753    generator/seconds_reg[11]_i_2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  generator/seconds_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.867    generator/seconds_reg[15]_i_2_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.201 r  generator/seconds_reg[19]_i_2/O[1]
                         net (fo=29, routed)          1.097    16.297    generator/seconds_reg[19]_i_2_n_6
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.303    16.600 r  generator/seconds[31]_i_576/O
                         net (fo=1, routed)           0.816    17.416    generator/seconds[31]_i_576_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.923 r  generator/seconds_reg[31]_i_523/CO[3]
                         net (fo=1, routed)           0.000    17.923    generator/seconds_reg[31]_i_523_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.037 r  generator/seconds_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    18.037    generator/seconds_reg[31]_i_473_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.371 r  generator/seconds_reg[31]_i_423/O[1]
                         net (fo=2, routed)           1.056    19.428    generator/seconds_reg[31]_i_423_n_6
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.303    19.731 r  generator/seconds[31]_i_442/O
                         net (fo=2, routed)           0.886    20.616    generator/seconds[31]_i_442_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.012 r  generator/seconds_reg[31]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.012    generator/seconds_reg[31]_i_391_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.129 r  generator/seconds_reg[31]_i_326/CO[3]
                         net (fo=1, routed)           0.000    21.129    generator/seconds_reg[31]_i_326_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.246 r  generator/seconds_reg[31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    21.246    generator/seconds_reg[31]_i_272_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.569 r  generator/seconds_reg[31]_i_186/O[1]
                         net (fo=3, routed)           0.775    22.344    generator/seconds_reg[31]_i_186_n_6
    SLICE_X61Y16         LUT4 (Prop_lut4_I2_O)        0.306    22.650 r  generator/seconds[31]_i_270/O
                         net (fo=1, routed)           0.000    22.650    generator/seconds[31]_i_270_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.200 r  generator/seconds_reg[31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    23.200    generator/seconds_reg[31]_i_177_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.314 r  generator/seconds_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.314    generator/seconds_reg[31]_i_114_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.428 r  generator/seconds_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.428    generator/seconds_reg[31]_i_39_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.542 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.542    generator/seconds_reg[31]_i_16_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.656 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          0.967    24.623    generator/seconds_reg[31]_i_5_n_0
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.124    24.747 r  generator/seconds[16]_i_1/O
                         net (fo=1, routed)           0.000    24.747    generator/seconds0[16]
    SLICE_X61Y21         FDRE                                         r  generator/seconds_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.506    14.847    generator/CLK_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  generator/seconds_reg[16]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.029    15.101    generator/seconds_reg[16]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -24.747    
  -------------------------------------------------------------------
                         slack                                 -9.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 over32/fastSecondsCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.556     1.439    over32/CLK_IBUF_BUFG
    SLICE_X47Y30         FDRE                                         r  over32/fastSecondsCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  over32/fastSecondsCount_reg[8]/Q
                         net (fo=2, routed)           0.103     1.683    hi/disp_reg[11][0]
    SLICE_X46Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.728 r  hi/disp[8]_i_1/O
                         net (fo=1, routed)           0.000     1.728    p_2_in[8]
    SLICE_X46Y30         FDSE                                         r  disp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.824     1.951    CLK_IBUF_BUFG
    SLICE_X46Y30         FDSE                                         r  disp_reg[8]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X46Y30         FDSE (Hold_fdse_C_D)         0.121     1.573    disp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 fixedM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.627%)  route 0.111ns (37.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  fixedM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  fixedM_reg[7]/Q
                         net (fo=1, routed)           0.111     1.692    hi/disp_reg[15][7]
    SLICE_X51Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.737 r  hi/disp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.737    p_2_in[7]
    SLICE_X51Y29         FDRE                                         r  disp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.826     1.953    CLK_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  disp_reg[7]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.092     1.567    disp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 generator/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lastPulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.554     1.437    generator/CLK_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  generator/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  generator/pulse_reg/Q
                         net (fo=5, routed)           0.078     1.679    pulse
    SLICE_X46Y28         FDRE                                         r  lastPulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.822     1.949    CLK_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  lastPulse_reg/C
                         clock pessimism             -0.512     1.437    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.053     1.490    lastPulse_reg
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 count_reg__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fixedM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.251ns (78.271%)  route 0.070ns (21.729%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  count_reg__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  count_reg__14/Q
                         net (fo=2, routed)           0.070     1.650    count_reg__14_n_0
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.695 r  fixedM[4]_i_4/O
                         net (fo=1, routed)           0.000     1.695    fixedM[4]_i_4_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.760 r  fixedM_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.760    fixedM0[2]
    SLICE_X48Y28         FDRE                                         r  fixedM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.824     1.951    CLK_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  fixedM_reg[2]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X48Y28         FDRE (Hold_fdre_C_D)         0.105     1.557    fixedM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fixedM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.709%)  route 0.148ns (44.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  fixedM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  fixedM_reg[3]/Q
                         net (fo=1, routed)           0.148     1.728    hi/disp_reg[15][3]
    SLICE_X51Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  hi/disp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.773    p_2_in[3]
    SLICE_X51Y28         FDSE                                         r  disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.825     1.952    CLK_IBUF_BUFG
    SLICE_X51Y28         FDSE                                         r  disp_reg[3]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X51Y28         FDSE (Hold_fdse_C_D)         0.092     1.566    disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 count_reg__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fixedM_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.251ns (75.417%)  route 0.082ns (24.583%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  count_reg__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  count_reg__2/Q
                         net (fo=3, routed)           0.082     1.665    count_reg__2_n_0
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.710 r  fixedM[15]_i_3/O
                         net (fo=1, routed)           0.000     1.710    fixedM[15]_i_3_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.775 r  fixedM_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.775    fixedM0[14]
    SLICE_X48Y31         FDRE                                         r  fixedM_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.827     1.954    CLK_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  fixedM_reg[14]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.105     1.560    fixedM_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 count_reg__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fixedM_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.251ns (75.417%)  route 0.082ns (24.583%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.558     1.441    CLK_IBUF_BUFG
    SLICE_X49Y30         FDRE                                         r  count_reg__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  count_reg__6/Q
                         net (fo=3, routed)           0.082     1.664    count_reg__6_n_0
    SLICE_X48Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.709 r  fixedM[12]_i_4/O
                         net (fo=1, routed)           0.000     1.709    fixedM[12]_i_4_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.774 r  fixedM_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.774    fixedM0[10]
    SLICE_X48Y30         FDRE                                         r  fixedM_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.826     1.953    CLK_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  fixedM_reg[10]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.105     1.559    fixedM_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 count_reg__10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fixedM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.251ns (75.417%)  route 0.082ns (24.583%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  count_reg__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  count_reg__10/Q
                         net (fo=3, routed)           0.082     1.663    count_reg__10_n_0
    SLICE_X48Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.708 r  fixedM[8]_i_4/O
                         net (fo=1, routed)           0.000     1.708    fixedM[8]_i_4_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.773 r  fixedM_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.773    fixedM0[6]
    SLICE_X48Y29         FDRE                                         r  fixedM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.825     1.952    CLK_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  fixedM_reg[6]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.105     1.558    fixedM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (63.025%)  route 0.123ns (36.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  count_reg[2]/Q
                         net (fo=3, routed)           0.123     1.724    hi/count_reg__15[2]
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.769 r  hi/disp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    p_2_in[2]
    SLICE_X51Y28         FDSE                                         r  disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.825     1.952    CLK_IBUF_BUFG
    SLICE_X51Y28         FDSE                                         r  disp_reg[2]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X51Y28         FDSE (Hold_fdse_C_D)         0.092     1.545    disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 hi/totalActivityTime_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/totalActivityTime_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.293ns (80.842%)  route 0.069ns (19.158%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.553     1.436    hi/CLK_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  hi/totalActivityTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  hi/totalActivityTime_reg[0]/Q
                         net (fo=3, routed)           0.069     1.670    hi/hiActiv[0]
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.799 r  hi/totalActivityTime_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.799    hi/totalActivityTime_reg[0]_i_2_n_6
    SLICE_X42Y28         FDRE                                         r  hi/totalActivityTime_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.821     1.948    hi/CLK_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  hi/totalActivityTime_reg[1]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.134     1.570    hi/totalActivityTime_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y32   count_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y26   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y28   count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y28   count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y29   count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y29   count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y29   count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y29   count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y30   count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y9    generator/ticks_reg[8]_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y7    generator/ticks_reg[2]_replica_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    generator/ticks_reg[1]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   generator/ticks_reg[44]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   generator/ticks_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   generator/ticks_reg[46]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   generator/ticks_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   generator/ticks_reg[48]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   generator/ticks_reg[49]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   generator/ticks_reg[50]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y30   count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y2    generator/ticks_reg[6]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y1    generator/ticks_reg[4]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y0    generator/ticks_reg[0]_replica/C



