
ariadne_atmega328.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .note.gnu.build-id 00000024  00000000  00000000  000000d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .data         0000001c  00800100  00007a7e  00000b76  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .text         00000a7e  00007000  00007000  000000f8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .bss          00000011  0080011c  0080011c  00000b92  2**0
                  ALLOC
  4 .stab         0000420c  00000000  00000000  00000b94  2**2
                  CONTENTS, READONLY, DEBUGGING
  5 .stabstr      00001692  00000000  00000000  00004da0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .comment      00000011  00000000  00000000  00006432  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

00007000 <__vectors>:
    7000:	50 c0       	rjmp	.+160    	; 0x70a2 <__ctors_end>
    7002:	00 00       	nop
    7004:	cc c0       	rjmp	.+408    	; 0x719e <__bad_interrupt>
    7006:	00 00       	nop
    7008:	ca c0       	rjmp	.+404    	; 0x719e <__bad_interrupt>
    700a:	00 00       	nop
    700c:	c8 c0       	rjmp	.+400    	; 0x719e <__bad_interrupt>
    700e:	00 00       	nop
    7010:	c6 c0       	rjmp	.+396    	; 0x719e <__bad_interrupt>
    7012:	00 00       	nop
    7014:	c4 c0       	rjmp	.+392    	; 0x719e <__bad_interrupt>
    7016:	00 00       	nop
    7018:	c2 c0       	rjmp	.+388    	; 0x719e <__bad_interrupt>
    701a:	00 00       	nop
    701c:	c0 c0       	rjmp	.+384    	; 0x719e <__bad_interrupt>
    701e:	00 00       	nop
    7020:	be c0       	rjmp	.+380    	; 0x719e <__bad_interrupt>
    7022:	00 00       	nop
    7024:	bc c0       	rjmp	.+376    	; 0x719e <__bad_interrupt>
    7026:	00 00       	nop
    7028:	ba c0       	rjmp	.+372    	; 0x719e <__bad_interrupt>
    702a:	00 00       	nop
    702c:	b8 c0       	rjmp	.+368    	; 0x719e <__bad_interrupt>
    702e:	00 00       	nop
    7030:	b6 c0       	rjmp	.+364    	; 0x719e <__bad_interrupt>
    7032:	00 00       	nop
    7034:	b4 c0       	rjmp	.+360    	; 0x719e <__bad_interrupt>
    7036:	00 00       	nop
    7038:	b2 c0       	rjmp	.+356    	; 0x719e <__bad_interrupt>
    703a:	00 00       	nop
    703c:	b0 c0       	rjmp	.+352    	; 0x719e <__bad_interrupt>
    703e:	00 00       	nop
    7040:	ae c0       	rjmp	.+348    	; 0x719e <__bad_interrupt>
    7042:	00 00       	nop
    7044:	ac c0       	rjmp	.+344    	; 0x719e <__bad_interrupt>
    7046:	00 00       	nop
    7048:	aa c0       	rjmp	.+340    	; 0x719e <__bad_interrupt>
    704a:	00 00       	nop
    704c:	a8 c0       	rjmp	.+336    	; 0x719e <__bad_interrupt>
    704e:	00 00       	nop
    7050:	a6 c0       	rjmp	.+332    	; 0x719e <__bad_interrupt>
    7052:	00 00       	nop
    7054:	a4 c0       	rjmp	.+328    	; 0x719e <__bad_interrupt>
    7056:	00 00       	nop
    7058:	a2 c0       	rjmp	.+324    	; 0x719e <__bad_interrupt>
    705a:	00 00       	nop
    705c:	a0 c0       	rjmp	.+320    	; 0x719e <__bad_interrupt>
    705e:	00 00       	nop
    7060:	9e c0       	rjmp	.+316    	; 0x719e <__bad_interrupt>
    7062:	00 00       	nop
    7064:	9c c0       	rjmp	.+312    	; 0x719e <__bad_interrupt>
	...

00007068 <tftp_invalid_image_packet>:
    7068:	13 00 05 00 00 49 6e 76 61 6c 69 64 20 69 6d 61     .....Invalid ima
    7078:	67 65 20 66 69 6c 65 00                             ge file.

00007080 <tftp_unknown_error_packet>:
    7080:	08 00 05 00 00 45 72 72 6f 72 00                    .....Error.

0000708b <tftp_full_error_packet>:
    708b:	09 00 05 00 03 46 75 6c 6c 00                       .....Full.

00007095 <tftp_opcode_error_packet>:
    7095:	0a 00 05 00 00 4f 70 63 6f 64 65 3f 00              .....Opcode?.

000070a2 <__ctors_end>:
    70a2:	11 24       	eor	r1, r1
    70a4:	1f be       	out	0x3f, r1	; 63
    70a6:	cf ef       	ldi	r28, 0xFF	; 255
    70a8:	d8 e0       	ldi	r29, 0x08	; 8
    70aa:	de bf       	out	0x3e, r29	; 62
    70ac:	cd bf       	out	0x3d, r28	; 61

000070ae <__do_copy_data>:
    70ae:	11 e0       	ldi	r17, 0x01	; 1
    70b0:	a0 e0       	ldi	r26, 0x00	; 0
    70b2:	b1 e0       	ldi	r27, 0x01	; 1
    70b4:	ee e7       	ldi	r30, 0x7E	; 126
    70b6:	fa e7       	ldi	r31, 0x7A	; 122
    70b8:	02 c0       	rjmp	.+4      	; 0x70be <__do_copy_data+0x10>
    70ba:	05 90       	lpm	r0, Z+
    70bc:	0d 92       	st	X+, r0
    70be:	ac 31       	cpi	r26, 0x1C	; 28
    70c0:	b1 07       	cpc	r27, r17
    70c2:	d9 f7       	brne	.-10     	; 0x70ba <__do_copy_data+0xc>

000070c4 <__do_clear_bss>:
    70c4:	11 e0       	ldi	r17, 0x01	; 1
    70c6:	ac e1       	ldi	r26, 0x1C	; 28
    70c8:	b1 e0       	ldi	r27, 0x01	; 1
    70ca:	01 c0       	rjmp	.+2      	; 0x70ce <.do_clear_bss_start>

000070cc <.do_clear_bss_loop>:
    70cc:	1d 92       	st	X+, r1

000070ce <.do_clear_bss_start>:
    70ce:	ad 32       	cpi	r26, 0x2D	; 45
    70d0:	b1 07       	cpc	r27, r17
    70d2:	e1 f7       	brne	.-8      	; 0x70cc <.do_clear_bss_loop>
    70d4:	01 d0       	rcall	.+2      	; 0x70d8 <main>
    70d6:	d1 c4       	rjmp	.+2466   	; 0x7a7a <_exit>

000070d8 <main>:
    70d8:	36 d3       	rcall	.+1644   	; 0x7746 <watchdogDisable>
    70da:	2f ef       	ldi	r18, 0xFF	; 255
    70dc:	85 ea       	ldi	r24, 0xA5	; 165
    70de:	9e e0       	ldi	r25, 0x0E	; 14
    70e0:	21 50       	subi	r18, 0x01	; 1
    70e2:	80 40       	sbci	r24, 0x00	; 0
    70e4:	90 40       	sbci	r25, 0x00	; 0
    70e6:	e1 f7       	brne	.-8      	; 0x70e0 <main+0x8>
    70e8:	00 c0       	rjmp	.+0      	; 0x70ea <main+0x12>
    70ea:	00 00       	nop
    70ec:	11 24       	eor	r1, r1
    70ee:	85 e0       	ldi	r24, 0x05	; 5
    70f0:	80 93 81 00 	sts	0x0081, r24
    70f4:	80 e0       	ldi	r24, 0x00	; 0
    70f6:	90 e0       	ldi	r25, 0x00	; 0
    70f8:	aa d4       	rcall	.+2388   	; 0x7a4e <__eerd_byte_m328p>
    70fa:	88 23       	and	r24, r24
    70fc:	21 f0       	breq	.+8      	; 0x7106 <main+0x2e>
    70fe:	60 e0       	ldi	r22, 0x00	; 0
    7100:	80 e0       	ldi	r24, 0x00	; 0
    7102:	90 e0       	ldi	r25, 0x00	; 0
    7104:	ac d4       	rcall	.+2392   	; 0x7a5e <__eewr_byte_m328p>
    7106:	81 e0       	ldi	r24, 0x01	; 1
    7108:	90 e0       	ldi	r25, 0x00	; 0
    710a:	a1 d4       	rcall	.+2370   	; 0x7a4e <__eerd_byte_m328p>
    710c:	84 30       	cpi	r24, 0x04	; 4
    710e:	21 f0       	breq	.+8      	; 0x7118 <main+0x40>
    7110:	64 e0       	ldi	r22, 0x04	; 4
    7112:	81 e0       	ldi	r24, 0x01	; 1
    7114:	90 e0       	ldi	r25, 0x00	; 0
    7116:	a3 d4       	rcall	.+2374   	; 0x7a5e <__eewr_byte_m328p>
    7118:	29 d3       	rcall	.+1618   	; 0x776c <serialInit>
    711a:	9a d0       	rcall	.+308    	; 0x7250 <netInit>
    711c:	29 d2       	rcall	.+1106   	; 0x7570 <tftpInit>
    711e:	ef ef       	ldi	r30, 0xFF	; 255
    7120:	f5 ea       	ldi	r31, 0xA5	; 165
    7122:	2e e0       	ldi	r18, 0x0E	; 14
    7124:	e1 50       	subi	r30, 0x01	; 1
    7126:	f0 40       	sbci	r31, 0x00	; 0
    7128:	20 40       	sbci	r18, 0x00	; 0
    712a:	e1 f7       	brne	.-8      	; 0x7124 <main+0x4c>
    712c:	00 c0       	rjmp	.+0      	; 0x712e <main+0x56>
    712e:	00 00       	nop
    7130:	10 92 2b 01 	sts	0x012B, r1
    7134:	10 92 2c 01 	sts	0x012C, r1
    7138:	13 e0       	ldi	r17, 0x03	; 3
    713a:	c0 e0       	ldi	r28, 0x00	; 0
    713c:	d0 e0       	ldi	r29, 0x00	; 0
    713e:	80 91 2b 01 	lds	r24, 0x012B
    7142:	88 23       	and	r24, r24
    7144:	29 f0       	breq	.+10     	; 0x7150 <main+0x78>
    7146:	80 91 2c 01 	lds	r24, 0x012C
    714a:	88 23       	and	r24, r24
    714c:	49 f0       	breq	.+18     	; 0x7160 <main+0x88>
    714e:	04 c0       	rjmp	.+8      	; 0x7158 <main+0x80>
    7150:	32 d2       	rcall	.+1124   	; 0x75b6 <tftpPoll>
    7152:	81 11       	cpse	r24, r1
    7154:	f8 cf       	rjmp	.-16     	; 0x7146 <main+0x6e>
    7156:	1c c0       	rjmp	.+56     	; 0x7190 <main+0xb8>
    7158:	6e d3       	rcall	.+1756   	; 0x7836 <timedOut>
    715a:	81 11       	cpse	r24, r1
    715c:	06 c0       	rjmp	.+12     	; 0x716a <main+0x92>
    715e:	16 c0       	rjmp	.+44     	; 0x718c <main+0xb4>
    7160:	89 d3       	rcall	.+1810   	; 0x7874 <processOptiboot>
    7162:	29 d3       	rcall	.+1618   	; 0x77b6 <serialPoll>
    7164:	81 11       	cpse	r24, r1
    7166:	f8 cf       	rjmp	.-16     	; 0x7158 <main+0x80>
    7168:	13 c0       	rjmp	.+38     	; 0x7190 <main+0xb8>
    716a:	82 e0       	ldi	r24, 0x02	; 2
    716c:	90 e0       	ldi	r25, 0x00	; 0
    716e:	6f d4       	rcall	.+2270   	; 0x7a4e <__eerd_byte_m328p>
    7170:	8e 3e       	cpi	r24, 0xEE	; 238
    7172:	71 f0       	breq	.+28     	; 0x7190 <main+0xb8>
    7174:	80 91 2c 01 	lds	r24, 0x012C
    7178:	81 30       	cpi	r24, 0x01	; 1
    717a:	41 f4       	brne	.+16     	; 0x718c <main+0xb4>
    717c:	fe 01       	movw	r30, r28
    717e:	10 93 57 00 	sts	0x0057, r17
    7182:	e8 95       	spm
    7184:	f5 d1       	rcall	.+1002   	; 0x7570 <tftpInit>
    7186:	4e d3       	rcall	.+1692   	; 0x7824 <resetTick>
    7188:	10 92 2c 01 	sts	0x012C, r1
    718c:	29 d3       	rcall	.+1618   	; 0x77e0 <updateLed>
    718e:	d7 cf       	rjmp	.-82     	; 0x713e <main+0x66>
    7190:	e0 91 1c 01 	lds	r30, 0x011C
    7194:	f0 91 1d 01 	lds	r31, 0x011D
    7198:	09 95       	icall
    719a:	80 e0       	ldi	r24, 0x00	; 0
    719c:	90 e0       	ldi	r25, 0x00	; 0

0000719e <__bad_interrupt>:
    719e:	30 cf       	rjmp	.-416    	; 0x7000 <__vectors>

000071a0 <netWriteReg>:
	trace(", ");
	tracenum(value);
#endif

	// Send uint8_t to Ethernet controller
	SPCR = _BV(SPE) | _BV(MSTR); // Set SPI as master
    71a0:	20 e5       	ldi	r18, 0x50	; 80
    71a2:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
    71a4:	2a 98       	cbi	0x05, 2	; 5
	SPDR = SPI_WRITE;
    71a6:	20 ef       	ldi	r18, 0xF0	; 240
    71a8:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71aa:	0d b4       	in	r0, 0x2d	; 45
    71ac:	07 fe       	sbrs	r0, 7
    71ae:	fd cf       	rjmp	.-6      	; 0x71aa <netWriteReg+0xa>
	SPDR = address >> 8;
    71b0:	29 2f       	mov	r18, r25
    71b2:	33 27       	eor	r19, r19
    71b4:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71b6:	0d b4       	in	r0, 0x2d	; 45
    71b8:	07 fe       	sbrs	r0, 7
    71ba:	fd cf       	rjmp	.-6      	; 0x71b6 <netWriteReg+0x16>
	SPDR = address & 0xff;
    71bc:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
    71be:	0d b4       	in	r0, 0x2d	; 45
    71c0:	07 fe       	sbrs	r0, 7
    71c2:	fd cf       	rjmp	.-6      	; 0x71be <netWriteReg+0x1e>
	SPDR = value;
    71c4:	6e bd       	out	0x2e, r22	; 46
	while(!(SPSR & _BV(SPIF)));
    71c6:	0d b4       	in	r0, 0x2d	; 45
    71c8:	07 fe       	sbrs	r0, 7
    71ca:	fd cf       	rjmp	.-6      	; 0x71c6 <netWriteReg+0x26>
	SS_HIGH();
    71cc:	2a 9a       	sbi	0x05, 2	; 5
	SPCR = 0; // Turn off SPI
    71ce:	1c bc       	out	0x2c, r1	; 44
    71d0:	08 95       	ret

000071d2 <netReadReg>:
//    tracenum(address);
//#endif

	// Read uint8_t from Ethernet controller
	uint8_t returnValue;
	SPCR = _BV(SPE) | _BV(MSTR);
    71d2:	20 e5       	ldi	r18, 0x50	; 80
    71d4:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
    71d6:	2a 98       	cbi	0x05, 2	; 5
	SPDR = SPI_READ;
    71d8:	2f e0       	ldi	r18, 0x0F	; 15
    71da:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71dc:	0d b4       	in	r0, 0x2d	; 45
    71de:	07 fe       	sbrs	r0, 7
    71e0:	fd cf       	rjmp	.-6      	; 0x71dc <netReadReg+0xa>
	SPDR = address >> 8;
    71e2:	29 2f       	mov	r18, r25
    71e4:	33 27       	eor	r19, r19
    71e6:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71e8:	0d b4       	in	r0, 0x2d	; 45
    71ea:	07 fe       	sbrs	r0, 7
    71ec:	fd cf       	rjmp	.-6      	; 0x71e8 <netReadReg+0x16>
	SPDR = address & 0xff;
    71ee:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
    71f0:	0d b4       	in	r0, 0x2d	; 45
    71f2:	07 fe       	sbrs	r0, 7
    71f4:	fd cf       	rjmp	.-6      	; 0x71f0 <netReadReg+0x1e>
	SPDR = 0;
    71f6:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & _BV(SPIF)));
    71f8:	0d b4       	in	r0, 0x2d	; 45
    71fa:	07 fe       	sbrs	r0, 7
    71fc:	fd cf       	rjmp	.-6      	; 0x71f8 <netReadReg+0x26>
	SS_HIGH();
    71fe:	2a 9a       	sbi	0x05, 2	; 5
	returnValue = SPDR;
    7200:	8e b5       	in	r24, 0x2e	; 46
	SPCR = 0;
    7202:	1c bc       	out	0x2c, r1	; 44
	return(returnValue);
}
    7204:	08 95       	ret

00007206 <netReadWord>:

uint16_t netReadWord(uint16_t address)
{
    7206:	1f 93       	push	r17
    7208:	cf 93       	push	r28
    720a:	df 93       	push	r29
    720c:	ec 01       	movw	r28, r24
	// Read uint16_t from Ethernet controller
	return((netReadReg(address) << 8) | netReadReg(address + 1));
    720e:	e1 df       	rcall	.-62     	; 0x71d2 <netReadReg>
    7210:	18 2f       	mov	r17, r24
    7212:	ce 01       	movw	r24, r28
    7214:	01 96       	adiw	r24, 0x01	; 1
    7216:	dd df       	rcall	.-70     	; 0x71d2 <netReadReg>
    7218:	21 2f       	mov	r18, r17
    721a:	30 e0       	ldi	r19, 0x00	; 0
    721c:	32 2f       	mov	r19, r18
    721e:	22 27       	eor	r18, r18
    7220:	a9 01       	movw	r20, r18
    7222:	48 2b       	or	r20, r24
}
    7224:	ca 01       	movw	r24, r20
    7226:	df 91       	pop	r29
    7228:	cf 91       	pop	r28
    722a:	1f 91       	pop	r17
    722c:	08 95       	ret

0000722e <netWriteWord>:

void netWriteWord(uint16_t address, uint16_t value)
{
    722e:	0f 93       	push	r16
    7230:	1f 93       	push	r17
    7232:	cf 93       	push	r28
    7234:	df 93       	push	r29
    7236:	8c 01       	movw	r16, r24
    7238:	eb 01       	movw	r28, r22
	// Write uint16_t to Ethernet controller
	netWriteReg(address++, value >> 8);
    723a:	67 2f       	mov	r22, r23
    723c:	77 27       	eor	r23, r23
    723e:	b0 df       	rcall	.-160    	; 0x71a0 <netWriteReg>
    7240:	6c 2f       	mov	r22, r28
	netWriteReg(address, value & 0xff);
    7242:	c8 01       	movw	r24, r16
    7244:	01 96       	adiw	r24, 0x01	; 1
    7246:	df 91       	pop	r29
}
    7248:	cf 91       	pop	r28
    724a:	1f 91       	pop	r17
    724c:	0f 91       	pop	r16
    724e:	a8 cf       	rjmp	.-176    	; 0x71a0 <netWriteReg>

00007250 <netInit>:

void netInit(void)
{
    7250:	0f 93       	push	r16
    7252:	1f 93       	push	r17
    7254:	cf 93       	push	r28
    7256:	df 93       	push	r29
	uint8_t i;

	// Set up outputs to communicate with W5100 chip
	// Set pins as output
	DDRB = _BV(SCK) | _BV(MOSI) | _BV(SS);
    7258:	8c e2       	ldi	r24, 0x2C	; 44
    725a:	84 b9       	out	0x04, r24	; 4
	// Set pins high
	PORTB = _BV(SCK) | _BV(MISO) | _BV(MOSI) | _BV(SS);
    725c:	8c e3       	ldi	r24, 0x3C	; 60
    725e:	85 b9       	out	0x05, r24	; 5
	PORTB |= _BV(LED);
#endif

	// Set up SPI
	// Set the Double SPI Speed Bit
	SPSR = (1 << SPI2X);
    7260:	81 e0       	ldi	r24, 0x01	; 1
    7262:	8d bd       	out	0x2d, r24	; 45

	/* Pull in altered presets
	 * if available from AVR EEPROM (if signature bytes are set)*/
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
    7264:	83 e0       	ldi	r24, 0x03	; 3
    7266:	90 e0       	ldi	r25, 0x00	; 0
    7268:	f2 d3       	rcall	.+2020   	; 0x7a4e <__eerd_byte_m328p>
    726a:	85 35       	cpi	r24, 0x55	; 85
    726c:	29 f0       	breq	.+10     	; 0x7278 <netInit+0x28>
    726e:	00 e0       	ldi	r16, 0x00	; 0
    7270:	11 e0       	ldi	r17, 0x01	; 1
    7272:	c0 e0       	ldi	r28, 0x00	; 0
	        && (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
    7274:	d0 e0       	ldi	r29, 0x00	; 0
    7276:	13 c0       	rjmp	.+38     	; 0x729e <netInit+0x4e>
    7278:	84 e0       	ldi	r24, 0x04	; 4
    727a:	90 e0       	ldi	r25, 0x00	; 0
    727c:	e8 d3       	rcall	.+2000   	; 0x7a4e <__eerd_byte_m328p>
    727e:	8a 3a       	cpi	r24, 0xAA	; 170
    7280:	b1 f7       	brne	.-20     	; 0x726e <netInit+0x1e>
    7282:	01 e0       	ldi	r16, 0x01	; 1
    7284:	11 e0       	ldi	r17, 0x01	; 1
    7286:	c5 e0       	ldi	r28, 0x05	; 5
    7288:	d0 e0       	ldi	r29, 0x00	; 0
    728a:	ce 01       	movw	r24, r28
    728c:	e0 d3       	rcall	.+1984   	; 0x7a4e <__eerd_byte_m328p>

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);
    728e:	f8 01       	movw	r30, r16
    7290:	81 93       	st	Z+, r24
    7292:	8f 01       	movw	r16, r30
    7294:	21 96       	adiw	r28, 0x01	; 1
    7296:	c7 31       	cpi	r28, 0x17	; 23
    7298:	d1 05       	cpc	r29, r1
    729a:	b9 f7       	brne	.-18     	; 0x728a <netInit+0x3a>
	/* Pull in altered presets
	 * if available from AVR EEPROM (if signature bytes are set)*/
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
	        && (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
    729c:	e8 cf       	rjmp	.-48     	; 0x726e <netInit+0x1e>
    729e:	f8 01       	movw	r30, r16
    72a0:	61 91       	ld	r22, Z+
    72a2:	8f 01       	movw	r16, r30
	}
#endif

	// Configure Wiznet chip
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
		netWriteReg(i, registerBuffer[i]);
    72a4:	ce 01       	movw	r24, r28
    72a6:	7c df       	rcall	.-264    	; 0x71a0 <netWriteReg>
    72a8:	21 96       	adiw	r28, 0x01	; 1
    72aa:	cc 31       	cpi	r28, 0x1C	; 28
    72ac:	d1 05       	cpc	r29, r1
    72ae:	b9 f7       	brne	.-18     	; 0x729e <netInit+0x4e>
    72b0:	df 91       	pop	r29
		if(i != 14) putch(0x2E);
	}
#endif

	// Configure Wiznet chip
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
    72b2:	cf 91       	pop	r28
    72b4:	1f 91       	pop	r17
    72b6:	0f 91       	pop	r16
		netWriteReg(i, registerBuffer[i]);
#ifdef _VERBOSE
	traceln(" Net: Network init done");
#endif
}
    72b8:	08 95       	ret

000072ba <sockInit>:

uint16_t lastPacket = 0, highPacket = 0;


static void sockInit(uint16_t port)
{
    72ba:	cf 93       	push	r28
    72bc:	df 93       	push	r29
    72be:	ec 01       	movw	r28, r24
	netWriteReg(REG_S3_CR, CR_CLOSE);
    72c0:	60 e1       	ldi	r22, 0x10	; 16
    72c2:	81 e0       	ldi	r24, 0x01	; 1
    72c4:	97 e0       	ldi	r25, 0x07	; 7
    72c6:	6c df       	rcall	.-296    	; 0x71a0 <netWriteReg>
    72c8:	be 01       	movw	r22, r28

	do {
		// Write TFTP Port
		netWriteWord(REG_S3_PORT0, port);
    72ca:	84 e0       	ldi	r24, 0x04	; 4
    72cc:	97 e0       	ldi	r25, 0x07	; 7
    72ce:	af df       	rcall	.-162    	; 0x722e <netWriteWord>
    72d0:	62 e0       	ldi	r22, 0x02	; 2
    72d2:	80 e0       	ldi	r24, 0x00	; 0
		// Write mode
		netWriteReg(REG_S3_MR, MR_UDP);
    72d4:	97 e0       	ldi	r25, 0x07	; 7
    72d6:	64 df       	rcall	.-312    	; 0x71a0 <netWriteReg>
    72d8:	61 e0       	ldi	r22, 0x01	; 1
    72da:	81 e0       	ldi	r24, 0x01	; 1
    72dc:	97 e0       	ldi	r25, 0x07	; 7
		// Open Socket
		netWriteReg(REG_S3_CR, CR_OPEN);
    72de:	60 df       	rcall	.-320    	; 0x71a0 <netWriteReg>
    72e0:	83 e0       	ldi	r24, 0x03	; 3
    72e2:	97 e0       	ldi	r25, 0x07	; 7
    72e4:	76 df       	rcall	.-276    	; 0x71d2 <netReadReg>
    72e6:	82 32       	cpi	r24, 0x22	; 34

		// Read Status
		if(netReadReg(REG_S3_SR) != SOCK_UDP)
    72e8:	21 f0       	breq	.+8      	; 0x72f2 <sockInit+0x38>
    72ea:	60 e1       	ldi	r22, 0x10	; 16
    72ec:	81 e0       	ldi	r24, 0x01	; 1
    72ee:	97 e0       	ldi	r25, 0x07	; 7
    72f0:	57 df       	rcall	.-338    	; 0x71a0 <netWriteReg>
    72f2:	83 e0       	ldi	r24, 0x03	; 3
			// Close Socket if it wasn't initialized correctly
			netWriteReg(REG_S3_CR, CR_CLOSE);
    72f4:	97 e0       	ldi	r25, 0x07	; 7
    72f6:	6d df       	rcall	.-294    	; 0x71d2 <netReadReg>
    72f8:	82 32       	cpi	r24, 0x22	; 34
    72fa:	31 f7       	brne	.-52     	; 0x72c8 <sockInit+0xe>
    72fc:	df 91       	pop	r29

		// If socket correctly opened continue
	} while(netReadReg(REG_S3_SR) != SOCK_UDP);
    72fe:	cf 91       	pop	r28
    7300:	08 95       	ret

00007302 <processPacket>:
#ifdef _DEBUG_TFTP
static uint8_t processPacket(uint16_t packetSize)
{
#else
static uint8_t processPacket(void)
{
    7302:	9f 92       	push	r9
    7304:	af 92       	push	r10
    7306:	bf 92       	push	r11
    7308:	cf 92       	push	r12
    730a:	df 92       	push	r13
    730c:	ef 92       	push	r14
    730e:	ff 92       	push	r15
    7310:	0f 93       	push	r16
    7312:	1f 93       	push	r17
    7314:	cf 93       	push	r28
    7316:	df 93       	push	r29
    7318:	cd b7       	in	r28, 0x3d	; 61
    731a:	de b7       	in	r29, 0x3e	; 62
    731c:	cc 50       	subi	r28, 0x0C	; 12
    731e:	d2 40       	sbci	r29, 0x02	; 2
    7320:	de bf       	out	0x3e, r29	; 62
    7322:	cd bf       	out	0x3d, r28	; 61

	//  step();
#endif

	// Read data from chip to buffer
	readPointer = netReadWord(REG_S3_RX_RD0);
    7324:	88 e2       	ldi	r24, 0x28	; 40
    7326:	97 e0       	ldi	r25, 0x07	; 7
    7328:	6e df       	rcall	.-292    	; 0x7206 <netReadWord>
    732a:	00 97       	sbiw	r24, 0x00	; 0
#ifdef _DEBUGMORE_TFTP
	traceln("Tftp: readPointer at position ");
	tracenum(readPointer);
#endif

	if(readPointer == 0) readPointer += S3_RX_START;
    732c:	11 f4       	brne	.+4      	; 0x7332 <processPacket+0x30>
    732e:	80 e0       	ldi	r24, 0x00	; 0
    7330:	98 e7       	ldi	r25, 0x78	; 120
    7332:	8e 01       	movw	r16, r28
    7334:	0f 5f       	subi	r16, 0xFF	; 255
    7336:	1f 4f       	sbci	r17, 0xFF	; 255
    7338:	5e 01       	movw	r10, r28
    733a:	23 ef       	ldi	r18, 0xF3	; 243
    733c:	a2 1a       	sub	r10, r18
    733e:	2d ef       	ldi	r18, 0xFD	; 253
    7340:	b2 0a       	sbc	r11, r18
    7342:	68 01       	movw	r12, r16
    7344:	0a 15       	cp	r16, r10

	for(count = TFTP_PACKET_MAX_SIZE; count--;) {
    7346:	1b 05       	cpc	r17, r11
    7348:	89 f0       	breq	.+34     	; 0x736c <processPacket+0x6a>
    734a:	7c 01       	movw	r14, r24
			traceln("Tftp: Reading from position ");
			tracenum(readPointer);
		}
#endif

		*bufPtr++ = netReadReg(readPointer++);
    734c:	ef ef       	ldi	r30, 0xFF	; 255
    734e:	ee 1a       	sub	r14, r30
    7350:	fe 0a       	sbc	r15, r30
    7352:	3f df       	rcall	.-386    	; 0x71d2 <netReadReg>
    7354:	f8 01       	movw	r30, r16
    7356:	81 93       	st	Z+, r24
    7358:	8f 01       	movw	r16, r30
    735a:	e1 14       	cp	r14, r1
    735c:	f0 e8       	ldi	r31, 0x80	; 128

		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
    735e:	ff 06       	cpc	r15, r31
    7360:	19 f4       	brne	.+6      	; 0x7368 <processPacket+0x66>
    7362:	e1 2c       	mov	r14, r1
    7364:	e8 e7       	ldi	r30, 0x78	; 120
    7366:	fe 2e       	mov	r15, r30
    7368:	c7 01       	movw	r24, r14
    736a:	ec cf       	rjmp	.-40     	; 0x7344 <processPacket+0x42>
    736c:	bc 01       	movw	r22, r24
    736e:	88 e2       	ldi	r24, 0x28	; 40
	}

	netWriteWord(REG_S3_RX_RD0, readPointer);     // Write back new pointer
    7370:	97 e0       	ldi	r25, 0x07	; 7
    7372:	5d df       	rcall	.-326    	; 0x722e <netWriteWord>
    7374:	60 e4       	ldi	r22, 0x40	; 64
    7376:	81 e0       	ldi	r24, 0x01	; 1
    7378:	97 e0       	ldi	r25, 0x07	; 7
	netWriteReg(REG_S3_CR, CR_RECV);
    737a:	12 df       	rcall	.-476    	; 0x71a0 <netWriteReg>
    737c:	81 e0       	ldi	r24, 0x01	; 1
    737e:	97 e0       	ldi	r25, 0x07	; 7
    7380:	28 df       	rcall	.-432    	; 0x71d2 <netReadReg>
    7382:	81 11       	cpse	r24, r1

	while(netReadReg(REG_S3_CR));
    7384:	fb cf       	rjmp	.-10     	; 0x737c <processPacket+0x7a>
    7386:	76 01       	movw	r14, r12
    7388:	0c e0       	ldi	r16, 0x0C	; 12
    738a:	17 e0       	ldi	r17, 0x07	; 7
    738c:	f7 01       	movw	r30, r14
    738e:	61 91       	ld	r22, Z+
    7390:	7f 01       	movw	r14, r30
    7392:	c8 01       	movw	r24, r16
    7394:	05 df       	rcall	.-502    	; 0x71a0 <netWriteReg>
#endif

	// Set up return IP address and port
	uint8_t i;

	for(i = 0; i < 6; i++) netWriteReg(REG_S3_DIPR0 + i, buffer[i]);
    7396:	0f 5f       	subi	r16, 0xFF	; 255
    7398:	1f 4f       	sbci	r17, 0xFF	; 255
    739a:	02 31       	cpi	r16, 0x12	; 18
    739c:	f7 e0       	ldi	r31, 0x07	; 7
    739e:	1f 07       	cpc	r17, r31
    73a0:	a9 f7       	brne	.-22     	; 0x738c <processPacket+0x8a>
    73a2:	0f 81       	ldd	r16, Y+7	; 0x07
    73a4:	10 e0       	ldi	r17, 0x00	; 0
    73a6:	10 2f       	mov	r17, r16
    73a8:	00 27       	eor	r16, r16
    73aa:	88 85       	ldd	r24, Y+8	; 0x08
    73ac:	08 0f       	add	r16, r24

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
    73ae:	11 1d       	adc	r17, r1
    73b0:	89 85       	ldd	r24, Y+9	; 0x09
    73b2:	90 e0       	ldi	r25, 0x00	; 0
    73b4:	98 2f       	mov	r25, r24
    73b6:	88 27       	eor	r24, r24
    73b8:	2a 85       	ldd	r18, Y+10	; 0x0a
    73ba:	82 0f       	add	r24, r18
	uint16_t tftpOpcode = (buffer[8] << 8) + buffer[9];
    73bc:	91 1d       	adc	r25, r1
    73be:	eb 84       	ldd	r14, Y+11	; 0x0b
    73c0:	f1 2c       	mov	r15, r1
    73c2:	fe 2c       	mov	r15, r14
    73c4:	ee 24       	eor	r14, r14
    73c6:	2c 85       	ldd	r18, Y+12	; 0x0c
    73c8:	e2 0e       	add	r14, r18
	uint16_t tftpBlock = (buffer[10] << 8) + buffer[11];
    73ca:	f1 1c       	adc	r15, r1
    73cc:	83 30       	cpi	r24, 0x03	; 3
    73ce:	91 05       	cpc	r25, r1
    73d0:	81 f4       	brne	.+32     	; 0x73f2 <processPacket+0xf0>
    73d2:	29 e3       	ldi	r18, 0x39	; 57
    73d4:	e2 16       	cp	r14, r18
    73d6:	f1 04       	cpc	r15, r1
	tracenum(tftpOpcode);
	trace(" and data length ");
	tracenum(tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE));
#endif

	if((tftpOpcode == TFTP_OPCODE_DATA)
    73d8:	98 f5       	brcc	.+102    	; 0x7440 <processPacket+0x13e>
    73da:	80 91 1e 01 	lds	r24, 0x011E
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
    73de:	90 91 1f 01 	lds	r25, 0x011F
    73e2:	e8 16       	cp	r14, r24
    73e4:	f9 06       	cpc	r15, r25
    73e6:	60 f1       	brcs	.+88     	; 0x7440 <processPacket+0x13e>
    73e8:	01 96       	adiw	r24, 0x01	; 1
    73ea:	8e 15       	cp	r24, r14
    73ec:	9f 05       	cpc	r25, r15
    73ee:	40 f1       	brcs	.+80     	; 0x7440 <processPacket+0x13e>
    73f0:	23 c0       	rjmp	.+70     	; 0x7438 <processPacket+0x136>
    73f2:	05 30       	cpi	r16, 0x05	; 5
    73f4:	12 40       	sbci	r17, 0x02	; 2
    73f6:	20 f5       	brcc	.+72     	; 0x7440 <processPacket+0x13e>
    73f8:	84 30       	cpi	r24, 0x04	; 4
    73fa:	91 05       	cpc	r25, r1
    73fc:	d0 f4       	brcc	.+52     	; 0x7432 <processPacket+0x130>
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
    73fe:	81 30       	cpi	r24, 0x01	; 1
    7400:	91 05       	cpc	r25, r1
    7402:	31 f1       	breq	.+76     	; 0x7450 <processPacket+0x14e>

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
    7404:	02 97       	sbiw	r24, 0x02	; 2
    7406:	e1 f4       	brne	.+56     	; 0x7440 <processPacket+0x13e>
    7408:	0d d2       	rcall	.+1050   	; 0x7824 <resetTick>
    740a:	6f ef       	ldi	r22, 0xFF	; 255
    740c:	82 e0       	ldi	r24, 0x02	; 2
    740e:	90 e0       	ldi	r25, 0x00	; 0
    7410:	26 d3       	rcall	.+1612   	; 0x7a5e <__eewr_byte_m328p>
    7412:	80 91 29 01 	lds	r24, 0x0129
#endif
			break;

		case TFTP_OPCODE_WRQ: // Write request
			// Valid WRQ -> reset timer
			resetTick();
    7416:	90 91 2a 01 	lds	r25, 0x012A
#ifdef _VERBOSE
			traceln("Tftp: Write request");
#endif
			// Flagging image as invalid since the flashing process has started
			eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_BAD_VALUE);
    741a:	4f df       	rcall	.-354    	; 0x72ba <sockInit>
    741c:	10 92 1f 01 	sts	0x011F, r1
    7420:	10 92 1e 01 	sts	0x011E, r1

#ifdef _TFTP_RANDOM_PORT
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
    7424:	10 92 21 01 	sts	0x0121, r1
    7428:	10 92 20 01 	sts	0x0120, r1
    742c:	42 e0       	ldi	r20, 0x02	; 2
#else
			tracenum(tftpTransferPort);
#endif
#endif

			lastPacket = highPacket = 0;
    742e:	b4 2e       	mov	r11, r20
    7430:	8e c0       	rjmp	.+284    	; 0x754e <processPacket+0x24c>
    7432:	06 97       	sbiw	r24, 0x06	; 6
    7434:	68 f0       	brcs	.+26     	; 0x7450 <processPacket+0x14e>
    7436:	04 c0       	rjmp	.+8      	; 0x7440 <processPacket+0x13e>
    7438:	05 30       	cpi	r16, 0x05	; 5
    743a:	82 e0       	ldi	r24, 0x02	; 2
    743c:	18 07       	cpc	r17, r24
			returnCode = ACK; // Send back acknowledge for packet 0
    743e:	50 f0       	brcs	.+20     	; 0x7454 <processPacket+0x152>
    7440:	80 91 29 01 	lds	r24, 0x0129

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
    7444:	90 91 2a 01 	lds	r25, 0x012A
    7448:	38 df       	rcall	.-400    	; 0x72ba <sockInit>

	if((tftpOpcode == TFTP_OPCODE_DATA)
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
    744a:	bb 24       	eor	r11, r11
    744c:	b3 94       	inc	r11
    744e:	7f c0       	rjmp	.+254    	; 0x754e <processPacket+0x24c>
    7450:	b1 2c       	mov	r11, r1
#endif

#ifdef _TFTP_RANDOM_PORT
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
    7452:	7d c0       	rjmp	.+250    	; 0x754e <processPacket+0x24c>
    7454:	e7 d1       	rcall	.+974    	; 0x7824 <resetTick>
    7456:	04 50       	subi	r16, 0x04	; 4
    7458:	11 09       	sbc	r17, r1
    745a:	f0 92 21 01 	sts	0x0121, r15
			 * It can be done by reinitializig the tftpd or
			 * by resetting the device. I should find out which is best...
			 * Right now it is being done by resetting the timer if we have a
			 * data packet. */
			// Invalid - return error
			returnCode = ERROR_INVALID;
    745e:	e0 92 20 01 	sts	0x0120, r14
			break;
    7462:	f1 e0       	ldi	r31, 0x01	; 1
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
		tftpOpcode = TFTP_OPCODE_UKN;

	uint8_t returnCode = ERROR_UNKNOWN;
    7464:	ef 1a       	sub	r14, r31
    7466:	f1 08       	sbc	r15, r1
			returnCode = ACK; // Send back acknowledge for packet 0
			break;

		case TFTP_OPCODE_DATA:
			// Valid Data Packet -> reset timer
			resetTick();
    7468:	fe 2c       	mov	r15, r14
    746a:	ee 24       	eor	r14, r14

			packetLength = tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE);
    746c:	ff 0c       	add	r15, r15
    746e:	a7 01       	movw	r20, r14
			lastPacket = tftpBlock;
    7470:	60 e0       	ldi	r22, 0x00	; 0
    7472:	70 e0       	ldi	r23, 0x00	; 0
    7474:	db 01       	movw	r26, r22
    7476:	ca 01       	movw	r24, r20
			writeAddr = (tftpBlock - 1) << 9; // Flash write address for this block
    7478:	80 0f       	add	r24, r16
    747a:	91 1f       	adc	r25, r17
    747c:	a1 1d       	adc	r26, r1
    747e:	b1 1d       	adc	r27, r1
    7480:	81 30       	cpi	r24, 0x01	; 1
    7482:	90 47       	sbci	r25, 0x70	; 112
    7484:	a1 05       	cpc	r26, r1
    7486:	b1 05       	cpc	r27, r1
    7488:	08 f0       	brcs	.+2      	; 0x748c <processPacket+0x18a>
#ifdef _DEBUGMORE_TFTP
			traceln("Tftp: Data for block ");
			tracenum(lastPacket);
#endif

			if((writeAddr + packetLength) > MAX_ADDR) {
    748a:	5f c0       	rjmp	.+190    	; 0x754a <processPacket+0x248>
    748c:	01 15       	cp	r16, r1
    748e:	82 e0       	ldi	r24, 0x02	; 2
    7490:	18 07       	cpc	r17, r24
    7492:	18 f4       	brcc	.+6      	; 0x749a <processPacket+0x198>
    7494:	24 e0       	ldi	r18, 0x04	; 4
    7496:	b2 2e       	mov	r11, r18
    7498:	02 c0       	rjmp	.+4      	; 0x749e <processPacket+0x19c>
    749a:	92 e0       	ldi	r25, 0x02	; 2
    749c:	b9 2e       	mov	r11, r25
    749e:	c8 01       	movw	r24, r16
    74a0:	8f 77       	andi	r24, 0x7F	; 127
				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
				uint16_t offset = 0; // Block offset


				// Set the return code before packetLength gets rounded up
				if(packetLength < TFTP_DATA_SIZE) returnCode = FINAL_ACK;
    74a2:	99 27       	eor	r25, r25
    74a4:	89 2b       	or	r24, r25
    74a6:	19 f0       	breq	.+6      	; 0x74ae <processPacket+0x1ac>
    74a8:	0f 5f       	subi	r16, 0xFF	; 255
    74aa:	1f 4f       	sbci	r17, 0xFF	; 255
    74ac:	f8 cf       	rjmp	.-16     	; 0x749e <processPacket+0x19c>
    74ae:	45 2b       	or	r20, r21
				else returnCode = ACK;
    74b0:	46 2b       	or	r20, r22
    74b2:	47 2b       	or	r20, r23

				// Round up packet length to a full flash sector size
				while(packetLength % SPM_PAGESIZE) packetLength++;
    74b4:	59 f0       	breq	.+22     	; 0x74cc <processPacket+0x1ca>
    74b6:	de 01       	movw	r26, r28
    74b8:	1d 96       	adiw	r26, 0x0d	; 13
    74ba:	20 e0       	ldi	r18, 0x00	; 0
    74bc:	30 e0       	ldi	r19, 0x00	; 0
    74be:	61 e0       	ldi	r22, 0x01	; 1
    74c0:	73 e0       	ldi	r23, 0x03	; 3
    74c2:	f5 e0       	ldi	r31, 0x05	; 5
#ifdef _DEBUG_TFTP
				traceln("Tftp: Packet length adjusted to ");
				tracenum(packetLength);
#endif

				if(writeAddr == 0) {
    74c4:	af 2e       	mov	r10, r31
    74c6:	81 e1       	ldi	r24, 0x11	; 17
    74c8:	98 2e       	mov	r9, r24
    74ca:	34 c0       	rjmp	.+104    	; 0x7534 <processPacket+0x232>
    74cc:	ce 01       	movw	r24, r28
    74ce:	0d 96       	adiw	r24, 0x0d	; 13
#endif
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
    74d0:	26 d1       	rcall	.+588    	; 0x771e <validImage>
    74d2:	81 11       	cpse	r24, r1
					uint16_t writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
    74d4:	f0 cf       	rjmp	.-32     	; 0x74b6 <processPacket+0x1b4>

#endif
					offset += 2;

					if(offset % SPM_PAGESIZE == 0) {
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
    74d6:	85 e0       	ldi	r24, 0x05	; 5
						boot_spm_busy_wait();
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
    74d8:	b8 2e       	mov	r11, r24
    74da:	39 c0       	rjmp	.+114    	; 0x754e <processPacket+0x24c>
						boot_spm_busy_wait();
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
    74dc:	f6 01       	movw	r30, r12
    74de:	e2 0f       	add	r30, r18
#endif
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
    74e0:	f3 1f       	adc	r31, r19
				tracenum(packetLength);
#endif

				if(writeAddr == 0) {
					// First sector - validate
					if(!validImage(pageBase)) {
    74e2:	45 85       	ldd	r20, Z+13	; 0x0d
    74e4:	50 e0       	ldi	r21, 0x00	; 0
    74e6:	54 2f       	mov	r21, r20
    74e8:	44 27       	eor	r20, r20
    74ea:	8c 91       	ld	r24, X
    74ec:	48 2b       	or	r20, r24
						returnCode = INVALID_IMAGE;
    74ee:	f7 01       	movw	r30, r14
    74f0:	0a 01       	movw	r0, r20
    74f2:	60 93 57 00 	sts	0x0057, r22
    74f6:	e8 95       	spm
    74f8:	11 24       	eor	r1, r1
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
					uint16_t writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
    74fa:	2e 5f       	subi	r18, 0xFE	; 254
    74fc:	3f 4f       	sbci	r19, 0xFF	; 255
    74fe:	c9 01       	movw	r24, r18
    7500:	8f 77       	andi	r24, 0x7F	; 127
    7502:	99 27       	eor	r25, r25
    7504:	89 2b       	or	r24, r25
					boot_page_fill(writeAddr + offset, writeValue);
    7506:	91 f4       	brne	.+36     	; 0x752c <processPacket+0x22a>
    7508:	f7 01       	movw	r30, r14
    750a:	ee 57       	subi	r30, 0x7E	; 126
    750c:	f1 09       	sbc	r31, r1
    750e:	70 93 57 00 	sts	0x0057, r23
						trace(" at offset ");
						tracenum(writeAddr + offset);
					}

#endif
					offset += 2;
    7512:	e8 95       	spm
    7514:	07 b6       	in	r0, 0x37	; 55

					if(offset % SPM_PAGESIZE == 0) {
    7516:	00 fc       	sbrc	r0, 0
    7518:	fd cf       	rjmp	.-6      	; 0x7514 <processPacket+0x212>
    751a:	a0 92 57 00 	sts	0x0057, r10
    751e:	e8 95       	spm
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
    7520:	07 b6       	in	r0, 0x37	; 55
    7522:	00 fc       	sbrc	r0, 0
    7524:	fd cf       	rjmp	.-6      	; 0x7520 <processPacket+0x21e>
    7526:	90 92 57 00 	sts	0x0057, r9
    752a:	e8 95       	spm
						boot_spm_busy_wait();
    752c:	12 96       	adiw	r26, 0x02	; 2
    752e:	f2 e0       	ldi	r31, 0x02	; 2
    7530:	ef 0e       	add	r14, r31
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
    7532:	f1 1c       	adc	r15, r1
    7534:	20 17       	cp	r18, r16
    7536:	31 07       	cpc	r19, r17
						boot_spm_busy_wait();
    7538:	88 f2       	brcs	.-94     	; 0x74dc <processPacket+0x1da>
    753a:	24 e0       	ldi	r18, 0x04	; 4
    753c:	b2 12       	cpse	r11, r18
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
    753e:	07 c0       	rjmp	.+14     	; 0x754e <processPacket+0x24c>
    7540:	6e ee       	ldi	r22, 0xEE	; 238
    7542:	82 e0       	ldi	r24, 0x02	; 2
    7544:	90 e0       	ldi	r25, 0x00	; 0
    7546:	8b d2       	rcall	.+1302   	; 0x7a5e <__eewr_byte_m328p>
    7548:	02 c0       	rjmp	.+4      	; 0x754e <processPacket+0x24c>
    754a:	93 e0       	ldi	r25, 0x03	; 3
#endif
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
    754c:	b9 2e       	mov	r11, r25
    754e:	8b 2d       	mov	r24, r11
    7550:	c4 5f       	subi	r28, 0xF4	; 244
						boot_rww_enable();
#endif
					}
				}

				if(returnCode == FINAL_ACK) {
    7552:	dd 4f       	sbci	r29, 0xFD	; 253
    7554:	de bf       	out	0x3e, r29	; 62
    7556:	cd bf       	out	0x3d, r28	; 61
					// Hand over to application
#ifdef _VERBOSE
					traceln("Tftp: Flash is complete");
#endif
					// Flag the image as valid since we received the last packet
					eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
    7558:	df 91       	pop	r29
    755a:	cf 91       	pop	r28
    755c:	1f 91       	pop	r17
    755e:	0f 91       	pop	r16
    7560:	ff 90       	pop	r15
    7562:	ef 90       	pop	r14
				// Flash is full - abort with an error before a bootloader overwrite occurs
				// Application is now corrupt, so do not hand over.
#ifdef _VERBOSE
				traceln("Tftp: Flash is full");
#endif
				returnCode = ERROR_FULL;
    7564:	df 90       	pop	r13
    7566:	cf 90       	pop	r12
			break;

	}

	return(returnCode);
}
    7568:	bf 90       	pop	r11
    756a:	af 90       	pop	r10
    756c:	9f 90       	pop	r9
    756e:	08 95       	ret

00007570 <tftpInit>:

/**
 * Initializes the network controller
 */
void tftpInit(void)
{
    7570:	cf 93       	push	r28
	// Open socket
	sockInit(TFTP_PORT);
    7572:	85 e4       	ldi	r24, 0x45	; 69
    7574:	90 e0       	ldi	r25, 0x00	; 0
    7576:	a1 de       	rcall	.-702    	; 0x72ba <sockInit>
    7578:	87 e1       	ldi	r24, 0x17	; 23

#ifndef _TFTP_RANDOM_PORT
	if(eeprom_read_byte(EEPROM_SIG_3) == EEPROM_SIG_3_VALUE)
    757a:	90 e0       	ldi	r25, 0x00	; 0
    757c:	68 d2       	rcall	.+1232   	; 0x7a4e <__eerd_byte_m328p>
    757e:	8b 3b       	cpi	r24, 0xBB	; 187
    7580:	91 f4       	brne	.+36     	; 0x75a6 <tftpInit+0x36>
    7582:	89 e1       	ldi	r24, 0x19	; 25
    7584:	90 e0       	ldi	r25, 0x00	; 0
		tftpTransferPort = ((eeprom_read_byte(EEPROM_PORT + 1) << 8) + eeprom_read_byte(EEPROM_PORT));
    7586:	63 d2       	rcall	.+1222   	; 0x7a4e <__eerd_byte_m328p>
    7588:	c8 2f       	mov	r28, r24
    758a:	88 e1       	ldi	r24, 0x18	; 24
    758c:	90 e0       	ldi	r25, 0x00	; 0
    758e:	5f d2       	rcall	.+1214   	; 0x7a4e <__eerd_byte_m328p>
    7590:	2c 2f       	mov	r18, r28
    7592:	30 e0       	ldi	r19, 0x00	; 0
    7594:	32 2f       	mov	r19, r18
    7596:	22 27       	eor	r18, r18
    7598:	28 0f       	add	r18, r24
    759a:	31 1d       	adc	r19, r1
    759c:	30 93 2a 01 	sts	0x012A, r19
    75a0:	20 93 29 01 	sts	0x0129, r18
    75a4:	06 c0       	rjmp	.+12     	; 0x75b2 <tftpInit+0x42>
    75a6:	89 e7       	ldi	r24, 0x79	; 121
    75a8:	97 eb       	ldi	r25, 0xB7	; 183
    75aa:	90 93 2a 01 	sts	0x012A, r25
	else
		tftpTransferPort = TFTP_STATIC_PORT;
    75ae:	80 93 29 01 	sts	0x0129, r24
    75b2:	cf 91       	pop	r28
    75b4:	08 95       	ret

000075b6 <tftpPoll>:

/**
 * Looks for a connection
 */
uint8_t tftpPoll(void)
{
    75b6:	af 92       	push	r10
    75b8:	bf 92       	push	r11
    75ba:	cf 92       	push	r12
    75bc:	df 92       	push	r13
    75be:	ef 92       	push	r14
    75c0:	ff 92       	push	r15
    75c2:	0f 93       	push	r16
    75c4:	1f 93       	push	r17
    75c6:	cf 93       	push	r28
    75c8:	df 93       	push	r29
    75ca:	cd b7       	in	r28, 0x3d	; 61
    75cc:	de b7       	in	r29, 0x3e	; 62
    75ce:	c4 56       	subi	r28, 0x64	; 100
    75d0:	d1 09       	sbc	r29, r1
    75d2:	de bf       	out	0x3e, r29	; 62
    75d4:	cd bf       	out	0x3d, r28	; 61
	uint8_t response = ACK;
	// Get the size of the recieved data
	uint16_t packetSize = netReadWord(REG_S3_RX_RSR0);
    75d6:	86 e2       	ldi	r24, 0x26	; 38
    75d8:	97 e0       	ldi	r25, 0x07	; 7
    75da:	15 de       	rcall	.-982    	; 0x7206 <netReadWord>
    75dc:	89 2b       	or	r24, r25
// 			_delay_ms(400);
// 			packetSize = netReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
    75de:	11 f4       	brne	.+4      	; 0x75e4 <tftpPoll+0x2e>
    75e0:	81 e0       	ldi	r24, 0x01	; 1
		// Complete
		return(0);
	}

	// Tftp continues
	return(1);
    75e2:	8e c0       	rjmp	.+284    	; 0x7700 <tftpPoll+0x14a>
    75e4:	81 e0       	ldi	r24, 0x01	; 1
// 			packetSize = netReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
		tftpFlashing = TRUE;
    75e6:	80 93 2c 01 	sts	0x012C, r24
    75ea:	82 e0       	ldi	r24, 0x02	; 2

		while((netReadReg(REG_S3_IR) & IR_RECV)) {
    75ec:	97 e0       	ldi	r25, 0x07	; 7
    75ee:	f1 dd       	rcall	.-1054   	; 0x71d2 <netReadReg>
    75f0:	82 ff       	sbrs	r24, 2
    75f2:	0e c0       	rjmp	.+28     	; 0x7610 <tftpPoll+0x5a>
    75f4:	64 e0       	ldi	r22, 0x04	; 4
    75f6:	82 e0       	ldi	r24, 0x02	; 2
			netWriteReg(REG_S3_IR, IR_RECV);
    75f8:	97 e0       	ldi	r25, 0x07	; 7
    75fa:	d2 dd       	rcall	.-1116   	; 0x71a0 <netWriteReg>
    75fc:	2f ef       	ldi	r18, 0xFF	; 255
    75fe:	37 e8       	ldi	r19, 0x87	; 135
    7600:	83 e1       	ldi	r24, 0x13	; 19
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    7602:	21 50       	subi	r18, 0x01	; 1
    7604:	30 40       	sbci	r19, 0x00	; 0
    7606:	80 40       	sbci	r24, 0x00	; 0
    7608:	e1 f7       	brne	.-8      	; 0x7602 <tftpPoll+0x4c>
    760a:	00 c0       	rjmp	.+0      	; 0x760c <tftpPoll+0x56>
    760c:	00 00       	nop
    760e:	ed cf       	rjmp	.-38     	; 0x75ea <tftpPoll+0x34>
    7610:	78 de       	rcall	.-784    	; 0x7302 <processPacket>
    7612:	b8 2e       	mov	r11, r24
    7614:	84 e2       	ldi	r24, 0x24	; 36
		// Process Packet and get TFTP response code
#ifdef _DEBUG_TFTP
		packetSize = netReadWord(REG_S3_RX_RSR0);
		response = processPacket(packetSize);
#else
		response = processPacket();
    7616:	97 e0       	ldi	r25, 0x07	; 7
    7618:	f6 dd       	rcall	.-1044   	; 0x7206 <netReadWord>
    761a:	8c 01       	movw	r16, r24
	uint8_t txBuffer[100];
	uint8_t* txPtr = txBuffer;
	uint8_t packetLength;
	uint16_t writePointer;

	writePointer = netReadWord(REG_S3_TX_WR0) + S3_TX_START;
    761c:	18 5a       	subi	r17, 0xA8	; 168
    761e:	92 e0       	ldi	r25, 0x02	; 2
    7620:	b9 16       	cp	r11, r25
    7622:	61 f1       	breq	.+88     	; 0x767c <tftpPoll+0xc6>
    7624:	9b 15       	cp	r25, r11
    7626:	20 f0       	brcs	.+8      	; 0x7630 <tftpPoll+0x7a>

	switch(response) {
    7628:	e1 e0       	ldi	r30, 0x01	; 1
    762a:	be 16       	cp	r11, r30
    762c:	a9 f0       	breq	.+42     	; 0x7658 <tftpPoll+0xa2>
    762e:	06 c0       	rjmp	.+12     	; 0x763c <tftpPoll+0x86>
    7630:	f3 e0       	ldi	r31, 0x03	; 3
    7632:	bf 16       	cp	r11, r31
    7634:	d1 f0       	breq	.+52     	; 0x766a <tftpPoll+0xb4>
    7636:	24 e0       	ldi	r18, 0x04	; 4
    7638:	b2 16       	cp	r11, r18
    763a:	79 f1       	breq	.+94     	; 0x769a <tftpPoll+0xe4>
    763c:	4a e0       	ldi	r20, 0x0A	; 10
    763e:	50 e0       	ldi	r21, 0x00	; 0
    7640:	60 e8       	ldi	r22, 0x80	; 128
    7642:	70 e7       	ldi	r23, 0x70	; 112
    7644:	ce 01       	movw	r24, r28
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
			memcpy_P(txBuffer, tftp_unknown_error_packet, packetLength);
    7646:	01 96       	adiw	r24, 0x01	; 1
    7648:	f9 d1       	rcall	.+1010   	; 0x7a3c <memcpy_P>
    764a:	8a e0       	ldi	r24, 0x0A	; 10
    764c:	fe 01       	movw	r30, r28
    764e:	31 96       	adiw	r30, 0x01	; 1
    7650:	7f 01       	movw	r14, r30
    7652:	a8 2e       	mov	r10, r24
    7654:	ae 0e       	add	r10, r30
	switch(response) {
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
    7656:	3c c0       	rjmp	.+120    	; 0x76d0 <tftpPoll+0x11a>
	txPtr = txBuffer;

	while(packetLength--) {
		netWriteReg(writePointer++, *txPtr++);

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
    7658:	4c e0       	ldi	r20, 0x0C	; 12
    765a:	50 e0       	ldi	r21, 0x00	; 0
    765c:	65 e9       	ldi	r22, 0x95	; 149
    765e:	70 e7       	ldi	r23, 0x70	; 112
    7660:	ce 01       	movw	r24, r28
    7662:	01 96       	adiw	r24, 0x01	; 1
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
			memcpy_P(txBuffer, tftp_opcode_error_packet, packetLength);
    7664:	eb d1       	rcall	.+982    	; 0x7a3c <memcpy_P>
    7666:	8c e0       	ldi	r24, 0x0C	; 12
    7668:	f1 cf       	rjmp	.-30     	; 0x764c <tftpPoll+0x96>
    766a:	49 e0       	ldi	r20, 0x09	; 9
    766c:	50 e0       	ldi	r21, 0x00	; 0
    766e:	6b e8       	ldi	r22, 0x8B	; 139
    7670:	70 e7       	ldi	r23, 0x70	; 112
    7672:	ce 01       	movw	r24, r28
			memcpy_P(txBuffer, tftp_unknown_error_packet, packetLength);
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
    7674:	01 96       	adiw	r24, 0x01	; 1
    7676:	e2 d1       	rcall	.+964    	; 0x7a3c <memcpy_P>
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
    7678:	89 e0       	ldi	r24, 0x09	; 9
    767a:	e8 cf       	rjmp	.-48     	; 0x764c <tftpPoll+0x96>
    767c:	20 91 20 01 	lds	r18, 0x0120
    7680:	30 91 21 01 	lds	r19, 0x0121
    7684:	40 91 1e 01 	lds	r20, 0x011E
			memcpy_P(txBuffer, tftp_opcode_error_packet, packetLength);
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
    7688:	50 91 1f 01 	lds	r21, 0x011F
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
			break;

		case ACK:
			if(lastPacket > highPacket) highPacket = lastPacket;
    768c:	42 17       	cp	r20, r18
    768e:	53 07       	cpc	r21, r19
    7690:	20 f4       	brcc	.+8      	; 0x769a <tftpPoll+0xe4>
    7692:	30 93 1f 01 	sts	0x011F, r19
    7696:	20 93 1e 01 	sts	0x011E, r18
    769a:	19 82       	std	Y+1, r1	; 0x01
    769c:	84 e0       	ldi	r24, 0x04	; 4
    769e:	8a 83       	std	Y+2, r24	; 0x02
    76a0:	20 91 20 01 	lds	r18, 0x0120
    76a4:	30 91 21 01 	lds	r19, 0x0121
    76a8:	3b 83       	std	Y+3, r19	; 0x03
#ifdef _DEBUG_TFTP
			if(response == FINAL_ACK) traceln("Tftp: Sent Final ACK ");
#endif
			
			packetLength = 4;
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
    76aa:	2c 83       	std	Y+4, r18	; 0x04
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
    76ac:	cf cf       	rjmp	.-98     	; 0x764c <tftpPoll+0x96>
    76ae:	f7 01       	movw	r30, r14
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
    76b0:	61 91       	ld	r22, Z+
    76b2:	7f 01       	movw	r14, r30
    76b4:	68 01       	movw	r12, r16
    76b6:	ff ef       	ldi	r31, 0xFF	; 255
    76b8:	cf 1a       	sub	r12, r31
			*txPtr = lastPacket & 0xff;
    76ba:	df 0a       	sbc	r13, r31
    76bc:	c8 01       	movw	r24, r16
	}

	txPtr = txBuffer;

	while(packetLength--) {
		netWriteReg(writePointer++, *txPtr++);
    76be:	70 dd       	rcall	.-1312   	; 0x71a0 <netWriteReg>
    76c0:	c1 14       	cp	r12, r1
    76c2:	20 e6       	ldi	r18, 0x60	; 96
    76c4:	d2 06       	cpc	r13, r18
    76c6:	19 f4       	brne	.+6      	; 0x76ce <tftpPoll+0x118>
    76c8:	c1 2c       	mov	r12, r1
    76ca:	a8 e5       	ldi	r26, 0x58	; 88
    76cc:	da 2e       	mov	r13, r26
    76ce:	86 01       	movw	r16, r12
    76d0:	ae 10       	cpse	r10, r14

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
    76d2:	ed cf       	rjmp	.-38     	; 0x76ae <tftpPoll+0xf8>
    76d4:	b8 01       	movw	r22, r16
    76d6:	78 55       	subi	r23, 0x58	; 88
    76d8:	84 e2       	ldi	r24, 0x24	; 36
    76da:	97 e0       	ldi	r25, 0x07	; 7
    76dc:	a8 dd       	rcall	.-1200   	; 0x722e <netWriteWord>
    76de:	60 e2       	ldi	r22, 0x20	; 32
    76e0:	81 e0       	ldi	r24, 0x01	; 1
			break;
	}

	txPtr = txBuffer;

	while(packetLength--) {
    76e2:	97 e0       	ldi	r25, 0x07	; 7
    76e4:	5d dd       	rcall	.-1350   	; 0x71a0 <netWriteReg>
		netWriteReg(writePointer++, *txPtr++);

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
	}

	netWriteWord(REG_S3_TX_WR0, writePointer - S3_TX_START);
    76e6:	81 e0       	ldi	r24, 0x01	; 1
    76e8:	97 e0       	ldi	r25, 0x07	; 7
    76ea:	73 dd       	rcall	.-1306   	; 0x71d2 <netReadReg>
    76ec:	81 11       	cpse	r24, r1
    76ee:	fb cf       	rjmp	.-10     	; 0x76e6 <tftpPoll+0x130>
    76f0:	34 e0       	ldi	r19, 0x04	; 4
	netWriteReg(REG_S3_CR, CR_SEND);
    76f2:	b3 12       	cpse	r11, r19
    76f4:	75 cf       	rjmp	.-278    	; 0x75e0 <tftpPoll+0x2a>
    76f6:	60 e1       	ldi	r22, 0x10	; 16
    76f8:	81 e0       	ldi	r24, 0x01	; 1
    76fa:	97 e0       	ldi	r25, 0x07	; 7

	while(netReadReg(REG_S3_CR));
    76fc:	51 dd       	rcall	.-1374   	; 0x71a0 <netWriteReg>
    76fe:	80 e0       	ldi	r24, 0x00	; 0
    7700:	cc 59       	subi	r28, 0x9C	; 156
    7702:	df 4f       	sbci	r29, 0xFF	; 255
    7704:	de bf       	out	0x3e, r29	; 62
    7706:	cd bf       	out	0x3d, r28	; 61
#endif
		// Send the response
		sendResponse(response);
	}

	if(response == FINAL_ACK) {
    7708:	df 91       	pop	r29
    770a:	cf 91       	pop	r28
    770c:	1f 91       	pop	r17
		netWriteReg(REG_S3_CR, CR_CLOSE);
    770e:	0f 91       	pop	r16
    7710:	ff 90       	pop	r15
    7712:	ef 90       	pop	r14
    7714:	df 90       	pop	r13
    7716:	cf 90       	pop	r12
		// Complete
		return(0);
    7718:	bf 90       	pop	r11
	}

	// Tftp continues
	return(1);
}
    771a:	af 90       	pop	r10
    771c:	08 95       	ret

0000771e <validImage>:
#include "debug.h"
#include "serial.h"


uint8_t validImage(uint8_t* base)
{
    771e:	20 e0       	ldi	r18, 0x00	; 0
    7720:	30 e0       	ldi	r19, 0x00	; 0
    7722:	fc 01       	movw	r30, r24
    7724:	e2 0f       	add	r30, r18
    7726:	f3 1f       	adc	r31, r19
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
		// For each vector, check it is of the form:
		// 0x0C 0x94 0xWX 0xYZ  ; JMP 0xWXYZ
		if(base[i] != 0x0c) {
    7728:	40 81       	ld	r20, Z
    772a:	4c 30       	cpi	r20, 0x0C	; 12
    772c:	51 f4       	brne	.+20     	; 0x7742 <validImage+0x24>
			tracenum(base[i]);
			trace(" instead of 0x0C");
#endif
			return(0);
		}
		if(base[i + 1] != 0x94) {
    772e:	41 81       	ldd	r20, Z+1	; 0x01
    7730:	44 39       	cpi	r20, 0x94	; 148
    7732:	39 f4       	brne	.+14     	; 0x7742 <validImage+0x24>
    7734:	2c 5f       	subi	r18, 0xFC	; 252
    7736:	3f 4f       	sbci	r19, 0xFF	; 255

uint8_t validImage(uint8_t* base)
{
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
    7738:	24 33       	cpi	r18, 0x34	; 52
    773a:	31 05       	cpc	r19, r1
    773c:	91 f7       	brne	.-28     	; 0x7722 <validImage+0x4>
		}
	}
#ifdef _DEBUG_VALD
	traceln("Vald: Valid image");
#endif
	return(1);
    773e:	81 e0       	ldi	r24, 0x01	; 1
}
    7740:	08 95       	ret
			tracenum(i);
			trace(" with ");
			tracenum(base[i]);
			trace(" instead of 0x0C");
#endif
			return(0);
    7742:	80 e0       	ldi	r24, 0x00	; 0
    7744:	08 95       	ret

00007746 <watchdogDisable>:
 */
uint8_t watchdogDisable(void)
{
	uint8_t mcusr_mirror;

	mcusr_mirror = MCUSR;
    7746:	84 b7       	in	r24, 0x34	; 52
	MCUSR = 0;
    7748:	14 be       	out	0x34, r1	; 52
	wdt_disable();
    774a:	98 e1       	ldi	r25, 0x18	; 24
    774c:	0f b6       	in	r0, 0x3f	; 63
    774e:	f8 94       	cli
    7750:	90 93 60 00 	sts	0x0060, r25
    7754:	10 92 60 00 	sts	0x0060, r1
    7758:	0f be       	out	0x3f, r0	; 63

	return(mcusr_mirror);
}
    775a:	08 95       	ret

0000775c <watchdogReset>:

void watchdogReset(void)
{
	wdt_reset();
    775c:	a8 95       	wdr
    775e:	08 95       	ret

00007760 <watchdogConfig>:
}

void watchdogConfig(uint8_t x)
{
	WDTCSR = _BV(WDCE) | _BV(WDE);
    7760:	e0 e6       	ldi	r30, 0x60	; 96
    7762:	f0 e0       	ldi	r31, 0x00	; 0
    7764:	98 e1       	ldi	r25, 0x18	; 24
    7766:	90 83       	st	Z, r25
	WDTCSR = x;
    7768:	80 83       	st	Z, r24
    776a:	08 95       	ret

0000776c <serialInit>:


void serialInit(void)
{
	// Double speed mode USART0
	UART_STATUS_REG		= _BV(UART_DOUBLE_SPEED);
    776c:	82 e0       	ldi	r24, 0x02	; 2
    776e:	80 93 c0 00 	sts	0x00C0, r24
	// Enable receiver and transiter on USART0
	UART_CONTROL_REG	= _BV(UART_ENABLE_RECEIVER) | _BV(UART_ENABLE_TRANSMITTER);
    7772:	88 e1       	ldi	r24, 0x18	; 24
    7774:	80 93 c1 00 	sts	0x00C1, r24
	// Set 8bit character length on USART0
	UART_MODE_REG		= _BV(UART_CHAR_SIZE_LOW) | _BV(UART_CHAR_SIZE_MID);
    7778:	86 e0       	ldi	r24, 0x06	; 6
    777a:	80 93 c2 00 	sts	0x00C2, r24
	// Set USART0 baud rate
	UART_BAUD_RATE_LOW	= (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
    777e:	80 e1       	ldi	r24, 0x10	; 16
    7780:	80 93 c4 00 	sts	0x00C4, r24
    7784:	08 95       	ret

00007786 <putCh>:
}


void putCh(uint8_t c)
{
	while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
    7786:	90 91 c0 00 	lds	r25, 0x00C0
    778a:	95 ff       	sbrs	r25, 5
    778c:	fc cf       	rjmp	.-8      	; 0x7786 <putCh>
	UART_DATA_REG = c;
    778e:	80 93 c6 00 	sts	0x00C6, r24
    7792:	08 95       	ret

00007794 <putHex>:
}


void putHex(uint8_t c)
{
	c &= 0xf;
    7794:	8f 70       	andi	r24, 0x0F	; 15
	if(c > 9) c += 7;
    7796:	8a 30       	cpi	r24, 0x0A	; 10
    7798:	08 f0       	brcs	.+2      	; 0x779c <putHex+0x8>
    779a:	89 5f       	subi	r24, 0xF9	; 249
	//while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
	//UART_DATA_REG = c + '0';
	putCh(c + '0');
    779c:	80 5d       	subi	r24, 0xD0	; 208
    779e:	f3 cf       	rjmp	.-26     	; 0x7786 <putCh>

000077a0 <getCh>:

uint8_t getCh(void)
{
	uint8_t ch;

	while(!(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)));
    77a0:	80 91 c0 00 	lds	r24, 0x00C0
    77a4:	87 ff       	sbrs	r24, 7
    77a6:	fc cf       	rjmp	.-8      	; 0x77a0 <getCh>
	if(!(UART_STATUS_REG & _BV(UART_FRAME_ERROR))) {
    77a8:	80 91 c0 00 	lds	r24, 0x00C0
    77ac:	84 ff       	sbrs	r24, 4
		 * expects to be talking to the application, and DON'T reset the
		 * watchdog.  This should cause the bootloader to abort and run
		 * the application "soon", if it keeps happening.  (Note that we
		 * don't care that an invalid char is returned...)
		 */
		watchdogReset();
    77ae:	d6 df       	rcall	.-84     	; 0x775c <watchdogReset>
    77b0:	80 91 c6 00 	lds	r24, 0x00C6
	}
	ch = UART_DATA_REG;
    77b4:	08 95       	ret

000077b6 <serialPoll>:
	return ch;
}


uint8_t serialPoll(uint8_t command)
{
    77b6:	cf 93       	push	r28
    77b8:	df 93       	push	r29
    77ba:	1f 92       	push	r1
    77bc:	cd b7       	in	r28, 0x3d	; 61
    77be:	de b7       	in	r29, 0x3e	; 62
	if(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)) {
    77c0:	90 91 c0 00 	lds	r25, 0x00C0
    77c4:	97 ff       	sbrs	r25, 7
    77c6:	07 c0       	rjmp	.+14     	; 0x77d6 <serialPoll+0x20>
		resetTick();
    77c8:	89 83       	std	Y+1, r24	; 0x01
    77ca:	2c d0       	rcall	.+88     	; 0x7824 <resetTick>
    77cc:	91 e0       	ldi	r25, 0x01	; 1
		serialFlashing = TRUE;
    77ce:	90 93 2b 01 	sts	0x012B, r25
    77d2:	89 81       	ldd	r24, Y+1	; 0x01
		return(command);
    77d4:	01 c0       	rjmp	.+2      	; 0x77d8 <serialPoll+0x22>
    77d6:	81 e0       	ldi	r24, 0x01	; 1
	}
	return(1);
    77d8:	0f 90       	pop	r0
}
    77da:	df 91       	pop	r29
    77dc:	cf 91       	pop	r28
    77de:	08 95       	ret

000077e0 <updateLed>:
static uint16_t tick = 0;


void updateLed(void)
{
	uint16_t next_timer_1 = TCNT1;
    77e0:	80 91 84 00 	lds	r24, 0x0084
    77e4:	90 91 85 00 	lds	r25, 0x0085
	if(next_timer_1 & 0x400) LED_PORT ^= _BV(LED); // Led pin high
    77e8:	92 ff       	sbrs	r25, 2
    77ea:	05 c0       	rjmp	.+10     	; 0x77f6 <updateLed+0x16>
    77ec:	25 b1       	in	r18, 0x05	; 5
    77ee:	30 e2       	ldi	r19, 0x20	; 32
    77f0:	23 27       	eor	r18, r19
    77f2:	25 b9       	out	0x05, r18	; 5
    77f4:	01 c0       	rjmp	.+2      	; 0x77f8 <updateLed+0x18>
	else LED_PORT &= ~_BV(LED); // Led pin low
    77f6:	2d 98       	cbi	0x05, 5	; 5
	if(next_timer_1 < last_timer_1) {
    77f8:	20 91 24 01 	lds	r18, 0x0124
    77fc:	30 91 25 01 	lds	r19, 0x0125
    7800:	82 17       	cp	r24, r18
    7802:	93 07       	cpc	r25, r19
    7804:	50 f4       	brcc	.+20     	; 0x781a <updateLed+0x3a>
		tick++;
    7806:	20 91 22 01 	lds	r18, 0x0122
    780a:	30 91 23 01 	lds	r19, 0x0123
    780e:	2f 5f       	subi	r18, 0xFF	; 255
    7810:	3f 4f       	sbci	r19, 0xFF	; 255
    7812:	30 93 23 01 	sts	0x0123, r19
    7816:	20 93 22 01 	sts	0x0122, r18
		tracenum(next_timer_1);
		traceln(" lTM: ");
		tracenum(last_timer_1);
#endif
	}
	last_timer_1 = next_timer_1;
    781a:	90 93 25 01 	sts	0x0125, r25
    781e:	80 93 24 01 	sts	0x0124, r24
    7822:	08 95       	ret

00007824 <resetTick>:
}

void resetTick(void)
{
	TCNT1 = 0;
    7824:	10 92 85 00 	sts	0x0085, r1
    7828:	10 92 84 00 	sts	0x0084, r1
	tick = 0;
    782c:	10 92 23 01 	sts	0x0123, r1
    7830:	10 92 22 01 	sts	0x0122, r1
    7834:	08 95       	ret

00007836 <timedOut>:
}

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
	if (pgm_read_word(0x0000) == 0xFFFF) return(0);
    7836:	e0 e0       	ldi	r30, 0x00	; 0
    7838:	f0 e0       	ldi	r31, 0x00	; 0
    783a:	85 91       	lpm	r24, Z+
    783c:	94 91       	lpm	r25, Z
    783e:	01 96       	adiw	r24, 0x01	; 1
    7840:	41 f0       	breq	.+16     	; 0x7852 <timedOut+0x1c>
	if(tick > TIMEOUT) return(1);
    7842:	81 e0       	ldi	r24, 0x01	; 1
    7844:	20 91 22 01 	lds	r18, 0x0122
    7848:	30 91 23 01 	lds	r19, 0x0123
    784c:	25 30       	cpi	r18, 0x05	; 5
    784e:	31 05       	cpc	r19, r1
    7850:	08 f4       	brcc	.+2      	; 0x7854 <timedOut+0x1e>
}

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
	if (pgm_read_word(0x0000) == 0xFFFF) return(0);
    7852:	80 e0       	ldi	r24, 0x00	; 0
	if(tick > TIMEOUT) return(1);
	else return(0);
}
    7854:	08 95       	ret

00007856 <verifySpace>:
static uint8_t  length;


static void verifySpace(void)
{
	if(getCh() != CRC_EOP) {
    7856:	a4 df       	rcall	.-184    	; 0x77a0 <getCh>
    7858:	80 32       	cpi	r24, 0x20	; 32
    785a:	19 f0       	breq	.+6      	; 0x7862 <verifySpace+0xc>
    785c:	88 e0       	ldi	r24, 0x08	; 8
		watchdogConfig(WATCHDOG_16MS);	// shorten WD timeout
    785e:	80 df       	rcall	.-256    	; 0x7760 <watchdogConfig>
    7860:	ff cf       	rjmp	.-2      	; 0x7860 <verifySpace+0xa>
    7862:	84 e1       	ldi	r24, 0x14	; 20
    7864:	90 cf       	rjmp	.-224    	; 0x7786 <putCh>

00007866 <getNch>:
	putCh(STK_INSYNC);
}


static void getNch(uint8_t count)
{
    7866:	cf 93       	push	r28
    7868:	c8 2f       	mov	r28, r24
	do getCh();
    786a:	9a df       	rcall	.-204    	; 0x77a0 <getCh>
    786c:	c1 50       	subi	r28, 0x01	; 1
	while(--count);
    786e:	e9 f7       	brne	.-6      	; 0x786a <getNch+0x4>
    7870:	cf 91       	pop	r28
	verifySpace();
}
    7872:	f1 cf       	rjmp	.-30     	; 0x7856 <verifySpace>

00007874 <processOptiboot>:


uint8_t processOptiboot(void)
{
    7874:	ef 92       	push	r14
    7876:	ff 92       	push	r15
    7878:	0f 93       	push	r16
    787a:	1f 93       	push	r17
    787c:	cf 93       	push	r28
    787e:	df 93       	push	r29
    7880:	cd b7       	in	r28, 0x3d	; 61
    7882:	de b7       	in	r29, 0x3e	; 62
    7884:	c1 50       	subi	r28, 0x01	; 1
    7886:	d1 40       	sbci	r29, 0x01	; 1
    7888:	de bf       	out	0x3e, r29	; 62
    788a:	cd bf       	out	0x3d, r28	; 61
	uint8_t ch;

	ch = getCh();
    788c:	89 df       	rcall	.-238    	; 0x77a0 <getCh>
    788e:	81 34       	cpi	r24, 0x41	; 65

	if(ch == STK_GET_PARAMETER) {
    7890:	a9 f4       	brne	.+42     	; 0x78bc <processOptiboot+0x48>
    7892:	86 df       	rcall	.-244    	; 0x77a0 <getCh>
		unsigned char which = getCh();
    7894:	cf 5f       	subi	r28, 0xFF	; 255
    7896:	de 4f       	sbci	r29, 0xFE	; 254
		verifySpace();
    7898:	88 83       	st	Y, r24
    789a:	c1 50       	subi	r28, 0x01	; 1
    789c:	d1 40       	sbci	r29, 0x01	; 1
    789e:	db df       	rcall	.-74     	; 0x7856 <verifySpace>
    78a0:	cf 5f       	subi	r28, 0xFF	; 255
    78a2:	de 4f       	sbci	r29, 0xFE	; 254
    78a4:	88 81       	ld	r24, Y
		if(which == 0x82) {
    78a6:	c1 50       	subi	r28, 0x01	; 1
    78a8:	d1 40       	sbci	r29, 0x01	; 1
    78aa:	82 38       	cpi	r24, 0x82	; 130
    78ac:	11 f4       	brne	.+4      	; 0x78b2 <processOptiboot+0x3e>
    78ae:	84 e0       	ldi	r24, 0x04	; 4
    78b0:	03 c0       	rjmp	.+6      	; 0x78b8 <processOptiboot+0x44>
    78b2:	81 38       	cpi	r24, 0x81	; 129
			/*
			 * Send tftpboot version as "minor SW version"
			 */
			putCh(ARIADNE_MINVER);
    78b4:	f9 f0       	breq	.+62     	; 0x78f4 <processOptiboot+0x80>
    78b6:	83 e0       	ldi	r24, 0x03	; 3
		} else if(which == 0x81) {
    78b8:	66 df       	rcall	.-308    	; 0x7786 <putCh>
    78ba:	b2 c0       	rjmp	.+356    	; 0x7a20 <processOptiboot+0x1ac>
		} else {
			/*
			 * GET PARAMETER returns a generic 0x03 reply for
			 * other parameters - enough to keep Avrdude happy
			 */
			putCh(0x03);
    78bc:	82 34       	cpi	r24, 0x42	; 66
    78be:	11 f4       	brne	.+4      	; 0x78c4 <processOptiboot+0x50>
    78c0:	84 e1       	ldi	r24, 0x14	; 20
    78c2:	03 c0       	rjmp	.+6      	; 0x78ca <processOptiboot+0x56>
		}
	} else if(ch == STK_SET_DEVICE) {
    78c4:	85 34       	cpi	r24, 0x45	; 69
    78c6:	19 f4       	brne	.+6      	; 0x78ce <processOptiboot+0x5a>
		// SET DEVICE is ignored
		getNch(20);
    78c8:	84 e0       	ldi	r24, 0x04	; 4
    78ca:	cd df       	rcall	.-102    	; 0x7866 <getNch>
	} else if(ch == STK_SET_DEVICE_EXT) {
    78cc:	a9 c0       	rjmp	.+338    	; 0x7a20 <processOptiboot+0x1ac>
    78ce:	85 35       	cpi	r24, 0x55	; 85
		// SET DEVICE EXT is ignored
		getNch(4);
    78d0:	69 f4       	brne	.+26     	; 0x78ec <processOptiboot+0x78>
    78d2:	66 df       	rcall	.-308    	; 0x77a0 <getCh>
    78d4:	18 2f       	mov	r17, r24
    78d6:	64 df       	rcall	.-312    	; 0x77a0 <getCh>
	} else if(ch == STK_LOAD_ADDRESS) {
    78d8:	21 2f       	mov	r18, r17
    78da:	30 e0       	ldi	r19, 0x00	; 0
		// LOAD ADDRESS
		uint16_t newAddress;
		newAddress = getCh();
    78dc:	38 2b       	or	r19, r24
    78de:	22 0f       	add	r18, r18
    78e0:	33 1f       	adc	r19, r19
		newAddress = (newAddress & 0xff) | (getCh() << 8);
    78e2:	30 93 28 01 	sts	0x0128, r19
    78e6:	20 93 27 01 	sts	0x0127, r18
    78ea:	99 c0       	rjmp	.+306    	; 0x7a1e <processOptiboot+0x1aa>
#ifdef RAMPZ
		// Transfer top bit to RAMPZ
		RAMPZ = (newAddress & 0x8000) ? 1 : 0;
#endif

		newAddress += newAddress; // Convert from word address to byte address
    78ec:	86 35       	cpi	r24, 0x56	; 86
    78ee:	21 f4       	brne	.+8      	; 0x78f8 <processOptiboot+0x84>
		address = newAddress;
    78f0:	84 e0       	ldi	r24, 0x04	; 4
    78f2:	b9 df       	rcall	.-142    	; 0x7866 <getNch>
    78f4:	80 e0       	ldi	r24, 0x00	; 0
    78f6:	e0 cf       	rjmp	.-64     	; 0x78b8 <processOptiboot+0x44>
    78f8:	84 36       	cpi	r24, 0x64	; 100
		verifySpace();
	} else if(ch == STK_UNIVERSAL) {
    78fa:	09 f0       	breq	.+2      	; 0x78fe <processOptiboot+0x8a>
    78fc:	60 c0       	rjmp	.+192    	; 0x79be <processOptiboot+0x14a>
		// UNIVERSAL command is ignored
		getNch(4);
    78fe:	50 df       	rcall	.-352    	; 0x77a0 <getCh>
    7900:	4f df       	rcall	.-354    	; 0x77a0 <getCh>
    7902:	80 93 26 01 	sts	0x0126, r24
		putCh(0x00);
    7906:	4c df       	rcall	.-360    	; 0x77a0 <getCh>
	}
	/* Write memory, length is big endian and is in bytes */
	else if(ch == STK_PROG_PAGE) {
    7908:	e0 91 27 01 	lds	r30, 0x0127
    790c:	f0 91 28 01 	lds	r31, 0x0128
		// PROGRAM PAGE - we support flash programming only, not EEPROM
		uint8_t  buff[256];
		uint8_t* bufPtr;
		uint16_t addrPtr;

		getCh();			/* getlen() */
    7910:	e1 15       	cp	r30, r1
		length = getCh();
    7912:	80 e7       	ldi	r24, 0x70	; 112
    7914:	f8 07       	cpc	r31, r24
    7916:	20 f4       	brcc	.+8      	; 0x7920 <processOptiboot+0xac>
    7918:	83 e0       	ldi	r24, 0x03	; 3
		getCh();
    791a:	80 93 57 00 	sts	0x0057, r24

		// If we are in RWW section, immediately start page erase
		if(address < NRWWSTART) boot_page_erase((uint16_t)(void*)address);
    791e:	e8 95       	spm
    7920:	8e 01       	movw	r16, r28
    7922:	0f 5f       	subi	r16, 0xFF	; 255
    7924:	1f 4f       	sbci	r17, 0xFF	; 255
    7926:	78 01       	movw	r14, r16
    7928:	3b df       	rcall	.-394    	; 0x77a0 <getCh>
    792a:	f8 01       	movw	r30, r16
    792c:	81 93       	st	Z+, r24
    792e:	8f 01       	movw	r16, r30
    7930:	80 91 26 01 	lds	r24, 0x0126
    7934:	81 50       	subi	r24, 0x01	; 1
    7936:	80 93 26 01 	sts	0x0126, r24
    793a:	81 11       	cpse	r24, r1
    793c:	f5 cf       	rjmp	.-22     	; 0x7928 <processOptiboot+0xb4>

		// While that is going on, read in page contents
		bufPtr = buff;
		do* bufPtr++ = getCh();
    793e:	e0 91 27 01 	lds	r30, 0x0127
    7942:	f0 91 28 01 	lds	r31, 0x0128
    7946:	e1 15       	cp	r30, r1
		while(--length);
    7948:	80 e7       	ldi	r24, 0x70	; 112
    794a:	f8 07       	cpc	r31, r24
    794c:	20 f0       	brcs	.+8      	; 0x7956 <processOptiboot+0xe2>
    794e:	83 e0       	ldi	r24, 0x03	; 3
    7950:	80 93 57 00 	sts	0x0057, r24
    7954:	e8 95       	spm

		// If we are in NRWW section, page erase has to be delayed until now.
		// Todo: Take RAMPZ into account
		if(address >= NRWWSTART) boot_page_erase((uint16_t)(void*)address);
    7956:	7f df       	rcall	.-258    	; 0x7856 <verifySpace>
    7958:	07 b6       	in	r0, 0x37	; 55
    795a:	00 fc       	sbrc	r0, 0
    795c:	fd cf       	rjmp	.-6      	; 0x7958 <processOptiboot+0xe4>
    795e:	20 91 27 01 	lds	r18, 0x0127
    7962:	30 91 28 01 	lds	r19, 0x0128
    7966:	89 01       	movw	r16, r18
    7968:	02 58       	subi	r16, 0x82	; 130
    796a:	1f 4f       	sbci	r17, 0xFF	; 255
    796c:	c9 01       	movw	r24, r18

		// Read command terminator, start reply
		verifySpace();
    796e:	69 81       	ldd	r22, Y+1	; 0x01
    7970:	a7 01       	movw	r20, r14

		// If only a partial page is to be programmed, the erase might not be complete.
		// So check that here
		boot_spm_busy_wait();
    7972:	42 1b       	sub	r20, r18
    7974:	53 0b       	sbc	r21, r19
    7976:	ff 24       	eor	r15, r15

		// Copy buffer into programming buffer
		bufPtr = buff;
		addrPtr = (uint16_t)(void*)address;
    7978:	f3 94       	inc	r15
    797a:	da 01       	movw	r26, r20
    797c:	a8 0f       	add	r26, r24
    797e:	b9 1f       	adc	r27, r25
    7980:	11 96       	adiw	r26, 0x01	; 1
    7982:	ec 91       	ld	r30, X
    7984:	11 97       	sbiw	r26, 0x01	; 1
		// If only a partial page is to be programmed, the erase might not be complete.
		// So check that here
		boot_spm_busy_wait();

		// Copy buffer into programming buffer
		bufPtr = buff;
    7986:	70 e0       	ldi	r23, 0x00	; 0
    7988:	7e 2b       	or	r23, r30
    798a:	fc 01       	movw	r30, r24
    798c:	0b 01       	movw	r0, r22
    798e:	f0 92 57 00 	sts	0x0057, r15
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
			boot_page_fill((uint16_t)(void*)addrPtr, a);
    7992:	e8 95       	spm
    7994:	11 24       	eor	r1, r1
    7996:	80 17       	cp	r24, r16
    7998:	91 07       	cpc	r25, r17
		addrPtr = (uint16_t)(void*)address;
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
    799a:	21 f0       	breq	.+8      	; 0x79a4 <processOptiboot+0x130>
    799c:	02 96       	adiw	r24, 0x02	; 2
    799e:	12 96       	adiw	r26, 0x02	; 2
    79a0:	6c 91       	ld	r22, X
    79a2:	eb cf       	rjmp	.-42     	; 0x797a <processOptiboot+0x106>
			boot_page_fill((uint16_t)(void*)addrPtr, a);
    79a4:	85 e0       	ldi	r24, 0x05	; 5
    79a6:	f9 01       	movw	r30, r18
    79a8:	80 93 57 00 	sts	0x0057, r24
    79ac:	e8 95       	spm
    79ae:	07 b6       	in	r0, 0x37	; 55
			addrPtr += 2;
		} while(--ch);
    79b0:	00 fc       	sbrc	r0, 0
    79b2:	fd cf       	rjmp	.-6      	; 0x79ae <processOptiboot+0x13a>
    79b4:	81 e1       	ldi	r24, 0x11	; 17
    79b6:	80 93 57 00 	sts	0x0057, r24
		addrPtr = (uint16_t)(void*)address;
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
    79ba:	e8 95       	spm
    79bc:	31 c0       	rjmp	.+98     	; 0x7a20 <processOptiboot+0x1ac>
			boot_page_fill((uint16_t)(void*)addrPtr, a);
			addrPtr += 2;
		} while(--ch);

		// Write from programming buffer
		boot_page_write((uint16_t)(void*)address);
    79be:	84 37       	cpi	r24, 0x74	; 116
    79c0:	d1 f4       	brne	.+52     	; 0x79f6 <processOptiboot+0x182>
    79c2:	ee de       	rcall	.-548    	; 0x77a0 <getCh>
    79c4:	ed de       	rcall	.-550    	; 0x77a0 <getCh>
    79c6:	80 93 26 01 	sts	0x0126, r24
		boot_spm_busy_wait();
    79ca:	ea de       	rcall	.-556    	; 0x77a0 <getCh>
    79cc:	44 df       	rcall	.-376    	; 0x7856 <verifySpace>

#if defined(RWWSRE)
		// Reenable read access to flash
		boot_rww_enable();
    79ce:	e0 91 27 01 	lds	r30, 0x0127
    79d2:	f0 91 28 01 	lds	r31, 0x0128
    79d6:	cf 01       	movw	r24, r30
#endif
	}
	/* Read memory block mode, length is big endian.  */
	else if(ch == STK_READ_PAGE) {
    79d8:	01 96       	adiw	r24, 0x01	; 1
    79da:	90 93 28 01 	sts	0x0128, r25
		// READ PAGE - we only read flash
		getCh();			/* getlen() */
    79de:	80 93 27 01 	sts	0x0127, r24
		length = getCh();
    79e2:	84 91       	lpm	r24, Z
    79e4:	d0 de       	rcall	.-608    	; 0x7786 <putCh>
    79e6:	80 91 26 01 	lds	r24, 0x0126
		getCh();
    79ea:	81 50       	subi	r24, 0x01	; 1

		verifySpace();
    79ec:	80 93 26 01 	sts	0x0126, r24
			__asm__("elpm %0,Z\n":"=r"(result):"z"(address));
			putCh(result);
			address++;
		} while(--length);
#else
		do putCh(pgm_read_byte_near(address++));
    79f0:	81 11       	cpse	r24, r1
    79f2:	ed cf       	rjmp	.-38     	; 0x79ce <processOptiboot+0x15a>
    79f4:	15 c0       	rjmp	.+42     	; 0x7a20 <processOptiboot+0x1ac>
    79f6:	85 37       	cpi	r24, 0x75	; 117
    79f8:	39 f4       	brne	.+14     	; 0x7a08 <processOptiboot+0x194>
    79fa:	2d df       	rcall	.-422    	; 0x7856 <verifySpace>
    79fc:	8e e1       	ldi	r24, 0x1E	; 30
    79fe:	c3 de       	rcall	.-634    	; 0x7786 <putCh>
    7a00:	85 e9       	ldi	r24, 0x95	; 149
    7a02:	c1 de       	rcall	.-638    	; 0x7786 <putCh>
    7a04:	8f e0       	ldi	r24, 0x0F	; 15
    7a06:	58 cf       	rjmp	.-336    	; 0x78b8 <processOptiboot+0x44>
    7a08:	81 35       	cpi	r24, 0x51	; 81
		while(--length);
    7a0a:	49 f4       	brne	.+18     	; 0x7a1e <processOptiboot+0x1aa>
    7a0c:	24 df       	rcall	.-440    	; 0x7856 <verifySpace>
    7a0e:	6e ee       	ldi	r22, 0xEE	; 238
    7a10:	82 e0       	ldi	r24, 0x02	; 2
    7a12:	90 e0       	ldi	r25, 0x00	; 0
    7a14:	24 d0       	rcall	.+72     	; 0x7a5e <__eewr_byte_m328p>
    7a16:	80 e1       	ldi	r24, 0x10	; 16
    7a18:	b6 de       	rcall	.-660    	; 0x7786 <putCh>
#endif
	}
	/* Get device signature bytes  */
	else if(ch == STK_READ_SIGN) {
    7a1a:	80 e0       	ldi	r24, 0x00	; 0
    7a1c:	04 c0       	rjmp	.+8      	; 0x7a26 <processOptiboot+0x1b2>
		// READ SIGN - return what Avrdude wants to hear
		verifySpace();
    7a1e:	1b df       	rcall	.-458    	; 0x7856 <verifySpace>
    7a20:	80 e1       	ldi	r24, 0x10	; 16
		putCh(SIGNATURE_0);
    7a22:	b1 de       	rcall	.-670    	; 0x7786 <putCh>
    7a24:	81 e0       	ldi	r24, 0x01	; 1
    7a26:	cf 5f       	subi	r28, 0xFF	; 255
		putCh(SIGNATURE_1);
    7a28:	de 4f       	sbci	r29, 0xFE	; 254
    7a2a:	de bf       	out	0x3e, r29	; 62
    7a2c:	cd bf       	out	0x3d, r28	; 61
		putCh(SIGNATURE_2);
    7a2e:	df 91       	pop	r29
    7a30:	cf 91       	pop	r28
	} else if(ch == STK_LEAVE_PROGMODE) {
    7a32:	1f 91       	pop	r17
    7a34:	0f 91       	pop	r16
		// Adaboot no-wait mod
		//watchdogConfig(WATCHDOG_16MS);
		verifySpace();
    7a36:	ff 90       	pop	r15
    7a38:	ef 90       	pop	r14
		eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
    7a3a:	08 95       	ret

00007a3c <memcpy_P>:
    7a3c:	fb 01       	movw	r30, r22
    7a3e:	dc 01       	movw	r26, r24
    7a40:	02 c0       	rjmp	.+4      	; 0x7a46 <memcpy_P+0xa>
    7a42:	05 90       	lpm	r0, Z+
		putCh(STK_OK);
    7a44:	0d 92       	st	X+, r0
    7a46:	41 50       	subi	r20, 0x01	; 1
    7a48:	50 40       	sbci	r21, 0x00	; 0
		return(0);
    7a4a:	d8 f7       	brcc	.-10     	; 0x7a42 <memcpy_P+0x6>
    7a4c:	08 95       	ret

00007a4e <__eerd_byte_m328p>:
	} else {
		// This covers the response to commands like STK_ENTER_PROGMODE
		verifySpace();
    7a4e:	f9 99       	sbic	0x1f, 1	; 31
    7a50:	fe cf       	rjmp	.-4      	; 0x7a4e <__eerd_byte_m328p>
	}
	putCh(STK_OK);
    7a52:	92 bd       	out	0x22, r25	; 34
    7a54:	81 bd       	out	0x21, r24	; 33
    7a56:	f8 9a       	sbi	0x1f, 0	; 31
	return(1);
    7a58:	99 27       	eor	r25, r25
    7a5a:	80 b5       	in	r24, 0x20	; 32
    7a5c:	08 95       	ret

00007a5e <__eewr_byte_m328p>:
    7a5e:	26 2f       	mov	r18, r22

00007a60 <__eewr_r18_m328p>:
    7a60:	f9 99       	sbic	0x1f, 1	; 31
    7a62:	fe cf       	rjmp	.-4      	; 0x7a60 <__eewr_r18_m328p>
    7a64:	1f ba       	out	0x1f, r1	; 31
    7a66:	92 bd       	out	0x22, r25	; 34
    7a68:	81 bd       	out	0x21, r24	; 33
    7a6a:	20 bd       	out	0x20, r18	; 32
    7a6c:	0f b6       	in	r0, 0x3f	; 63
    7a6e:	f8 94       	cli
    7a70:	fa 9a       	sbi	0x1f, 2	; 31
    7a72:	f9 9a       	sbi	0x1f, 1	; 31
    7a74:	0f be       	out	0x3f, r0	; 63
    7a76:	01 96       	adiw	r24, 0x01	; 1
    7a78:	08 95       	ret

00007a7a <_exit>:
    7a7a:	f8 94       	cli

00007a7c <__stop_program>:
    7a7c:	ff cf       	rjmp	.-2      	; 0x7a7c <__stop_program>
