m255
K3
13
cModel Technology
Z0 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Espi_controller
Z1 w1679393885
Z2 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Z7 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
Z8 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
l0
L9
VeOadzg?j`0UA_Gz;SX=Sd1
Z9 OV;C;10.1d;51
31
Z10 !s108 1680636913.546000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
Z12 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 GAJEG35BCM`^hSK^N`M2?1
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 14 spi_controller 0 22 eOadzg?j`0UA_Gz;SX=Sd1
l70
L24
VfUDoM0eTIJ1^CUecRlEYU0
R9
31
R10
R11
R12
R13
R14
!s100 N:SAmC1UP6Rff_gF>FmDf1
!i10b 1
Espi_tx
Z15 w1679393713
R2
R3
R4
R5
R6
Z16 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
Z17 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
l0
L7
VQhk2WdB<BOFDZR5K0o1HG3
R9
31
Z18 !s108 1680636913.616000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
Z20 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
R13
R14
!s100 n[W7:a:5UMZh^3aO:6]Q_3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 6 spi_tx 0 22 Qhk2WdB<BOFDZR5K0o1HG3
l34
L22
V=@n9_nXi3?l2YiD>JmAz00
R9
31
R18
R19
R20
R13
R14
!s100 Ogh>PONgH@JJNI[LEHKTE3
!i10b 1
Etestbenchas
Z21 w1680636792
R2
R3
R4
R5
R6
Z22 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
Z23 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
l0
L7
V0a@5KG6gLY6NLcg=RO7@L1
R9
31
Z24 !s108 1680636913.750000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
Z26 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
R13
R14
!s100 JCbIaeN<CK:SzhCj;_n0g3
!i10b 1
Auni_projektas_arch
R2
R3
R4
R5
DEx4 work 11 testbenchas 0 22 0a@5KG6gLY6NLcg=RO7@L1
l117
L14
Vkiao@Idg=CZOB1T<6RgkI0
R9
31
R24
R25
R26
R13
R14
!s100 X?1j`>69gX[jDoIWa5>dG3
!i10b 1
Euni_projektas
Z27 w1680637114
R2
R3
R4
R5
R6
Z28 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
Z29 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
l0
L7
V]HDiU=?g2dB?@<[NWk?XF1
!s100 lO@KgUba9[zQfA]a9k^8B3
R9
32
!i10b 1
Z30 !s108 1680637127.800000
Z31 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z32 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z33 o-work work -O0
R14
Aarc
R2
R3
R4
R5
Z34 DEx4 work 13 uni_projektas 0 22 ]HDiU=?g2dB?@<[NWk?XF1
l247
L48
VCXIS94ReB:mX7aoBR[6GE1
!s100 H`lY5S`f`?M5Tm0cEGZm?1
R9
32
!i10b 1
R30
R31
R32
R33
R14
Ewizard_spi_fifo
Z35 w1678375579
R4
R5
R6
Z36 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
Z37 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
l0
L42
VD^_hMGXQ:Gb^a7`Z41m0_3
R9
31
Z38 !s108 1680636913.684000
Z39 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
Z40 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
R13
R14
!s100 iXYb4lzRU]hoTz`TM4jSd2
!i10b 1
Asyn
R4
R5
DEx4 work 15 wizard_spi_fifo 0 22 D^_hMGXQ:Gb^a7`Z41m0_3
l85
L55
VGAC:9NM]k6;]^j_:HdBIA0
R9
31
R38
R39
R40
R13
R14
!s100 AWLgO7mS@7W^7O`e>5Iac2
!i10b 1
