Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Aug 23 10:35:43 2021
| Host         : DESKTOP-R1R40B4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (504)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (504)
5. checking no_input_delay (46)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (504)
--------------------------
 There are 504 register/latch pins with no clock driven by root clock pin: design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (504)
--------------------------------------------------
 There are 504 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (46)
-------------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.350        0.000                      0                27361        0.012        0.000                      0                27345        0.548        0.000                       0                 17256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
design_1_i/clk_wiz_0/inst/clk_in1                                                           {0.000 5.000}        10.000          100.000         
  clk_130_design_1_clk_wiz_0_0                                                              {0.000 3.846}        7.692           130.000         
  clkfbout_design_1_clk_wiz_0_0                                                             {0.000 25.000}       50.000          20.000          
design_1_i/clk_wiz_1/inst/clk_in1                                                           {0.000 5.000}        10.000          100.000         
  clk_12mhz_design_1_clk_wiz_1_0_1                                                          {0.000 41.667}       83.333          12.000          
  clkfbout_design_1_clk_wiz_1_0_1                                                           {0.000 25.000}       50.000          20.000          
lvds_dco1_p                                                                                 {2.976 8.929}        11.905          83.998          
  clk1_bufin                                                                                {0.595 1.786}        2.381           419.992         
  clkfb_o                                                                                   {2.976 32.739}       59.525          16.800          
lvds_dco1_p1                                                                                {2.976 8.929}        11.905          83.998          
  clk1_bufin_2                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_2                                                                                 {2.976 32.739}       59.525          16.800          
lvds_dco1_p2                                                                                {2.976 8.929}        11.905          83.998          
  clk1_bufin_4                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_4                                                                                 {2.976 32.739}       59.525          16.800          
lvds_dco2_p                                                                                 {2.976 8.929}        11.905          83.998          
  clk1_bufin_1                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_1                                                                                 {2.976 32.739}       59.525          16.800          
lvds_dco2_p1                                                                                {2.976 8.929}        11.905          83.998          
  clk1_bufin_3                                                                              {0.595 1.786}        2.381           419.992         
  clkfb_o_3                                                                                 {2.976 32.739}       59.525          16.800          
lvds_fco1_p                                                                                 {0.000 41.667}       83.333          12.000          
lvds_fco1_p1                                                                                {0.000 41.667}       83.333          12.000          
lvds_fco1_p2                                                                                {0.000 41.667}       83.333          12.000          
lvds_fco2_p                                                                                 {0.000 41.667}       83.333          12.000          
lvds_fco2_p1                                                                                {0.000 41.667}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        2.154        0.000                      0                20607        0.012        0.000                      0                20607        2.500        0.000                       0                 13107  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.571        0.000                      0                  928        0.044        0.000                      0                  928       15.732        0.000                       0                   483  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_130_design_1_clk_wiz_0_0                                                                    4.046        0.000                      0                   30        0.219        0.000                      0                   30        3.496        0.000                       0                    18  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                              48.592        0.000                       0                     3  
design_1_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_12mhz_design_1_clk_wiz_1_0_1                                                               78.435        0.000                      0                  518        0.047        0.000                      0                  518       41.267        0.000                       0                  1038  
  clkfbout_design_1_clk_wiz_1_0_1                                                                                                                                                                                                            48.592        0.000                       0                     3  
lvds_dco1_p                                                                                      10.470        0.000                      0                   35        0.158        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin                                                                                      0.637        0.000                      0                  410        0.114        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o                                                                                                                                                                                                                                    40.475        0.000                       0                     3  
lvds_dco1_p1                                                                                     10.355        0.000                      0                   35        0.183        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_2                                                                                    0.805        0.000                      0                  410        0.089        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_2                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_dco1_p2                                                                                      9.812        0.000                      0                   35        0.512        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_4                                                                                    1.104        0.000                      0                  262        0.112        0.000                      0                  262        0.548        0.000                       0                   201  
  clkfb_o_4                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_dco2_p                                                                                      10.264        0.000                      0                   35        0.160        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_1                                                                                    0.669        0.000                      0                  410        0.111        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_1                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_dco2_p1                                                                                     10.414        0.000                      0                   35        0.177        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_3                                                                                    1.014        0.000                      0                  410        0.083        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_3                                                                                                                                                                                                                                  40.475        0.000                       0                     3  
lvds_fco1_p                                                                                      82.398        0.000                      0                  112        0.106        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco1_p1                                                                                     82.304        0.000                      0                  112        0.106        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco1_p2                                                                                     82.552        0.000                      0                   70        0.106        0.000                      0                   70       41.266        0.000                       0                   141  
lvds_fco2_p                                                                                      82.297        0.000                      0                  112        0.106        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco2_p1                                                                                     82.435        0.000                      0                  112        0.106        0.000                      0                  112       41.266        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       32.377        0.000                      0                    8                                                                        
clk_12mhz_design_1_clk_wiz_1_0_1                                                            clk_fpga_0                                                                                        0.350        0.000                      0                 1554        0.083        0.000                      0                 1554  
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.331        0.000                      0                    8                                                                        
lvds_fco1_p                                                                                 clk_12mhz_design_1_clk_wiz_1_0_1                                                                 77.620        0.000                      0                  224        0.855        0.000                      0                  224  
lvds_fco1_p1                                                                                clk_12mhz_design_1_clk_wiz_1_0_1                                                                 77.684        0.000                      0                  224        0.836        0.000                      0                  224  
lvds_fco1_p2                                                                                clk_12mhz_design_1_clk_wiz_1_0_1                                                                 76.713        0.000                      0                  140        1.254        0.000                      0                  140  
lvds_fco2_p                                                                                 clk_12mhz_design_1_clk_wiz_1_0_1                                                                 77.281        0.000                      0                  224        0.871        0.000                      0                  224  
lvds_fco2_p1                                                                                clk_12mhz_design_1_clk_wiz_1_0_1                                                                 77.853        0.000                      0                  224        0.685        0.000                      0                  224  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        1.575        0.000                      0                  495        0.254        0.000                      0                  495  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.313        0.000                      0                  100        0.277        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 0.266ns (3.774%)  route 6.783ns (96.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 12.568 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.216    10.064    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X3Y103         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.244    12.568    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X3Y103         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.108    12.676    
                         clock uncertainty           -0.154    12.522    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.304    12.218    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 0.266ns (3.774%)  route 6.783ns (96.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 12.568 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.216    10.064    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X3Y103         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.244    12.568    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X3Y103         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.108    12.676    
                         clock uncertainty           -0.154    12.522    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.304    12.218    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 0.266ns (3.774%)  route 6.783ns (96.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 12.568 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.216    10.064    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X3Y103         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.244    12.568    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X3Y103         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.108    12.676    
                         clock uncertainty           -0.154    12.522    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.304    12.218    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 0.266ns (3.785%)  route 6.762ns (96.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.195    10.043    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X4Y103         FDSE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.242    12.566    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X4Y103         FDSE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.108    12.674    
                         clock uncertainty           -0.154    12.520    
    SLICE_X4Y103         FDSE (Setup_fdse_C_S)       -0.281    12.239    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 0.266ns (3.830%)  route 6.679ns (96.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 12.906 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.112     9.960    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X5Y1           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.582    12.906    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y1           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.108    13.014    
                         clock uncertainty           -0.154    12.860    
    SLICE_X5Y1           FDRE (Setup_fdre_C_R)       -0.304    12.556    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 0.266ns (3.830%)  route 6.679ns (96.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 12.906 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.112     9.960    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X5Y1           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.582    12.906    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y1           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.108    13.014    
                         clock uncertainty           -0.154    12.860    
    SLICE_X5Y1           FDRE (Setup_fdre_C_R)       -0.304    12.556    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 0.266ns (3.830%)  route 6.679ns (96.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 12.906 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.112     9.960    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X5Y1           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.582    12.906    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y1           FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.108    13.014    
                         clock uncertainty           -0.154    12.860    
    SLICE_X5Y1           FDRE (Setup_fdre_C_R)       -0.304    12.556    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 0.266ns (3.877%)  route 6.594ns (96.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 12.906 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 f  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 r  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.027     9.875    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST_N
    SLICE_X5Y2           FDSE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.582    12.906    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X5Y2           FDSE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.108    13.014    
                         clock uncertainty           -0.154    12.860    
    SLICE_X5Y2           FDSE (Setup_fdse_C_S)       -0.304    12.556    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/toMod2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out_reg[2][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 0.404ns (6.485%)  route 5.825ns (93.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 12.546 - 10.000 ) 
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.463     2.895    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X24Y242        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/toMod2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y242        FDRE (Prop_fdre_C_Q)         0.223     3.118 f  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/toMod2_reg[29]/Q
                         net (fo=350, routed)         2.473     5.591    design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/mod_input2_adress[29]
    SLICE_X16Y242        LUT4 (Prop_lut4_I1_O)        0.047     5.638 f  design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out[35][13]_i_3/O
                         net (fo=2, routed)           0.453     6.091    design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out[35][13]_i_3_n_0
    SLICE_X13Y243        LUT6 (Prop_lut6_I2_O)        0.134     6.225 r  design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out[35][13]_i_1/O
                         net (fo=522, routed)         2.900     9.124    design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out[35][13]_i_1_n_0
    SLICE_X47Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.222    12.546    design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/clk
    SLICE_X47Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out_reg[2][6]/C
                         clock pessimism              0.231    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X47Y226        FDRE (Setup_fdre_C_CE)      -0.201    12.422    design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out_reg[2][6]
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/toMod2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out_reg[18][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 0.404ns (6.571%)  route 5.744ns (93.429%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 12.547 - 10.000 ) 
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.463     2.895    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X24Y242        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/toMod2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y242        FDRE (Prop_fdre_C_Q)         0.223     3.118 f  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/toMod2_reg[29]/Q
                         net (fo=350, routed)         2.473     5.591    design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/mod_input2_adress[29]
    SLICE_X16Y242        LUT4 (Prop_lut4_I1_O)        0.047     5.638 f  design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out[35][13]_i_3/O
                         net (fo=2, routed)           0.453     6.091    design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out[35][13]_i_3_n_0
    SLICE_X13Y243        LUT6 (Prop_lut6_I2_O)        0.134     6.225 r  design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out[35][13]_i_1/O
                         net (fo=522, routed)         2.818     9.043    design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out[35][13]_i_1_n_0
    SLICE_X47Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out_reg[18][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.223    12.547    design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/clk
    SLICE_X47Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out_reg[18][10]/C
                         clock pessimism              0.231    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X47Y227        FDRE (Setup_fdre_C_CE)      -0.201    12.423    design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out_reg[18][10]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  3.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.195%)  route 0.108ns (47.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.810     1.561    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y300        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y300        FDRE (Prop_fdre_C_Q)         0.118     1.679 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.108     1.787    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y299        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.977     1.776    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y299        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.096     1.680    
    SLICE_X26Y299        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.775    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.195%)  route 0.108ns (47.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.810     1.561    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y300        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y300        FDRE (Prop_fdre_C_Q)         0.118     1.679 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.108     1.787    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y299        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.977     1.776    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y299        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.096     1.680    
    SLICE_X26Y299        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.766    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.107%)  route 0.183ns (58.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.638     1.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X1Y148         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.100     1.489 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[21]/Q
                         net (fo=2, routed)           0.183     1.672    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do[21]
    SLICE_X1Y150         LUT6 (Prop_lut6_I2_O)        0.028     1.700 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI[13]_i_1/O
                         net (fo=1, routed)           0.000     1.700    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/next_di[13]
    SLICE_X1Y150         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.828     1.627    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X1Y150         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[13]/C
                         clock pessimism             -0.048     1.579    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.060     1.639    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][525]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.107ns (32.784%)  route 0.219ns (67.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.669     1.420    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y200        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][525]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y200        FDRE (Prop_fdre_C_Q)         0.107     1.527 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][525]/Q
                         net (fo=1, routed)           0.219     1.746    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[12]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.825     1.624    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.056     1.568    
    RAMB36_X0Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.117     1.685    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.445%)  route 0.136ns (57.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.710     1.461    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y296        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y296        FDRE (Prop_fdre_C_Q)         0.100     1.561 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.136     1.697    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X34Y294        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.956     1.755    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y294        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.280     1.475    
    SLICE_X34Y294        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.629    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][643]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.443%)  route 0.148ns (55.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.664     1.415    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y213         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][643]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDRE (Prop_fdre_C_Q)         0.118     1.533 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][643]/Q
                         net (fo=1, routed)           0.148     1.681    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[21]
    RAMB36_X0Y42         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.919     1.718    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y42         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.260     1.458    
    RAMB36_X0Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     1.613    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][713]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.584%)  route 0.147ns (55.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.661     1.412    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y215        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][713]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y215        FDRE (Prop_fdre_C_Q)         0.118     1.530 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][713]/Q
                         net (fo=1, routed)           0.147     1.677    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[19]
    RAMB36_X1Y43         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.913     1.712    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X1Y43         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.261     1.451    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.155     1.606    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.470%)  route 0.145ns (57.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.550     1.301    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y195        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y195        FDRE (Prop_fdre_C_Q)         0.107     1.408 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][13]/Q
                         net (fo=1, routed)           0.145     1.553    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1[12]
    RAMB18_X2Y78         RAMB18E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.787     1.586    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB18_X2Y78         RAMB18E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.221     1.365    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.117     1.482    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][433]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.007%)  route 0.150ns (55.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.581     1.332    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y168         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][433]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDRE (Prop_fdre_C_Q)         0.118     1.450 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][433]/Q
                         net (fo=1, routed)           0.150     1.600    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[17]
    RAMB36_X0Y33         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.815     1.614    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y33         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.240     1.374    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     1.529    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][328]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.443%)  route 0.148ns (55.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.578     1.329    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y171         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][328]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y171         FDRE (Prop_fdre_C_Q)         0.118     1.447 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][328]/Q
                         net (fo=1, routed)           0.148     1.595    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[20]
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.809     1.608    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.240     1.368    
    RAMB36_X0Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     1.523    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X1Y33     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X1Y33     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X1Y39     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X1Y39     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y34     design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.744ns (21.516%)  route 2.714ns (78.484%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 38.168 - 33.000 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    0.862ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.398     6.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y234        FDRE (Prop_fdre_C_Q)         0.236     6.266 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.055     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X53Y234        LUT4 (Prop_lut4_I3_O)        0.123     7.444 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.636     8.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X52Y233        LUT6 (Prop_lut6_I3_O)        0.043     8.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X52Y233        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.691     9.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X49Y234        LUT6 (Prop_lut6_I5_O)        0.043     9.113 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.332     9.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X50Y234        LUT6 (Prop_lut6_I5_O)        0.043     9.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X50Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.229    38.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.862    39.030    
                         clock uncertainty           -0.035    38.995    
    SLICE_X50Y234        FDRE (Setup_fdre_C_D)        0.064    39.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         39.059    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                 29.571    

Slack (MET) :             29.610ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.744ns (22.031%)  route 2.633ns (77.969%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 38.170 - 33.000 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.398     6.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y234        FDRE (Prop_fdre_C_Q)         0.236     6.266 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.055     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X53Y234        LUT4 (Prop_lut4_I3_O)        0.123     7.444 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.636     8.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X52Y233        LUT6 (Prop_lut6_I3_O)        0.043     8.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X52Y233        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.450     8.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X48Y234        LUT5 (Prop_lut5_I1_O)        0.043     8.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.493     9.364    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X46Y235        LUT3 (Prop_lut3_I1_O)        0.043     9.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X46Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.231    38.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.816    38.986    
                         clock uncertainty           -0.035    38.951    
    SLICE_X46Y235        FDRE (Setup_fdre_C_D)        0.066    39.017    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         39.017    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 29.610    

Slack (MET) :             29.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.744ns (22.090%)  route 2.624ns (77.910%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 38.170 - 33.000 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.398     6.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y234        FDRE (Prop_fdre_C_Q)         0.236     6.266 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.055     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X53Y234        LUT4 (Prop_lut4_I3_O)        0.123     7.444 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.636     8.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X52Y233        LUT6 (Prop_lut6_I3_O)        0.043     8.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X52Y233        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.450     8.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X48Y234        LUT5 (Prop_lut5_I1_O)        0.043     8.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.484     9.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X46Y235        LUT3 (Prop_lut3_I1_O)        0.043     9.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X46Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.231    38.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.816    38.986    
                         clock uncertainty           -0.035    38.951    
    SLICE_X46Y235        FDRE (Setup_fdre_C_D)        0.066    39.017    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         39.017    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                 29.619    

Slack (MET) :             29.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.744ns (22.669%)  route 2.538ns (77.331%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 38.170 - 33.000 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.398     6.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y234        FDRE (Prop_fdre_C_Q)         0.236     6.266 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.055     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X53Y234        LUT4 (Prop_lut4_I3_O)        0.123     7.444 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.636     8.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X52Y233        LUT6 (Prop_lut6_I3_O)        0.043     8.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X52Y233        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.450     8.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X48Y234        LUT5 (Prop_lut5_I1_O)        0.043     8.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.398     9.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X46Y235        LUT3 (Prop_lut3_I1_O)        0.043     9.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X46Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.231    38.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.816    38.986    
                         clock uncertainty           -0.035    38.951    
    SLICE_X46Y235        FDRE (Setup_fdre_C_D)        0.065    39.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         39.016    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                 29.704    

Slack (MET) :             29.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.534ns (18.957%)  route 2.283ns (81.043%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 38.163 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.621     7.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT5 (Prop_lut5_I3_O)        0.043     7.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.450     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X50Y228        LUT4 (Prop_lut4_I1_O)        0.047     7.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.425     8.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X49Y228        LUT5 (Prop_lut5_I4_O)        0.142     8.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.311     8.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X47Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224    38.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X47Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.839    39.002    
                         clock uncertainty           -0.035    38.967    
    SLICE_X47Y228        FDRE (Setup_fdre_C_R)       -0.397    38.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 29.719    

Slack (MET) :             29.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.534ns (18.957%)  route 2.283ns (81.043%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 38.163 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.621     7.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT5 (Prop_lut5_I3_O)        0.043     7.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.450     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X50Y228        LUT4 (Prop_lut4_I1_O)        0.047     7.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.425     8.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X49Y228        LUT5 (Prop_lut5_I4_O)        0.142     8.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.311     8.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X47Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224    38.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X47Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.839    39.002    
                         clock uncertainty           -0.035    38.967    
    SLICE_X47Y228        FDRE (Setup_fdre_C_R)       -0.397    38.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 29.719    

Slack (MET) :             29.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.534ns (18.957%)  route 2.283ns (81.043%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 38.163 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.621     7.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT5 (Prop_lut5_I3_O)        0.043     7.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.450     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X50Y228        LUT4 (Prop_lut4_I1_O)        0.047     7.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.425     8.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X49Y228        LUT5 (Prop_lut5_I4_O)        0.142     8.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.311     8.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X47Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224    38.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X47Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.839    39.002    
                         clock uncertainty           -0.035    38.967    
    SLICE_X47Y228        FDRE (Setup_fdre_C_R)       -0.397    38.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 29.719    

Slack (MET) :             29.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.534ns (18.957%)  route 2.283ns (81.043%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 38.163 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.621     7.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT5 (Prop_lut5_I3_O)        0.043     7.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.450     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X50Y228        LUT4 (Prop_lut4_I1_O)        0.047     7.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.425     8.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X49Y228        LUT5 (Prop_lut5_I4_O)        0.142     8.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.311     8.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X47Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224    38.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X47Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.839    39.002    
                         clock uncertainty           -0.035    38.967    
    SLICE_X47Y228        FDRE (Setup_fdre_C_R)       -0.397    38.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 29.719    

Slack (MET) :             29.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.534ns (18.957%)  route 2.283ns (81.043%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 38.163 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.621     7.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT5 (Prop_lut5_I3_O)        0.043     7.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.450     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X50Y228        LUT4 (Prop_lut4_I1_O)        0.047     7.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.425     8.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X49Y228        LUT5 (Prop_lut5_I4_O)        0.142     8.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.311     8.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X47Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224    38.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X47Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.839    39.002    
                         clock uncertainty           -0.035    38.967    
    SLICE_X47Y228        FDRE (Setup_fdre_C_R)       -0.397    38.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 29.719    

Slack (MET) :             29.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.534ns (18.957%)  route 2.283ns (81.043%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 38.163 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.621     7.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT5 (Prop_lut5_I3_O)        0.043     7.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.450     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X50Y228        LUT4 (Prop_lut4_I1_O)        0.047     7.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.425     8.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X49Y228        LUT5 (Prop_lut5_I4_O)        0.142     8.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.311     8.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X47Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224    38.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X47Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.839    39.002    
                         clock uncertainty           -0.035    38.967    
    SLICE_X47Y228        FDRE (Setup_fdre_C_R)       -0.397    38.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 29.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.456%)  route 0.060ns (39.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.821ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.620     3.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y220        FDCE (Prop_fdce_C_Q)         0.091     3.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.060     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X42Y220        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     3.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y220        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.631     3.190    
    SLICE_X42Y220        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.820ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     3.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y221        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDCE (Prop_fdce_C_Q)         0.100     3.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.103     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X42Y221        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     3.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y221        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.631     3.189    
    SLICE_X42Y221        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.320    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.829%)  route 0.109ns (52.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.620     3.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y220        FDCE (Prop_fdce_C_Q)         0.100     3.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.109     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X42Y219        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y219        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.630     3.192    
    SLICE_X42Y219        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.222%)  route 0.060ns (39.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.821ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.620     3.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y220        FDCE (Prop_fdce_C_Q)         0.091     3.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X42Y220        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     3.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y220        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.631     3.190    
    SLICE_X42Y220        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     3.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.820ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     3.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y221        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDCE (Prop_fdce_C_Q)         0.091     3.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.095     3.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X42Y221        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     3.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y221        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.631     3.189    
    SLICE_X42Y221        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     3.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.820ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     3.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y221        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDCE (Prop_fdce_C_Q)         0.100     3.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.101     3.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X42Y221        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     3.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y221        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.631     3.189    
    SLICE_X42Y221        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.042%)  route 0.150ns (59.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     3.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y221        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDCE (Prop_fdce_C_Q)         0.100     3.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.150     3.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X42Y219        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y219        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.630     3.192    
    SLICE_X42Y219        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.820ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     3.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y220        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y220        FDRE (Prop_fdre_C_Q)         0.100     3.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     3.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X49Y220        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     3.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y220        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.642     3.178    
    SLICE_X49Y220        FDRE (Hold_fdre_C_D)         0.047     3.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     3.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X51Y216        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y216        FDCE (Prop_fdce_C_Q)         0.100     3.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     3.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X51Y216        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     3.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X51Y216        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.642     3.182    
    SLICE_X51Y216        FDCE (Hold_fdce_C_D)         0.047     3.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.820ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     3.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X41Y221        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y221        FDCE (Prop_fdce_C_Q)         0.100     3.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     3.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X41Y221        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     3.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X41Y221        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.642     3.178    
    SLICE_X41Y221        FDCE (Hold_fdce_C_D)         0.047     3.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X49Y224   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X46Y226   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y227   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X41Y225   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y225   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X42Y226   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X51Y224   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y225   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X46Y225   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y219   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y219   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y219   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y219   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y219   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y219   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y219   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y219   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y221   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y221   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y221   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y221   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y221   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y221   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y221   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y221   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y221   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y221   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y221   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y221   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_130_design_1_clk_wiz_0_0
  To Clock:  clk_130_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.848ns (23.845%)  route 2.708ns (76.155%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 8.972 - 7.692 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.445     1.445    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y225        FDRE (Prop_fdre_C_Q)         0.223     1.668 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          1.820     3.488    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X32Y227        LUT6 (Prop_lut6_I2_O)        0.043     3.531 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.888     4.419    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X27Y225        LUT6 (Prop_lut6_I3_O)        0.043     4.462 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.462    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X27Y225        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.729 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.729    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.782 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X27Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.835 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.835    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_0
    SLICE_X27Y228        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.001 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.001    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_6
    SLICE_X27Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.280     8.972    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                         clock pessimism              0.147     9.119    
                         clock uncertainty           -0.121     8.998    
    SLICE_X27Y228        FDRE (Setup_fdre_C_D)        0.049     9.047    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.795ns (22.693%)  route 2.708ns (77.307%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 8.971 - 7.692 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.445     1.445    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y225        FDRE (Prop_fdre_C_Q)         0.223     1.668 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          1.820     3.488    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X32Y227        LUT6 (Prop_lut6_I2_O)        0.043     3.531 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.888     4.419    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X27Y225        LUT6 (Prop_lut6_I3_O)        0.043     4.462 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.462    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X27Y225        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.729 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.729    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.782 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X27Y227        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.948 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.948    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_6
    SLICE_X27Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.279     8.971    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/C
                         clock pessimism              0.147     9.118    
                         clock uncertainty           -0.121     8.997    
    SLICE_X27Y227        FDRE (Setup_fdre_C_D)        0.049     9.046    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.793ns (22.649%)  route 2.708ns (77.351%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 8.972 - 7.692 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.445     1.445    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y225        FDRE (Prop_fdre_C_Q)         0.223     1.668 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          1.820     3.488    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X32Y227        LUT6 (Prop_lut6_I2_O)        0.043     3.531 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.888     4.419    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X27Y225        LUT6 (Prop_lut6_I3_O)        0.043     4.462 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.462    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X27Y225        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.729 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.729    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.782 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X27Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.835 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.835    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_0
    SLICE_X27Y228        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.946 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.946    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_7
    SLICE_X27Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.280     8.972    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
                         clock pessimism              0.147     9.119    
                         clock uncertainty           -0.121     8.998    
    SLICE_X27Y228        FDRE (Setup_fdre_C_D)        0.049     9.047    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.778ns (22.316%)  route 2.708ns (77.684%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 8.971 - 7.692 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.445     1.445    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y225        FDRE (Prop_fdre_C_Q)         0.223     1.668 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          1.820     3.488    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X32Y227        LUT6 (Prop_lut6_I2_O)        0.043     3.531 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.888     4.419    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X27Y225        LUT6 (Prop_lut6_I3_O)        0.043     4.462 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.462    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X27Y225        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.729 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.729    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.782 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X27Y227        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.931 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.931    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_4
    SLICE_X27Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.279     8.971    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                         clock pessimism              0.147     9.118    
                         clock uncertainty           -0.121     8.997    
    SLICE_X27Y227        FDRE (Setup_fdre_C_D)        0.049     9.046    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.742ns (21.505%)  route 2.708ns (78.495%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 8.970 - 7.692 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.445     1.445    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y225        FDRE (Prop_fdre_C_Q)         0.223     1.668 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          1.820     3.488    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X32Y227        LUT6 (Prop_lut6_I2_O)        0.043     3.531 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.888     4.419    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X27Y225        LUT6 (Prop_lut6_I3_O)        0.043     4.462 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.462    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X27Y225        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.729 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.729    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.895 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.895    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_6
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.278     8.970    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
                         clock pessimism              0.147     9.117    
                         clock uncertainty           -0.121     8.996    
    SLICE_X27Y226        FDRE (Setup_fdre_C_D)        0.049     9.045    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.740ns (21.460%)  route 2.708ns (78.540%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 8.971 - 7.692 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.445     1.445    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y225        FDRE (Prop_fdre_C_Q)         0.223     1.668 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          1.820     3.488    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X32Y227        LUT6 (Prop_lut6_I2_O)        0.043     3.531 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.888     4.419    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X27Y225        LUT6 (Prop_lut6_I3_O)        0.043     4.462 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.462    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X27Y225        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.729 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.729    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.782 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X27Y227        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.893 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.893    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_5
    SLICE_X27Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.279     8.971    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                         clock pessimism              0.147     9.118    
                         clock uncertainty           -0.121     8.997    
    SLICE_X27Y227        FDRE (Setup_fdre_C_D)        0.049     9.046    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.740ns (21.460%)  route 2.708ns (78.540%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 8.971 - 7.692 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.445     1.445    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y225        FDRE (Prop_fdre_C_Q)         0.223     1.668 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          1.820     3.488    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X32Y227        LUT6 (Prop_lut6_I2_O)        0.043     3.531 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.888     4.419    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X27Y225        LUT6 (Prop_lut6_I3_O)        0.043     4.462 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.462    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X27Y225        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.729 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.729    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.782 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X27Y227        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.893 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.893    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_7
    SLICE_X27Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.279     8.971    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                         clock pessimism              0.147     9.118    
                         clock uncertainty           -0.121     8.997    
    SLICE_X27Y227        FDRE (Setup_fdre_C_D)        0.049     9.046    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.725ns (21.117%)  route 2.708ns (78.883%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 8.970 - 7.692 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.445     1.445    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y225        FDRE (Prop_fdre_C_Q)         0.223     1.668 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          1.820     3.488    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X32Y227        LUT6 (Prop_lut6_I2_O)        0.043     3.531 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.888     4.419    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X27Y225        LUT6 (Prop_lut6_I3_O)        0.043     4.462 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.462    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X27Y225        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.729 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.729    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.878 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.878    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_4
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.278     8.970    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/C
                         clock pessimism              0.147     9.117    
                         clock uncertainty           -0.121     8.996    
    SLICE_X27Y226        FDRE (Setup_fdre_C_D)        0.049     9.045    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.687ns (20.234%)  route 2.708ns (79.766%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 8.970 - 7.692 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.445     1.445    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y225        FDRE (Prop_fdre_C_Q)         0.223     1.668 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          1.820     3.488    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X32Y227        LUT6 (Prop_lut6_I2_O)        0.043     3.531 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.888     4.419    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X27Y225        LUT6 (Prop_lut6_I3_O)        0.043     4.462 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.462    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X27Y225        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.729 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.729    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.840 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.840    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_7
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.278     8.970    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                         clock pessimism              0.147     9.117    
                         clock uncertainty           -0.121     8.996    
    SLICE_X27Y226        FDRE (Setup_fdre_C_D)        0.049     9.045    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.687ns (20.234%)  route 2.708ns (79.766%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 8.970 - 7.692 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.592     1.592    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.396    -1.804 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.445     1.445    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y225        FDRE (Prop_fdre_C_Q)         0.223     1.668 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          1.820     3.488    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X32Y227        LUT6 (Prop_lut6_I2_O)        0.043     3.531 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1/O
                         net (fo=17, routed)          0.888     4.419    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_i_1_n_0
    SLICE_X27Y225        LUT6 (Prop_lut6_I3_O)        0.043     4.462 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.462    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X27Y225        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.729 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.729    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.840 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.840    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_5
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.399     9.091    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.055     6.036 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.573     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.278     8.970    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
                         clock pessimism              0.147     9.117    
                         clock uncertainty           -0.121     8.996    
    SLICE_X27Y226        FDRE (Setup_fdre_C_D)        0.049     9.045    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  4.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.873%)  route 0.151ns (54.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.649     0.649    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X31Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y226        FDRE (Prop_fdre_C_Q)         0.100     0.749 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.151     0.900    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X31Y226        LUT3 (Prop_lut3_I1_O)        0.028     0.928 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_i_1/O
                         net (fo=1, routed)           0.000     0.928    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_i_1_n_0
    SLICE_X31Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.873     0.873    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X31Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                         clock pessimism             -0.224     0.649    
    SLICE_X31Y226        FDRE (Hold_fdre_C_D)         0.060     0.709    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.179ns (54.902%)  route 0.147ns (45.098%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.649     0.649    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X31Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y226        FDRE (Prop_fdre_C_Q)         0.100     0.749 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.147     0.896    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X27Y226        LUT6 (Prop_lut6_I4_O)        0.028     0.924 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_3/O
                         net (fo=1, routed)           0.000     0.924    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_3_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.975 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.975    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_5
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.874     0.874    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
                         clock pessimism             -0.193     0.681    
    SLICE_X27Y226        FDRE (Hold_fdre_C_D)         0.071     0.752    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.177ns (54.289%)  route 0.149ns (45.711%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.649     0.649    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X31Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y226        FDRE (Prop_fdre_C_Q)         0.100     0.749 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.149     0.898    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X27Y226        LUT6 (Prop_lut6_I4_O)        0.028     0.926 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.926    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_2_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.975 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.975    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_4
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.874     0.874    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]/C
                         clock pessimism             -0.193     0.681    
    SLICE_X27Y226        FDRE (Hold_fdre_C_D)         0.071     0.752    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.177ns (50.423%)  route 0.174ns (49.577%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.649     0.649    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X31Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y226        FDRE (Prop_fdre_C_Q)         0.100     0.749 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.174     0.923    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X27Y226        LUT6 (Prop_lut6_I4_O)        0.028     0.951 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.951    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_4_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.000 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.000    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_6
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.874     0.874    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
                         clock pessimism             -0.193     0.681    
    SLICE_X27Y226        FDRE (Hold_fdre_C_D)         0.071     0.752    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.400%)  route 0.173ns (48.600%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.649     0.649    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X31Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y226        FDRE (Prop_fdre_C_Q)         0.100     0.749 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.173     0.922    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X27Y226        LUT6 (Prop_lut6_I4_O)        0.028     0.950 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.950    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.005 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.005    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_7
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.874     0.874    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                         clock pessimism             -0.193     0.681    
    SLICE_X27Y226        FDRE (Hold_fdre_C_D)         0.071     0.752    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.183ns (55.680%)  route 0.146ns (44.320%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.649     0.649    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y225        FDRE (Prop_fdre_C_Q)         0.100     0.749 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/Q
                         net (fo=77, routed)          0.146     0.895    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_0[0]
    SLICE_X27Y225        LUT5 (Prop_lut5_I3_O)        0.028     0.923 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     0.923    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7_n_0
    SLICE_X27Y225        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.978 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.978    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_7
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.873     0.873    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                         clock pessimism             -0.224     0.649    
    SLICE_X27Y225        FDRE (Hold_fdre_C_D)         0.071     0.720    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.177ns (53.462%)  route 0.154ns (46.538%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.651     0.651    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y227        FDRE (Prop_fdre_C_Q)         0.100     0.751 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/Q
                         net (fo=78, routed)          0.154     0.905    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[10]
    SLICE_X27Y227        LUT6 (Prop_lut6_I0_O)        0.028     0.933 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.933    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_2_n_0
    SLICE_X27Y227        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.982 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.982    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_4
    SLICE_X27Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.876     0.876    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                         clock pessimism             -0.225     0.651    
    SLICE_X27Y227        FDRE (Hold_fdre_C_D)         0.071     0.722    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.177ns (46.836%)  route 0.201ns (53.164%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.649     0.649    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X31Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y226        FDRE (Prop_fdre_C_Q)         0.100     0.749 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.201     0.950    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X27Y225        LUT6 (Prop_lut6_I4_O)        0.028     0.978 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.978    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X27Y225        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.027 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.027    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_6
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.873     0.873    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                         clock pessimism             -0.193     0.680    
    SLICE_X27Y225        FDRE (Hold_fdre_C_D)         0.071     0.751    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.254ns (63.336%)  route 0.147ns (36.664%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.649     0.649    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X31Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y226        FDRE (Prop_fdre_C_Q)         0.100     0.749 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.147     0.896    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X27Y226        LUT6 (Prop_lut6_I4_O)        0.028     0.924 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_3/O
                         net (fo=1, routed)           0.000     0.924    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_3_n_0
    SLICE_X27Y226        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.009 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.009    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X27Y227        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.050 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.050    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_7
    SLICE_X27Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.876     0.876    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y227        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                         clock pessimism             -0.193     0.683    
    SLICE_X27Y227        FDRE (Hold_fdre_C_D)         0.071     0.754    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.177ns (44.020%)  route 0.225ns (55.980%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.682     0.682    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.772    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.649     0.649    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X31Y226        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y226        FDRE (Prop_fdre_C_Q)         0.100     0.749 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.225     0.974    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X27Y225        LUT6 (Prop_lut6_I4_O)        0.028     1.002 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.002    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_4_n_0
    SLICE_X27Y225        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.051 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.051    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_4
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.918     0.918    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.792    -0.874 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.844    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.873     0.873    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X27Y225        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
                         clock pessimism             -0.193     0.680    
    SLICE_X27Y225        FDRE (Hold_fdre_C_D)         0.071     0.751    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_130_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         7.692       6.284      BUFGCTRL_X0Y23   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         7.692       6.622      MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X27Y227    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X27Y227    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X27Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X27Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y227    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y227    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y225    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y227    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y227    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X27Y227    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         50.000      48.592     BUFGCTRL_X0Y24   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_1/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12mhz_design_1_clk_wiz_1_0_1
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.435ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 0.840ns (17.594%)  route 3.934ns (82.406%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.310     1.310    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y192         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y192         FDRE (Prop_fdre_C_Q)         0.259     1.569 r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/Q
                         net (fo=5, routed)           3.556     5.125    design_1_i/moving_average_top_1/U0/MA0/Q[6]
    SLICE_X8Y192         LUT3 (Prop_lut3_I0_O)        0.050     5.175 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_1/O
                         net (fo=2, routed)           0.378     5.553    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_1_n_0
    SLICE_X8Y192         LUT4 (Prop_lut4_I3_O)        0.132     5.685 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.685    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_5_n_0
    SLICE_X8Y192         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.865 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.865    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X8Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.919 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.919    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1_n_0
    SLICE_X8Y194         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.084 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.084    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2_n_6
    SLICE_X8Y194         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.169    84.502    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y194         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[13]/C
                         clock pessimism              0.117    84.619    
                         clock uncertainty           -0.176    84.443    
    SLICE_X8Y194         FDRE (Setup_fdre_C_D)        0.076    84.519    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.519    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                 78.435    

Slack (MET) :             78.488ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.786ns (16.651%)  route 3.934ns (83.349%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 84.501 - 83.333 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.310     1.310    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y192         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y192         FDRE (Prop_fdre_C_Q)         0.259     1.569 r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/Q
                         net (fo=5, routed)           3.556     5.125    design_1_i/moving_average_top_1/U0/MA0/Q[6]
    SLICE_X8Y192         LUT3 (Prop_lut3_I0_O)        0.050     5.175 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_1/O
                         net (fo=2, routed)           0.378     5.553    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_1_n_0
    SLICE_X8Y192         LUT4 (Prop_lut4_I3_O)        0.132     5.685 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.685    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_5_n_0
    SLICE_X8Y192         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.865 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.865    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X8Y193         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.030 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.030    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1_n_6
    SLICE_X8Y193         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.168    84.501    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y193         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[9]/C
                         clock pessimism              0.117    84.618    
                         clock uncertainty           -0.176    84.442    
    SLICE_X8Y193         FDRE (Setup_fdre_C_D)        0.076    84.518    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.518    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 78.488    

Slack (MET) :             78.492ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.783ns (16.598%)  route 3.934ns (83.402%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.310     1.310    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y192         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y192         FDRE (Prop_fdre_C_Q)         0.259     1.569 r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/Q
                         net (fo=5, routed)           3.556     5.125    design_1_i/moving_average_top_1/U0/MA0/Q[6]
    SLICE_X8Y192         LUT3 (Prop_lut3_I0_O)        0.050     5.175 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_1/O
                         net (fo=2, routed)           0.378     5.553    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_1_n_0
    SLICE_X8Y192         LUT4 (Prop_lut4_I3_O)        0.132     5.685 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.685    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_5_n_0
    SLICE_X8Y192         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.865 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.865    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X8Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.919 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.919    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1_n_0
    SLICE_X8Y194         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.027 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.027    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__2_n_7
    SLICE_X8Y194         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.169    84.502    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y194         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[12]/C
                         clock pessimism              0.117    84.619    
                         clock uncertainty           -0.176    84.443    
    SLICE_X8Y194         FDRE (Setup_fdre_C_D)        0.076    84.519    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.519    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                 78.492    

Slack (MET) :             78.502ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.772ns (16.403%)  route 3.934ns (83.597%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 84.501 - 83.333 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.310     1.310    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y192         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y192         FDRE (Prop_fdre_C_Q)         0.259     1.569 r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/Q
                         net (fo=5, routed)           3.556     5.125    design_1_i/moving_average_top_1/U0/MA0/Q[6]
    SLICE_X8Y192         LUT3 (Prop_lut3_I0_O)        0.050     5.175 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_1/O
                         net (fo=2, routed)           0.378     5.553    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_1_n_0
    SLICE_X8Y192         LUT4 (Prop_lut4_I3_O)        0.132     5.685 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.685    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_5_n_0
    SLICE_X8Y192         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.865 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.865    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X8Y193         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.016 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.016    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1_n_4
    SLICE_X8Y193         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.168    84.501    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y193         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[11]/C
                         clock pessimism              0.117    84.618    
                         clock uncertainty           -0.176    84.442    
    SLICE_X8Y193         FDRE (Setup_fdre_C_D)        0.076    84.518    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.518    
                         arrival time                          -6.016    
  -------------------------------------------------------------------
                         slack                                 78.502    

Slack (MET) :             78.530ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.950ns (20.427%)  route 3.701ns (79.573%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 84.618 - 83.333 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.457     1.457    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X23Y217        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y217        FDRE (Prop_fdre_C_Q)         0.223     1.680 r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[0]/Q
                         net (fo=6, routed)           3.077     4.757    design_1_i/moving_average_top_2/U0/MA2/Q[0]
    SLICE_X23Y217        LUT2 (Prop_lut2_I1_O)        0.052     4.809 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.624     5.433    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X23Y217        LUT4 (Prop_lut4_I3_O)        0.136     5.569 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     5.569    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X23Y217        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.836 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.836    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X23Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.889 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.889    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X23Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.942 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.942    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X23Y220        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.108 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.108    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2_n_6
    SLICE_X23Y220        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.285    84.618    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X23Y220        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]/C
                         clock pessimism              0.147    84.765    
                         clock uncertainty           -0.176    84.589    
    SLICE_X23Y220        FDRE (Setup_fdre_C_D)        0.049    84.638    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.638    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 78.530    

Slack (MET) :             78.531ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.718ns (15.436%)  route 3.934ns (84.564%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 84.490 - 83.333 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.297     1.297    design_1_i/moving_average_top_0/U0/MA12/clk
    SLICE_X21Y168        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y168        FDRE (Prop_fdre_C_Q)         0.223     1.520 r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[10]/Q
                         net (fo=5, routed)           3.475     4.995    design_1_i/moving_average_top_0/U0/MA12/Q[10]
    SLICE_X21Y168        LUT3 (Prop_lut3_I0_O)        0.050     5.045 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_1__11/O
                         net (fo=2, routed)           0.458     5.504    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_i_1__11_n_0
    SLICE_X21Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     5.783 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.783    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__1_n_0
    SLICE_X21Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.949 r  design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     5.949    design_1_i/moving_average_top_0/U0/MA12/r_acc0_carry__2_n_6
    SLICE_X21Y169        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.157    84.490    design_1_i/moving_average_top_0/U0/MA12/clk
    SLICE_X21Y169        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[13]/C
                         clock pessimism              0.117    84.607    
                         clock uncertainty           -0.176    84.431    
    SLICE_X21Y169        FDRE (Setup_fdre_C_D)        0.049    84.480    design_1_i/moving_average_top_0/U0/MA12/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.480    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                 78.531    

Slack (MET) :             78.541ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.733ns (15.705%)  route 3.934ns (84.295%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 84.501 - 83.333 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.310     1.310    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y192         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y192         FDRE (Prop_fdre_C_Q)         0.259     1.569 r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/Q
                         net (fo=5, routed)           3.556     5.125    design_1_i/moving_average_top_1/U0/MA0/Q[6]
    SLICE_X8Y192         LUT3 (Prop_lut3_I0_O)        0.050     5.175 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_1/O
                         net (fo=2, routed)           0.378     5.553    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_1_n_0
    SLICE_X8Y192         LUT4 (Prop_lut4_I3_O)        0.132     5.685 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.685    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_5_n_0
    SLICE_X8Y192         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.865 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.865    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X8Y193         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     5.977 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     5.977    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1_n_5
    SLICE_X8Y193         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.168    84.501    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y193         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[10]/C
                         clock pessimism              0.117    84.618    
                         clock uncertainty           -0.176    84.442    
    SLICE_X8Y193         FDRE (Setup_fdre_C_D)        0.076    84.518    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         84.518    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                 78.541    

Slack (MET) :             78.545ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 0.729ns (15.633%)  route 3.934ns (84.367%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 84.501 - 83.333 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.310     1.310    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y192         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y192         FDRE (Prop_fdre_C_Q)         0.259     1.569 r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[6]/Q
                         net (fo=5, routed)           3.556     5.125    design_1_i/moving_average_top_1/U0/MA0/Q[6]
    SLICE_X8Y192         LUT3 (Prop_lut3_I0_O)        0.050     5.175 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_1/O
                         net (fo=2, routed)           0.378     5.553    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_1_n_0
    SLICE_X8Y192         LUT4 (Prop_lut4_I3_O)        0.132     5.685 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.685    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_i_5_n_0
    SLICE_X8Y192         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.865 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.865    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__0_n_0
    SLICE_X8Y193         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.973 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.973    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry__1_n_7
    SLICE_X8Y193         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.168    84.501    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y193         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[8]/C
                         clock pessimism              0.117    84.618    
                         clock uncertainty           -0.176    84.442    
    SLICE_X8Y193         FDRE (Setup_fdre_C_D)        0.076    84.518    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         84.518    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 78.545    

Slack (MET) :             78.554ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA3/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA3/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.851ns (18.287%)  route 3.803ns (81.713%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.311     1.311    design_1_i/moving_average_top_1/U0/MA3/clk
    SLICE_X12Y194        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA3/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y194        FDRE (Prop_fdre_C_Q)         0.259     1.570 r  design_1_i/moving_average_top_1/U0/MA3/r_acc_reg[7]/Q
                         net (fo=5, routed)           3.239     4.809    design_1_i/moving_average_top_1/U0/MA3/Q[7]
    SLICE_X12Y194        LUT3 (Prop_lut3_I0_O)        0.047     4.856 r  design_1_i/moving_average_top_1/U0/MA3/r_acc0_carry__1_i_4__2/O
                         net (fo=2, routed)           0.564     5.420    design_1_i/moving_average_top_1/U0/MA3/r_acc0_carry__1_i_4__2_n_0
    SLICE_X12Y195        LUT4 (Prop_lut4_I3_O)        0.134     5.554 r  design_1_i/moving_average_top_1/U0/MA3/r_acc0_carry__1_i_8__2/O
                         net (fo=1, routed)           0.000     5.554    design_1_i/moving_average_top_1/U0/MA3/r_acc0_carry__1_i_8__2_n_0
    SLICE_X12Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.800 r  design_1_i/moving_average_top_1/U0/MA3/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/moving_average_top_1/U0/MA3/r_acc0_carry__1_n_0
    SLICE_X12Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.965 r  design_1_i/moving_average_top_1/U0/MA3/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     5.965    design_1_i/moving_average_top_1/U0/MA3/r_acc0_carry__2_n_6
    SLICE_X12Y196        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA3/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.169    84.502    design_1_i/moving_average_top_1/U0/MA3/clk
    SLICE_X12Y196        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA3/r_acc_reg[13]/C
                         clock pessimism              0.117    84.619    
                         clock uncertainty           -0.176    84.443    
    SLICE_X12Y196        FDRE (Setup_fdre_C_D)        0.076    84.519    design_1_i/moving_average_top_1/U0/MA3/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.519    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                 78.554    

Slack (MET) :             78.580ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.947ns (20.572%)  route 3.656ns (79.428%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 84.502 - 83.333 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751     1.751    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792    -2.041 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -0.093    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.309     1.309    design_1_i/moving_average_top_1/U0/MA2/clk
    SLICE_X15Y191        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y191        FDRE (Prop_fdre_C_Q)         0.223     1.532 r  design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[0]/Q
                         net (fo=6, routed)           3.035     4.567    design_1_i/moving_average_top_1/U0/MA2/Q[0]
    SLICE_X15Y191        LUT2 (Prop_lut2_I1_O)        0.049     4.616 r  design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.621     5.237    design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X15Y191        LUT4 (Prop_lut4_I3_O)        0.136     5.373 r  design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     5.373    design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X15Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.640 r  design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.640    design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry_n_0
    SLICE_X15Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.693 r  design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.693    design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X15Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.746 r  design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.746    design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X15Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.912 r  design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     5.912    design_1_i/moving_average_top_1/U0/MA2/r_acc0_carry__2_n_6
    SLICE_X15Y194        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.169    84.502    design_1_i/moving_average_top_1/U0/MA2/clk
    SLICE_X15Y194        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[13]/C
                         clock pessimism              0.117    84.619    
                         clock uncertainty           -0.176    84.443    
    SLICE_X15Y194        FDRE (Setup_fdre_C_D)        0.049    84.492    design_1_i/moving_average_top_1/U0/MA2/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.492    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                 78.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.278ns (66.765%)  route 0.138ns (33.235%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.589     0.589    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y198        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDRE (Prop_fdre_C_Q)         0.100     0.689 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/Q
                         net (fo=5, routed)           0.138     0.827    design_1_i/moving_average_top_1/U0/MA4/Q[3]
    SLICE_X11Y198        LUT4 (Prop_lut4_I0_O)        0.028     0.855 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_i_5__3/O
                         net (fo=1, routed)           0.000     0.855    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_i_5__3_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.939 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.939    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.964 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.964    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.005 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.005    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_7
    SLICE_X11Y200        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.895     0.895    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y200        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[8]/C
                         clock pessimism             -0.008     0.887    
    SLICE_X11Y200        FDRE (Hold_fdre_C_D)         0.071     0.958    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.289ns (67.620%)  route 0.138ns (32.380%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.589     0.589    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y198        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDRE (Prop_fdre_C_Q)         0.100     0.689 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/Q
                         net (fo=5, routed)           0.138     0.827    design_1_i/moving_average_top_1/U0/MA4/Q[3]
    SLICE_X11Y198        LUT4 (Prop_lut4_I0_O)        0.028     0.855 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_i_5__3/O
                         net (fo=1, routed)           0.000     0.855    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_i_5__3_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.939 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.939    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.964 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.964    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.016 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.016    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_5
    SLICE_X11Y200        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.895     0.895    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y200        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[10]/C
                         clock pessimism             -0.008     0.887    
    SLICE_X11Y200        FDRE (Hold_fdre_C_D)         0.071     0.958    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.297ns (68.215%)  route 0.138ns (31.785%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.589     0.589    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y198        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDRE (Prop_fdre_C_Q)         0.100     0.689 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/Q
                         net (fo=5, routed)           0.138     0.827    design_1_i/moving_average_top_1/U0/MA4/Q[3]
    SLICE_X11Y198        LUT4 (Prop_lut4_I0_O)        0.028     0.855 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_i_5__3/O
                         net (fo=1, routed)           0.000     0.855    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_i_5__3_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.939 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.939    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.964 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.964    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.024 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.024    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_6
    SLICE_X11Y200        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.895     0.895    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y200        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[9]/C
                         clock pessimism             -0.008     0.887    
    SLICE_X11Y200        FDRE (Hold_fdre_C_D)         0.071     0.958    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.302ns (68.576%)  route 0.138ns (31.424%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.589     0.589    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y198        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDRE (Prop_fdre_C_Q)         0.100     0.689 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/Q
                         net (fo=5, routed)           0.138     0.827    design_1_i/moving_average_top_1/U0/MA4/Q[3]
    SLICE_X11Y198        LUT4 (Prop_lut4_I0_O)        0.028     0.855 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_i_5__3/O
                         net (fo=1, routed)           0.000     0.855    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_i_5__3_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.939 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.939    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.964 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.964    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     1.029 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.029    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_4
    SLICE_X11Y200        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.895     0.895    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y200        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[11]/C
                         clock pessimism             -0.008     0.887    
    SLICE_X11Y200        FDRE (Hold_fdre_C_D)         0.071     0.958    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.303ns (68.647%)  route 0.138ns (31.353%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.589     0.589    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y198        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDRE (Prop_fdre_C_Q)         0.100     0.689 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/Q
                         net (fo=5, routed)           0.138     0.827    design_1_i/moving_average_top_1/U0/MA4/Q[3]
    SLICE_X11Y198        LUT4 (Prop_lut4_I0_O)        0.028     0.855 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_i_5__3/O
                         net (fo=1, routed)           0.000     0.855    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_i_5__3_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.939 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.939    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.964 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.964    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.989 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.989    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_0
    SLICE_X11Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.030 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.030    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2_n_7
    SLICE_X11Y201        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.895     0.895    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y201        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[12]/C
                         clock pessimism             -0.008     0.887    
    SLICE_X11Y201        FDRE (Hold_fdre_C_D)         0.071     0.958    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.322ns (69.941%)  route 0.138ns (30.059%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.589     0.589    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y198        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDRE (Prop_fdre_C_Q)         0.100     0.689 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[3]/Q
                         net (fo=5, routed)           0.138     0.827    design_1_i/moving_average_top_1/U0/MA4/Q[3]
    SLICE_X11Y198        LUT4 (Prop_lut4_I0_O)        0.028     0.855 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_i_5__3/O
                         net (fo=1, routed)           0.000     0.855    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_i_5__3_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.939 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.939    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.964 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.964    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__0_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.989 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.989    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__1_n_0
    SLICE_X11Y201        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.049 r  design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.049    design_1_i/moving_average_top_1/U0/MA4/r_acc0_carry__2_n_6
    SLICE_X11Y201        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.895     0.895    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y201        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[13]/C
                         clock pessimism             -0.008     0.887    
    SLICE_X11Y201        FDRE (Hold_fdre_C_D)         0.071     0.958    design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.174ns (68.094%)  route 0.082ns (31.906%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.587     0.587    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X9Y191         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y191         FDRE (Prop_fdre_C_Q)         0.100     0.687 r  design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][3]/Q
                         net (fo=2, routed)           0.082     0.769    design_1_i/moving_average_top_1/U0/MA0/p_moving_average_reg[0][3]
    SLICE_X8Y191         LUT4 (Prop_lut4_I2_O)        0.028     0.797 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.797    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_i_5_n_0
    SLICE_X8Y191         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.843 r  design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry/O[3]
                         net (fo=1, routed)           0.000     0.843    design_1_i/moving_average_top_1/U0/MA0/r_acc0_carry_n_4
    SLICE_X8Y191         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.793     0.793    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y191         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[3]/C
                         clock pessimism             -0.195     0.598    
    SLICE_X8Y191         FDRE (Hold_fdre_C_D)         0.092     0.690    design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA3/r_acc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.174ns (68.094%)  route 0.082ns (31.906%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.578     0.578    design_1_i/moving_average_top_0/U0/MA3/clk
    SLICE_X17Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y170        FDRE (Prop_fdre_C_Q)         0.100     0.678 r  design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][7]/Q
                         net (fo=2, routed)           0.082     0.760    design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg_n_0_[0][7]
    SLICE_X16Y170        LUT4 (Prop_lut4_I2_O)        0.028     0.788 r  design_1_i/moving_average_top_0/U0/MA3/r_acc0_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/moving_average_top_0/U0/MA3/r_acc0_carry__0_i_5__2_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.834 r  design_1_i/moving_average_top_0/U0/MA3/r_acc0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.834    design_1_i/moving_average_top_0/U0/MA3/r_acc0_carry__0_n_4
    SLICE_X16Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA3/r_acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.783     0.783    design_1_i/moving_average_top_0/U0/MA3/clk
    SLICE_X16Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA3/r_acc_reg[7]/C
                         clock pessimism             -0.194     0.589    
    SLICE_X16Y170        FDRE (Hold_fdre_C_D)         0.092     0.681    design_1_i/moving_average_top_0/U0/MA3/r_acc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.174ns (68.094%)  route 0.082ns (31.906%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.609     0.609    design_1_i/moving_average_top_0/U0/MA7/clk
    SLICE_X7Y169         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDRE (Prop_fdre_C_Q)         0.100     0.709 r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][3]/Q
                         net (fo=2, routed)           0.082     0.791    design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg_n_0_[0][3]
    SLICE_X6Y169         LUT4 (Prop_lut4_I2_O)        0.028     0.819 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_i_5__6/O
                         net (fo=1, routed)           0.000     0.819    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_i_5__6_n_0
    SLICE_X6Y169         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.865 r  design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry/O[3]
                         net (fo=1, routed)           0.000     0.865    design_1_i/moving_average_top_0/U0/MA7/r_acc0_carry_n_4
    SLICE_X6Y169         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.815     0.815    design_1_i/moving_average_top_0/U0/MA7/clk
    SLICE_X6Y169         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[3]/C
                         clock pessimism             -0.195     0.620    
    SLICE_X6Y169         FDRE (Hold_fdre_C_D)         0.092     0.712    design_1_i/moving_average_top_0/U0/MA7/r_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA8/r_acc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.174ns (68.094%)  route 0.082ns (31.906%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.577     0.577    design_1_i/moving_average_top_0/U0/MA8/clk
    SLICE_X19Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y171        FDRE (Prop_fdre_C_Q)         0.100     0.677 r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][7]/Q
                         net (fo=2, routed)           0.082     0.759    design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg_n_0_[0][7]
    SLICE_X18Y171        LUT4 (Prop_lut4_I2_O)        0.028     0.787 r  design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     0.787    design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__0_i_5__7_n_0
    SLICE_X18Y171        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.833 r  design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.833    design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__0_n_4
    SLICE_X18Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/r_acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.782     0.782    design_1_i/moving_average_top_0/U0/MA8/clk
    SLICE_X18Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/r_acc_reg[7]/C
                         clock pessimism             -0.194     0.588    
    SLICE_X18Y171        FDRE (Hold_fdre_C_D)         0.092     0.680    design_1_i/moving_average_top_0/U0/MA8/r_acc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12mhz_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         83.333      81.925     BUFGCTRL_X0Y19   design_1_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         83.333      82.263     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X6Y224     design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X7Y221     design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X7Y223     design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[0][6]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X7Y223     design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[0][7]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X7Y223     design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[0][8]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X7Y223     design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[0][9]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X11Y217    design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            0.750         83.333      82.583     SLICE_X10Y215    design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X6Y224     design_1_i/moving_average_top_1/U0/MA13/p_moving_average_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X11Y217    design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X12Y221    design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X11Y201    design_1_i/moving_average_top_1/U0/MA4/p_moving_average_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X10Y199    design_1_i/moving_average_top_1/U0/MA4/p_moving_average_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X10Y199    design_1_i/moving_average_top_1/U0/MA4/p_moving_average_reg[0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X10Y199    design_1_i/moving_average_top_1/U0/MA4/p_moving_average_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X10Y199    design_1_i/moving_average_top_1/U0/MA4/p_moving_average_reg[0][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X5Y208     design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         41.667      41.267     SLICE_X9Y200     design_1_i/moving_average_top_1/U0/MA6/p_moving_average_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X7Y211     design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X7Y213     design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X7Y213     design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X7Y214     design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X7Y214     design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X7Y211     design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X7Y211     design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X7Y211     design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X7Y212     design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         41.667      41.317     SLICE_X7Y212     design_1_i/moving_average_top_1/U0/MA12/r_acc_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0_1
  To Clock:  clkfbout_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         50.000      48.592     BUFGCTRL_X0Y25   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p
  To Clock:  lvds_dco1_p

Setup :            0  Failing Endpoints,  Worst Slack       10.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.470ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.077ns  (logic 0.302ns (28.047%)  route 0.775ns (71.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 16.498 - 14.881 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 4.873 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.076     4.873    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y56          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.259     5.132 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.234     5.366    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.541     5.950    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X7Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.874    16.498    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.158    16.657    
                         clock uncertainty           -0.035    16.621    
    SLICE_X7Y50          FDCE (Setup_fdce_C_CE)      -0.201    16.420    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.420    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                 10.470    

Slack (MET) :             10.470ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.077ns  (logic 0.302ns (28.047%)  route 0.775ns (71.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 16.498 - 14.881 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 4.873 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.076     4.873    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y56          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.259     5.132 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.234     5.366    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.541     5.950    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X7Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.874    16.498    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.158    16.657    
                         clock uncertainty           -0.035    16.621    
    SLICE_X7Y50          FDCE (Setup_fdce_C_CE)      -0.201    16.420    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.420    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                 10.470    

Slack (MET) :             10.470ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.077ns  (logic 0.302ns (28.047%)  route 0.775ns (71.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 16.498 - 14.881 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 4.873 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.076     4.873    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y56          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.259     5.132 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.234     5.366    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.541     5.950    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X7Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.874    16.498    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.158    16.657    
                         clock uncertainty           -0.035    16.621    
    SLICE_X7Y50          FDCE (Setup_fdce_C_CE)      -0.201    16.420    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.420    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                 10.470    

Slack (MET) :             10.470ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.077ns  (logic 0.302ns (28.047%)  route 0.775ns (71.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 16.498 - 14.881 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 4.873 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.076     4.873    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y56          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.259     5.132 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.234     5.366    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.541     5.950    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X7Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.874    16.498    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.158    16.657    
                         clock uncertainty           -0.035    16.621    
    SLICE_X7Y50          FDCE (Setup_fdce_C_CE)      -0.201    16.420    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.420    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                 10.470    

Slack (MET) :             10.550ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.995ns  (logic 0.302ns (30.367%)  route 0.693ns (69.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 16.495 - 14.881 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 4.873 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.076     4.873    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y56          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.259     5.132 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.234     5.366    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.459     5.868    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.871    16.495    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.158    16.654    
                         clock uncertainty           -0.035    16.618    
    SLICE_X7Y51          FDCE (Setup_fdce_C_CE)      -0.201    16.417    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.417    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                 10.550    

Slack (MET) :             10.550ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.995ns  (logic 0.302ns (30.367%)  route 0.693ns (69.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 16.495 - 14.881 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 4.873 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.076     4.873    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y56          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.259     5.132 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.234     5.366    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.459     5.868    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.871    16.495    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.158    16.654    
                         clock uncertainty           -0.035    16.618    
    SLICE_X7Y51          FDCE (Setup_fdce_C_CE)      -0.201    16.417    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.417    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                 10.550    

Slack (MET) :             10.550ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.995ns  (logic 0.302ns (30.367%)  route 0.693ns (69.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 16.495 - 14.881 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 4.873 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.076     4.873    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y56          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.259     5.132 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.234     5.366    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.459     5.868    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.871    16.495    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism              0.158    16.654    
                         clock uncertainty           -0.035    16.618    
    SLICE_X7Y51          FDCE (Setup_fdce_C_CE)      -0.201    16.417    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.417    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                 10.550    

Slack (MET) :             10.550ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.995ns  (logic 0.302ns (30.367%)  route 0.693ns (69.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 16.495 - 14.881 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 4.873 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.076     4.873    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X6Y56          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.259     5.132 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.234     5.366    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.459     5.868    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.871    16.495    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism              0.158    16.654    
                         clock uncertainty           -0.035    16.618    
    SLICE_X7Y51          FDCE (Setup_fdce_C_CE)      -0.201    16.417    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         16.417    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                 10.550    

Slack (MET) :             10.689ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.100ns  (logic 0.805ns (73.194%)  route 0.295ns (26.806%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 16.488 - 14.881 ) 
    Source Clock Delay      (SCD):    1.895ns = ( 4.871 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.074     4.871    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDCE (Prop_fdce_C_Q)         0.223     5.094 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.295     5.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.699 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.699    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.752 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.805 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.971 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.971    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X7Y53          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.863    16.488    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y53          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.158    16.646    
                         clock uncertainty           -0.035    16.611    
    SLICE_X7Y53          FDCE (Setup_fdce_C_D)        0.049    16.660    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.660    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                 10.689    

Slack (MET) :             10.706ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        1.083ns  (logic 0.788ns (72.773%)  route 0.295ns (27.227%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 16.488 - 14.881 ) 
    Source Clock Delay      (SCD):    1.895ns = ( 4.871 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.074     4.871    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDCE (Prop_fdce_C_Q)         0.223     5.094 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.295     5.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.699 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.699    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.752 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.805 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.954 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.954    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X7Y53          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.863    16.488    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y53          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.158    16.646    
                         clock uncertainty           -0.035    16.611    
    SLICE_X7Y53          FDCE (Setup_fdce_C_D)        0.049    16.660    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.660    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 10.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.351ns  (logic 0.253ns (72.133%)  route 0.098ns (27.867%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.228 - 2.976 ) 
    Source Clock Delay      (SCD):    1.012ns = ( 3.988 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.568     3.988    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.100     4.088 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.098     4.186    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.298 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.298    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.339 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.339    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X7Y52          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.734     4.228    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y52          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.118     4.110    
    SLICE_X7Y52          FDCE (Hold_fdce_C_D)         0.071     4.181    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.181    
                         arrival time                           4.339    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.362ns  (logic 0.264ns (72.981%)  route 0.098ns (27.019%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.228 - 2.976 ) 
    Source Clock Delay      (SCD):    1.012ns = ( 3.988 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.568     3.988    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.100     4.088 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.098     4.186    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.298 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.298    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.350 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.350    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X7Y52          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.734     4.228    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y52          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.118     4.110    
    SLICE_X7Y52          FDCE (Hold_fdce_C_D)         0.071     4.181    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.181    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.370ns  (logic 0.272ns (73.565%)  route 0.098ns (26.435%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.228 - 2.976 ) 
    Source Clock Delay      (SCD):    1.012ns = ( 3.988 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.568     3.988    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.100     4.088 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.098     4.186    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.298 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.298    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.358 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.358    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X7Y52          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.734     4.228    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y52          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.118     4.110    
    SLICE_X7Y52          FDCE (Hold_fdce_C_D)         0.071     4.181    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.181    
                         arrival time                           4.358    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.375ns  (logic 0.277ns (73.918%)  route 0.098ns (26.082%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.228 - 2.976 ) 
    Source Clock Delay      (SCD):    1.012ns = ( 3.988 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.568     3.988    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.100     4.088 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.098     4.186    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.298 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.298    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     4.363 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.363    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X7Y52          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.734     4.228    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y52          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.118     4.110    
    SLICE_X7Y52          FDCE (Hold_fdce_C_D)         0.071     4.181    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.181    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.191 - 2.976 ) 
    Source Clock Delay      (SCD):    1.024ns = ( 4.000 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.579     4.000    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y56          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.100     4.100 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.228    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I0_O)        0.029     4.257 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.257    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X7Y56          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.697     4.191    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y56          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.191     4.000    
    SLICE_X7Y56          FDCE (Hold_fdce_C_D)         0.075     4.075    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.075    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.191 - 2.976 ) 
    Source Clock Delay      (SCD):    1.024ns = ( 4.000 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.579     4.000    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y56          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.100     4.100 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.228    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.028     4.256 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.256    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X7Y56          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.697     4.191    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y56          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.191     4.000    
    SLICE_X7Y56          FDCE (Hold_fdce_C_D)         0.060     4.060    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.060    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 4.179 - 2.976 ) 
    Source Clock Delay      (SCD):    1.010ns = ( 3.986 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.565     3.986    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y53          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDCE (Prop_fdce_C_Q)         0.100     4.086 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.098     4.184    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.261 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.261    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X7Y53          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.685     4.179    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y53          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.193     3.986    
    SLICE_X7Y53          FDCE (Hold_fdce_C_D)         0.071     4.057    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.057    
                         arrival time                           4.261    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 4.184 - 2.976 ) 
    Source Clock Delay      (SCD):    1.012ns = ( 3.988 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.568     3.988    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.100     4.088 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.098     4.186    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.263 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.263    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.690     4.184    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.195     3.988    
    SLICE_X7Y51          FDCE (Hold_fdce_C_D)         0.071     4.059    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.059    
                         arrival time                           4.263    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 4.188 - 2.976 ) 
    Source Clock Delay      (SCD):    1.014ns = ( 3.990 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.570     3.990    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDCE (Prop_fdce_C_Q)         0.100     4.090 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.192    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.269 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     4.269    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_4
    SLICE_X7Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.694     4.188    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism             -0.197     3.990    
    SLICE_X7Y50          FDCE (Hold_fdce_C_D)         0.071     4.061    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.061    
                         arrival time                           4.269    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.354ns  (logic 0.253ns (71.411%)  route 0.101ns (28.589%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 4.184 - 2.976 ) 
    Source Clock Delay      (SCD):    1.014ns = ( 3.990 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.570     3.990    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y50          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDCE (Prop_fdce_C_Q)         0.100     4.090 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.192    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.304 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.304    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.345 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.345    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.690     4.184    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.118     4.065    
    SLICE_X7Y51          FDCE (Hold_fdce_C_D)         0.071     4.136    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.136    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X7Y56      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y56      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y50      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y52      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y52      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y53      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y53      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y53      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y53      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X7Y56      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X7Y56      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y52      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y52      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y51      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y51      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y51      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y51      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y56      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y56      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y56      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y56      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y50      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y50      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y52      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y52      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin
  To Clock:  clk1_bufin

Setup :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.359ns  (logic 0.204ns (15.011%)  route 1.155ns (84.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 1.122 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.439ns = ( -1.844 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.304    -1.844    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X9Y126         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDCE (Prop_fdce_C_Q)         0.204    -1.640 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.155    -0.485    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_strobe
    SLICE_X10Y159        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.169     1.122    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X10Y159        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.720     0.402    
                         clock uncertainty           -0.133     0.270    
    SLICE_X10Y159        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.117     0.153    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.319ns  (logic 0.204ns (15.465%)  route 1.115ns (84.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 1.121 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.439ns = ( -1.844 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.304    -1.844    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X9Y126         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDCE (Prop_fdce_C_Q)         0.204    -1.640 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.115    -0.525    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_strobe
    SLICE_X16Y157        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.168     1.121    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X16Y157        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.720     0.401    
                         clock uncertainty           -0.133     0.269    
    SLICE_X16Y157        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.113     0.156    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.282ns  (logic 0.204ns (15.916%)  route 1.078ns (84.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 1.122 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.439ns = ( -1.844 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.304    -1.844    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X9Y126         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDCE (Prop_fdce_C_Q)         0.204    -1.640 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.078    -0.562    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_strobe
    SLICE_X10Y159        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.169     1.122    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X10Y159        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.720     0.402    
                         clock uncertainty           -0.133     0.270    
    SLICE_X10Y159        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.113     0.157    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           0.562    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.237ns  (logic 0.204ns (16.493%)  route 1.033ns (83.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 1.120 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.439ns = ( -1.844 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.304    -1.844    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X9Y126         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDCE (Prop_fdce_C_Q)         0.204    -1.640 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.033    -0.607    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_strobe
    SLICE_X16Y158        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.167     1.120    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X16Y158        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.720     0.400    
                         clock uncertainty           -0.133     0.268    
    SLICE_X16Y158        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.113     0.155    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.163ns  (logic 0.259ns (22.265%)  route 0.904ns (77.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 1.191 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( -1.613 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.535    -1.613    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X0Y78          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.259    -1.354 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.904    -0.450    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din[0]
    SLICE_X2Y112         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.238     1.191    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y112         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/C
                         clock pessimism             -0.707     0.484    
                         clock uncertainty           -0.133     0.352    
    SLICE_X2Y112         FDCE (Setup_fdce_C_D)        0.011     0.363    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.085ns  (logic 0.259ns (23.872%)  route 0.826ns (76.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 1.195 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( -1.613 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.535    -1.613    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X0Y78          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.259    -1.354 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.826    -0.528    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din[1]
    SLICE_X3Y104         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.242     1.195    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y104         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/C
                         clock pessimism             -0.707     0.488    
                         clock uncertainty           -0.133     0.356    
    SLICE_X3Y104         FDCE (Setup_fdce_C_D)       -0.010     0.346    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.072ns  (logic 0.392ns (36.551%)  route 0.680ns (63.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 1.120 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.260ns = ( -1.665 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.627ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.483    -1.665    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/data_clk
    ILOGIC_X0Y162        IDDR                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y162        IDDR (Prop_iddr_C_Q2)        0.392    -1.273 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/iddr/Q2
                         net (fo=1, routed)           0.680    -0.592    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/q2
    SLICE_X8Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.167     1.120    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/data_clk
    SLICE_X8Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[0]/C
                         clock pessimism             -0.627     0.493    
                         clock uncertainty           -0.133     0.361    
    SLICE_X8Y161         FDRE (Setup_fdre_C_D)       -0.045     0.316    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.282ns  (logic 0.365ns (28.460%)  route 0.917ns (71.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 1.126 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.369ns = ( -1.774 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.374    -1.774    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y112         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.236    -1.538 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/Q
                         net (fo=3, routed)           0.917    -0.620    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1[0]
    SLICE_X9Y126         LUT4 (Prop_lut4_I0_O)        0.129    -0.491 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.491    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1_n_0
    SLICE_X9Y126         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.173     1.126    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X9Y126         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                         clock pessimism             -0.634     0.492    
                         clock uncertainty           -0.133     0.360    
    SLICE_X9Y126         FDCE (Setup_fdce_C_D)        0.058     0.418    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.249ns  (logic 0.330ns (26.427%)  route 0.919ns (73.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 1.127 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.365ns = ( -1.770 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.378    -1.770    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y104         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.204    -1.566 f  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/Q
                         net (fo=2, routed)           0.919    -0.647    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_din_d1[1]
    SLICE_X9Y127         LUT6 (Prop_lut6_I1_O)        0.126    -0.521 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.521    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1_n_0
    SLICE_X9Y127         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.174     1.127    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X9Y127         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                         clock pessimism             -0.634     0.493    
                         clock uncertainty           -0.133     0.361    
    SLICE_X9Y127         FDCE (Setup_fdce_C_D)        0.034     0.395    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.141ns  (logic 0.223ns (19.546%)  route 0.918ns (80.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 1.121 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.437ns = ( -1.842 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.306    -1.842    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X9Y127         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.223    -1.619 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.918    -0.701    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_position
    SLICE_X16Y157        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.168     1.121    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X16Y157        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.720     0.401    
                         clock uncertainty           -0.133     0.269    
    SLICE_X16Y157        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     0.238    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.221ns  (logic 0.130ns (58.714%)  route 0.091ns (41.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 0.033 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.522ns = ( 0.073 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.588     0.073    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X11Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y161        FDRE (Prop_fdre_C_Q)         0.100     0.173 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/Q
                         net (fo=3, routed)           0.091     0.264    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8[1]
    SLICE_X10Y161        LUT3 (Prop_lut3_I2_O)        0.030     0.294 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l[14]_i_1/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/p_2_in[14]
    SLICE_X10Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.794     0.033    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X10Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]/C
                         clock pessimism              0.051     0.084    
    SLICE_X10Y161        FDRE (Hold_fdre_C_D)         0.096     0.180    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.222ns  (logic 0.132ns (59.506%)  route 0.090ns (40.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 0.030 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 0.071 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.586     0.071    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X15Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y163        FDRE (Prop_fdre_C_Q)         0.100     0.171 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d9_reg[0]/Q
                         net (fo=2, routed)           0.090     0.261    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d9[0]
    SLICE_X14Y163        LUT3 (Prop_lut3_I0_O)        0.032     0.293 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l[14]_i_1/O
                         net (fo=1, routed)           0.000     0.293    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/p_2_in[14]
    SLICE_X14Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.791     0.030    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X14Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[14]/C
                         clock pessimism              0.052     0.082    
    SLICE_X14Y163        FDRE (Hold_fdre_C_D)         0.096     0.178    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_12b_2l_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.338%)  route 0.091ns (41.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 0.033 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.522ns = ( 0.073 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.588     0.073    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X11Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y161        FDRE (Prop_fdre_C_Q)         0.100     0.173 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8_reg[1]/Q
                         net (fo=3, routed)           0.091     0.264    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d8[1]
    SLICE_X10Y161        LUT3 (Prop_lut3_I0_O)        0.028     0.292 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l[13]_i_1/O
                         net (fo=1, routed)           0.000     0.292    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/p_2_in[13]
    SLICE_X10Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.794     0.033    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X10Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[13]/C
                         clock pessimism              0.051     0.084    
    SLICE_X10Y161        FDRE (Hold_fdre_C_D)         0.087     0.171    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.925%)  route 0.114ns (47.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns = ( 0.032 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 0.072 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.587     0.072    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X21Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y159        FDRE (Prop_fdre_C_Q)         0.100     0.172 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/Q
                         net (fo=3, routed)           0.114     0.286    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3[0]
    SLICE_X22Y159        LUT3 (Prop_lut3_I2_O)        0.028     0.314 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.314    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X22Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.793     0.032    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X22Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.073     0.105    
    SLICE_X22Y159        FDRE (Hold_fdre_C_D)         0.087     0.192    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.688%)  route 0.115ns (47.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 0.033 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.522ns = ( 0.073 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.588     0.073    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X15Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDRE (Prop_fdre_C_Q)         0.100     0.173 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/Q
                         net (fo=3, routed)           0.115     0.288    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3[0]
    SLICE_X16Y161        LUT3 (Prop_lut3_I0_O)        0.028     0.316 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.316    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l[2]_i_1_n_0
    SLICE_X16Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.794     0.033    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X16Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/C
                         clock pessimism              0.073     0.106    
    SLICE_X16Y161        FDRE (Hold_fdre_C_D)         0.087     0.193    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.781%)  route 0.097ns (43.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns = ( 0.034 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.522ns = ( 0.073 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.588     0.073    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X17Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_fdre_C_Q)         0.100     0.173 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.097     0.270    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d3[1]
    SLICE_X16Y159        LUT3 (Prop_lut3_I0_O)        0.028     0.298 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.298    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X16Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.795     0.034    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X16Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.050     0.084    
    SLICE_X16Y159        FDRE (Hold_fdre_C_D)         0.087     0.171    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.205ns  (logic 0.146ns (71.238%)  route 0.059ns (28.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 0.030 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 0.071 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.586     0.071    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X12Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.118     0.189 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d4_reg[0]/Q
                         net (fo=3, routed)           0.059     0.248    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d4[0]
    SLICE_X13Y163        LUT3 (Prop_lut3_I0_O)        0.028     0.276 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.276    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X13Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.791     0.030    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X13Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism              0.052     0.082    
    SLICE_X13Y163        FDRE (Hold_fdre_C_D)         0.060     0.142    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.990%)  route 0.113ns (53.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 0.033 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.522ns = ( 0.073 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.588     0.073    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X15Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDRE (Prop_fdre_C_Q)         0.100     0.173 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/Q
                         net (fo=3, routed)           0.113     0.286    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3[0]
    SLICE_X16Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.794     0.033    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X16Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[0]/C
                         clock pessimism              0.073     0.106    
    SLICE_X16Y160        FDRE (Hold_fdre_C_D)         0.037     0.143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.216ns  (logic 0.146ns (67.699%)  route 0.070ns (32.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 0.030 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 0.071 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.586     0.071    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X12Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.118     0.189 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.070     0.258    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3[1]
    SLICE_X13Y163        LUT3 (Prop_lut3_I0_O)        0.028     0.286 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.286    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X13Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.791     0.030    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X13Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.052     0.082    
    SLICE_X13Y163        FDRE (Hold_fdre_C_D)         0.061     0.143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.217ns  (logic 0.146ns (67.299%)  route 0.071ns (32.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns = ( 0.034 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 0.074 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.589     0.074    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X8Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.118     0.192 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3_reg[0]/Q
                         net (fo=3, routed)           0.071     0.263    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d3[0]
    SLICE_X9Y159         LUT3 (Prop_lut3_I0_O)        0.028     0.291 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.291    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l[2]_i_1_n_0
    SLICE_X9Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.795     0.034    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X9Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism              0.051     0.085    
    SLICE_X9Y159         FDRE (Hold_fdre_C_D)         0.060     0.145    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y0    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y78     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y156    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y162    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y158    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y164    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y194    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y138    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y168    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X16Y158    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X16Y158    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X16Y157    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X16Y157    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X16Y158    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X16Y158    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y159    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y159    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y159    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y159    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X16Y158    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X16Y158    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y159    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y159    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X16Y157    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X16Y157    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y159    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y159    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y159    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y159    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o
  To Clock:  clkfb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y6    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p1
  To Clock:  lvds_dco1_p1

Setup :            0  Failing Endpoints,  Worst Slack       10.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.355ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.265ns  (logic 0.731ns (57.790%)  route 0.534ns (42.210%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 16.546 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.314     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.533     5.854    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     6.090 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.090    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.143 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.144    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.197 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.197    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.363 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.363    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.934    16.546    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.158    16.704    
                         clock uncertainty           -0.035    16.669    
    SLICE_X7Y101         FDCE (Setup_fdce_C_D)        0.049    16.718    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.718    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 10.355    

Slack (MET) :             10.372ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.248ns  (logic 0.714ns (57.215%)  route 0.534ns (42.785%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 16.546 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.314     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.533     5.854    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     6.090 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.090    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.143 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.144    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.197 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.197    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.346 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.346    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.934    16.546    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.158    16.704    
                         clock uncertainty           -0.035    16.669    
    SLICE_X7Y101         FDCE (Setup_fdce_C_D)        0.049    16.718    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.718    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                 10.372    

Slack (MET) :             10.410ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.210ns  (logic 0.676ns (55.871%)  route 0.534ns (44.129%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 16.546 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.314     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.533     5.854    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     6.090 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.090    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.143 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.144    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.197 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.197    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.308 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.308    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.934    16.546    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.158    16.704    
                         clock uncertainty           -0.035    16.669    
    SLICE_X7Y101         FDCE (Setup_fdce_C_D)        0.049    16.718    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.718    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                 10.410    

Slack (MET) :             10.410ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.210ns  (logic 0.676ns (55.871%)  route 0.534ns (44.129%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 16.546 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.314     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.533     5.854    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     6.090 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.090    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.143 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.144    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.197 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.197    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.308 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.308    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.934    16.546    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.158    16.704    
                         clock uncertainty           -0.035    16.669    
    SLICE_X7Y101         FDCE (Setup_fdce_C_D)        0.049    16.718    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.718    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                 10.410    

Slack (MET) :             10.418ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.212ns  (logic 0.678ns (55.944%)  route 0.534ns (44.056%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 16.556 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.314     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.533     5.854    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     6.090 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.090    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.143 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.144    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.310 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.310    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.944    16.556    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.158    16.714    
                         clock uncertainty           -0.035    16.679    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.049    16.728    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         16.728    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                 10.418    

Slack (MET) :             10.435ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.195ns  (logic 0.661ns (55.317%)  route 0.534ns (44.683%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 16.556 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.314     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.533     5.854    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     6.090 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.090    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.143 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.144    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.293 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.293    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.944    16.556    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.158    16.714    
                         clock uncertainty           -0.035    16.679    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.049    16.728    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.728    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                 10.435    

Slack (MET) :             10.473ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.157ns  (logic 0.623ns (53.849%)  route 0.534ns (46.151%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 16.556 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.314     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.533     5.854    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     6.090 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.090    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.143 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.144    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.255 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.255    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.944    16.556    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.158    16.714    
                         clock uncertainty           -0.035    16.679    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.049    16.728    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.728    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                 10.473    

Slack (MET) :             10.473ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.157ns  (logic 0.623ns (53.849%)  route 0.534ns (46.151%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 16.556 - 14.881 ) 
    Source Clock Delay      (SCD):    2.122ns = ( 5.098 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.314     5.098    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.223     5.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.533     5.854    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     6.090 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.090    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.143 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.144    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.255 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.255    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.944    16.556    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.158    16.714    
                         clock uncertainty           -0.035    16.679    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.049    16.728    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         16.728    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                 10.473    

Slack (MET) :             10.615ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.024ns  (logic 0.266ns (25.966%)  route 0.758ns (74.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 16.683 - 14.881 ) 
    Source Clock Delay      (SCD):    1.989ns = ( 4.965 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.181     4.965    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.223     5.188 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.566    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y102         LUT2 (Prop_lut2_I0_O)        0.043     5.609 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.380     5.990    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.071    16.683    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.158    16.841    
                         clock uncertainty           -0.035    16.805    
    SLICE_X7Y98          FDCE (Setup_fdce_C_CE)      -0.201    16.604    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.604    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                 10.615    

Slack (MET) :             10.615ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.024ns  (logic 0.266ns (25.966%)  route 0.758ns (74.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 16.683 - 14.881 ) 
    Source Clock Delay      (SCD):    1.989ns = ( 4.965 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.181     4.965    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.223     5.188 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.378     5.566    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X7Y102         LUT2 (Prop_lut2_I0_O)        0.043     5.609 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.380     5.990    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.071    16.683    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.158    16.841    
                         clock uncertainty           -0.035    16.805    
    SLICE_X7Y98          FDCE (Setup_fdce_C_CE)      -0.201    16.604    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.604    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                 10.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 4.237 - 2.976 ) 
    Source Clock Delay      (SCD):    1.054ns = ( 4.030 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.622     4.030    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.100     4.130 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.259    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.029     4.288 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.288    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.756     4.237    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.207     4.030    
    SLICE_X7Y102         FDCE (Hold_fdce_C_D)         0.075     4.105    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.105    
                         arrival time                           4.288    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 4.237 - 2.976 ) 
    Source Clock Delay      (SCD):    1.054ns = ( 4.030 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.622     4.030    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.100     4.130 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.259    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X7Y102         LUT2 (Prop_lut2_I1_O)        0.028     4.287 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.287    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.756     4.237    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y102         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.207     4.030    
    SLICE_X7Y102         FDCE (Hold_fdce_C_D)         0.060     4.090    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.090    
                         arrival time                           4.287    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.673%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 4.234 - 2.976 ) 
    Source Clock Delay      (SCD):    1.057ns = ( 4.033 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.625     4.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.100     4.133 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.101     4.234    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.311 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.311    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.753     4.234    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.201     4.033    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.071     4.104    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.311    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.673%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 4.271 - 2.976 ) 
    Source Clock Delay      (SCD):    1.084ns = ( 4.060 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.652     4.060    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.100     4.160 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.101     4.261    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.338 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.338    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.789     4.271    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.210     4.060    
    SLICE_X7Y99          FDCE (Hold_fdce_C_D)         0.071     4.131    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.131    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (63.087%)  route 0.104ns (36.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 4.221 - 2.976 ) 
    Source Clock Delay      (SCD):    1.046ns = ( 4.022 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.614     4.022    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDCE (Prop_fdce_C_Q)         0.100     4.122 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.104     4.225    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.302 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.302    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.740     4.221    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.199     4.022    
    SLICE_X7Y101         FDCE (Hold_fdce_C_D)         0.071     4.093    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.093    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.904%)  route 0.099ns (35.096%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 4.221 - 2.976 ) 
    Source Clock Delay      (SCD):    1.046ns = ( 4.022 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.614     4.022    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDCE (Prop_fdce_C_Q)         0.100     4.122 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/Q
                         net (fo=2, routed)           0.099     4.221    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.304 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.304    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.740     4.221    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.199     4.022    
    SLICE_X7Y101         FDCE (Hold_fdce_C_D)         0.071     4.093    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.093    
                         arrival time                           4.304    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.414%)  route 0.101ns (35.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 4.234 - 2.976 ) 
    Source Clock Delay      (SCD):    1.057ns = ( 4.033 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.625     4.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.100     4.133 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.101     4.234    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.317 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.317    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.753     4.234    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.201     4.033    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.071     4.104    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.317    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.372%)  route 0.101ns (35.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 4.271 - 2.976 ) 
    Source Clock Delay      (SCD):    1.084ns = ( 4.060 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.652     4.060    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.100     4.160 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/Q
                         net (fo=2, routed)           0.101     4.262    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     4.345 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.345    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.789     4.271    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.210     4.060    
    SLICE_X7Y99          FDCE (Hold_fdce_C_D)         0.071     4.131    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.131    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.290ns  (logic 0.179ns (61.822%)  route 0.111ns (38.178%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 4.320 - 2.976 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 4.102 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.694     4.102    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.100     4.202 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.111     4.312    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     4.391 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     4.391    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_5
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.839     4.320    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y98          FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism             -0.218     4.102    
    SLICE_X7Y98          FDCE (Hold_fdce_C_D)         0.071     4.173    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                           4.391    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        0.365ns  (logic 0.264ns (72.333%)  route 0.101ns (27.667%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 4.221 - 2.976 ) 
    Source Clock Delay      (SCD):    1.057ns = ( 4.033 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.625     4.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y100         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.100     4.133 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.101     4.234    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.346 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.346    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.398 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.398    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.740     4.221    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X7Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.118     4.103    
    SLICE_X7Y101         FDCE (Hold_fdce_C_D)         0.071     4.174    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p1
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X7Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y98      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y100     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y100     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y101     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y101     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y101     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X7Y101     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X7Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X7Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y98      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y98      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y98      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y98      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y99      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X7Y99      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y102     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y98      design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y100     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y100     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y101     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y101     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X7Y101     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_2
  To Clock:  clk1_bufin_2

Setup :            0  Failing Endpoints,  Worst Slack        0.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.273ns  (logic 0.259ns (20.346%)  route 1.014ns (79.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 1.141 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.409ns = ( -1.814 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.360    -1.814    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X2Y126         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.259    -1.555 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           1.014    -0.541    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1[1]
    SLICE_X3Y176         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.212     1.141    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y176         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/C
                         clock pessimism             -0.722     0.419    
                         clock uncertainty           -0.133     0.287    
    SLICE_X3Y176         FDRE (Setup_fdre_C_D)       -0.022     0.265    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.034ns  (logic 0.223ns (21.565%)  route 0.811ns (78.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 1.155 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.245ns = ( -1.650 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.524    -1.650    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y213         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y213         FDCE (Prop_fdce_C_Q)         0.223    -1.427 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.811    -0.616    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_strobe
    SLICE_X2Y196         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.226     1.155    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X2Y196         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.709     0.446    
                         clock uncertainty           -0.133     0.314    
    SLICE_X2Y196         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.280    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.011ns  (logic 0.223ns (22.059%)  route 0.788ns (77.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 1.155 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.245ns = ( -1.650 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.524    -1.650    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y213         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y213         FDCE (Prop_fdce_C_Q)         0.223    -1.427 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.788    -0.639    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_position
    SLICE_X2Y196         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.226     1.155    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X2Y196         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.709     0.446    
                         clock uncertainty           -0.133     0.314    
    SLICE_X2Y196         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     0.267    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.248ns  (logic 0.259ns (20.748%)  route 0.989ns (79.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 1.171 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.798 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.376    -1.798    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/data_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.259    -1.539 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.989    -0.549    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1[1]
    SLICE_X2Y147         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.242     1.171    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X2Y147         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/C
                         clock pessimism             -0.636     0.535    
                         clock uncertainty           -0.133     0.403    
    SLICE_X2Y147         FDRE (Setup_fdre_C_D)       -0.002     0.401    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.057ns  (logic 0.367ns (34.729%)  route 0.690ns (65.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 1.153 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.242ns = ( -1.647 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.527    -1.647    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X6Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y201         FDRE (Prop_fdre_C_Q)         0.236    -1.411 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9_reg[1]/Q
                         net (fo=1, routed)           0.690    -0.721    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9[1]
    SLICE_X6Y199         LUT3 (Prop_lut3_I0_O)        0.131    -0.590 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.590    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/p_2_in[15]
    SLICE_X6Y199         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.224     1.153    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X6Y199         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[15]/C
                         clock pessimism             -0.709     0.444    
                         clock uncertainty           -0.133     0.312    
    SLICE_X6Y199         FDRE (Setup_fdre_C_D)        0.086     0.398    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[15]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.025ns  (logic 0.392ns (38.232%)  route 0.633ns (61.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 1.161 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( -1.681 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.493    -1.681    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/data_clk
    ILOGIC_X0Y108        IDDR                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y108        IDDR (Prop_iddr_C_Q2)        0.392    -1.289 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/iddr/Q2
                         net (fo=1, routed)           0.633    -0.655    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/q2
    SLICE_X0Y120         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.232     1.161    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/data_clk
    SLICE_X0Y120         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/dout_reg_reg[0]/C
                         clock pessimism             -0.636     0.525    
                         clock uncertainty           -0.133     0.393    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)       -0.053     0.340    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.021ns  (logic 0.392ns (38.404%)  route 0.629ns (61.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 1.157 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( -1.684 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.490    -1.684    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/data_clk
    ILOGIC_X0Y114        IDDR                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y114        IDDR (Prop_iddr_C_Q1)        0.392    -1.292 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/iddr/Q1
                         net (fo=1, routed)           0.629    -0.663    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/q1
    SLICE_X0Y123         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.228     1.157    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/data_clk
    SLICE_X0Y123         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/dout_reg_reg[1]/C
                         clock pessimism             -0.636     0.521    
                         clock uncertainty           -0.133     0.389    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)       -0.045     0.344    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.924ns  (logic 0.223ns (24.142%)  route 0.701ns (75.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 1.155 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.245ns = ( -1.650 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.524    -1.650    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y213         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y213         FDCE (Prop_fdce_C_Q)         0.223    -1.427 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.701    -0.726    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_strobe
    SLICE_X2Y196         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.226     1.155    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X2Y196         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.709     0.446    
                         clock uncertainty           -0.133     0.314    
    SLICE_X2Y196         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.284    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.019ns  (logic 0.392ns (38.465%)  route 0.627ns (61.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 1.163 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( -1.681 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.493    -1.681    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/data_clk
    ILOGIC_X0Y106        IDDR                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y106        IDDR (Prop_iddr_C_Q2)        0.392    -1.289 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/Q2
                         net (fo=1, routed)           0.627    -0.662    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/q2
    SLICE_X0Y117         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.234     1.163    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/data_clk
    SLICE_X0Y117         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[0]/C
                         clock pessimism             -0.636     0.527    
                         clock uncertainty           -0.133     0.395    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)       -0.045     0.350    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.021ns  (logic 0.392ns (38.404%)  route 0.629ns (61.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 1.165 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( -1.681 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.493    -1.681    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/data_clk
    ILOGIC_X0Y106        IDDR                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y106        IDDR (Prop_iddr_C_Q1)        0.392    -1.289 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/Q1
                         net (fo=1, routed)           0.629    -0.660    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/q1
    SLICE_X0Y115         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.236     1.165    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/data_clk
    SLICE_X0Y115         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[1]/C
                         clock pessimism             -0.636     0.529    
                         clock uncertainty           -0.133     0.397    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)       -0.045     0.352    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.478ns  (logic 0.146ns (30.559%)  route 0.332ns (69.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns = ( 0.196 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.478ns = ( 0.117 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.618     0.117    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X2Y187         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y187         FDRE (Prop_fdre_C_Q)         0.118     0.235 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[0]/Q
                         net (fo=3, routed)           0.332     0.567    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3[0]
    SLICE_X4Y202         LUT3 (Prop_lut3_I0_O)        0.028     0.595 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.595    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l[2]_i_1_n_0
    SLICE_X4Y202         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.928     0.196    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X4Y202         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]/C
                         clock pessimism              0.223     0.419    
    SLICE_X4Y202         FDRE (Hold_fdre_C_D)         0.087     0.506    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.471ns  (logic 0.100ns (21.236%)  route 0.371ns (78.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns = ( 0.196 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.487ns = ( 0.108 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.609     0.108    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y176         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.100     0.208 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/Q
                         net (fo=2, routed)           0.371     0.579    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2[1]
    SLICE_X5Y202         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.928     0.196    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X5Y202         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[1]/C
                         clock pessimism              0.223     0.419    
    SLICE_X5Y202         FDRE (Hold_fdre_C_D)         0.044     0.463    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.463    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.030%)  route 0.117ns (53.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns = ( 0.187 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.401ns = ( 0.194 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.695     0.194    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y217         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_fdre_C_Q)         0.100     0.294 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.117     0.411    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3[1]
    SLICE_X4Y217         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.919     0.187    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X4Y217         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d4_reg[1]/C
                         clock pessimism              0.038     0.225    
    SLICE_X4Y217         FDRE (Hold_fdre_C_D)         0.059     0.284    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.038%)  route 0.150ns (59.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.400ns = ( 0.195 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 0.196 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.697     0.196    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y213         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y213         FDCE (Prop_fdce_C_Q)         0.100     0.296 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.150     0.446    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_strobe
    SLICE_X2Y211         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.927     0.195    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X2Y211         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism              0.017     0.212    
    SLICE_X2Y211         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.310    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.207ns  (logic 0.146ns (70.392%)  route 0.061ns (29.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns = ( 0.192 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 0.196 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.697     0.196    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X0Y213         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y213         FDCE (Prop_fdce_C_Q)         0.118     0.314 f  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/Q
                         net (fo=2, routed)           0.061     0.375    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d2[0]
    SLICE_X1Y213         LUT4 (Prop_lut4_I3_O)        0.028     0.403 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1/O
                         net (fo=1, routed)           0.000     0.403    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1_n_0
    SLICE_X1Y213         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.924     0.192    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y213         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                         clock pessimism              0.015     0.207    
    SLICE_X1Y213         FDCE (Hold_fdce_C_D)         0.060     0.267    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.523ns  (logic 0.148ns (28.283%)  route 0.375ns (71.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns = ( 0.196 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.475ns = ( 0.120 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.621     0.120    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X2Y196         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y196         FDRE (Prop_fdre_C_Q)         0.118     0.238 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.375     0.613    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1[0]
    SLICE_X5Y201         LUT3 (Prop_lut3_I1_O)        0.030     0.643 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.643    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l[7]_i_1_n_0
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.928     0.196    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/C
                         clock pessimism              0.223     0.419    
    SLICE_X5Y201         FDRE (Hold_fdre_C_D)         0.075     0.494    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_12b_2l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.257ns  (logic 0.130ns (50.629%)  route 0.127ns (49.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns = ( 0.192 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 0.196 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.697     0.196    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X3Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y213         FDRE (Prop_fdre_C_Q)         0.100     0.296 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d9_reg[0]/Q
                         net (fo=2, routed)           0.127     0.423    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d9[0]
    SLICE_X2Y213         LUT3 (Prop_lut3_I2_O)        0.030     0.453 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_12b_2l[15]_i_1/O
                         net (fo=1, routed)           0.000     0.453    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/p_2_in[15]
    SLICE_X2Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_12b_2l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.924     0.192    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X2Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_12b_2l_reg[15]/C
                         clock pessimism              0.015     0.207    
    SLICE_X2Y213         FDRE (Hold_fdre_C_D)         0.096     0.303    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_12b_2l_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.383ns  (logic 0.100ns (26.108%)  route 0.283ns (73.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns = ( 0.097 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.462ns = ( 0.133 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.634     0.133    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X1Y141         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.100     0.233 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1_reg[0]/Q
                         net (fo=1, routed)           0.283     0.516    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1[0]
    SLICE_X2Y155         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.829     0.097    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X2Y155         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/C
                         clock pessimism              0.231     0.328    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.037     0.365    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns = ( 0.189 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.401ns = ( 0.194 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.695     0.194    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X1Y217         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y217         FDRE (Prop_fdre_C_Q)         0.100     0.294 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d7_reg[1]/Q
                         net (fo=3, routed)           0.100     0.394    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d7[1]
    SLICE_X1Y217         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.921     0.189    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X1Y217         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d8_reg[1]/C
                         clock pessimism              0.005     0.194    
    SLICE_X1Y217         FDRE (Hold_fdre_C_D)         0.047     0.241    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d8_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.241    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_12b_2l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.261ns  (logic 0.132ns (50.620%)  route 0.129ns (49.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns = ( 0.192 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 0.196 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.697     0.196    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X3Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y213         FDRE (Prop_fdre_C_Q)         0.100     0.296 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d9_reg[0]/Q
                         net (fo=2, routed)           0.129     0.425    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d9[0]
    SLICE_X2Y213         LUT3 (Prop_lut3_I0_O)        0.032     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_12b_2l[14]_i_1/O
                         net (fo=1, routed)           0.000     0.457    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/p_2_in[14]
    SLICE_X2Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_12b_2l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.924     0.192    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X2Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_12b_2l_reg[14]/C
                         clock pessimism              0.015     0.207    
    SLICE_X2Y213         FDRE (Hold_fdre_C_D)         0.096     0.303    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_12b_2l_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_2
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y1    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y226    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y114    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y120    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y132    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y108    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y232    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y236    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y106    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y196     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y196     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y196     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y196     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y211     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y211     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y207     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y207     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y196     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y196     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y207     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y207     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y196     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y196     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y196     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y196     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y211     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y211     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.191       0.549      SLICE_X2Y196     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.191       0.549      SLICE_X2Y196     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_2
  To Clock:  clkfb_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_2
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y7    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p2
  To Clock:  lvds_dco1_p2

Setup :            0  Failing Endpoints,  Worst Slack        9.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.812ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.764ns  (logic 0.302ns (17.125%)  route 1.462ns (82.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 18.760 - 14.881 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 7.578 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.769     7.578    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y6          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.259     7.837 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.610     8.447    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.043     8.490 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.851     9.342    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.124    18.760    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.607    19.367    
                         clock uncertainty           -0.035    19.332    
    SLICE_X10Y4          FDCE (Setup_fdce_C_CE)      -0.178    19.154    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  9.812    

Slack (MET) :             9.812ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.764ns  (logic 0.302ns (17.125%)  route 1.462ns (82.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 18.760 - 14.881 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 7.578 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.769     7.578    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y6          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.259     7.837 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.610     8.447    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.043     8.490 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.851     9.342    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.124    18.760    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.607    19.367    
                         clock uncertainty           -0.035    19.332    
    SLICE_X10Y4          FDCE (Setup_fdce_C_CE)      -0.178    19.154    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  9.812    

Slack (MET) :             9.812ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.764ns  (logic 0.302ns (17.125%)  route 1.462ns (82.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 18.760 - 14.881 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 7.578 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.769     7.578    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y6          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.259     7.837 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.610     8.447    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.043     8.490 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.851     9.342    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.124    18.760    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.607    19.367    
                         clock uncertainty           -0.035    19.332    
    SLICE_X10Y4          FDCE (Setup_fdce_C_CE)      -0.178    19.154    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  9.812    

Slack (MET) :             9.812ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.764ns  (logic 0.302ns (17.125%)  route 1.462ns (82.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 18.760 - 14.881 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 7.578 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.769     7.578    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y6          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.259     7.837 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.610     8.447    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.043     8.490 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.851     9.342    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.124    18.760    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.607    19.367    
                         clock uncertainty           -0.035    19.332    
    SLICE_X10Y4          FDCE (Setup_fdce_C_CE)      -0.178    19.154    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  9.812    

Slack (MET) :             9.814ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.965ns  (logic 0.767ns (39.037%)  route 1.198ns (60.963%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 18.687 - 14.881 ) 
    Source Clock Delay      (SCD):    4.580ns = ( 7.556 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.747     7.556    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.259     7.815 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/Q
                         net (fo=2, routed)           1.198     9.013    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     9.302 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.356 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.356    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.521 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.521    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X10Y5          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.050    18.687    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y5          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.607    19.294    
                         clock uncertainty           -0.035    19.258    
    SLICE_X10Y5          FDCE (Setup_fdce_C_D)        0.076    19.334    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         19.334    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  9.814    

Slack (MET) :             9.828ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.951ns  (logic 0.753ns (38.600%)  route 1.198ns (61.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 18.687 - 14.881 ) 
    Source Clock Delay      (SCD):    4.580ns = ( 7.556 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.747     7.556    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.259     7.815 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/Q
                         net (fo=2, routed)           1.198     9.013    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     9.302 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.356 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.356    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     9.507 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.507    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X10Y5          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.050    18.687    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y5          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.607    19.294    
                         clock uncertainty           -0.035    19.258    
    SLICE_X10Y5          FDCE (Setup_fdce_C_D)        0.076    19.334    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         19.334    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  9.828    

Slack (MET) :             9.865ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.816ns  (logic 0.302ns (16.626%)  route 1.514ns (83.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns = ( 18.771 - 14.881 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 7.578 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.769     7.578    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y6          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.259     7.837 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.610     8.447    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.043     8.490 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.904     9.394    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.135    18.771    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.702    19.473    
                         clock uncertainty           -0.035    19.438    
    SLICE_X10Y2          FDCE (Setup_fdce_C_CE)      -0.178    19.260    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.260    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  9.865    

Slack (MET) :             9.865ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.816ns  (logic 0.302ns (16.626%)  route 1.514ns (83.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns = ( 18.771 - 14.881 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 7.578 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.769     7.578    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y6          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.259     7.837 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.610     8.447    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.043     8.490 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.904     9.394    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.135    18.771    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.702    19.473    
                         clock uncertainty           -0.035    19.438    
    SLICE_X10Y2          FDCE (Setup_fdce_C_CE)      -0.178    19.260    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.260    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  9.865    

Slack (MET) :             9.865ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.816ns  (logic 0.302ns (16.626%)  route 1.514ns (83.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns = ( 18.771 - 14.881 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 7.578 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.769     7.578    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y6          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.259     7.837 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.610     8.447    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.043     8.490 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.904     9.394    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.135    18.771    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.702    19.473    
                         clock uncertainty           -0.035    19.438    
    SLICE_X10Y2          FDCE (Setup_fdce_C_CE)      -0.178    19.260    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         19.260    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  9.865    

Slack (MET) :             9.865ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.816ns  (logic 0.302ns (16.626%)  route 1.514ns (83.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns = ( 18.771 - 14.881 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 7.578 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.769     7.578    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y6          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.259     7.837 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.610     8.447    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.043     8.490 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.904     9.394    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    W25                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.135    18.771    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.702    19.473    
                         clock uncertainty           -0.035    19.438    
    SLICE_X10Y2          FDCE (Setup_fdce_C_CE)      -0.178    19.260    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         19.260    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  9.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.735ns  (logic 0.264ns (35.895%)  route 0.471ns (64.105%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 5.930 - 2.976 ) 
    Source Clock Delay      (SCD):    2.431ns = ( 5.407 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.975     5.407    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.118     5.525 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.471     5.997    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     6.102 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.102    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     6.143 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.143    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.424     5.930    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.392     5.538    
    SLICE_X10Y4          FDCE (Hold_fdce_C_D)         0.092     5.630    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.630    
                         arrival time                           6.143    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.747ns  (logic 0.276ns (36.924%)  route 0.471ns (63.076%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 5.930 - 2.976 ) 
    Source Clock Delay      (SCD):    2.431ns = ( 5.407 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.975     5.407    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.118     5.525 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.471     5.997    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     6.102 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.102    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     6.155 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.155    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.424     5.930    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.392     5.538    
    SLICE_X10Y4          FDCE (Hold_fdce_C_D)         0.092     5.630    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.630    
                         arrival time                           6.155    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.754ns  (logic 0.283ns (37.509%)  route 0.471ns (62.491%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 5.930 - 2.976 ) 
    Source Clock Delay      (SCD):    2.431ns = ( 5.407 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.975     5.407    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.118     5.525 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.471     5.997    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     6.102 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.102    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     6.162 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.162    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.424     5.930    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.392     5.538    
    SLICE_X10Y4          FDCE (Hold_fdce_C_D)         0.092     5.630    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.630    
                         arrival time                           6.162    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.761ns  (logic 0.290ns (38.083%)  route 0.471ns (61.917%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 5.930 - 2.976 ) 
    Source Clock Delay      (SCD):    2.431ns = ( 5.407 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.975     5.407    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.118     5.525 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.471     5.997    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     6.102 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.102    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     6.169 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.169    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.424     5.930    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y4          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.392     5.538    
    SLICE_X10Y4          FDCE (Hold_fdce_C_D)         0.092     5.630    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.630    
                         arrival time                           6.169    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.663ns  (logic 0.192ns (28.938%)  route 0.471ns (71.062%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns = ( 5.893 - 2.976 ) 
    Source Clock Delay      (SCD):    2.431ns = ( 5.407 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.975     5.407    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.118     5.525 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.471     5.997    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.074     6.071 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.071    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.387     5.893    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y3          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.486     5.407    
    SLICE_X10Y3          FDCE (Hold_fdce_C_D)         0.092     5.499    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.499    
                         arrival time                           6.071    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.671ns  (logic 0.192ns (28.631%)  route 0.479ns (71.369%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 5.942 - 2.976 ) 
    Source Clock Delay      (SCD):    2.472ns = ( 5.448 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.016     5.448    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.118     5.566 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.479     6.045    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.074     6.119 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.119    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_4
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.436     5.942    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism             -0.494     5.448    
    SLICE_X10Y2          FDCE (Hold_fdce_C_D)         0.092     5.540    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           6.119    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.672ns  (logic 0.193ns (28.716%)  route 0.479ns (71.284%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 5.876 - 2.976 ) 
    Source Clock Delay      (SCD):    2.412ns = ( 5.388 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.955     5.388    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y5          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.118     5.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/Q
                         net (fo=2, routed)           0.479     5.985    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.075     6.060 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.060    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X10Y5          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.369     5.876    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y5          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism             -0.488     5.388    
    SLICE_X10Y5          FDCE (Hold_fdce_C_D)         0.092     5.480    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.480    
                         arrival time                           6.060    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.622ns  (logic 0.118ns (18.968%)  route 0.504ns (81.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns = ( 5.895 - 2.976 ) 
    Source Clock Delay      (SCD):    2.428ns = ( 5.404 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.972     5.404    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y6          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.118     5.522 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/Q
                         net (fo=1, routed)           0.504     6.027    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1
    SLICE_X10Y6          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.389     5.895    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y6          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                         clock pessimism             -0.491     5.404    
    SLICE_X10Y6          FDCE (Hold_fdce_C_D)         0.040     5.444    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg
  -------------------------------------------------------------------
                         required time                         -5.444    
                         arrival time                           6.027    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.678ns  (logic 0.196ns (28.925%)  route 0.482ns (71.075%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 5.942 - 2.976 ) 
    Source Clock Delay      (SCD):    2.472ns = ( 5.448 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.016     5.448    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.118     5.566 f  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/Q
                         net (fo=2, routed)           0.482     6.048    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
    SLICE_X10Y2          LUT1 (Prop_lut1_I0_O)        0.028     6.076 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.076    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_3_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     6.126 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.126    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_7
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.436     5.942    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism             -0.494     5.448    
    SLICE_X10Y2          FDCE (Hold_fdce_C_D)         0.092     5.540    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           6.126    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.682ns  (logic 0.193ns (28.294%)  route 0.489ns (71.706%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 5.942 - 2.976 ) 
    Source Clock Delay      (SCD):    2.472ns = ( 5.448 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.016     5.448    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.118     5.566 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.489     6.055    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.075     6.130 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.130    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_6
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.436     5.942    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism             -0.494     5.448    
    SLICE_X10Y2          FDCE (Hold_fdce_C_D)         0.092     5.540    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           6.130    
  -------------------------------------------------------------------
                         slack                                  0.590    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p2
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X10Y6      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y6      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y2      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y4      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y4      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y5      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y5      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y5      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X10Y5      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X10Y6      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X10Y6      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y6      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y2      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y2      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y2      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y2      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X10Y6      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y5      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y5      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y5      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y5      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y6      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y6      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y6      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X10Y6      design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_4
  To Clock:  clk1_bufin_4

Setup :            0  Failing Endpoints,  Worst Slack        1.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.932ns  (logic 0.392ns (42.052%)  route 0.540ns (57.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.076ns = ( 3.052 - 2.976 ) 
    Source Clock Delay      (SCD):    0.190ns = ( 0.785 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.643     0.785    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/data_clk
    ILOGIC_X0Y212        IDDR                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y212        IDDR (Prop_iddr_C_Q1)        0.392     1.177 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/Q1
                         net (fo=1, routed)           0.540     1.717    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/q1
    SLICE_X0Y214         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.351     3.052    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/data_clk
    SLICE_X0Y214         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[1]/C
                         clock pessimism             -0.055     2.997    
                         clock uncertainty           -0.133     2.864    
    SLICE_X0Y214         FDRE (Setup_fdre_C_D)       -0.043     2.821    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.821    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.924ns  (logic 0.392ns (42.433%)  route 0.532ns (57.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.079ns = ( 3.055 - 2.976 ) 
    Source Clock Delay      (SCD):    0.191ns = ( 0.786 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.644     0.786    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/data_clk
    ILOGIC_X0Y242        IDDR                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y242        IDDR (Prop_iddr_C_Q2)        0.392     1.178 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/iddr/Q2
                         net (fo=1, routed)           0.532     1.710    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/q2
    SLICE_X0Y240         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.354     3.055    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/data_clk
    SLICE_X0Y240         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[0]/C
                         clock pessimism             -0.055     3.000    
                         clock uncertainty           -0.133     2.867    
    SLICE_X0Y240         FDRE (Setup_fdre_C_D)       -0.045     2.822    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.822    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.869ns  (logic 0.259ns (29.792%)  route 0.610ns (70.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.014ns = ( 2.990 - 2.976 ) 
    Source Clock Delay      (SCD):    0.004ns = ( 0.599 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.457     0.599    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X14Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y222        FDRE (Prop_fdre_C_Q)         0.259     0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.610     1.468    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X11Y228        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.289     2.990    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X11Y228        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[4]/C
                         clock pessimism             -0.055     2.935    
                         clock uncertainty           -0.133     2.802    
    SLICE_X11Y228        FDRE (Setup_fdre_C_CE)      -0.201     2.601    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                          2.601    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.869ns  (logic 0.259ns (29.792%)  route 0.610ns (70.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.014ns = ( 2.990 - 2.976 ) 
    Source Clock Delay      (SCD):    0.004ns = ( 0.599 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.457     0.599    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X14Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y222        FDRE (Prop_fdre_C_Q)         0.259     0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.610     1.468    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X11Y228        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.289     2.990    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X11Y228        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[2]/C
                         clock pessimism             -0.055     2.935    
                         clock uncertainty           -0.133     2.802    
    SLICE_X11Y228        FDRE (Setup_fdre_C_CE)      -0.201     2.601    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                          2.601    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.869ns  (logic 0.259ns (29.792%)  route 0.610ns (70.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.014ns = ( 2.990 - 2.976 ) 
    Source Clock Delay      (SCD):    0.004ns = ( 0.599 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.457     0.599    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X14Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y222        FDRE (Prop_fdre_C_Q)         0.259     0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.610     1.468    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X11Y228        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.289     2.990    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X11Y228        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[3]/C
                         clock pessimism             -0.055     2.935    
                         clock uncertainty           -0.133     2.802    
    SLICE_X11Y228        FDRE (Setup_fdre_C_CE)      -0.201     2.601    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                          2.601    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.869ns  (logic 0.259ns (29.792%)  route 0.610ns (70.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.014ns = ( 2.990 - 2.976 ) 
    Source Clock Delay      (SCD):    0.004ns = ( 0.599 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.457     0.599    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X14Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y222        FDRE (Prop_fdre_C_Q)         0.259     0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.610     1.468    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X11Y228        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.289     2.990    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X11Y228        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism             -0.055     2.935    
                         clock uncertainty           -0.133     2.802    
    SLICE_X11Y228        FDRE (Setup_fdre_C_CE)      -0.201     2.601    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                          2.601    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.921ns  (logic 0.392ns (42.551%)  route 0.529ns (57.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.076ns = ( 3.052 - 2.976 ) 
    Source Clock Delay      (SCD):    0.190ns = ( 0.785 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.643     0.785    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/data_clk
    ILOGIC_X0Y212        IDDR                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y212        IDDR (Prop_iddr_C_Q2)        0.392     1.177 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/Q2
                         net (fo=1, routed)           0.529     1.706    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/q2
    SLICE_X0Y214         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.351     3.052    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/data_clk
    SLICE_X0Y214         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[0]/C
                         clock pessimism             -0.055     2.997    
                         clock uncertainty           -0.133     2.864    
    SLICE_X0Y214         FDRE (Setup_fdre_C_D)       -0.021     2.843    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.843    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.912ns  (logic 0.392ns (42.961%)  route 0.520ns (57.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.071ns = ( 3.047 - 2.976 ) 
    Source Clock Delay      (SCD):    0.182ns = ( 0.777 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.635     0.777    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/data_clk
    ILOGIC_X0Y220        IDDR                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y220        IDDR (Prop_iddr_C_Q1)        0.392     1.169 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/iddr/Q1
                         net (fo=1, routed)           0.520     1.689    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/q1
    SLICE_X0Y220         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.346     3.047    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/data_clk
    SLICE_X0Y220         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/dout_reg_reg[1]/C
                         clock pessimism             -0.055     2.992    
                         clock uncertainty           -0.133     2.859    
    SLICE_X0Y220         FDRE (Setup_fdre_C_D)       -0.021     2.838    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.838    
                         arrival time                          -1.689    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.985ns  (logic 0.259ns (26.306%)  route 0.726ns (73.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.014ns = ( 2.990 - 2.976 ) 
    Source Clock Delay      (SCD):    0.074ns = ( 0.669 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.527     0.669    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X0Y240         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y240         FDRE (Prop_fdre_C_Q)         0.259     0.928 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/Q
                         net (fo=1, routed)           0.726     1.654    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1[0]
    SLICE_X12Y228        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.289     2.990    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X12Y228        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[0]/C
                         clock pessimism             -0.055     2.935    
                         clock uncertainty           -0.133     2.802    
    SLICE_X12Y228        FDRE (Setup_fdre_C_D)        0.021     2.823    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          2.823    
                         arrival time                          -1.654    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.929ns  (logic 0.259ns (27.894%)  route 0.670ns (72.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.014ns = ( 2.990 - 2.976 ) 
    Source Clock Delay      (SCD):    0.063ns = ( 0.658 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.346     4.774    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.113 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.951    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.858 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.516     0.658    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X4Y218         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y218         FDCE (Prop_fdce_C_Q)         0.259     0.917 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=3, routed)           0.670     1.587    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_strobe
    SLICE_X14Y221        SRL16E                                       r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    W25                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.712     6.443    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.411 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.618    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     1.701 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         1.289     2.990    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X14Y221        SRL16E                                       r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.055     2.935    
                         clock uncertainty           -0.133     2.802    
    SLICE_X14Y221        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     2.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                  1.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.219ns  (logic 0.129ns (58.918%)  route 0.090ns (41.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 1.626 - 0.595 ) 
    Source Clock Delay      (SCD):    0.736ns = ( 1.331 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.657     1.331    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X21Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y222        FDRE (Prop_fdre_C_Q)         0.100     1.431 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/Q
                         net (fo=3, routed)           0.090     1.521    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5[0]
    SLICE_X20Y222        LUT3 (Prop_lut3_I2_O)        0.029     1.550 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     1.550    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[7]_i_1_n_0
    SLICE_X20Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.882     1.626    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X20Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/C
                         clock pessimism             -0.284     1.342    
    SLICE_X20Y222        FDRE (Hold_fdre_C_D)         0.096     1.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.730%)  route 0.090ns (41.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 1.626 - 0.595 ) 
    Source Clock Delay      (SCD):    0.736ns = ( 1.331 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.657     1.331    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X21Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y222        FDRE (Prop_fdre_C_Q)         0.100     1.431 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[0]/Q
                         net (fo=3, routed)           0.090     1.521    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5[0]
    SLICE_X20Y222        LUT3 (Prop_lut3_I0_O)        0.028     1.549 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[6]_i_1/O
                         net (fo=1, routed)           0.000     1.549    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[6]_i_1_n_0
    SLICE_X20Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.882     1.626    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X20Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[6]/C
                         clock pessimism             -0.284     1.342    
    SLICE_X20Y222        FDRE (Hold_fdre_C_D)         0.087     1.429    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d9_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.261ns  (logic 0.129ns (49.428%)  route 0.132ns (50.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns = ( 1.625 - 0.595 ) 
    Source Clock Delay      (SCD):    0.735ns = ( 1.330 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.656     1.330    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X21Y223        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y223        FDRE (Prop_fdre_C_Q)         0.100     1.430 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d9_reg[1]/Q
                         net (fo=1, routed)           0.132     1.562    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d9[1]
    SLICE_X22Y222        LUT3 (Prop_lut3_I0_O)        0.029     1.591 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[15]_i_1/O
                         net (fo=1, routed)           0.000     1.591    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[15]_i_1_n_0
    SLICE_X22Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.881     1.625    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X22Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]/C
                         clock pessimism             -0.263     1.362    
    SLICE_X22Y222        FDRE (Hold_fdre_C_D)         0.096     1.458    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.264ns  (logic 0.155ns (58.753%)  route 0.109ns (41.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns = ( 1.662 - 0.595 ) 
    Source Clock Delay      (SCD):    0.773ns = ( 1.368 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.694     1.368    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y218         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.091     1.459 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_ready_reg_reg/Q
                         net (fo=3, routed)           0.109     1.568    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_ready
    SLICE_X4Y218         LUT4 (Prop_lut4_I1_O)        0.064     1.632 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1/O
                         net (fo=1, routed)           0.000     1.632    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1_n_0
    SLICE_X4Y218         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.918     1.662    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X4Y218         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                         clock pessimism             -0.263     1.399    
    SLICE_X4Y218         FDCE (Hold_fdce_C_D)         0.087     1.486    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.265ns  (logic 0.155ns (58.532%)  route 0.110ns (41.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns = ( 1.662 - 0.595 ) 
    Source Clock Delay      (SCD):    0.773ns = ( 1.368 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.694     1.368    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y218         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.091     1.459 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_ready_reg_reg/Q
                         net (fo=3, routed)           0.110     1.569    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_ready
    SLICE_X4Y218         LUT6 (Prop_lut6_I2_O)        0.064     1.633 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1/O
                         net (fo=1, routed)           0.000     1.633    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1_n_0
    SLICE_X4Y218         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.918     1.662    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X4Y218         FDCE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                         clock pessimism             -0.263     1.399    
    SLICE_X4Y218         FDCE (Hold_fdce_C_D)         0.087     1.486    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.034%)  route 0.129ns (49.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 1.626 - 0.595 ) 
    Source Clock Delay      (SCD):    0.736ns = ( 1.331 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.657     1.331    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X21Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y222        FDRE (Prop_fdre_C_Q)         0.100     1.431 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.129     1.560    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3[1]
    SLICE_X20Y222        LUT3 (Prop_lut3_I0_O)        0.029     1.589 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     1.589    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l[3]_i_1_n_0
    SLICE_X20Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.882     1.626    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X20Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]/C
                         clock pessimism             -0.284     1.342    
    SLICE_X20Y222        FDRE (Hold_fdre_C_D)         0.096     1.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.839%)  route 0.129ns (50.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 1.626 - 0.595 ) 
    Source Clock Delay      (SCD):    0.736ns = ( 1.331 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.657     1.331    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X21Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y222        FDRE (Prop_fdre_C_Q)         0.100     1.431 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.129     1.560    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3[1]
    SLICE_X20Y222        LUT3 (Prop_lut3_I2_O)        0.028     1.588 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     1.588    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[4]_i_1_n_0
    SLICE_X20Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.882     1.626    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X20Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[4]/C
                         clock pessimism             -0.284     1.342    
    SLICE_X20Y222        FDRE (Hold_fdre_C_D)         0.087     1.429    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.726%)  route 0.101ns (50.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.029ns = ( 1.624 - 0.595 ) 
    Source Clock Delay      (SCD):    0.737ns = ( 1.332 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.658     1.332    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X15Y226        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y226        FDRE (Prop_fdre_C_Q)         0.100     1.432 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/Q
                         net (fo=3, routed)           0.101     1.534    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4[0]
    SLICE_X15Y225        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.880     1.624    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X15Y225        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/C
                         clock pessimism             -0.282     1.342    
    SLICE_X15Y225        FDRE (Hold_fdre_C_D)         0.032     1.374    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d5_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.569%)  route 0.102ns (50.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.029ns = ( 1.624 - 0.595 ) 
    Source Clock Delay      (SCD):    0.737ns = ( 1.332 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.658     1.332    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X13Y223        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y223        FDRE (Prop_fdre_C_Q)         0.100     1.432 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4_reg[1]/Q
                         net (fo=3, routed)           0.102     1.534    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d4[1]
    SLICE_X15Y224        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.880     1.624    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X15Y224        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d5_reg[1]/C
                         clock pessimism             -0.282     1.342    
    SLICE_X15Y224        FDRE (Hold_fdre_C_D)         0.032     1.374    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.170%)  route 0.104ns (44.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.029ns = ( 1.624 - 0.595 ) 
    Source Clock Delay      (SCD):    0.737ns = ( 1.332 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.708     2.759    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.306 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.648    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.658     1.332    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X15Y226        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y226        FDRE (Prop_fdre_C_Q)         0.100     1.432 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[0]/Q
                         net (fo=3, routed)           0.104     1.537    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4[0]
    SLICE_X13Y225        LUT3 (Prop_lut3_I0_O)        0.028     1.565 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     1.565    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X13Y225        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    W25                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/dco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.088     3.213    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.313 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.714    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.744 r  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=199, routed)         0.880     1.624    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X13Y225        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism             -0.282     1.342    
    SLICE_X13Y225        FDRE (Hold_fdre_C_D)         0.061     1.403    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_4
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y2    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y202    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y242    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y248    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y214    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y220    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y212    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X12Y228    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d4_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X12Y228    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d4_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y222    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y222    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y221    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y221    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y221    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y221    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y221    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y221    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y221    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y221    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y222    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y222    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y222    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y222    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y221    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y221    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y221    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y221    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y221    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y221    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_4
  To Clock:  clkfb_o_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_4
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y8    design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_1_bank_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco2_p
  To Clock:  lvds_dco2_p

Setup :            0  Failing Endpoints,  Worst Slack       10.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.264ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.454ns  (logic 0.733ns (50.420%)  route 0.721ns (49.580%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 16.753 - 14.881 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 5.207 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.401     5.207    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.223     5.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.720     6.151    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.389 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.442 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.495 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.495    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.661 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.661    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.119    16.753    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.159    16.911    
                         clock uncertainty           -0.035    16.876    
    SLICE_X9Y150         FDCE (Setup_fdce_C_D)        0.049    16.925    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.925    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                 10.264    

Slack (MET) :             10.281ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.437ns  (logic 0.716ns (49.833%)  route 0.721ns (50.167%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 16.753 - 14.881 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 5.207 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.401     5.207    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.223     5.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.720     6.151    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.389 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.442 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.495 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.495    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.644 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.644    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.119    16.753    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.159    16.911    
                         clock uncertainty           -0.035    16.876    
    SLICE_X9Y150         FDCE (Setup_fdce_C_D)        0.049    16.925    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.925    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                 10.281    

Slack (MET) :             10.319ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.399ns  (logic 0.678ns (48.470%)  route 0.721ns (51.530%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 16.753 - 14.881 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 5.207 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.401     5.207    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.223     5.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.720     6.151    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.389 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.442 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.495 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.495    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.606 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.606    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.119    16.753    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.159    16.911    
                         clock uncertainty           -0.035    16.876    
    SLICE_X9Y150         FDCE (Setup_fdce_C_D)        0.049    16.925    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.925    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 10.319    

Slack (MET) :             10.319ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.399ns  (logic 0.678ns (48.470%)  route 0.721ns (51.530%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 16.753 - 14.881 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 5.207 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.401     5.207    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.223     5.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.720     6.151    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.389 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.442 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.495 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.495    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.606 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.606    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.119    16.753    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.159    16.911    
                         clock uncertainty           -0.035    16.876    
    SLICE_X9Y150         FDCE (Setup_fdce_C_D)        0.049    16.925    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.925    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 10.319    

Slack (MET) :             10.328ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.400ns  (logic 0.680ns (48.568%)  route 0.720ns (51.432%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 16.763 - 14.881 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 5.207 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.401     5.207    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.223     5.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.720     6.151    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.389 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.442 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.608 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.608    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.129    16.763    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.159    16.922    
                         clock uncertainty           -0.035    16.887    
    SLICE_X9Y149         FDCE (Setup_fdce_C_D)        0.049    16.936    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         16.936    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 10.328    

Slack (MET) :             10.345ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.383ns  (logic 0.663ns (47.936%)  route 0.720ns (52.064%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 16.763 - 14.881 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 5.207 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.401     5.207    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.223     5.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.720     6.151    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.389 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.442 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.591 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.591    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.129    16.763    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.159    16.922    
                         clock uncertainty           -0.035    16.887    
    SLICE_X9Y149         FDCE (Setup_fdce_C_D)        0.049    16.936    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.936    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                 10.345    

Slack (MET) :             10.383ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.345ns  (logic 0.625ns (46.465%)  route 0.720ns (53.535%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 16.763 - 14.881 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 5.207 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.401     5.207    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.223     5.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.720     6.151    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.389 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.442 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.553 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.553    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.129    16.763    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.159    16.922    
                         clock uncertainty           -0.035    16.887    
    SLICE_X9Y149         FDCE (Setup_fdce_C_D)        0.049    16.936    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.936    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                 10.383    

Slack (MET) :             10.383ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.345ns  (logic 0.625ns (46.465%)  route 0.720ns (53.535%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 16.763 - 14.881 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 5.207 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.401     5.207    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.223     5.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.720     6.151    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.389 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.442 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.442    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.553 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.553    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.129    16.763    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.159    16.922    
                         clock uncertainty           -0.035    16.887    
    SLICE_X9Y149         FDCE (Setup_fdce_C_D)        0.049    16.936    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         16.936    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                 10.383    

Slack (MET) :             10.455ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.347ns  (logic 0.627ns (46.544%)  route 0.720ns (53.456%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 16.720 - 14.881 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 5.207 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.401     5.207    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.223     5.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.720     6.151    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.389 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.555 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.555    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_6
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.086    16.720    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.277    16.996    
                         clock uncertainty           -0.035    16.961    
    SLICE_X9Y148         FDCE (Setup_fdce_C_D)        0.049    17.010    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                 10.455    

Slack (MET) :             10.472ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.330ns  (logic 0.610ns (45.861%)  route 0.720ns (54.139%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 16.720 - 14.881 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 5.207 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.401     5.207    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.223     5.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.720     6.151    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     6.389 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.538 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.538    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.086    16.720    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism              0.277    16.996    
                         clock uncertainty           -0.035    16.961    
    SLICE_X9Y148         FDCE (Setup_fdce_C_D)        0.049    17.010    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 10.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.352ns  (logic 0.253ns (71.884%)  route 0.099ns (28.116%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 4.400 - 2.976 ) 
    Source Clock Delay      (SCD):    1.185ns = ( 4.161 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.731     4.161    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDCE (Prop_fdce_C_Q)         0.100     4.261 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.360    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.472 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.472    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.513 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.513    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.896     4.400    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.119     4.281    
    SLICE_X9Y149         FDCE (Hold_fdce_C_D)         0.071     4.352    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.513    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.363ns  (logic 0.264ns (72.736%)  route 0.099ns (27.264%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 4.400 - 2.976 ) 
    Source Clock Delay      (SCD):    1.185ns = ( 4.161 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.731     4.161    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDCE (Prop_fdce_C_Q)         0.100     4.261 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.360    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.472 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.472    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.524 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.524    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.896     4.400    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.119     4.281    
    SLICE_X9Y149         FDCE (Hold_fdce_C_D)         0.071     4.352    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.524    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.371ns  (logic 0.272ns (73.324%)  route 0.099ns (26.676%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 4.400 - 2.976 ) 
    Source Clock Delay      (SCD):    1.185ns = ( 4.161 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.731     4.161    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDCE (Prop_fdce_C_Q)         0.100     4.261 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.360    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.472 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.472    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.532 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.532    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.896     4.400    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.119     4.281    
    SLICE_X9Y149         FDCE (Hold_fdce_C_D)         0.071     4.352    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.532    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.376ns  (logic 0.277ns (73.679%)  route 0.099ns (26.321%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 4.400 - 2.976 ) 
    Source Clock Delay      (SCD):    1.185ns = ( 4.161 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.731     4.161    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDCE (Prop_fdce_C_Q)         0.100     4.261 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.360    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.472 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.472    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     4.537 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.537    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.896     4.400    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.119     4.281    
    SLICE_X9Y149         FDCE (Hold_fdce_C_D)         0.071     4.352    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.145ns (51.141%)  route 0.139ns (48.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 4.342 - 2.976 ) 
    Source Clock Delay      (SCD):    1.157ns = ( 4.133 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.703     4.133    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y151         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDCE (Prop_fdce_C_Q)         0.118     4.251 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X8Y151         LUT3 (Prop_lut3_I0_O)        0.027     4.416 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.416    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X8Y151         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.839     4.342    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y151         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.210     4.133    
    SLICE_X8Y151         FDCE (Hold_fdce_C_D)         0.096     4.229    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.416    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.378ns  (logic 0.278ns (73.613%)  route 0.100ns (26.386%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 4.391 - 2.976 ) 
    Source Clock Delay      (SCD):    1.185ns = ( 4.161 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.731     4.161    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDCE (Prop_fdce_C_Q)         0.100     4.261 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.360    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.472 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.472    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.497 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.498    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.539 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.539    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.888     4.391    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.119     4.273    
    SLICE_X9Y150         FDCE (Hold_fdce_C_D)         0.071     4.344    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.539    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.313%)  route 0.139ns (48.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 4.342 - 2.976 ) 
    Source Clock Delay      (SCD):    1.157ns = ( 4.133 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.703     4.133    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y151         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDCE (Prop_fdce_C_Q)         0.118     4.251 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.389    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X8Y151         LUT2 (Prop_lut2_I1_O)        0.028     4.417 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.417    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X8Y151         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.839     4.342    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y151         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.210     4.133    
    SLICE_X8Y151         FDCE (Hold_fdce_C_D)         0.087     4.220    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.220    
                         arrival time                           4.417    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.141%)  route 0.099ns (35.859%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 4.375 - 2.976 ) 
    Source Clock Delay      (SCD):    1.185ns = ( 4.161 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.731     4.161    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDCE (Prop_fdce_C_Q)         0.100     4.261 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.360    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.437 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.437    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.872     4.375    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.215     4.161    
    SLICE_X9Y148         FDCE (Hold_fdce_C_D)         0.071     4.232    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.232    
                         arrival time                           4.437    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.389ns  (logic 0.289ns (74.360%)  route 0.100ns (25.640%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 4.391 - 2.976 ) 
    Source Clock Delay      (SCD):    1.185ns = ( 4.161 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.731     4.161    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDCE (Prop_fdce_C_Q)         0.100     4.261 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.360    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.472 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.472    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.497 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.498    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.550 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.550    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.888     4.391    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.119     4.273    
    SLICE_X9Y150         FDCE (Hold_fdce_C_D)         0.071     4.344    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.673%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 4.391 - 2.976 ) 
    Source Clock Delay      (SCD):    1.198ns = ( 4.174 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.744     4.174    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.100     4.274 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.101     4.375    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X9Y150         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.452 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.452    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.888     4.391    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.218     4.174    
    SLICE_X9Y150         FDCE (Hold_fdce_C_D)         0.071     4.245    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.245    
                         arrival time                           4.452    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco2_p
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco2_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X8Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y149     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y149     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y150     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y150     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y150     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y150     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y148     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y148     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y148     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y148     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y151     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y147     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y148     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y148     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y148     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y148     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_1
  To Clock:  clk1_bufin_1

Setup :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.346ns  (logic 0.223ns (16.572%)  route 1.123ns (83.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 1.136 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( -1.773 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.773    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X7Y131         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDCE (Prop_fdce_C_Q)         0.223    -1.550 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.123    -0.428    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_strobe
    SLICE_X10Y158        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.167     1.136    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X10Y158        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.728     0.408    
                         clock uncertainty           -0.133     0.275    
    SLICE_X10Y158        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     0.241    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.287ns  (logic 0.223ns (17.321%)  route 1.064ns (82.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 1.136 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( -1.773 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.773    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X7Y131         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDCE (Prop_fdce_C_Q)         0.223    -1.550 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.064    -0.486    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_strobe
    SLICE_X14Y158        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.167     1.136    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X14Y158        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.728     0.408    
                         clock uncertainty           -0.133     0.275    
    SLICE_X14Y158        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.245    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.187ns  (logic 0.223ns (18.785%)  route 0.964ns (81.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 1.136 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( -1.773 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.773    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X7Y131         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDCE (Prop_fdce_C_Q)         0.223    -1.550 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.964    -0.586    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_strobe
    SLICE_X10Y158        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.167     1.136    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X10Y158        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.728     0.408    
                         clock uncertainty           -0.133     0.275    
    SLICE_X10Y158        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.245    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.176ns  (logic 0.223ns (18.959%)  route 0.953ns (81.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 1.136 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( -1.773 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.773    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X7Y131         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDCE (Prop_fdce_C_Q)         0.223    -1.550 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.953    -0.597    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_position
    SLICE_X10Y158        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.167     1.136    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X10Y158        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.728     0.408    
                         clock uncertainty           -0.133     0.275    
    SLICE_X10Y158        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     0.244    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.103ns  (logic 0.259ns (23.489%)  route 0.844ns (76.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 1.207 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.188ns = ( -1.593 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.547    -1.593    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/data_clk
    SLICE_X0Y86          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.259    -1.334 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.844    -0.491    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din[1]
    SLICE_X4Y112         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.238     1.207    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X4Y112         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/C
                         clock pessimism             -0.715     0.492    
                         clock uncertainty           -0.133     0.359    
    SLICE_X4Y112         FDCE (Setup_fdce_C_D)       -0.002     0.357    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.135ns  (logic 0.223ns (19.653%)  route 0.912ns (80.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 1.136 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( -1.773 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.773    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X7Y131         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDCE (Prop_fdce_C_Q)         0.223    -1.550 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.912    -0.639    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_position
    SLICE_X14Y158        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.167     1.136    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X14Y158        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.728     0.408    
                         clock uncertainty           -0.133     0.275    
    SLICE_X14Y158        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     0.244    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.132ns  (logic 0.223ns (19.692%)  route 0.909ns (80.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 1.138 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( -1.773 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.773    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X7Y131         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDCE (Prop_fdce_C_Q)         0.223    -1.550 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.909    -0.641    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_position
    SLICE_X14Y154        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.169     1.138    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X14Y154        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.728     0.410    
                         clock uncertainty           -0.133     0.277    
    SLICE_X14Y154        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     0.246    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.128ns  (logic 0.223ns (19.772%)  route 0.905ns (80.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 1.138 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( -1.773 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.773    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X7Y131         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDCE (Prop_fdce_C_Q)         0.223    -1.550 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.905    -0.645    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_strobe
    SLICE_X14Y154        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.169     1.138    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X14Y154        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.728     0.410    
                         clock uncertainty           -0.133     0.277    
    SLICE_X14Y154        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.247    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.325ns  (logic 0.302ns (22.790%)  route 1.023ns (77.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 1.202 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( -1.766 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.642ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.374    -1.766    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X4Y112         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.259    -1.507 f  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/Q
                         net (fo=2, routed)           1.023    -0.484    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_din_d1[1]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.043    -0.441 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.441    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_i_1_n_0
    SLICE_X7Y131         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.233     1.202    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X7Y131         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                         clock pessimism             -0.642     0.560    
                         clock uncertainty           -0.133     0.427    
    SLICE_X7Y131         FDCE (Setup_fdce_C_D)        0.034     0.461    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.066ns  (logic 0.223ns (20.922%)  route 0.843ns (79.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 1.136 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( -1.773 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.507    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.233    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.140 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.367    -1.773    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X7Y131         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDCE (Prop_fdce_C_Q)         0.223    -1.550 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.843    -0.707    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_position
    SLICE_X10Y158        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -0.031 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.167     1.136    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X10Y158        SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.728     0.408    
                         clock uncertainty           -0.133     0.275    
    SLICE_X10Y158        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     0.228    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.681%)  route 0.088ns (40.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns = ( 0.095 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.472ns = ( 0.123 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.586     0.123    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X19Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y158        FDRE (Prop_fdre_C_Q)         0.100     0.223 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d8_reg[0]/Q
                         net (fo=3, routed)           0.088     0.311    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d8[0]
    SLICE_X18Y158        LUT3 (Prop_lut3_I0_O)        0.030     0.341 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l[12]_i_1/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/p_2_in[12]
    SLICE_X18Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.793     0.095    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X18Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l_reg[12]/C
                         clock pessimism              0.040     0.134    
    SLICE_X18Y158        FDRE (Hold_fdre_C_D)         0.096     0.230    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_12b_2l_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.221ns  (logic 0.129ns (58.263%)  route 0.092ns (41.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns = ( 0.089 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.475ns = ( 0.120 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.583     0.120    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X11Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_fdre_C_Q)         0.100     0.220 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/Q
                         net (fo=3, routed)           0.092     0.313    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7[1]
    SLICE_X10Y166        LUT3 (Prop_lut3_I2_O)        0.029     0.342 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l[12]_i_1/O
                         net (fo=1, routed)           0.000     0.342    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/p_2_in[12]
    SLICE_X10Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.787     0.089    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X10Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[12]/C
                         clock pessimism              0.043     0.131    
    SLICE_X10Y166        FDRE (Hold_fdre_C_D)         0.096     0.227    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.868%)  route 0.239ns (65.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns = ( 0.096 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.452ns = ( 0.143 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.606     0.143    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X13Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_fdre_C_Q)         0.100     0.243 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/Q
                         net (fo=2, routed)           0.239     0.482    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2[1]
    SLICE_X17Y156        LUT3 (Prop_lut3_I2_O)        0.028     0.510 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.510    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l[2]_i_1_n_0
    SLICE_X17Y156        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.794     0.096    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X17Y156        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/C
                         clock pessimism              0.236     0.331    
    SLICE_X17Y156        FDRE (Hold_fdre_C_D)         0.060     0.391    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.073%)  route 0.092ns (41.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns = ( 0.089 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.475ns = ( 0.120 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.583     0.120    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X11Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_fdre_C_Q)         0.100     0.220 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7_reg[1]/Q
                         net (fo=3, routed)           0.092     0.313    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d7[1]
    SLICE_X10Y166        LUT3 (Prop_lut3_I0_O)        0.028     0.341 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l[11]_i_1/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/p_2_in[11]
    SLICE_X10Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.787     0.089    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X10Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[11]/C
                         clock pessimism              0.043     0.131    
    SLICE_X10Y166        FDRE (Hold_fdre_C_D)         0.087     0.218    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.221ns  (logic 0.130ns (58.760%)  route 0.091ns (41.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns = ( 0.090 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 0.118 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.581     0.118    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X25Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y158        FDRE (Prop_fdre_C_Q)         0.100     0.218 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d8_reg[1]/Q
                         net (fo=3, routed)           0.091     0.309    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d8[1]
    SLICE_X24Y158        LUT3 (Prop_lut3_I0_O)        0.030     0.339 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[13]_i_1/O
                         net (fo=1, routed)           0.000     0.339    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[13]_i_1_n_0
    SLICE_X24Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.788     0.090    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X24Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[13]/C
                         clock pessimism              0.040     0.129    
    SLICE_X24Y158        FDRE (Hold_fdre_C_D)         0.075     0.204    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.263%)  route 0.108ns (45.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns = ( 0.122 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.445ns = ( 0.150 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.613     0.150    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X5Y164         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y164         FDRE (Prop_fdre_C_Q)         0.100     0.250 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.108     0.358    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3[1]
    SLICE_X6Y164         LUT3 (Prop_lut3_I0_O)        0.028     0.386 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.386    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X6Y164         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.820     0.122    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X6Y164         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.042     0.163    
    SLICE_X6Y164         FDRE (Hold_fdre_C_D)         0.087     0.250    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.839%)  route 0.115ns (44.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns = ( 0.090 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.474ns = ( 0.121 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.584     0.121    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X14Y165        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDRE (Prop_fdre_C_Q)         0.118     0.239 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.115     0.355    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3[1]
    SLICE_X16Y165        LUT3 (Prop_lut3_I2_O)        0.028     0.383 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.383    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X16Y165        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.788     0.090    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X16Y165        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism              0.063     0.152    
    SLICE_X16Y165        FDRE (Hold_fdre_C_D)         0.087     0.239    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.808%)  route 0.084ns (36.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 0.092 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.474ns = ( 0.121 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.584     0.121    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.118     0.239 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/Q
                         net (fo=3, routed)           0.084     0.323    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d6[0]
    SLICE_X17Y162        LUT3 (Prop_lut3_I2_O)        0.030     0.353 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l[9]_i_1/O
                         net (fo=1, routed)           0.000     0.353    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/p_1_in[9]
    SLICE_X17Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.790     0.092    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X17Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[9]/C
                         clock pessimism              0.041     0.132    
    SLICE_X17Y162        FDRE (Hold_fdre_C_D)         0.075     0.207    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.261ns  (logic 0.132ns (50.519%)  route 0.129ns (49.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns = ( 0.094 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.472ns = ( 0.123 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.586     0.123    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X13Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.100     0.223 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d8_reg[0]/Q
                         net (fo=3, routed)           0.129     0.352    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d8[0]
    SLICE_X14Y161        LUT3 (Prop_lut3_I2_O)        0.032     0.384 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l[13]_i_1/O
                         net (fo=1, routed)           0.000     0.384    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l[13]_i_1_n_0
    SLICE_X14Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.792     0.094    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X14Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[13]/C
                         clock pessimism              0.044     0.137    
    SLICE_X14Y161        FDRE (Hold_fdre_C_D)         0.096     0.233    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.142 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.421ns = ( 0.174 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.069 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.489    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.463 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.637     0.174    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X3Y145         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.100     0.274 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d1_reg[0]/Q
                         net (fo=1, routed)           0.095     0.369    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d1[0]
    SLICE_X3Y145         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.676    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.377 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.728    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.698 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.840     0.142    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X3Y145         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2_reg[0]/C
                         clock pessimism              0.033     0.174    
    SLICE_X3Y145         FDRE (Hold_fdre_C_D)         0.043     0.217    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_1
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y17   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y74     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y160    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y170    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y180    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y182    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y116    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y140    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y198    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y154    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y154    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y154    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y154    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X14Y158    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_1
  To Clock:  clkfb_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_1
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y26   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco2_p1
  To Clock:  lvds_dco2_p1

Setup :            0  Failing Endpoints,  Worst Slack       10.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.414ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.092ns  (logic 0.266ns (24.355%)  route 0.826ns (75.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 16.576 - 14.881 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.214     5.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y204         FDCE (Prop_fdce_C_Q)         0.223     5.242 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.351     5.592    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X5Y204         LUT2 (Prop_lut2_I0_O)        0.043     5.635 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.475     6.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.944    16.576    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.185    16.761    
                         clock uncertainty           -0.035    16.726    
    SLICE_X1Y206         FDCE (Setup_fdce_C_CE)      -0.201    16.525    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.525    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                 10.414    

Slack (MET) :             10.414ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.092ns  (logic 0.266ns (24.355%)  route 0.826ns (75.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 16.576 - 14.881 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.214     5.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y204         FDCE (Prop_fdce_C_Q)         0.223     5.242 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.351     5.592    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X5Y204         LUT2 (Prop_lut2_I0_O)        0.043     5.635 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.475     6.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.944    16.576    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.185    16.761    
                         clock uncertainty           -0.035    16.726    
    SLICE_X1Y206         FDCE (Setup_fdce_C_CE)      -0.201    16.525    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.525    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                 10.414    

Slack (MET) :             10.414ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.092ns  (logic 0.266ns (24.355%)  route 0.826ns (75.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 16.576 - 14.881 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.214     5.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y204         FDCE (Prop_fdce_C_Q)         0.223     5.242 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.351     5.592    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X5Y204         LUT2 (Prop_lut2_I0_O)        0.043     5.635 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.475     6.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.944    16.576    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.185    16.761    
                         clock uncertainty           -0.035    16.726    
    SLICE_X1Y206         FDCE (Setup_fdce_C_CE)      -0.201    16.525    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.525    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                 10.414    

Slack (MET) :             10.414ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.092ns  (logic 0.266ns (24.355%)  route 0.826ns (75.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 16.576 - 14.881 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.214     5.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y204         FDCE (Prop_fdce_C_Q)         0.223     5.242 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.351     5.592    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X5Y204         LUT2 (Prop_lut2_I0_O)        0.043     5.635 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.475     6.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.944    16.576    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.185    16.761    
                         clock uncertainty           -0.035    16.726    
    SLICE_X1Y206         FDCE (Setup_fdce_C_CE)      -0.201    16.525    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.525    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                 10.414    

Slack (MET) :             10.476ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.080ns  (logic 0.266ns (24.624%)  route 0.814ns (75.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 16.626 - 14.881 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.214     5.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y204         FDCE (Prop_fdce_C_Q)         0.223     5.242 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.351     5.592    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X5Y204         LUT2 (Prop_lut2_I0_O)        0.043     5.635 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.464     6.099    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.994    16.626    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.185    16.811    
                         clock uncertainty           -0.035    16.776    
    SLICE_X1Y205         FDCE (Setup_fdce_C_CE)      -0.201    16.575    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                 10.476    

Slack (MET) :             10.476ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.080ns  (logic 0.266ns (24.624%)  route 0.814ns (75.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 16.626 - 14.881 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.214     5.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y204         FDCE (Prop_fdce_C_Q)         0.223     5.242 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.351     5.592    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X5Y204         LUT2 (Prop_lut2_I0_O)        0.043     5.635 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.464     6.099    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.994    16.626    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.185    16.811    
                         clock uncertainty           -0.035    16.776    
    SLICE_X1Y205         FDCE (Setup_fdce_C_CE)      -0.201    16.575    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                 10.476    

Slack (MET) :             10.476ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.080ns  (logic 0.266ns (24.624%)  route 0.814ns (75.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 16.626 - 14.881 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.214     5.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y204         FDCE (Prop_fdce_C_Q)         0.223     5.242 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.351     5.592    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X5Y204         LUT2 (Prop_lut2_I0_O)        0.043     5.635 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.464     6.099    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.994    16.626    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.185    16.811    
                         clock uncertainty           -0.035    16.776    
    SLICE_X1Y205         FDCE (Setup_fdce_C_CE)      -0.201    16.575    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                 10.476    

Slack (MET) :             10.476ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.080ns  (logic 0.266ns (24.624%)  route 0.814ns (75.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 16.626 - 14.881 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 5.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.214     5.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y204         FDCE (Prop_fdce_C_Q)         0.223     5.242 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.351     5.592    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X5Y204         LUT2 (Prop_lut2_I0_O)        0.043     5.635 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.464     6.099    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.994    16.626    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.185    16.811    
                         clock uncertainty           -0.035    16.776    
    SLICE_X1Y205         FDCE (Setup_fdce_C_CE)      -0.201    16.575    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                 10.476    

Slack (MET) :             10.537ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.224ns  (logic 0.744ns (60.774%)  route 0.480ns (39.226%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 16.576 - 14.881 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 5.014 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.209     5.014    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/Q
                         net (fo=2, routed)           0.480     5.717    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
    SLICE_X1Y204         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     6.019 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X1Y205         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.072 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.072    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X1Y206         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.238 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.238    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.944    16.576    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.185    16.761    
                         clock uncertainty           -0.035    16.726    
    SLICE_X1Y206         FDCE (Setup_fdce_C_D)        0.049    16.775    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.775    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 10.537    

Slack (MET) :             10.554ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.207ns  (logic 0.727ns (60.221%)  route 0.480ns (39.779%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 16.576 - 14.881 ) 
    Source Clock Delay      (SCD):    2.038ns = ( 5.014 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     3.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.209     5.014    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/Q
                         net (fo=2, routed)           0.480     5.717    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
    SLICE_X1Y204         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     6.019 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X1Y205         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.072 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.072    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X1Y206         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.221 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.221    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AB27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    15.632 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.944    16.576    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.185    16.761    
                         clock uncertainty           -0.035    16.726    
    SLICE_X1Y206         FDCE (Setup_fdce_C_D)        0.049    16.775    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.775    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                 10.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.379ns  (logic 0.278ns (73.331%)  route 0.101ns (26.669%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 4.286 - 2.976 ) 
    Source Clock Delay      (SCD):    1.043ns = ( 4.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.591     4.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y203         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDCE (Prop_fdce_C_Q)         0.100     4.119 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.220    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X1Y203         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.332 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.332    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X1Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.357 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.357    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X1Y205         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.398 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.398    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.785     4.286    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.135     4.151    
    SLICE_X1Y205         FDCE (Hold_fdce_C_D)         0.071     4.222    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.222    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 4.279 - 2.976 ) 
    Source Clock Delay      (SCD):    1.086ns = ( 4.062 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.634     4.062    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y204         FDCE (Prop_fdce_C_Q)         0.100     4.162 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.291    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X5Y204         LUT3 (Prop_lut3_I0_O)        0.029     4.320 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.320    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X5Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.777     4.279    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.216     4.062    
    SLICE_X5Y204         FDCE (Hold_fdce_C_D)         0.075     4.137    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.137    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.390ns  (logic 0.289ns (74.083%)  route 0.101ns (25.917%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 4.286 - 2.976 ) 
    Source Clock Delay      (SCD):    1.043ns = ( 4.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.591     4.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y203         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDCE (Prop_fdce_C_Q)         0.100     4.119 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.220    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X1Y203         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.332 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.332    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X1Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.357 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.357    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X1Y205         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.409 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.409    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.785     4.286    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.135     4.151    
    SLICE_X1Y205         FDCE (Hold_fdce_C_D)         0.071     4.222    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.222    
                         arrival time                           4.409    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.398ns  (logic 0.297ns (74.604%)  route 0.101ns (25.396%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 4.286 - 2.976 ) 
    Source Clock Delay      (SCD):    1.043ns = ( 4.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.591     4.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y203         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDCE (Prop_fdce_C_Q)         0.100     4.119 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.220    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X1Y203         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.332 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.332    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X1Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.357 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.357    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X1Y205         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.417 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.417    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.785     4.286    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.135     4.151    
    SLICE_X1Y205         FDCE (Hold_fdce_C_D)         0.071     4.222    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.222    
                         arrival time                           4.417    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 4.279 - 2.976 ) 
    Source Clock Delay      (SCD):    1.086ns = ( 4.062 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.634     4.062    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y204         FDCE (Prop_fdce_C_Q)         0.100     4.162 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.291    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X5Y204         LUT2 (Prop_lut2_I1_O)        0.028     4.319 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.319    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X5Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.777     4.279    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.216     4.062    
    SLICE_X5Y204         FDCE (Hold_fdce_C_D)         0.060     4.122    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.122    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.354ns  (logic 0.253ns (71.448%)  route 0.101ns (28.552%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 4.275 - 2.976 ) 
    Source Clock Delay      (SCD):    1.043ns = ( 4.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.591     4.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y203         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDCE (Prop_fdce_C_Q)         0.100     4.119 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.220    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X1Y203         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.332 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.332    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X1Y204         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.373 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.373    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X1Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.773     4.275    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.170     4.104    
    SLICE_X1Y204         FDCE (Hold_fdce_C_D)         0.071     4.175    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.175    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.403ns  (logic 0.302ns (74.919%)  route 0.101ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 4.286 - 2.976 ) 
    Source Clock Delay      (SCD):    1.043ns = ( 4.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.591     4.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y203         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDCE (Prop_fdce_C_Q)         0.100     4.119 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.220    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X1Y203         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.332 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.332    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X1Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.357 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.357    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X1Y205         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     4.422 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.422    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.785     4.286    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y205         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.135     4.151    
    SLICE_X1Y205         FDCE (Hold_fdce_C_D)         0.071     4.222    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.222    
                         arrival time                           4.422    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.141%)  route 0.099ns (35.859%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 4.275 - 2.976 ) 
    Source Clock Delay      (SCD):    1.086ns = ( 4.062 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.634     4.062    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDCE (Prop_fdce_C_Q)         0.100     4.162 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.099     4.261    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X1Y204         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.338 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.338    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X1Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.773     4.275    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y204         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.212     4.062    
    SLICE_X1Y204         FDCE (Hold_fdce_C_D)         0.071     4.133    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.133    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.646%)  route 0.101ns (36.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 4.223 - 2.976 ) 
    Source Clock Delay      (SCD):    1.043ns = ( 4.019 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.591     4.019    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y203         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDCE (Prop_fdce_C_Q)         0.100     4.119 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.220    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X1Y203         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.297 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     4.297    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_4
    SLICE_X1Y203         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.721     4.223    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y203         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism             -0.203     4.019    
    SLICE_X1Y203         FDCE (Hold_fdce_C_D)         0.071     4.090    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.090    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 4.245 - 2.976 ) 
    Source Clock Delay      (SCD):    1.067ns = ( 4.043 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     3.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.615     4.043    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDCE (Prop_fdce_C_Q)         0.100     4.143 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.101     4.244    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X1Y206         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.321 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.321    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     3.502 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.744     4.245    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.202     4.043    
    SLICE_X1Y206         FDCE (Hold_fdce_C_D)         0.071     4.114    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.114    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco2_p1
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco2_p_1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X5Y204     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X5Y204     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y203     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y205     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y205     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y206     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y206     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y206     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X1Y206     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X5Y204     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X5Y204     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X1Y204     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X1Y204     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X1Y204     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X1Y204     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X1Y206     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X1Y206     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y205     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y205     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y205     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y205     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X5Y204     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X5Y204     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y203     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X1Y203     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_3
  To Clock:  clk1_bufin_3

Setup :            0  Failing Endpoints,  Worst Slack        1.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.159ns  (logic 0.259ns (22.343%)  route 0.900ns (77.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 1.270 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.306ns = ( -1.711 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.366    -1.711    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X0Y157         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.259    -1.452 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           0.900    -0.552    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1[1]
    SLICE_X1Y187         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.220     1.270    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y187         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[1]/C
                         clock pessimism             -0.654     0.617    
                         clock uncertainty           -0.133     0.484    
    SLICE_X1Y187         FDRE (Setup_fdre_C_D)       -0.022     0.462    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.066ns  (logic 0.259ns (24.290%)  route 0.807ns (75.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 1.273 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.301ns = ( -1.706 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.371    -1.706    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/data_clk
    SLICE_X0Y133         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.259    -1.447 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.807    -0.640    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0[1]
    SLICE_X0Y157         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.223     1.273    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X0Y157         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/C
                         clock pessimism             -0.747     0.527    
                         clock uncertainty           -0.133     0.394    
    SLICE_X0Y157         FDRE (Setup_fdre_C_D)       -0.010     0.384    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.054ns  (logic 0.259ns (24.566%)  route 0.795ns (75.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 1.274 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.303ns = ( -1.708 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.369    -1.708    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/data_clk
    SLICE_X0Y131         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.259    -1.449 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.795    -0.654    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0[1]
    SLICE_X1Y154         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.224     1.274    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y154         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
                         clock pessimism             -0.747     0.528    
                         clock uncertainty           -0.133     0.395    
    SLICE_X1Y154         FDRE (Setup_fdre_C_D)       -0.022     0.373    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.980ns  (logic 0.392ns (39.990%)  route 0.588ns (60.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.682ns = ( 1.294 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.177ns = ( -1.582 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.495    -1.582    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/data_clk
    ILOGIC_X0Y142        IDDR                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        IDDR (Prop_iddr_C_Q1)        0.392    -1.190 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/iddr/Q1
                         net (fo=1, routed)           0.588    -0.602    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/q1
    SLICE_X0Y147         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.244     1.294    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/data_clk
    SLICE_X0Y147         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/dout_reg_reg[1]/C
                         clock pessimism             -0.661     0.634    
                         clock uncertainty           -0.133     0.501    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.053     0.448    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.980ns  (logic 0.392ns (39.990%)  route 0.588ns (60.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 1.287 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.187ns = ( -1.592 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.485    -1.592    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/data_clk
    ILOGIC_X0Y128        IDDR                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y128        IDDR (Prop_iddr_C_Q1)        0.392    -1.200 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/iddr/Q1
                         net (fo=1, routed)           0.588    -0.612    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/q1
    SLICE_X0Y133         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.237     1.287    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/data_clk
    SLICE_X0Y133         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/C
                         clock pessimism             -0.661     0.627    
                         clock uncertainty           -0.133     0.494    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)       -0.053     0.441    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.117ns  (logic 0.302ns (27.042%)  route 0.815ns (72.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 1.336 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.158ns = ( -1.563 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.624ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.514    -1.563    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X2Y220         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y220         FDRE (Prop_fdre_C_Q)         0.259    -1.304 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.815    -0.490    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1[0]
    SLICE_X9Y222         LUT3 (Prop_lut3_I1_O)        0.043    -0.447 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.447    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/p_1_in[8]
    SLICE_X9Y222         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.286     1.336    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X9Y222         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]/C
                         clock pessimism             -0.624     0.713    
                         clock uncertainty           -0.133     0.580    
    SLICE_X9Y222         FDRE (Setup_fdre_C_D)        0.033     0.613    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_16b_2l_reg[8]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.035ns  (logic 0.259ns (25.020%)  route 0.776ns (74.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 1.274 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( -1.712 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.365    -1.712    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/data_clk
    SLICE_X0Y128         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.259    -1.453 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.776    -0.677    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0[0]
    SLICE_X0Y152         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.224     1.274    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X0Y152         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/C
                         clock pessimism             -0.747     0.528    
                         clock uncertainty           -0.133     0.395    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)       -0.002     0.393    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.128ns  (logic 0.313ns (27.754%)  route 0.815ns (72.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 1.336 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.158ns = ( -1.563 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.624ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.514    -1.563    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X2Y220         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y220         FDRE (Prop_fdre_C_Q)         0.259    -1.304 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.815    -0.490    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1[0]
    SLICE_X9Y222         LUT3 (Prop_lut3_I1_O)        0.054    -0.436 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.436    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_12b_1l[7]_i_1_n_0
    SLICE_X9Y222         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.286     1.336    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X9Y222         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[7]/C
                         clock pessimism             -0.624     0.713    
                         clock uncertainty           -0.133     0.580    
    SLICE_X9Y222         FDRE (Setup_fdre_C_D)        0.058     0.638    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.000ns  (logic 0.259ns (25.895%)  route 0.741ns (74.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 1.268 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.292ns = ( -1.697 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.380    -1.697    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X0Y147         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.259    -1.438 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[0]/Q
                         net (fo=1, routed)           0.741    -0.697    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1[0]
    SLICE_X0Y165         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.218     1.268    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X0Y165         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[0]/C
                         clock pessimism             -0.747     0.522    
                         clock uncertainty           -0.133     0.389    
    SLICE_X0Y165         FDRE (Setup_fdre_C_D)       -0.002     0.387    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.922ns  (logic 0.392ns (42.509%)  route 0.530ns (57.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 1.400 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.030ns = ( -1.435 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.624ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     1.424 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.121     2.545    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.436    -4.891 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.721    -3.170    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.077 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.642    -1.435    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/data_clk
    ILOGIC_X0Y240        IDDR                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y240        IDDR (Prop_iddr_C_Q1)        0.392    -1.043 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/Q1
                         net (fo=1, routed)           0.530    -0.513    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/q1
    SLICE_X0Y238         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AB27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751     3.727 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.018     4.745    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.360    -1.615 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -0.033    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     0.050 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.350     1.400    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/data_clk
    SLICE_X0Y238         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[1]/C
                         clock pessimism             -0.624     0.777    
                         clock uncertainty           -0.133     0.644    
    SLICE_X0Y238         FDRE (Setup_fdre_C_D)       -0.053     0.591    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.802%)  route 0.118ns (54.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns = ( 0.203 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.379ns = ( 0.216 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.697     0.216    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X5Y203         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y203         FDCE (Prop_fdce_C_Q)         0.100     0.316 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.118     0.434    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_strobe
    SLICE_X2Y204         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.927     0.203    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y204         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism              0.051     0.253    
    SLICE_X2Y204         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.351    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -0.351    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.436%)  route 0.071ns (35.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns = ( 0.202 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 0.217 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.698     0.217    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.100     0.317 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[0]/Q
                         net (fo=3, routed)           0.071     0.388    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4[0]
    SLICE_X0Y209         LUT3 (Prop_lut3_I0_O)        0.028     0.416 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.416    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X0Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.926     0.202    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X0Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism              0.027     0.228    
    SLICE_X0Y209         FDRE (Hold_fdre_C_D)         0.087     0.315    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_f0/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.479ns  (logic 0.118ns (24.657%)  route 0.361ns (75.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 0.201 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.470ns = ( 0.125 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.606     0.125    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_f0/data_clk
    SLICE_X0Y174         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_f0/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.118     0.243 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_f0/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.361     0.604    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din[0]
    SLICE_X4Y203         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.925     0.201    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X4Y203         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/C
                         clock pessimism              0.236     0.436    
    SLICE_X4Y203         FDCE (Hold_fdce_C_D)         0.059     0.495    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.154%)  route 0.112ns (52.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns = ( 0.101 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.457ns = ( 0.138 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.138    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X3Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDRE (Prop_fdre_C_Q)         0.100     0.238 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d6_reg[0]/Q
                         net (fo=3, routed)           0.112     0.350    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d6[0]
    SLICE_X4Y196         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.825     0.101    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y196         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7_reg[0]/C
                         clock pessimism              0.071     0.171    
    SLICE_X4Y196         FDRE (Hold_fdre_C_D)         0.059     0.230    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.244%)  route 0.242ns (70.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns = ( 0.102 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.379ns = ( 0.216 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.697     0.216    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X5Y203         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y203         FDCE (Prop_fdce_C_Q)         0.100     0.316 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.242     0.558    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_strobe
    SLICE_X4Y198         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.826     0.102    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y198         SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism              0.236     0.337    
    SLICE_X4Y198         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.435    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.091%)  route 0.100ns (43.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns = ( 0.202 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 0.217 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.698     0.217    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.100     0.317 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3_reg[0]/Q
                         net (fo=3, routed)           0.100     0.417    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d3[0]
    SLICE_X2Y209         LUT3 (Prop_lut3_I2_O)        0.028     0.445 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.445    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X2Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.926     0.202    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.030     0.231    
    SLICE_X2Y209         FDRE (Hold_fdre_C_D)         0.087     0.318    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.454%)  route 0.103ns (44.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns = ( 0.103 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.457ns = ( 0.138 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.138    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y193         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDRE (Prop_fdre_C_Q)         0.100     0.238 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.103     0.341    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3[1]
    SLICE_X2Y193         LUT3 (Prop_lut3_I0_O)        0.028     0.369 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     0.369    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X2Y193         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.103    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y193         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism              0.050     0.152    
    SLICE_X2Y193         FDRE (Hold_fdre_C_D)         0.087     0.239    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.215%)  route 0.104ns (44.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns = ( 0.103 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.457ns = ( 0.138 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.138    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y193         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDRE (Prop_fdre_C_Q)         0.100     0.238 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.104     0.342    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3[1]
    SLICE_X2Y193         LUT3 (Prop_lut3_I2_O)        0.028     0.370 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.370    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X2Y193         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     0.103    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y193         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism              0.050     0.152    
    SLICE_X2Y193         FDRE (Hold_fdre_C_D)         0.087     0.239    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 0.201 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.379ns = ( 0.216 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.697     0.216    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/data_clk
    SLICE_X0Y238         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y238         FDRE (Prop_fdre_C_Q)         0.118     0.334 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.389    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0[0]
    SLICE_X0Y238         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.925     0.201    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X0Y238         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[0]/C
                         clock pessimism              0.016     0.216    
    SLICE_X0Y238         FDRE (Hold_fdre_C_D)         0.042     0.258    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i6/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.407ns = ( 0.188 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.389ns = ( 0.206 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     1.047 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.542     1.589    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.873    -1.284 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.777    -0.507    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.481 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.687     0.206    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i6/data_clk
    SLICE_X0Y226         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i6/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y226         FDRE (Prop_fdre_C_Q)         0.118     0.324 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i6/dout_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.379    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_0[0]
    SLICE_X0Y226         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AB27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     1.121 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.599     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.323    -1.603 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.849    -0.754    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -0.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.912     0.188    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X0Y226         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d1_reg[0]/C
                         clock pessimism              0.019     0.206    
    SLICE_X0Y226         FDRE (Hold_fdre_C_D)         0.042     0.248    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_3
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y18   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y172    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y130    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y142    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y128    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y216    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y240    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y238    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y228    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y204     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y204     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y198     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y198     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y220     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y220     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y220     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y220     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y198     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y198     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y198     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y198     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y204     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y204     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y220     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y220     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y220     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y220     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y198     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y198     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_3
  To Clock:  clkfb_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_3
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y27   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y4  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p
  To Clock:  lvds_fco1_p

Setup :            0  Failing Endpoints,  Worst Slack       82.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.398ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.259ns (29.763%)  route 0.611ns (70.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 87.177 - 83.333 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.305     4.204    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X22Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y161        FDRE (Prop_fdre_C_Q)         0.259     4.463 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.611     5.074    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[8]
    SLICE_X22Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.159    87.177    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X22Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
                         clock pessimism              0.330    87.508    
                         clock uncertainty           -0.035    87.472    
    SLICE_X22Y167        FDRE (Setup_fdre_C_D)        0.000    87.472    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.472    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                 82.398    

Slack (MET) :             82.410ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.259ns (31.386%)  route 0.566ns (68.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 87.176 - 83.333 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.304     4.203    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X22Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y163        FDRE (Prop_fdre_C_Q)         0.259     4.462 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.566     5.028    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[10]
    SLICE_X21Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.158    87.176    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
                         clock pessimism              0.306    87.483    
                         clock uncertainty           -0.035    87.447    
    SLICE_X21Y170        FDRE (Setup_fdre_C_D)       -0.009    87.438    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         87.438    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 82.410    

Slack (MET) :             82.411ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.204ns (26.672%)  route 0.561ns (73.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 87.176 - 83.333 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.306     4.205    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y161        FDRE (Prop_fdre_C_Q)         0.204     4.409 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.561     4.970    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[9]
    SLICE_X21Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.158    87.176    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
                         clock pessimism              0.330    87.507    
                         clock uncertainty           -0.035    87.471    
    SLICE_X21Y170        FDRE (Setup_fdre_C_D)       -0.091    87.380    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.380    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                 82.411    

Slack (MET) :             82.419ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.259ns (29.772%)  route 0.611ns (70.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 87.180 - 83.333 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.309     4.208    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X12Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDRE (Prop_fdre_C_Q)         0.259     4.467 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.611     5.078    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[10]
    SLICE_X12Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.162    87.180    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X12Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
                         clock pessimism              0.330    87.511    
                         clock uncertainty           -0.035    87.475    
    SLICE_X12Y169        FDRE (Setup_fdre_C_D)        0.021    87.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         87.496    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                 82.419    

Slack (MET) :             82.421ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.223ns (26.697%)  route 0.612ns (73.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 87.176 - 83.333 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.306     4.205    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDRE (Prop_fdre_C_Q)         0.223     4.428 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.612     5.040    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[4]
    SLICE_X21Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.158    87.176    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.330    87.507    
                         clock uncertainty           -0.035    87.471    
    SLICE_X21Y170        FDRE (Setup_fdre_C_D)       -0.010    87.461    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         87.461    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                 82.421    

Slack (MET) :             82.427ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.259ns (31.229%)  route 0.570ns (68.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 87.177 - 83.333 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.308     4.207    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X18Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDRE (Prop_fdre_C_Q)         0.259     4.466 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.570     5.036    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[11]
    SLICE_X19Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.159    87.177    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/C
                         clock pessimism              0.331    87.509    
                         clock uncertainty           -0.035    87.473    
    SLICE_X19Y170        FDRE (Setup_fdre_C_D)       -0.010    87.463    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.463    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 82.427    

Slack (MET) :             82.428ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.223ns (27.326%)  route 0.593ns (72.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 87.177 - 83.333 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.306     4.205    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDRE (Prop_fdre_C_Q)         0.223     4.428 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.593     5.021    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[13]
    SLICE_X22Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.159    87.177    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X22Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.306    87.484    
                         clock uncertainty           -0.035    87.448    
    SLICE_X22Y167        FDRE (Setup_fdre_C_D)        0.000    87.448    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.448    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                 82.428    

Slack (MET) :             82.434ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.259ns (31.850%)  route 0.554ns (68.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 87.177 - 83.333 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.308     4.207    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X18Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDRE (Prop_fdre_C_Q)         0.259     4.466 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.554     5.020    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[14]
    SLICE_X19Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.159    87.177    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/C
                         clock pessimism              0.331    87.509    
                         clock uncertainty           -0.035    87.473    
    SLICE_X19Y170        FDRE (Setup_fdre_C_D)       -0.019    87.454    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.454    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                 82.434    

Slack (MET) :             82.444ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.259ns (31.863%)  route 0.554ns (68.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 87.177 - 83.333 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.308     4.207    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X18Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y161        FDRE (Prop_fdre_C_Q)         0.259     4.466 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.554     5.020    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[15]
    SLICE_X19Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.159    87.177    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.331    87.509    
                         clock uncertainty           -0.035    87.473    
    SLICE_X19Y170        FDRE (Setup_fdre_C_D)       -0.010    87.463    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.463    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                 82.444    

Slack (MET) :             82.452ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.223ns (27.517%)  route 0.587ns (72.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 87.177 - 83.333 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.305     4.204    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y164        FDRE (Prop_fdre_C_Q)         0.223     4.427 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.587     5.014    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[10]
    SLICE_X19Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.159    87.177    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/C
                         clock pessimism              0.331    87.509    
                         clock uncertainty           -0.035    87.473    
    SLICE_X19Y170        FDRE (Setup_fdre_C_D)       -0.007    87.466    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         87.466    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 82.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.587     1.960    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X9Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.100     2.060 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.115    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[9]
    SLICE_X9Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.792     2.318    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X9Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.357     1.960    
    SLICE_X9Y162         FDRE (Hold_fdre_C_D)         0.049     2.009    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.584     1.957    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X21Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.100     2.057 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     2.112    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[8]
    SLICE_X21Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.790     2.316    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X21Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[8]/C
                         clock pessimism             -0.358     1.957    
    SLICE_X21Y164        FDRE (Hold_fdre_C_D)         0.049     2.006    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.586     1.959    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDRE (Prop_fdre_C_Q)         0.100     2.059 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.055     2.114    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[2]
    SLICE_X13Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.791     2.317    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                         clock pessimism             -0.357     1.959    
    SLICE_X13Y164        FDRE (Hold_fdre_C_D)         0.049     2.008    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.587     1.960    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X9Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.100     2.060 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.055     2.115    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[3]
    SLICE_X9Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.792     2.318    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X9Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/C
                         clock pessimism             -0.357     1.960    
    SLICE_X9Y162         FDRE (Hold_fdre_C_D)         0.047     2.007    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.587     1.960    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X9Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.100     2.060 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.055     2.115    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[7]
    SLICE_X9Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.792     2.318    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X9Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/C
                         clock pessimism             -0.357     1.960    
    SLICE_X9Y162         FDRE (Hold_fdre_C_D)         0.047     2.007    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.584     1.957    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X21Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.100     2.057 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.055     2.112    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[2]
    SLICE_X21Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.790     2.316    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X21Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                         clock pessimism             -0.358     1.957    
    SLICE_X21Y164        FDRE (Hold_fdre_C_D)         0.047     2.004    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.584     1.957    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X21Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.100     2.057 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.055     2.112    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[7]
    SLICE_X21Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.790     2.316    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X21Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[7]/C
                         clock pessimism             -0.358     1.957    
    SLICE_X21Y164        FDRE (Hold_fdre_C_D)         0.047     2.004    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.586     1.959    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDRE (Prop_fdre_C_Q)         0.100     2.059 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     2.114    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[10]
    SLICE_X13Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.791     2.317    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/C
                         clock pessimism             -0.357     1.959    
    SLICE_X13Y164        FDRE (Hold_fdre_C_D)         0.047     2.006    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.586     1.959    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDRE (Prop_fdre_C_Q)         0.100     2.059 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.055     2.114    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[15]
    SLICE_X13Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.791     2.317    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]/C
                         clock pessimism             -0.357     1.959    
    SLICE_X13Y164        FDRE (Hold_fdre_C_D)         0.047     2.006    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.587     1.960    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X9Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.100     2.060 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.055     2.115    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[5]
    SLICE_X9Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.792     2.318    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X9Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
                         clock pessimism             -0.357     1.960    
    SLICE_X9Y162         FDRE (Hold_fdre_C_D)         0.044     2.004    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y3  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y170  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y170  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y170  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y170  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y162  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X27Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X27Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X27Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y170  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y170  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y170  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X20Y165  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X20Y165  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X20Y165  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y170  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y170  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y170  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X22Y163  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X22Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X22Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y162  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y162  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X20Y163  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y161  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y162  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p1
  To Clock:  lvds_fco1_p1

Setup :            0  Failing Endpoints,  Worst Slack       82.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.304ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.223ns (22.888%)  route 0.751ns (77.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 87.120 - 83.333 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.365     4.157    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y199         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDRE (Prop_fdre_C_Q)         0.223     4.380 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/Q
                         net (fo=1, routed)           0.751     5.132    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[6]
    SLICE_X7Y199         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.222    87.120    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y199         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
                         clock pessimism              0.370    87.490    
                         clock uncertainty           -0.035    87.455    
    SLICE_X7Y199         FDRE (Setup_fdre_C_D)       -0.019    87.436    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         87.436    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                 82.304    

Slack (MET) :             82.425ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.204ns (26.858%)  route 0.556ns (73.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 87.243 - 83.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.516     4.308    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y216         FDRE (Prop_fdre_C_Q)         0.204     4.512 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.556     5.068    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[9]
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.345    87.243    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.375    87.618    
                         clock uncertainty           -0.035    87.583    
    SLICE_X7Y216         FDRE (Setup_fdre_C_D)       -0.090    87.493    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.493    
                         arrival time                          -5.068    
  -------------------------------------------------------------------
                         slack                                 82.425    

Slack (MET) :             82.443ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.204ns (26.607%)  route 0.563ns (73.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 87.250 - 83.333 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.525     4.317    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y200         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.204     4.521 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.563     5.084    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[8]
    SLICE_X7Y200         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.352    87.250    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y200         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                         clock pessimism              0.400    87.650    
                         clock uncertainty           -0.035    87.615    
    SLICE_X7Y200         FDRE (Setup_fdre_C_D)       -0.088    87.527    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.527    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                 82.443    

Slack (MET) :             82.458ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.223ns (30.196%)  route 0.516ns (69.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 87.065 - 83.333 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.361     4.153    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y188         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y188         FDRE (Prop_fdre_C_Q)         0.223     4.376 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.516     4.892    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[2]
    SLICE_X12Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.167    87.065    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/C
                         clock pessimism              0.320    87.385    
                         clock uncertainty           -0.035    87.350    
    SLICE_X12Y190        FDRE (Setup_fdre_C_D)        0.000    87.350    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.350    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                 82.458    

Slack (MET) :             82.484ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.223ns (28.077%)  route 0.571ns (71.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 87.244 - 83.333 ) 
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.517     4.309    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y215         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y215         FDRE (Prop_fdre_C_Q)         0.223     4.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.571     5.104    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[7]
    SLICE_X7Y215         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.346    87.244    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y215         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[7]/C
                         clock pessimism              0.398    87.642    
                         clock uncertainty           -0.035    87.607    
    SLICE_X7Y215         FDRE (Setup_fdre_C_D)       -0.019    87.588    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.588    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                 82.484    

Slack (MET) :             82.528ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.204ns (29.967%)  route 0.477ns (70.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 87.120 - 83.333 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.365     4.157    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y198         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.204     4.361 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.477     4.838    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[7]
    SLICE_X7Y198         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.222    87.120    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y198         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/C
                         clock pessimism              0.370    87.490    
                         clock uncertainty           -0.035    87.455    
    SLICE_X7Y198         FDRE (Setup_fdre_C_D)       -0.089    87.366    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.366    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 82.528    

Slack (MET) :             82.545ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.204ns (30.822%)  route 0.458ns (69.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 87.250 - 83.333 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.525     4.317    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y200         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.204     4.521 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.458     4.979    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[6]
    SLICE_X7Y200         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.352    87.250    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y200         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                         clock pessimism              0.400    87.650    
                         clock uncertainty           -0.035    87.615    
    SLICE_X7Y200         FDRE (Setup_fdre_C_D)       -0.091    87.524    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         87.524    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                 82.545    

Slack (MET) :             82.562ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.204ns (31.538%)  route 0.443ns (68.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 87.249 - 83.333 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.524     4.316    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y210         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.204     4.520 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.443     4.963    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[3]
    SLICE_X3Y210         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.351    87.249    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y210         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/C
                         clock pessimism              0.400    87.649    
                         clock uncertainty           -0.035    87.614    
    SLICE_X3Y210         FDRE (Setup_fdre_C_D)       -0.089    87.525    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         87.525    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                 82.562    

Slack (MET) :             82.574ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.223ns (31.665%)  route 0.481ns (68.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 87.249 - 83.333 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.524     4.316    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y210         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.223     4.539 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.481     5.021    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[8]
    SLICE_X3Y210         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.351    87.249    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y210         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/C
                         clock pessimism              0.400    87.649    
                         clock uncertainty           -0.035    87.614    
    SLICE_X3Y210         FDRE (Setup_fdre_C_D)       -0.019    87.595    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.595    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                 82.574    

Slack (MET) :             82.583ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.259ns (35.670%)  route 0.467ns (64.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 87.246 - 83.333 ) 
    Source Clock Delay      (SCD):    4.313ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.521     4.313    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X4Y211         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y211         FDRE (Prop_fdre_C_Q)         0.259     4.572 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.467     5.040    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[10]
    SLICE_X4Y211         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.348    87.246    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X4Y211         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
                         clock pessimism              0.400    87.646    
                         clock uncertainty           -0.035    87.611    
    SLICE_X4Y211         FDRE (Setup_fdre_C_D)        0.011    87.622    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         87.622    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                 82.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.698     2.077    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDRE (Prop_fdre_C_Q)         0.100     2.177 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.232    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[9]
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.926     2.458    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.381     2.077    
    SLICE_X7Y201         FDRE (Hold_fdre_C_D)         0.049     2.126    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.588     1.967    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y193         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y193         FDRE (Prop_fdre_C_Q)         0.100     2.067 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.122    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[9]
    SLICE_X9Y193         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.794     2.326    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y193         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.359     1.967    
    SLICE_X9Y193         FDRE (Hold_fdre_C_D)         0.049     2.016    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.589     1.968    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X9Y199         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y199         FDRE (Prop_fdre_C_Q)         0.100     2.068 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.123    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[9]
    SLICE_X9Y199         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.795     2.327    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X9Y199         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.359     1.968    
    SLICE_X9Y199         FDRE (Hold_fdre_C_D)         0.049     2.017    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.664     2.043    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y215         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y215         FDRE (Prop_fdre_C_Q)         0.100     2.143 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     2.198    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[6]
    SLICE_X9Y215         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.888     2.420    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y215         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]/C
                         clock pessimism             -0.377     2.043    
    SLICE_X9Y215         FDRE (Hold_fdre_C_D)         0.049     2.092    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.587     1.966    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y190        FDRE (Prop_fdre_C_Q)         0.100     2.066 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     2.121    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[10]
    SLICE_X13Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.793     2.325    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y190        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
                         clock pessimism             -0.359     1.966    
    SLICE_X13Y190        FDRE (Hold_fdre_C_D)         0.047     2.013    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.698     2.077    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDRE (Prop_fdre_C_Q)         0.100     2.177 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.055     2.232    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[11]
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.926     2.458    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/C
                         clock pessimism             -0.381     2.077    
    SLICE_X7Y201         FDRE (Hold_fdre_C_D)         0.047     2.124    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.698     2.077    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDRE (Prop_fdre_C_Q)         0.100     2.177 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.232    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[13]
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.926     2.458    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
                         clock pessimism             -0.381     2.077    
    SLICE_X7Y201         FDRE (Hold_fdre_C_D)         0.047     2.124    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.692     2.071    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y216         FDRE (Prop_fdre_C_Q)         0.100     2.171 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     2.226    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[10]
    SLICE_X5Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.918     2.450    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.379     2.071    
    SLICE_X5Y216         FDRE (Hold_fdre_C_D)         0.047     2.118    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.692     2.071    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y216         FDRE (Prop_fdre_C_Q)         0.100     2.171 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.226    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[13]
    SLICE_X5Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.918     2.450    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/C
                         clock pessimism             -0.379     2.071    
    SLICE_X5Y216         FDRE (Hold_fdre_C_D)         0.047     2.118    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.692     2.071    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.100     2.171 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.055     2.226    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[12]
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.918     2.450    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/C
                         clock pessimism             -0.379     2.071    
    SLICE_X7Y216         FDRE (Hold_fdre_C_D)         0.047     2.118    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y21  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X6Y191    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X6Y191    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X9Y193    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X9Y193    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X9Y193    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X9Y193    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y190   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X14Y192   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X14Y192   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y190   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y190   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y216    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y216    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y216    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y217    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y217    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y215    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y215    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X4Y215    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y192    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y192    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y192    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y192    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y191    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y191    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y191    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X9Y193    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X9Y193    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X9Y193    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p2
  To Clock:  lvds_fco1_p2

Setup :            0  Failing Endpoints,  Worst Slack       82.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.552ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.236ns (34.258%)  route 0.453ns (65.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 87.676 - 83.333 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.457     4.988    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y227        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y227        FDRE (Prop_fdre_C_Q)         0.236     5.224 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.453     5.677    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[4]
    SLICE_X6Y227         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.207    86.252    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.335 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.341    87.676    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y227         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
                         clock pessimism              0.652    88.328    
                         clock uncertainty           -0.035    88.293    
    SLICE_X6Y227         FDRE (Setup_fdre_C_D)       -0.064    88.229    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         88.229    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                 82.552    

Slack (MET) :             82.552ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.204ns (31.063%)  route 0.453ns (68.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 87.625 - 83.333 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.460     4.991    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y217        FDRE (Prop_fdre_C_Q)         0.204     5.195 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.453     5.648    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[7]
    SLICE_X21Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.207    86.252    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.335 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.290    87.625    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/C
                         clock pessimism              0.699    88.324    
                         clock uncertainty           -0.035    88.289    
    SLICE_X21Y217        FDRE (Setup_fdre_C_D)       -0.089    88.200    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         88.200    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                 82.552    

Slack (MET) :             82.571ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.259ns (36.405%)  route 0.452ns (63.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 87.676 - 83.333 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.457     4.988    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y227        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y227        FDRE (Prop_fdre_C_Q)         0.259     5.247 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.452     5.700    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[12]
    SLICE_X7Y227         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.207    86.252    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.335 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.341    87.676    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y227         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
                         clock pessimism              0.652    88.328    
                         clock uncertainty           -0.035    88.293    
    SLICE_X7Y227         FDRE (Setup_fdre_C_D)       -0.022    88.271    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         88.271    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                 82.571    

Slack (MET) :             82.587ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.259ns (35.794%)  route 0.465ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 87.620 - 83.333 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.454     4.985    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X16Y223        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y223        FDRE (Prop_fdre_C_Q)         0.259     5.244 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.465     5.709    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[14]
    SLICE_X16Y223        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.207    86.252    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.335 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.285    87.620    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X16Y223        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/C
                         clock pessimism              0.698    88.318    
                         clock uncertainty           -0.035    88.283    
    SLICE_X16Y223        FDRE (Setup_fdre_C_D)        0.013    88.296    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         88.296    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 82.587    

Slack (MET) :             82.590ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.223ns (31.943%)  route 0.475ns (68.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 87.626 - 83.333 ) 
    Source Clock Delay      (SCD):    4.993ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.462     4.993    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y217        FDRE (Prop_fdre_C_Q)         0.223     5.216 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.475     5.691    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[3]
    SLICE_X19Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.207    86.252    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.335 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.291    87.626    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]/C
                         clock pessimism              0.700    88.326    
                         clock uncertainty           -0.035    88.291    
    SLICE_X19Y217        FDRE (Setup_fdre_C_D)       -0.010    88.281    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         88.281    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                 82.590    

Slack (MET) :             82.604ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.223ns (33.061%)  route 0.452ns (66.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 87.625 - 83.333 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.460     4.991    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y217        FDRE (Prop_fdre_C_Q)         0.223     5.214 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.452     5.666    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[7]
    SLICE_X21Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.207    86.252    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.335 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.290    87.625    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
                         clock pessimism              0.699    88.324    
                         clock uncertainty           -0.035    88.289    
    SLICE_X21Y217        FDRE (Setup_fdre_C_D)       -0.019    88.270    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         88.270    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                 82.604    

Slack (MET) :             82.631ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.236ns (39.379%)  route 0.363ns (60.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 87.620 - 83.333 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.454     4.985    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X16Y223        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y223        FDRE (Prop_fdre_C_Q)         0.236     5.221 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.363     5.585    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[15]
    SLICE_X16Y223        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.207    86.252    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.335 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.285    87.620    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X16Y223        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.698    88.318    
                         clock uncertainty           -0.035    88.283    
    SLICE_X16Y223        FDRE (Setup_fdre_C_D)       -0.067    88.216    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         88.216    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                 82.631    

Slack (MET) :             82.634ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.204ns (35.424%)  route 0.372ns (64.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 87.620 - 83.333 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.454     4.985    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X23Y221        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y221        FDRE (Prop_fdre_C_Q)         0.204     5.189 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.372     5.561    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[15]
    SLICE_X23Y221        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.207    86.252    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.335 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.285    87.620    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X23Y221        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
                         clock pessimism              0.698    88.318    
                         clock uncertainty           -0.035    88.283    
    SLICE_X23Y221        FDRE (Setup_fdre_C_D)       -0.088    88.195    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         88.195    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 82.634    

Slack (MET) :             82.634ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.204ns (35.424%)  route 0.372ns (64.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 87.621 - 83.333 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.456     4.987    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.204     5.191 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.372     5.563    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[9]
    SLICE_X17Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.207    86.252    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.335 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.286    87.621    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
                         clock pessimism              0.699    88.320    
                         clock uncertainty           -0.035    88.285    
    SLICE_X17Y222        FDRE (Setup_fdre_C_D)       -0.088    88.197    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         88.197    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                 82.634    

Slack (MET) :             82.635ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.204ns (35.667%)  route 0.368ns (64.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 87.620 - 83.333 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.454     4.985    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X23Y221        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y221        FDRE (Prop_fdre_C_Q)         0.204     5.189 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.368     5.557    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[11]
    SLICE_X23Y221        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    V23                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    84.045 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.207    86.252    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.335 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.285    87.620    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X23Y221        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/C
                         clock pessimism              0.698    88.318    
                         clock uncertainty           -0.035    88.283    
    SLICE_X23Y221        FDRE (Setup_fdre_C_D)       -0.091    88.192    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         88.192    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                 82.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.656     2.450    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y225        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y225        FDRE (Prop_fdre_C_Q)         0.100     2.550 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.055     2.605    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[15]
    SLICE_X19Y225        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.635     2.121    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.151 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.880     3.031    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y225        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
                         clock pessimism             -0.581     2.450    
    SLICE_X19Y225        FDRE (Hold_fdre_C_D)         0.049     2.499    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.656     2.450    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X25Y219        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y219        FDRE (Prop_fdre_C_Q)         0.100     2.550 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.605    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[13]
    SLICE_X25Y219        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.635     2.121    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.151 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.881     3.032    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X25Y219        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
                         clock pessimism             -0.582     2.450    
    SLICE_X25Y219        FDRE (Hold_fdre_C_D)         0.049     2.499    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.662     2.456    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y218        FDRE (Prop_fdre_C_Q)         0.100     2.556 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.055     2.611    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[5]
    SLICE_X19Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.635     2.121    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.151 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.887     3.038    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
                         clock pessimism             -0.582     2.456    
    SLICE_X19Y218        FDRE (Hold_fdre_C_D)         0.049     2.505    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.660     2.454    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y221        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y221        FDRE (Prop_fdre_C_Q)         0.100     2.554 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.055     2.609    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[8]
    SLICE_X15Y221        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.635     2.121    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.151 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.884     3.035    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y221        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/C
                         clock pessimism             -0.581     2.454    
    SLICE_X15Y221        FDRE (Hold_fdre_C_D)         0.049     2.503    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.656     2.450    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y225        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y225        FDRE (Prop_fdre_C_Q)         0.100     2.550 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.055     2.605    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[12]
    SLICE_X19Y225        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.635     2.121    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.151 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.880     3.031    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y225        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
                         clock pessimism             -0.581     2.450    
    SLICE_X19Y225        FDRE (Hold_fdre_C_D)         0.047     2.497    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.656     2.450    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y225        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y225        FDRE (Prop_fdre_C_Q)         0.100     2.550 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.055     2.605    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[14]
    SLICE_X19Y225        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.635     2.121    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.151 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.880     3.031    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y225        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.581     2.450    
    SLICE_X19Y225        FDRE (Hold_fdre_C_D)         0.047     2.497    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.656     2.450    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X25Y219        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y219        FDRE (Prop_fdre_C_Q)         0.100     2.550 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     2.605    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[10]
    SLICE_X25Y219        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.635     2.121    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.151 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.881     3.032    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X25Y219        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.582     2.450    
    SLICE_X25Y219        FDRE (Hold_fdre_C_D)         0.047     2.497    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.656     2.450    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X25Y219        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y219        FDRE (Prop_fdre_C_Q)         0.100     2.550 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.055     2.605    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[12]
    SLICE_X25Y219        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.635     2.121    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.151 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.881     3.032    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X25Y219        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
                         clock pessimism             -0.582     2.450    
    SLICE_X25Y219        FDRE (Hold_fdre_C_D)         0.047     2.497    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.662     2.456    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y218        FDRE (Prop_fdre_C_Q)         0.100     2.556 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.055     2.611    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[2]
    SLICE_X19Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.635     2.121    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.151 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.887     3.038    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
                         clock pessimism             -0.582     2.456    
    SLICE_X19Y218        FDRE (Hold_fdre_C_D)         0.047     2.503    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.662     2.456    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y218        FDRE (Prop_fdre_C_Q)         0.100     2.556 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.611    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[4]
    SLICE_X19Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.635     2.121    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.151 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.887     3.038    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y218        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]/C
                         clock pessimism             -0.582     2.456    
    SLICE_X19Y218        FDRE (Hold_fdre_C_D)         0.047     2.503    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p2
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y5  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X12Y227  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X12Y227  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X12Y227  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X10Y225  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X10Y226  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X10Y226  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X10Y225  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X12Y226  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X12Y226  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y224  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y225  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y225  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y225  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y225  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y224  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y224  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y224  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X15Y221  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X15Y221  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y225  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y226  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y226  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X12Y227  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X12Y227  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X12Y227  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X12Y227  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X12Y227  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X12Y227  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X12Y227  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p
  To Clock:  lvds_fco2_p

Setup :            0  Failing Endpoints,  Worst Slack       82.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.297ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.204ns (23.868%)  route 0.651ns (76.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 87.177 - 83.333 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.311     4.206    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.204     4.410 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.651     5.061    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[15]
    SLICE_X13Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.162    87.177    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.330    87.507    
                         clock uncertainty           -0.035    87.472    
    SLICE_X13Y169        FDRE (Setup_fdre_C_D)       -0.114    87.358    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.358    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                 82.297    

Slack (MET) :             82.350ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.223ns (24.900%)  route 0.673ns (75.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 87.176 - 83.333 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.311     4.206    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.223     4.429 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.673     5.102    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[12]
    SLICE_X13Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.161    87.176    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
                         clock pessimism              0.330    87.506    
                         clock uncertainty           -0.035    87.471    
    SLICE_X13Y170        FDRE (Setup_fdre_C_D)       -0.019    87.452    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.452    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                 82.350    

Slack (MET) :             82.357ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.223ns (25.094%)  route 0.666ns (74.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 87.176 - 83.333 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.311     4.206    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.223     4.429 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.666     5.095    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[11]
    SLICE_X13Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.161    87.176    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/C
                         clock pessimism              0.330    87.506    
                         clock uncertainty           -0.035    87.471    
    SLICE_X13Y170        FDRE (Setup_fdre_C_D)       -0.019    87.452    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.452    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 82.357    

Slack (MET) :             82.378ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.236ns (30.415%)  route 0.540ns (69.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 87.177 - 83.333 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.309     4.204    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X10Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDRE (Prop_fdre_C_Q)         0.236     4.440 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.540     4.980    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[9]
    SLICE_X13Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.162    87.177    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
                         clock pessimism              0.306    87.483    
                         clock uncertainty           -0.035    87.448    
    SLICE_X13Y169        FDRE (Setup_fdre_C_D)       -0.090    87.358    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.358    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 82.378    

Slack (MET) :             82.444ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.259ns (33.176%)  route 0.522ns (66.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 87.177 - 83.333 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.309     4.204    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X10Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDRE (Prop_fdre_C_Q)         0.259     4.463 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.522     4.985    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[5]
    SLICE_X13Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.162    87.177    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/C
                         clock pessimism              0.306    87.483    
                         clock uncertainty           -0.035    87.448    
    SLICE_X13Y169        FDRE (Setup_fdre_C_D)       -0.019    87.429    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.429    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                 82.444    

Slack (MET) :             82.475ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.259ns (34.085%)  route 0.501ns (65.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 87.177 - 83.333 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.309     4.204    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X10Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDRE (Prop_fdre_C_Q)         0.259     4.463 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.501     4.964    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[13]
    SLICE_X13Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.162    87.177    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.306    87.483    
                         clock uncertainty           -0.035    87.448    
    SLICE_X13Y169        FDRE (Setup_fdre_C_D)       -0.009    87.439    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.439    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                 82.475    

Slack (MET) :             82.476ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.223ns (28.443%)  route 0.561ns (71.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns = ( 87.172 - 83.333 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.302     4.197    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y162        FDRE (Prop_fdre_C_Q)         0.223     4.420 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.561     4.981    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[13]
    SLICE_X24Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.157    87.172    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.330    87.502    
                         clock uncertainty           -0.035    87.467    
    SLICE_X24Y166        FDRE (Setup_fdre_C_D)       -0.010    87.457    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.457    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                 82.476    

Slack (MET) :             82.482ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.259ns (32.502%)  route 0.538ns (67.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 87.177 - 83.333 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.309     4.204    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X10Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDRE (Prop_fdre_C_Q)         0.259     4.463 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/Q
                         net (fo=1, routed)           0.538     5.001    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[6]
    SLICE_X10Y168        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.162    87.177    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X10Y168        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
                         clock pessimism              0.330    87.507    
                         clock uncertainty           -0.035    87.472    
    SLICE_X10Y168        FDRE (Setup_fdre_C_D)        0.011    87.483    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         87.483    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                 82.482    

Slack (MET) :             82.493ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.223ns (29.865%)  route 0.524ns (70.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 87.177 - 83.333 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.311     4.206    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y156        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y156        FDRE (Prop_fdre_C_Q)         0.223     4.429 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.524     4.953    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[2]
    SLICE_X22Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.162    87.177    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X22Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.306    87.483    
                         clock uncertainty           -0.035    87.448    
    SLICE_X22Y164        FDRE (Setup_fdre_C_D)       -0.002    87.446    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.446    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                 82.493    

Slack (MET) :             82.495ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.236ns (35.980%)  route 0.420ns (64.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 87.177 - 83.333 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.309     4.204    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X10Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDRE (Prop_fdre_C_Q)         0.236     4.440 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.420     4.860    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[15]
    SLICE_X9Y169         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AG17                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    84.066 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.932    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    86.015 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.162    87.177    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
                         clock pessimism              0.306    87.483    
                         clock uncertainty           -0.035    87.448    
    SLICE_X9Y169         FDRE (Setup_fdre_C_D)       -0.093    87.355    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.355    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                 82.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.585     1.955    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y166        FDRE (Prop_fdre_C_Q)         0.100     2.055 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.110    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[4]
    SLICE_X15Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
                         clock pessimism             -0.356     1.955    
    SLICE_X15Y166        FDRE (Hold_fdre_C_D)         0.049     2.004    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.584     1.954    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDRE (Prop_fdre_C_Q)         0.100     2.054 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.055     2.109    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[6]
    SLICE_X17Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
                         clock pessimism             -0.357     1.954    
    SLICE_X17Y166        FDRE (Hold_fdre_C_D)         0.049     2.003    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.615     1.985    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y164         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y164         FDRE (Prop_fdre_C_Q)         0.100     2.085 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.140    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[9]
    SLICE_X7Y164         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.822     2.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y164         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.359     1.985    
    SLICE_X7Y164         FDRE (Hold_fdre_C_D)         0.049     2.034    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.585     1.955    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y166        FDRE (Prop_fdre_C_Q)         0.100     2.055 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.110    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[13]
    SLICE_X15Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/C
                         clock pessimism             -0.356     1.955    
    SLICE_X15Y166        FDRE (Hold_fdre_C_D)         0.047     2.002    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.585     1.955    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y166        FDRE (Prop_fdre_C_Q)         0.100     2.055 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.055     2.110    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[3]
    SLICE_X15Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/C
                         clock pessimism             -0.356     1.955    
    SLICE_X15Y166        FDRE (Hold_fdre_C_D)         0.047     2.002    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.584     1.954    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDRE (Prop_fdre_C_Q)         0.100     2.054 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     2.109    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[10]
    SLICE_X17Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
                         clock pessimism             -0.357     1.954    
    SLICE_X17Y166        FDRE (Hold_fdre_C_D)         0.047     2.001    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.584     1.954    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDRE (Prop_fdre_C_Q)         0.100     2.054 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.055     2.109    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[3]
    SLICE_X17Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[3]/C
                         clock pessimism             -0.357     1.954    
    SLICE_X17Y166        FDRE (Hold_fdre_C_D)         0.047     2.001    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.615     1.985    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y164         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y164         FDRE (Prop_fdre_C_Q)         0.100     2.085 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.055     2.140    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[5]
    SLICE_X7Y164         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.822     2.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y164         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
                         clock pessimism             -0.359     1.985    
    SLICE_X7Y164         FDRE (Hold_fdre_C_D)         0.047     2.032    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.615     1.985    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y164         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y164         FDRE (Prop_fdre_C_Q)         0.100     2.085 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.055     2.140    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[7]
    SLICE_X7Y164         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.822     2.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y164         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/C
                         clock pessimism             -0.359     1.985    
    SLICE_X7Y164         FDRE (Hold_fdre_C_D)         0.047     2.032    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.585     1.955    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y166        FDRE (Prop_fdre_C_Q)         0.100     2.055 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.055     2.110    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[15]
    SLICE_X15Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.492    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.522 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.789     2.311    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/C
                         clock pessimism             -0.356     1.955    
    SLICE_X15Y166        FDRE (Hold_fdre_C_D)         0.044     1.999    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco2_p
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco2_p_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y4  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X24Y162  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X24Y162  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X24Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X24Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y166  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y166  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X10Y162  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X10Y162  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X15Y162  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X15Y162  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X15Y162  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X15Y162  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X24Y162  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X24Y162  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X23Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X23Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X24Y162  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X24Y162  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X24Y162  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X24Y162  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y164  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X23Y163  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X24Y165  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p1
  To Clock:  lvds_fco2_p1

Setup :            0  Failing Endpoints,  Worst Slack       82.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.435ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.204ns (26.439%)  route 0.568ns (73.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 87.048 - 83.333 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.511     4.090    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y222         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_fdre_C_Q)         0.204     4.294 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.568     4.862    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[3]
    SLICE_X3Y222         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.341    87.048    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y222         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/C
                         clock pessimism              0.376    87.423    
                         clock uncertainty           -0.035    87.388    
    SLICE_X3Y222         FDRE (Setup_fdre_C_D)       -0.091    87.297    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         87.297    
                         arrival time                          -4.862    
  -------------------------------------------------------------------
                         slack                                 82.435    

Slack (MET) :             82.452ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.259ns (32.164%)  route 0.546ns (67.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 86.929 - 83.333 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.365     3.944    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y195         FDRE (Prop_fdre_C_Q)         0.259     4.203 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.546     4.749    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[7]
    SLICE_X7Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.222    86.929    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
                         clock pessimism              0.328    87.256    
                         clock uncertainty           -0.035    87.221    
    SLICE_X7Y195         FDRE (Setup_fdre_C_D)       -0.019    87.202    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.202    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                 82.452    

Slack (MET) :             82.525ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.259ns (35.359%)  route 0.473ns (64.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 86.929 - 83.333 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.365     3.944    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y195         FDRE (Prop_fdre_C_Q)         0.259     4.203 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.473     4.677    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[8]
    SLICE_X7Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.222    86.929    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
                         clock pessimism              0.328    87.256    
                         clock uncertainty           -0.035    87.221    
    SLICE_X7Y195         FDRE (Setup_fdre_C_D)       -0.019    87.202    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.202    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                 82.525    

Slack (MET) :             82.527ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.236ns (33.665%)  route 0.465ns (66.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 87.049 - 83.333 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.512     4.091    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y220         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y220         FDRE (Prop_fdre_C_Q)         0.236     4.327 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.465     4.792    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[8]
    SLICE_X4Y220         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.342    87.049    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y220         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[8]/C
                         clock pessimism              0.376    87.424    
                         clock uncertainty           -0.035    87.389    
    SLICE_X4Y220         FDRE (Setup_fdre_C_D)       -0.070    87.319    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.319    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 82.527    

Slack (MET) :             82.566ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.259ns (34.894%)  route 0.483ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.719ns = ( 87.052 - 83.333 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.515     4.094    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X2Y219         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y219         FDRE (Prop_fdre_C_Q)         0.259     4.353 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.483     4.836    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[8]
    SLICE_X2Y219         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.345    87.052    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X2Y219         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/C
                         clock pessimism              0.376    87.427    
                         clock uncertainty           -0.035    87.392    
    SLICE_X2Y219         FDRE (Setup_fdre_C_D)        0.011    87.403    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.403    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                 82.566    

Slack (MET) :             82.574ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.223ns (31.665%)  route 0.481ns (68.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.719ns = ( 87.052 - 83.333 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.515     4.094    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y219         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y219         FDRE (Prop_fdre_C_Q)         0.223     4.317 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.481     4.798    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[2]
    SLICE_X3Y219         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.345    87.052    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y219         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]/C
                         clock pessimism              0.376    87.427    
                         clock uncertainty           -0.035    87.392    
    SLICE_X3Y219         FDRE (Setup_fdre_C_D)       -0.019    87.373    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.373    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                 82.574    

Slack (MET) :             82.581ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.259ns (35.924%)  route 0.462ns (64.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 87.057 - 83.333 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.523     4.102    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y208         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y208         FDRE (Prop_fdre_C_Q)         0.259     4.361 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.462     4.823    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[13]
    SLICE_X4Y208         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.350    87.057    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y208         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.379    87.435    
                         clock uncertainty           -0.035    87.400    
    SLICE_X4Y208         FDRE (Setup_fdre_C_D)        0.004    87.404    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.404    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 82.581    

Slack (MET) :             82.590ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.385%)  route 0.466ns (67.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 86.929 - 83.333 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.365     3.944    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y194         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y194         FDRE (Prop_fdre_C_Q)         0.223     4.167 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.466     4.633    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[4]
    SLICE_X7Y194         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.222    86.929    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y194         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.349    87.277    
                         clock uncertainty           -0.035    87.242    
    SLICE_X7Y194         FDRE (Setup_fdre_C_D)       -0.019    87.223    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         87.223    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                 82.590    

Slack (MET) :             82.591ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.223ns (31.946%)  route 0.475ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 87.048 - 83.333 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.511     4.090    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y222         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_fdre_C_Q)         0.223     4.313 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.475     4.788    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[4]
    SLICE_X3Y222         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.341    87.048    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y222         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.376    87.423    
                         clock uncertainty           -0.035    87.388    
    SLICE_X3Y222         FDRE (Setup_fdre_C_D)       -0.009    87.379    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         87.379    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                 82.591    

Slack (MET) :             82.600ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.259ns (35.934%)  route 0.462ns (64.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 87.049 - 83.333 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.512     4.091    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y220         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y220         FDRE (Prop_fdre_C_Q)         0.259     4.350 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.462     4.812    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[2]
    SLICE_X4Y220         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE27                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    85.707 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.342    87.049    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y220         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.376    87.424    
                         clock uncertainty           -0.035    87.389    
    SLICE_X4Y220         FDRE (Setup_fdre_C_D)        0.023    87.412    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.412    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                 82.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.588     1.794    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y193        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y193        FDRE (Prop_fdre_C_Q)         0.100     1.894 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     1.949    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[9]
    SLICE_X11Y193        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.794     2.150    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y193        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.357     1.794    
    SLICE_X11Y193        FDRE (Hold_fdre_C_D)         0.049     1.843    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.657     1.863    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y222        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y222        FDRE (Prop_fdre_C_Q)         0.100     1.963 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.055     2.018    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[2]
    SLICE_X11Y222        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.881     2.237    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y222        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                         clock pessimism             -0.375     1.863    
    SLICE_X11Y222        FDRE (Hold_fdre_C_D)         0.049     1.912    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.698     1.904    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y209         FDRE (Prop_fdre_C_Q)         0.100     2.004 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.055     2.059    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[2]
    SLICE_X3Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.926     2.282    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
                         clock pessimism             -0.379     1.904    
    SLICE_X3Y209         FDRE (Hold_fdre_C_D)         0.049     1.953    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.696     1.902    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.100     2.002 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.055     2.057    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[9]
    SLICE_X7Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.924     2.280    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.379     1.902    
    SLICE_X7Y209         FDRE (Hold_fdre_C_D)         0.049     1.951    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.686     1.892    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y224         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y224         FDRE (Prop_fdre_C_Q)         0.100     1.992 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.055     2.047    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[2]
    SLICE_X3Y224         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.911     2.267    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y224         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                         clock pessimism             -0.376     1.892    
    SLICE_X3Y224         FDRE (Hold_fdre_C_D)         0.049     1.941    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.588     1.794    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y195        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y195        FDRE (Prop_fdre_C_Q)         0.100     1.894 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.055     1.949    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[11]
    SLICE_X11Y195        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.794     2.150    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y195        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
                         clock pessimism             -0.357     1.794    
    SLICE_X11Y195        FDRE (Hold_fdre_C_D)         0.047     1.841    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.588     1.794    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y193        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y193        FDRE (Prop_fdre_C_Q)         0.100     1.894 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.055     1.949    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[2]
    SLICE_X11Y193        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.794     2.150    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y193        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/C
                         clock pessimism             -0.357     1.794    
    SLICE_X11Y193        FDRE (Hold_fdre_C_D)         0.047     1.841    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.588     1.794    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y193        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y193        FDRE (Prop_fdre_C_Q)         0.100     1.894 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.055     1.949    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[4]
    SLICE_X11Y193        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.794     2.150    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y193        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
                         clock pessimism             -0.357     1.794    
    SLICE_X11Y193        FDRE (Hold_fdre_C_D)         0.047     1.841    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.657     1.863    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y222        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y222        FDRE (Prop_fdre_C_Q)         0.100     1.963 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     2.018    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[10]
    SLICE_X11Y222        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.881     2.237    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y222        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/C
                         clock pessimism             -0.375     1.863    
    SLICE_X11Y222        FDRE (Hold_fdre_C_D)         0.047     1.910    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.657     1.863    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y222        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y222        FDRE (Prop_fdre_C_Q)         0.100     1.963 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.055     2.018    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[12]
    SLICE_X11Y222        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.881     2.237    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y222        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/C
                         clock pessimism             -0.375     1.863    
    SLICE_X11Y222        FDRE (Hold_fdre_C_D)         0.047     1.910    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco2_p1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco2_p_1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y22  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X8Y196    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X8Y196    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y193    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y193    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X8Y196    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y194    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y194    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X8Y196    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X11Y195   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X12Y220   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X12Y220   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X8Y196    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X8Y196    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y193    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y193    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y193    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y193    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X8Y196    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y194    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X8Y196    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X8Y196    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X8Y196    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y194    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y194    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y194    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y195    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y195    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y195    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y195    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       32.377ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.614ns  (logic 0.223ns (36.342%)  route 0.391ns (63.657%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y221                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X41Y221        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.391     0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X37Y221        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y221        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                 32.377    

Slack (MET) :             32.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.656%)  route 0.310ns (60.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y214                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X51Y214        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.310     0.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X50Y216        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y216        FDCE (Setup_fdce_C_D)       -0.061    32.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.939    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                 32.425    

Slack (MET) :             32.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.485ns  (logic 0.204ns (42.092%)  route 0.281ns (57.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y221                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X41Y221        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.281     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X39Y221        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X39Y221        FDCE (Setup_fdce_C_D)       -0.089    32.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.911    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 32.426    

Slack (MET) :             32.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.374%)  route 0.277ns (57.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y221                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X41Y221        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.277     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X37Y221        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y221        FDCE (Setup_fdce_C_D)       -0.091    32.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.909    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 32.428    

Slack (MET) :             32.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.451%)  route 0.277ns (57.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y216                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X51Y216        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.277     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X47Y217        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y217        FDCE (Setup_fdce_C_D)       -0.089    32.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.911    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 32.430    

Slack (MET) :             32.483ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.507ns  (logic 0.223ns (43.953%)  route 0.284ns (56.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y221                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X41Y221        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.284     0.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X39Y221        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X39Y221        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                 32.483    

Slack (MET) :             32.487ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.534ns  (logic 0.259ns (48.526%)  route 0.275ns (51.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y214                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X50Y214        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.275     0.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X50Y216        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y216        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                 32.487    

Slack (MET) :             32.535ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.460ns  (logic 0.223ns (48.444%)  route 0.237ns (51.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y216                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X51Y216        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.237     0.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X49Y217        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X49Y217        FDCE (Setup_fdce_C_D)       -0.005    32.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.995    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                 32.535    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12mhz_design_1_clk_wiz_1_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.538ns  (logic 0.223ns (6.303%)  route 3.315ns (93.697%))
  Logic Levels:           0  
  Clock Path Skew:        1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 172.621 - 170.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 168.189 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.522   168.189    design_1_i/moving_average_top_1/U0/MA10/clk
    SLICE_X5Y210         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_fdre_C_Q)         0.223   168.412 r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.315   171.727    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_26[4]
    SLICE_X19Y204        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.297   172.621    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X19Y204        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][4]/C
                         clock pessimism              0.000   172.621    
                         clock uncertainty           -0.525   172.096    
    SLICE_X19Y204        FDRE (Setup_fdre_C_D)       -0.019   172.077    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][4]
  -------------------------------------------------------------------
                         required time                        172.077    
                         arrival time                        -171.727    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA8/r_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][569]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.504ns  (logic 0.259ns (7.392%)  route 3.245ns (92.608%))
  Logic Levels:           0  
  Clock Path Skew:        1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 172.623 - 170.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 168.185 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.518   168.185    design_1_i/moving_average_top_1/U0/MA8/clk
    SLICE_X6Y214         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA8/r_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y214         FDRE (Prop_fdre_C_Q)         0.259   168.444 r  design_1_i/moving_average_top_1/U0/MA8/r_acc_reg[5]/Q
                         net (fo=5, routed)           3.245   171.688    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[569]
    SLICE_X10Y203        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][569]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.299   172.623    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y203        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][569]_srl8/CLK
                         clock pessimism              0.000   172.623    
                         clock uncertainty           -0.525   172.098    
    SLICE_X10Y203        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030   172.068    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][569]_srl8
  -------------------------------------------------------------------
                         required time                        172.068    
                         arrival time                        -171.688    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA9/r_acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][586]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.475ns  (logic 0.223ns (6.416%)  route 3.252ns (93.584%))
  Logic Levels:           0  
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 172.621 - 170.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 168.179 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.512   168.179    design_1_i/moving_average_top_1/U0/MA9/clk
    SLICE_X5Y220         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA9/r_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y220         FDRE (Prop_fdre_C_Q)         0.223   168.402 r  design_1_i/moving_average_top_1/U0/MA9/r_acc_reg[8]/Q
                         net (fo=5, routed)           3.252   171.654    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[586]
    SLICE_X8Y208         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][586]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.297   172.621    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y208         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][586]_srl8/CLK
                         clock pessimism              0.000   172.621    
                         clock uncertainty           -0.525   172.096    
    SLICE_X8Y208         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   172.049    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][586]_srl8
  -------------------------------------------------------------------
                         required time                        172.049    
                         arrival time                        -171.654    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.507ns  (logic 0.223ns (6.358%)  route 3.284ns (93.642%))
  Logic Levels:           0  
  Clock Path Skew:        1.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 172.620 - 170.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 168.190 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.523   168.190    design_1_i/moving_average_top_1/U0/MA10/clk
    SLICE_X5Y209         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y209         FDRE (Prop_fdre_C_Q)         0.223   168.413 r  design_1_i/moving_average_top_1/U0/MA10/r_acc_reg[3]/Q
                         net (fo=5, routed)           3.284   171.697    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_26[3]
    SLICE_X18Y206        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.296   172.620    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X18Y206        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][3]/C
                         clock pessimism              0.000   172.620    
                         clock uncertainty           -0.525   172.095    
    SLICE_X18Y206        FDRE (Setup_fdre_C_D)        0.000   172.095    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][3]
  -------------------------------------------------------------------
                         required time                        172.095    
                         arrival time                        -171.697    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][656]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.530ns  (logic 0.223ns (6.317%)  route 3.307ns (93.683%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 172.616 - 170.000 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 168.129 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.462   168.129    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y216        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y216        FDRE (Prop_fdre_C_Q)         0.223   168.352 r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[8]/Q
                         net (fo=5, routed)           3.307   171.659    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[656]
    SLICE_X8Y216         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][656]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.292   172.616    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y216         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][656]_srl8/CLK
                         clock pessimism              0.000   172.616    
                         clock uncertainty           -0.525   172.091    
    SLICE_X8Y216         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031   172.060    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][656]_srl8
  -------------------------------------------------------------------
                         required time                        172.060    
                         arrival time                        -171.659    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.555ns  (logic 0.223ns (6.273%)  route 3.332ns (93.727%))
  Logic Levels:           0  
  Clock Path Skew:        1.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 172.471 - 170.000 ) 
    Source Clock Delay      (SCD):    1.302ns = ( 167.969 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.302   167.969    design_1_i/moving_average_top_0/U0/MA6/clk
    SLICE_X9Y166         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_fdre_C_Q)         0.223   168.192 r  design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[6]/Q
                         net (fo=5, routed)           3.332   171.523    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_6[6]
    SLICE_X25Y175        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.147   172.471    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X25Y175        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][6]/C
                         clock pessimism              0.000   172.471    
                         clock uncertainty           -0.525   171.946    
    SLICE_X25Y175        FDRE (Setup_fdre_C_D)       -0.019   171.927    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][6]
  -------------------------------------------------------------------
                         required time                        171.927    
                         arrival time                        -171.523    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][652]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.535ns  (logic 0.223ns (6.309%)  route 3.312ns (93.691%))
  Logic Levels:           0  
  Clock Path Skew:        1.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 172.618 - 170.000 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 168.130 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.463   168.130    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y215        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y215        FDRE (Prop_fdre_C_Q)         0.223   168.353 r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[4]/Q
                         net (fo=5, routed)           3.312   171.664    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[652]
    SLICE_X10Y214        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][652]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.294   172.618    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y214        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][652]_srl8/CLK
                         clock pessimism              0.000   172.618    
                         clock uncertainty           -0.525   172.093    
    SLICE_X10Y214        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022   172.071    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][652]_srl8
  -------------------------------------------------------------------
                         required time                        172.071    
                         arrival time                        -171.664    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA8/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][570]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.455ns  (logic 0.259ns (7.497%)  route 3.196ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 172.623 - 170.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 168.185 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.518   168.185    design_1_i/moving_average_top_1/U0/MA8/clk
    SLICE_X6Y214         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA8/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y214         FDRE (Prop_fdre_C_Q)         0.259   168.444 r  design_1_i/moving_average_top_1/U0/MA8/r_acc_reg[6]/Q
                         net (fo=5, routed)           3.196   171.640    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[570]
    SLICE_X10Y203        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][570]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.299   172.623    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y203        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][570]_srl8/CLK
                         clock pessimism              0.000   172.623    
                         clock uncertainty           -0.525   172.098    
    SLICE_X10Y203        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   172.051    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][570]_srl8
  -------------------------------------------------------------------
                         required time                        172.051    
                         arrival time                        -171.640    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA1/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][473]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.541ns  (logic 0.223ns (6.297%)  route 3.318ns (93.703%))
  Logic Levels:           0  
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 172.492 - 170.000 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 167.978 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.311   167.978    design_1_i/moving_average_top_1/U0/MA1/clk
    SLICE_X9Y196         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA1/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y196         FDRE (Prop_fdre_C_Q)         0.223   168.201 r  design_1_i/moving_average_top_1/U0/MA1/r_acc_reg[7]/Q
                         net (fo=5, routed)           3.318   171.519    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[473]
    SLICE_X10Y193        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][473]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.168   172.492    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y193        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][473]_srl8/CLK
                         clock pessimism              0.000   172.492    
                         clock uncertainty           -0.525   171.967    
    SLICE_X10Y193        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030   171.937    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][473]_srl8
  -------------------------------------------------------------------
                         required time                        171.937    
                         arrival time                        -171.519    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@170.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@166.667ns)
  Data Path Delay:        3.488ns  (logic 0.223ns (6.393%)  route 3.265ns (93.607%))
  Logic Levels:           0  
  Clock Path Skew:        1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 172.623 - 170.000 ) 
    Source Clock Delay      (SCD):    1.515ns = ( 168.182 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.751   168.418    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.792   164.626 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   166.574    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093   166.667 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.515   168.182    design_1_i/moving_average_top_1/U0/MA11/clk
    SLICE_X7Y217         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y217         FDRE (Prop_fdre_C_Q)         0.223   168.405 r  design_1_i/moving_average_top_1/U0/MA11/r_acc_reg[2]/Q
                         net (fo=5, routed)           3.265   171.670    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_27[2]
    SLICE_X15Y205        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    170.000   170.000 r  
    PS7_X0Y0             PS7                          0.000   170.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   171.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   171.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.299   172.623    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X15Y205        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][2]/C
                         clock pessimism              0.000   172.623    
                         clock uncertainty           -0.525   172.098    
    SLICE_X15Y205        FDRE (Setup_fdre_C_D)       -0.010   172.088    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][2]
  -------------------------------------------------------------------
                         required time                        172.088    
                         arrival time                        -171.670    
  -------------------------------------------------------------------
                         slack                                  0.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.100ns (5.884%)  route 1.600ns (94.116%))
  Logic Levels:           0  
  Clock Path Skew:        1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.669     0.669    design_1_i/moving_average_top_1/U0/MA4/clk
    SLICE_X11Y200        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y200        FDRE (Prop_fdre_C_Q)         0.100     0.769 r  design_1_i/moving_average_top_1/U0/MA4/r_acc_reg[8]/Q
                         net (fo=5, routed)           1.600     2.369    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_20[8]
    SLICE_X12Y201        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.895     1.694    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X12Y201        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][8]/C
                         clock pessimism              0.000     1.694    
                         clock uncertainty            0.525     2.219    
    SLICE_X12Y201        FDRE (Hold_fdre_C_D)         0.066     2.285    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][8]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_0/U0/MA2/r_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.100ns (5.859%)  route 1.607ns (94.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.573     0.573    design_1_i/moving_average_top_0/U0/MA2/clk
    SLICE_X28Y169        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA2/r_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_fdre_C_Q)         0.100     0.673 r  design_1_i/moving_average_top_0/U0/MA2/r_acc_reg[4]/Q
                         net (fo=5, routed)           1.607     2.280    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[260]
    SLICE_X32Y176        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.741     1.540    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X32Y176        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][260]_srl8/CLK
                         clock pessimism              0.000     1.540    
                         clock uncertainty            0.525     2.065    
    SLICE_X32Y176        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.167    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][260]_srl8
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_0/U0/MA2/r_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.100ns (5.963%)  route 1.577ns (94.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.573     0.573    design_1_i/moving_average_top_0/U0/MA2/clk
    SLICE_X28Y169        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA2/r_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_fdre_C_Q)         0.100     0.673 r  design_1_i/moving_average_top_0/U0/MA2/r_acc_reg[6]/Q
                         net (fo=5, routed)           1.577     2.250    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X34Y179        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.745     1.544    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X34Y179        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     1.544    
                         clock uncertainty            0.525     2.069    
    SLICE_X34Y179        FDRE (Hold_fdre_C_D)         0.067     2.136    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][252]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.100ns (5.720%)  route 1.648ns (94.280%))
  Logic Levels:           0  
  Clock Path Skew:        1.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.572     0.572    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X25Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y171        FDRE (Prop_fdre_C_Q)         0.100     0.672 r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[10]/Q
                         net (fo=5, routed)           1.648     2.320    design_1_i/ila_0/U0/ila_core_inst/TRIGGER_I[252]
    SLICE_X22Y177        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][252]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.779     1.578    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y177        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][252]_srl8/CLK
                         clock pessimism              0.000     1.578    
                         clock uncertainty            0.525     2.103    
    SLICE_X22Y177        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.205    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][252]_srl8
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.118ns (6.509%)  route 1.695ns (93.491%))
  Logic Levels:           0  
  Clock Path Skew:        1.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.588     0.588    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y193         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y193         FDRE (Prop_fdre_C_Q)         0.118     0.706 r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[10]/Q
                         net (fo=5, routed)           1.695     2.401    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_16[10]
    SLICE_X12Y200        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.895     1.694    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X12Y200        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][10]/C
                         clock pessimism              0.000     1.694    
                         clock uncertainty            0.525     2.219    
    SLICE_X12Y200        FDRE (Hold_fdre_C_D)         0.060     2.279    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][10]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.118ns (6.889%)  route 1.595ns (93.111%))
  Logic Levels:           0  
  Clock Path Skew:        1.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.577     0.577    design_1_i/moving_average_top_0/U0/MA5/clk
    SLICE_X12Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y172        FDRE (Prop_fdre_C_Q)         0.118     0.695 r  design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[9]/Q
                         net (fo=5, routed)           1.595     2.290    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_5[9]
    SLICE_X20Y177        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.780     1.579    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X20Y177        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][9]/C
                         clock pessimism              0.000     1.579    
                         clock uncertainty            0.525     2.104    
    SLICE_X20Y177        FDRE (Hold_fdre_C_D)         0.063     2.167    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][9]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.118ns (6.856%)  route 1.603ns (93.144%))
  Logic Levels:           0  
  Clock Path Skew:        1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.577     0.577    design_1_i/moving_average_top_0/U0/MA5/clk
    SLICE_X12Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y172        FDRE (Prop_fdre_C_Q)         0.118     0.695 r  design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[8]/Q
                         net (fo=5, routed)           1.603     2.298    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[8]
    SLICE_X20Y182        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.785     1.584    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X20Y182        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.000     1.584    
                         clock uncertainty            0.525     2.109    
    SLICE_X20Y182        FDRE (Hold_fdre_C_D)         0.063     2.172    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.100ns (5.812%)  route 1.621ns (94.188%))
  Logic Levels:           0  
  Clock Path Skew:        1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.659     0.659    design_1_i/moving_average_top_2/U0/MA3/clk
    SLICE_X21Y218        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y218        FDRE (Prop_fdre_C_Q)         0.100     0.759 r  design_1_i/moving_average_top_2/U0/MA3/r_acc_reg[0]/Q
                         net (fo=6, routed)           1.621     2.380    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X21Y216        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.886     1.685    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X21Y216        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.685    
                         clock uncertainty            0.525     2.210    
    SLICE_X21Y216        FDRE (Hold_fdre_C_D)         0.040     2.250    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.118ns (6.464%)  route 1.708ns (93.536%))
  Logic Levels:           0  
  Clock Path Skew:        1.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.588     0.588    design_1_i/moving_average_top_1/U0/MA0/clk
    SLICE_X8Y194         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y194         FDRE (Prop_fdre_C_Q)         0.118     0.706 r  design_1_i/moving_average_top_1/U0/MA0/r_acc_reg[13]/Q
                         net (fo=4, routed)           1.708     2.414    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/adc_16[13]
    SLICE_X12Y200        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.895     1.694    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X12Y200        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][13]/C
                         clock pessimism              0.000     1.694    
                         clock uncertainty            0.525     2.219    
    SLICE_X12Y200        FDRE (Hold_fdre_C_D)         0.064     2.283    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][13]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/moving_average_top_2/U0/MA4/r_acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.100ns (5.748%)  route 1.640ns (94.252%))
  Logic Levels:           0  
  Clock Path Skew:        1.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.525ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.762     0.762    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.995 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -0.026    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.657     0.657    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X19Y221        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA4/r_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y221        FDRE (Prop_fdre_C_Q)         0.100     0.757 r  design_1_i/moving_average_top_2/U0/MA4/r_acc_reg[7]/Q
                         net (fo=5, routed)           1.640     2.397    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X30Y220        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.877     1.676    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X30Y220        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     1.676    
                         clock uncertainty            0.525     2.201    
    SLICE_X30Y220        FDRE (Hold_fdre_C_D)         0.063     2.264    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.331ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.579ns  (logic 0.236ns (40.730%)  route 0.343ns (59.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y216                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X50Y216        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.343     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X51Y216        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y216        FDCE (Setup_fdce_C_D)       -0.090     9.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  9.331    

Slack (MET) :             9.352ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.556ns  (logic 0.204ns (36.685%)  route 0.352ns (63.315%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X40Y221        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.352     0.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X40Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y222        FDCE (Setup_fdce_C_D)       -0.092     9.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  9.352    

Slack (MET) :             9.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.638ns  (logic 0.259ns (40.594%)  route 0.379ns (59.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y216                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X50Y216        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.379     0.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X50Y214        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y214        FDCE (Setup_fdce_C_D)        0.022    10.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  9.384    

Slack (MET) :             9.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.503ns  (logic 0.236ns (46.937%)  route 0.267ns (53.063%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y216                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X50Y216        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.267     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X50Y214        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y214        FDCE (Setup_fdce_C_D)       -0.062     9.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  9.435    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.549ns  (logic 0.223ns (40.647%)  route 0.326ns (59.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X40Y221        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.326     0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X41Y221        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y221        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.536ns  (logic 0.223ns (41.633%)  route 0.313ns (58.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X40Y221        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.313     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X40Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y222        FDCE (Setup_fdce_C_D)       -0.010     9.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  9.454    

Slack (MET) :             9.462ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.529ns  (logic 0.223ns (42.133%)  route 0.306ns (57.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X40Y221        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.306     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X40Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y222        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  9.462    

Slack (MET) :             9.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.543ns  (logic 0.259ns (47.686%)  route 0.284ns (52.314%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y216                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X50Y216        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.284     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X50Y214        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y214        FDCE (Setup_fdce_C_D)        0.021    10.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  9.478    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.620ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.932ns (41.508%)  route 1.313ns (58.492%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.308     4.207    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X8Y163         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259     4.466 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.608     5.074    design_1_i/moving_average_top_0/U0/MA6/data_d1_in[4]
    SLICE_X9Y166         LUT3 (Prop_lut3_I1_O)        0.051     5.125 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_3__5/O
                         net (fo=2, routed)           0.705     5.830    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_3__5_n_0
    SLICE_X9Y166         LUT4 (Prop_lut4_I3_O)        0.136     5.966 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_7__5/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_7__5_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.233 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.233    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.286 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.286    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__1_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.452 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.452    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__2_n_6
    SLICE_X9Y168         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.160    84.493    design_1_i/moving_average_top_0/U0/MA6/clk
    SLICE_X9Y168         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[13]/C
                         clock pessimism              0.000    84.493    
                         clock uncertainty           -0.470    84.023    
    SLICE_X9Y168         FDRE (Setup_fdre_C_D)        0.049    84.072    design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.072    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                 77.620    

Slack (MET) :             77.650ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA14/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.905ns (40.815%)  route 1.312ns (59.185%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.306     4.205    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDRE (Prop_fdre_C_Q)         0.204     4.409 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/Q
                         net (fo=3, routed)           0.708     5.117    design_1_i/moving_average_top_0/U0/MA14/data_h1_in[8]
    SLICE_X13Y167        LUT3 (Prop_lut3_I1_O)        0.132     5.249 r  design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__1_i_3__13/O
                         net (fo=2, routed)           0.604     5.853    design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__1_i_3__13_n_0
    SLICE_X13Y167        LUT4 (Prop_lut4_I3_O)        0.136     5.989 r  design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__1_i_7__13/O
                         net (fo=1, routed)           0.000     5.989    design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__1_i_7__13_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.256 r  design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.256    design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__1_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.422 r  design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.422    design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__2_n_6
    SLICE_X13Y168        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA14/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.160    84.493    design_1_i/moving_average_top_0/U0/MA14/clk
    SLICE_X13Y168        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA14/r_acc_reg[13]/C
                         clock pessimism              0.000    84.493    
                         clock uncertainty           -0.470    84.023    
    SLICE_X13Y168        FDRE (Setup_fdre_C_D)        0.049    84.072    design_1_i/moving_average_top_0/U0/MA14/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.072    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                 77.650    

Slack (MET) :             77.674ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.879ns (40.094%)  route 1.313ns (59.906%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 84.494 - 83.333 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.308     4.207    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X8Y163         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259     4.466 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.608     5.074    design_1_i/moving_average_top_0/U0/MA6/data_d1_in[4]
    SLICE_X9Y166         LUT3 (Prop_lut3_I1_O)        0.051     5.125 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_3__5/O
                         net (fo=2, routed)           0.705     5.830    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_3__5_n_0
    SLICE_X9Y166         LUT4 (Prop_lut4_I3_O)        0.136     5.966 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_7__5/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_7__5_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.233 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.233    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.399 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.399    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__1_n_6
    SLICE_X9Y167         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.161    84.494    design_1_i/moving_average_top_0/U0/MA6/clk
    SLICE_X9Y167         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[9]/C
                         clock pessimism              0.000    84.494    
                         clock uncertainty           -0.470    84.024    
    SLICE_X9Y167         FDRE (Setup_fdre_C_D)        0.049    84.073    design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.073    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                 77.674    

Slack (MET) :             77.675ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.877ns (40.039%)  route 1.313ns (59.961%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.308     4.207    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X8Y163         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259     4.466 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.608     5.074    design_1_i/moving_average_top_0/U0/MA6/data_d1_in[4]
    SLICE_X9Y166         LUT3 (Prop_lut3_I1_O)        0.051     5.125 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_3__5/O
                         net (fo=2, routed)           0.705     5.830    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_3__5_n_0
    SLICE_X9Y166         LUT4 (Prop_lut4_I3_O)        0.136     5.966 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_7__5/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_7__5_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.233 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.233    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.286 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.286    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__1_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.397 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.397    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__2_n_7
    SLICE_X9Y168         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.160    84.493    design_1_i/moving_average_top_0/U0/MA6/clk
    SLICE_X9Y168         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[12]/C
                         clock pessimism              0.000    84.493    
                         clock uncertainty           -0.470    84.023    
    SLICE_X9Y168         FDRE (Setup_fdre_C_D)        0.049    84.072    design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.072    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                 77.675    

Slack (MET) :             77.691ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.862ns (39.626%)  route 1.313ns (60.374%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 84.494 - 83.333 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.308     4.207    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X8Y163         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259     4.466 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.608     5.074    design_1_i/moving_average_top_0/U0/MA6/data_d1_in[4]
    SLICE_X9Y166         LUT3 (Prop_lut3_I1_O)        0.051     5.125 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_3__5/O
                         net (fo=2, routed)           0.705     5.830    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_3__5_n_0
    SLICE_X9Y166         LUT4 (Prop_lut4_I3_O)        0.136     5.966 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_7__5/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_7__5_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.233 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.233    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.382 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.382    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__1_n_4
    SLICE_X9Y167         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.161    84.494    design_1_i/moving_average_top_0/U0/MA6/clk
    SLICE_X9Y167         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[11]/C
                         clock pessimism              0.000    84.494    
                         clock uncertainty           -0.470    84.024    
    SLICE_X9Y167         FDRE (Setup_fdre_C_D)        0.049    84.073    design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.073    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                 77.691    

Slack (MET) :             77.705ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA14/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.850ns (39.309%)  route 1.312ns (60.691%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 84.493 - 83.333 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.306     4.205    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDRE (Prop_fdre_C_Q)         0.204     4.409 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[10]/Q
                         net (fo=3, routed)           0.708     5.117    design_1_i/moving_average_top_0/U0/MA14/data_h1_in[8]
    SLICE_X13Y167        LUT3 (Prop_lut3_I1_O)        0.132     5.249 r  design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__1_i_3__13/O
                         net (fo=2, routed)           0.604     5.853    design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__1_i_3__13_n_0
    SLICE_X13Y167        LUT4 (Prop_lut4_I3_O)        0.136     5.989 r  design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__1_i_7__13/O
                         net (fo=1, routed)           0.000     5.989    design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__1_i_7__13_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.256 r  design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.256    design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__1_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.367 r  design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.367    design_1_i/moving_average_top_0/U0/MA14/r_acc0_carry__2_n_7
    SLICE_X13Y168        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA14/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.160    84.493    design_1_i/moving_average_top_0/U0/MA14/clk
    SLICE_X13Y168        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA14/r_acc_reg[12]/C
                         clock pessimism              0.000    84.493    
                         clock uncertainty           -0.470    84.023    
    SLICE_X13Y168        FDRE (Setup_fdre_C_D)        0.049    84.072    design_1_i/moving_average_top_0/U0/MA14/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.072    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                 77.705    

Slack (MET) :             77.729ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.824ns (38.553%)  route 1.313ns (61.447%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 84.494 - 83.333 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.308     4.207    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X8Y163         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259     4.466 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.608     5.074    design_1_i/moving_average_top_0/U0/MA6/data_d1_in[4]
    SLICE_X9Y166         LUT3 (Prop_lut3_I1_O)        0.051     5.125 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_3__5/O
                         net (fo=2, routed)           0.705     5.830    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_3__5_n_0
    SLICE_X9Y166         LUT4 (Prop_lut4_I3_O)        0.136     5.966 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_7__5/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_7__5_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.233 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.233    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.344 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     6.344    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__1_n_5
    SLICE_X9Y167         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.161    84.494    design_1_i/moving_average_top_0/U0/MA6/clk
    SLICE_X9Y167         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[10]/C
                         clock pessimism              0.000    84.494    
                         clock uncertainty           -0.470    84.024    
    SLICE_X9Y167         FDRE (Setup_fdre_C_D)        0.049    84.073    design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         84.073    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                 77.729    

Slack (MET) :             77.729ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.824ns (38.553%)  route 1.313ns (61.447%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 84.494 - 83.333 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.308     4.207    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X8Y163         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259     4.466 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.608     5.074    design_1_i/moving_average_top_0/U0/MA6/data_d1_in[4]
    SLICE_X9Y166         LUT3 (Prop_lut3_I1_O)        0.051     5.125 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_3__5/O
                         net (fo=2, routed)           0.705     5.830    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_3__5_n_0
    SLICE_X9Y166         LUT4 (Prop_lut4_I3_O)        0.136     5.966 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_7__5/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_i_7__5_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.233 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.233    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__0_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.344 r  design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__1/O[0]
                         net (fo=1, routed)           0.000     6.344    design_1_i/moving_average_top_0/U0/MA6/r_acc0_carry__1_n_7
    SLICE_X9Y167         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.161    84.494    design_1_i/moving_average_top_0/U0/MA6/clk
    SLICE_X9Y167         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[8]/C
                         clock pessimism              0.000    84.494    
                         clock uncertainty           -0.470    84.024    
    SLICE_X9Y167         FDRE (Setup_fdre_C_D)        0.049    84.073    design_1_i/moving_average_top_0/U0/MA6/r_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         84.073    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                 77.729    

Slack (MET) :             77.748ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA8/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.868ns (40.657%)  route 1.267ns (59.343%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 84.486 - 83.333 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.310     4.209    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X13Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y160        FDRE (Prop_fdre_C_Q)         0.223     4.432 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/Q
                         net (fo=3, routed)           0.761     5.192    design_1_i/moving_average_top_0/U0/MA8/data_e1_in[3]
    SLICE_X18Y170        LUT3 (Prop_lut3_I1_O)        0.046     5.238 r  design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__0_i_4__7/O
                         net (fo=2, routed)           0.506     5.745    design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__0_i_4__7_n_0
    SLICE_X18Y171        LUT4 (Prop_lut4_I3_O)        0.134     5.879 r  design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__0_i_8__7/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__0_i_8__7_n_0
    SLICE_X18Y171        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.125 r  design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.125    design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__0_n_0
    SLICE_X18Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.179 r  design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.179    design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__1_n_0
    SLICE_X18Y173        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.344 r  design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.344    design_1_i/moving_average_top_0/U0/MA8/r_acc0_carry__2_n_6
    SLICE_X18Y173        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.153    84.486    design_1_i/moving_average_top_0/U0/MA8/clk
    SLICE_X18Y173        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/r_acc_reg[13]/C
                         clock pessimism              0.000    84.486    
                         clock uncertainty           -0.470    84.016    
    SLICE_X18Y173        FDRE (Setup_fdre_C_D)        0.076    84.092    design_1_i/moving_average_top_0/U0/MA8/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.092    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                 77.748    

Slack (MET) :             77.750ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA2/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 1.008ns (47.863%)  route 1.098ns (52.137%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 84.482 - 83.333 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.306     4.205    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDRE (Prop_fdre_C_Q)         0.204     4.409 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.846     5.255    design_1_i/moving_average_top_0/U0/MA2/data_b1_in[0]
    SLICE_X28Y168        LUT2 (Prop_lut2_I0_O)        0.129     5.384 r  design_1_i/moving_average_top_0/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.252     5.636    design_1_i/moving_average_top_0/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X28Y168        LUT4 (Prop_lut4_I3_O)        0.136     5.772 r  design_1_i/moving_average_top_0/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     5.772    design_1_i/moving_average_top_0/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X28Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.039 r  design_1_i/moving_average_top_0/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.039    design_1_i/moving_average_top_0/U0/MA2/r_acc0_carry_n_0
    SLICE_X28Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.092 r  design_1_i/moving_average_top_0/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.092    design_1_i/moving_average_top_0/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X28Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.145 r  design_1_i/moving_average_top_0/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.145    design_1_i/moving_average_top_0/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X28Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.311 r  design_1_i/moving_average_top_0/U0/MA2/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.311    design_1_i/moving_average_top_0/U0/MA2/r_acc0_carry__2_n_6
    SLICE_X28Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA2/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.149    84.482    design_1_i/moving_average_top_0/U0/MA2/clk
    SLICE_X28Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA2/r_acc_reg[13]/C
                         clock pessimism              0.000    84.482    
                         clock uncertainty           -0.470    84.012    
    SLICE_X28Y171        FDRE (Setup_fdre_C_D)        0.049    84.061    design_1_i/moving_average_top_0/U0/MA2/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.061    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                 77.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA12/p_moving_average_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.107ns (64.430%)  route 0.059ns (35.570%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.584     1.957    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X20Y165        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y165        FDRE (Prop_fdre_C_Q)         0.107     2.064 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[6]/Q
                         net (fo=3, routed)           0.059     2.123    design_1_i/moving_average_top_0/U0/MA12/data_g1_in[4]
    SLICE_X21Y165        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/p_moving_average_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.787     0.787    design_1_i/moving_average_top_0/U0/MA12/clk
    SLICE_X21Y165        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/p_moving_average_reg[0][4]/C
                         clock pessimism              0.000     0.787    
                         clock uncertainty            0.470     1.257    
    SLICE_X21Y165        FDRE (Hold_fdre_C_D)         0.011     1.268    design_1_i/moving_average_top_0/U0/MA12/p_moving_average_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.431%)  route 0.106ns (51.569%))
  Logic Levels:           0  
  Clock Path Skew:        -1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.580     1.953    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y170        FDRE (Prop_fdre_C_Q)         0.100     2.053 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/Q
                         net (fo=3, routed)           0.106     2.160    design_1_i/moving_average_top_0/U0/MA8/data_e1_in[10]
    SLICE_X19Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.781     0.781    design_1_i/moving_average_top_0/U0/MA8/clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][10]/C
                         clock pessimism              0.000     0.781    
                         clock uncertainty            0.470     1.251    
    SLICE_X19Y172        FDRE (Hold_fdre_C_D)         0.038     1.289    design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.458%)  route 0.101ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        -1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.586     1.959    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X13Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDRE (Prop_fdre_C_Q)         0.091     2.050 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[11]/Q
                         net (fo=3, routed)           0.101     2.151    design_1_i/moving_average_top_0/U0/MA14/data_h1_in[9]
    SLICE_X12Y166        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.787     0.787    design_1_i/moving_average_top_0/U0/MA14/clk
    SLICE_X12Y166        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][9]/C
                         clock pessimism              0.000     0.787    
                         clock uncertainty            0.470     1.257    
    SLICE_X12Y166        FDRE (Hold_fdre_C_D)         0.009     1.266    design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA12/p_moving_average_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.229%)  route 0.102ns (52.771%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.584     1.957    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X21Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.091     2.048 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           0.102     2.150    design_1_i/moving_average_top_0/U0/MA12/data_g1_in[2]
    SLICE_X21Y165        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/p_moving_average_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.787     0.787    design_1_i/moving_average_top_0/U0/MA12/clk
    SLICE_X21Y165        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA12/p_moving_average_reg[0][2]/C
                         clock pessimism              0.000     0.787    
                         clock uncertainty            0.470     1.257    
    SLICE_X21Y165        FDRE (Hold_fdre_C_D)         0.005     1.262    design_1_i/moving_average_top_0/U0/MA12/p_moving_average_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.162%)  route 0.102ns (52.838%))
  Logic Levels:           0  
  Clock Path Skew:        -1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.580     1.953    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y170        FDRE (Prop_fdre_C_Q)         0.091     2.044 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/Q
                         net (fo=3, routed)           0.102     2.146    design_1_i/moving_average_top_0/U0/MA8/data_e1_in[5]
    SLICE_X19Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.782     0.782    design_1_i/moving_average_top_0/U0/MA8/clk
    SLICE_X19Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][5]/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.470     1.252    
    SLICE_X19Y171        FDRE (Hold_fdre_C_D)         0.002     1.254    design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA0/p_moving_average_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.263%)  route 0.148ns (59.737%))
  Logic Levels:           0  
  Clock Path Skew:        -1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.579     1.952    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y170        FDRE (Prop_fdre_C_Q)         0.100     2.052 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/Q
                         net (fo=3, routed)           0.148     2.201    design_1_i/moving_average_top_0/U0/MA0/data_a1_in[1]
    SLICE_X20Y173        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA0/p_moving_average_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.778     0.778    design_1_i/moving_average_top_0/U0/MA0/clk
    SLICE_X20Y173        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA0/p_moving_average_reg[0][1]/C
                         clock pessimism              0.000     0.778    
                         clock uncertainty            0.470     1.248    
    SLICE_X20Y173        FDRE (Hold_fdre_C_D)         0.059     1.307    design_1_i/moving_average_top_0/U0/MA0/p_moving_average_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.413%)  route 0.147ns (59.587%))
  Logic Levels:           0  
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.583     1.956    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y167        FDRE (Prop_fdre_C_Q)         0.100     2.056 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.147     2.204    design_1_i/moving_average_top_0/U0/MA8/data_e1_in[0]
    SLICE_X17Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.783     0.783    design_1_i/moving_average_top_0/U0/MA8/clk
    SLICE_X17Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][0]/C
                         clock pessimism              0.000     0.783    
                         clock uncertainty            0.470     1.253    
    SLICE_X17Y170        FDRE (Hold_fdre_C_D)         0.047     1.300    design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.404%)  route 0.148ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.583     1.956    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X17Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y167        FDRE (Prop_fdre_C_Q)         0.100     2.056 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           0.148     2.204    design_1_i/moving_average_top_0/U0/MA8/data_e1_in[2]
    SLICE_X17Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.783     0.783    design_1_i/moving_average_top_0/U0/MA8/clk
    SLICE_X17Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][2]/C
                         clock pessimism              0.000     0.783    
                         clock uncertainty            0.470     1.253    
    SLICE_X17Y170        FDRE (Hold_fdre_C_D)         0.047     1.300    design_1_i/moving_average_top_0/U0/MA8/p_moving_average_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.280%)  route 0.148ns (59.720%))
  Logic Levels:           0  
  Clock Path Skew:        -1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.580     1.953    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X25Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y163        FDRE (Prop_fdre_C_Q)         0.100     2.053 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/Q
                         net (fo=3, routed)           0.148     2.202    design_1_i/moving_average_top_0/U0/MA10/data_f1_in[9]
    SLICE_X26Y166        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.782     0.782    design_1_i/moving_average_top_0/U0/MA10/clk
    SLICE_X26Y166        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[0][9]/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.470     1.252    
    SLICE_X26Y166        FDRE (Hold_fdre_C_D)         0.040     1.292    design_1_i/moving_average_top_0/U0/MA10/p_moving_average_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (51.039%)  route 0.103ns (48.961%))
  Logic Levels:           0  
  Clock Path Skew:        -1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.788ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.586     1.959    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y164        FDRE (Prop_fdre_C_Q)         0.107     2.066 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/Q
                         net (fo=3, routed)           0.103     2.169    design_1_i/moving_average_top_0/U0/MA14/data_h1_in[1]
    SLICE_X15Y165        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.788     0.788    design_1_i/moving_average_top_0/U0/MA14/clk
    SLICE_X15Y165        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][1]/C
                         clock pessimism              0.000     0.788    
                         clock uncertainty            0.470     1.258    
    SLICE_X15Y165        FDRE (Hold_fdre_C_D)         0.000     1.258    design_1_i/moving_average_top_0/U0/MA14/p_moving_average_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.911    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p1
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.836ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.684ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 1.008ns (45.599%)  route 1.203ns (54.401%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 84.624 - 83.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.516     4.308    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.204     4.512 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.846     5.358    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[0]
    SLICE_X11Y214        LUT2 (Prop_lut2_I0_O)        0.129     5.487 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13/O
                         net (fo=2, routed)           0.357     5.844    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13_n_0
    SLICE_X11Y214        LUT4 (Prop_lut4_I3_O)        0.136     5.980 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13/O
                         net (fo=1, routed)           0.000     5.980    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13_n_0
    SLICE_X11Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.247 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_n_0
    SLICE_X11Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.300 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.300    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0_n_0
    SLICE_X11Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.353 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.353    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1_n_0
    SLICE_X11Y217        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.519 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.519    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__2_n_6
    SLICE_X11Y217        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.291    84.624    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y217        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[13]/C
                         clock pessimism              0.000    84.624    
                         clock uncertainty           -0.470    84.154    
    SLICE_X11Y217        FDRE (Setup_fdre_C_D)        0.049    84.203    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.203    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 77.684    

Slack (MET) :             77.738ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.955ns (44.263%)  route 1.203ns (55.737%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 84.625 - 83.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.516     4.308    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.204     4.512 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.846     5.358    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[0]
    SLICE_X11Y214        LUT2 (Prop_lut2_I0_O)        0.129     5.487 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13/O
                         net (fo=2, routed)           0.357     5.844    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13_n_0
    SLICE_X11Y214        LUT4 (Prop_lut4_I3_O)        0.136     5.980 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13/O
                         net (fo=1, routed)           0.000     5.980    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13_n_0
    SLICE_X11Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.247 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_n_0
    SLICE_X11Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.300 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.300    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0_n_0
    SLICE_X11Y216        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.466 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.466    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1_n_6
    SLICE_X11Y216        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.292    84.625    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y216        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[9]/C
                         clock pessimism              0.000    84.625    
                         clock uncertainty           -0.470    84.155    
    SLICE_X11Y216        FDRE (Setup_fdre_C_D)        0.049    84.204    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.204    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                 77.738    

Slack (MET) :             77.739ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.953ns (44.211%)  route 1.203ns (55.789%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 84.624 - 83.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.516     4.308    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.204     4.512 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.846     5.358    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[0]
    SLICE_X11Y214        LUT2 (Prop_lut2_I0_O)        0.129     5.487 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13/O
                         net (fo=2, routed)           0.357     5.844    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13_n_0
    SLICE_X11Y214        LUT4 (Prop_lut4_I3_O)        0.136     5.980 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13/O
                         net (fo=1, routed)           0.000     5.980    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13_n_0
    SLICE_X11Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.247 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_n_0
    SLICE_X11Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.300 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.300    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0_n_0
    SLICE_X11Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.353 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.353    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1_n_0
    SLICE_X11Y217        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.464 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.464    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__2_n_7
    SLICE_X11Y217        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.291    84.624    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y217        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[12]/C
                         clock pessimism              0.000    84.624    
                         clock uncertainty           -0.470    84.154    
    SLICE_X11Y217        FDRE (Setup_fdre_C_D)        0.049    84.203    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.203    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 77.739    

Slack (MET) :             77.755ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.938ns (43.820%)  route 1.203ns (56.180%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 84.625 - 83.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.516     4.308    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.204     4.512 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.846     5.358    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[0]
    SLICE_X11Y214        LUT2 (Prop_lut2_I0_O)        0.129     5.487 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13/O
                         net (fo=2, routed)           0.357     5.844    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13_n_0
    SLICE_X11Y214        LUT4 (Prop_lut4_I3_O)        0.136     5.980 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13/O
                         net (fo=1, routed)           0.000     5.980    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13_n_0
    SLICE_X11Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.247 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_n_0
    SLICE_X11Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.300 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.300    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0_n_0
    SLICE_X11Y216        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.449 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.449    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1_n_4
    SLICE_X11Y216        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.292    84.625    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y216        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[11]/C
                         clock pessimism              0.000    84.625    
                         clock uncertainty           -0.470    84.155    
    SLICE_X11Y216        FDRE (Setup_fdre_C_D)        0.049    84.204    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.204    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                 77.755    

Slack (MET) :             77.792ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.902ns (42.859%)  route 1.203ns (57.141%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 84.626 - 83.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.516     4.308    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.204     4.512 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.846     5.358    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[0]
    SLICE_X11Y214        LUT2 (Prop_lut2_I0_O)        0.129     5.487 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13/O
                         net (fo=2, routed)           0.357     5.844    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13_n_0
    SLICE_X11Y214        LUT4 (Prop_lut4_I3_O)        0.136     5.980 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13/O
                         net (fo=1, routed)           0.000     5.980    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13_n_0
    SLICE_X11Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.247 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_n_0
    SLICE_X11Y215        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.413 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0/O[1]
                         net (fo=1, routed)           0.000     6.413    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0_n_6
    SLICE_X11Y215        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.293    84.626    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y215        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[5]/C
                         clock pessimism              0.000    84.626    
                         clock uncertainty           -0.470    84.156    
    SLICE_X11Y215        FDRE (Setup_fdre_C_D)        0.049    84.205    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[5]
  -------------------------------------------------------------------
                         required time                         84.205    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 77.792    

Slack (MET) :             77.793ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.900ns (42.805%)  route 1.203ns (57.195%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 84.625 - 83.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.516     4.308    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.204     4.512 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.846     5.358    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[0]
    SLICE_X11Y214        LUT2 (Prop_lut2_I0_O)        0.129     5.487 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13/O
                         net (fo=2, routed)           0.357     5.844    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13_n_0
    SLICE_X11Y214        LUT4 (Prop_lut4_I3_O)        0.136     5.980 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13/O
                         net (fo=1, routed)           0.000     5.980    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13_n_0
    SLICE_X11Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.247 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_n_0
    SLICE_X11Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.300 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.300    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0_n_0
    SLICE_X11Y216        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.411 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     6.411    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1_n_5
    SLICE_X11Y216        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.292    84.625    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y216        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[10]/C
                         clock pessimism              0.000    84.625    
                         clock uncertainty           -0.470    84.155    
    SLICE_X11Y216        FDRE (Setup_fdre_C_D)        0.049    84.204    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         84.204    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                 77.793    

Slack (MET) :             77.793ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.900ns (42.805%)  route 1.203ns (57.195%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 84.625 - 83.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.516     4.308    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.204     4.512 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.846     5.358    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[0]
    SLICE_X11Y214        LUT2 (Prop_lut2_I0_O)        0.129     5.487 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13/O
                         net (fo=2, routed)           0.357     5.844    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13_n_0
    SLICE_X11Y214        LUT4 (Prop_lut4_I3_O)        0.136     5.980 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13/O
                         net (fo=1, routed)           0.000     5.980    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13_n_0
    SLICE_X11Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.247 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_n_0
    SLICE_X11Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.300 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.300    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0_n_0
    SLICE_X11Y216        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.411 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1/O[0]
                         net (fo=1, routed)           0.000     6.411    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__1_n_7
    SLICE_X11Y216        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.292    84.625    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y216        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[8]/C
                         clock pessimism              0.000    84.625    
                         clock uncertainty           -0.470    84.155    
    SLICE_X11Y216        FDRE (Setup_fdre_C_D)        0.049    84.204    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         84.204    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                 77.793    

Slack (MET) :             77.809ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.885ns (42.394%)  route 1.203ns (57.606%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 84.626 - 83.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.516     4.308    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.204     4.512 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.846     5.358    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[0]
    SLICE_X11Y214        LUT2 (Prop_lut2_I0_O)        0.129     5.487 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13/O
                         net (fo=2, routed)           0.357     5.844    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13_n_0
    SLICE_X11Y214        LUT4 (Prop_lut4_I3_O)        0.136     5.980 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13/O
                         net (fo=1, routed)           0.000     5.980    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13_n_0
    SLICE_X11Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.247 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_n_0
    SLICE_X11Y215        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.396 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0/O[3]
                         net (fo=1, routed)           0.000     6.396    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0_n_4
    SLICE_X11Y215        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.293    84.626    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y215        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[7]/C
                         clock pessimism              0.000    84.626    
                         clock uncertainty           -0.470    84.156    
    SLICE_X11Y215        FDRE (Setup_fdre_C_D)        0.049    84.205    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[7]
  -------------------------------------------------------------------
                         required time                         84.205    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                 77.809    

Slack (MET) :             77.847ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.847ns (41.326%)  route 1.203ns (58.674%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 84.626 - 83.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.516     4.308    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.204     4.512 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.846     5.358    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[0]
    SLICE_X11Y214        LUT2 (Prop_lut2_I0_O)        0.129     5.487 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13/O
                         net (fo=2, routed)           0.357     5.844    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13_n_0
    SLICE_X11Y214        LUT4 (Prop_lut4_I3_O)        0.136     5.980 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13/O
                         net (fo=1, routed)           0.000     5.980    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13_n_0
    SLICE_X11Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.247 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_n_0
    SLICE_X11Y215        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.358 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0/O[0]
                         net (fo=1, routed)           0.000     6.358    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0_n_7
    SLICE_X11Y215        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.293    84.626    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y215        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[4]/C
                         clock pessimism              0.000    84.626    
                         clock uncertainty           -0.470    84.156    
    SLICE_X11Y215        FDRE (Setup_fdre_C_D)        0.049    84.205    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[4]
  -------------------------------------------------------------------
                         required time                         84.205    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                 77.847    

Slack (MET) :             77.847ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.847ns (41.326%)  route 1.203ns (58.674%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 84.626 - 83.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.516     4.308    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.204     4.512 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.846     5.358    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[0]
    SLICE_X11Y214        LUT2 (Prop_lut2_I0_O)        0.129     5.487 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13/O
                         net (fo=2, routed)           0.357     5.844    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_3__13_n_0
    SLICE_X11Y214        LUT4 (Prop_lut4_I3_O)        0.136     5.980 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13/O
                         net (fo=1, routed)           0.000     5.980    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_i_7__13_n_0
    SLICE_X11Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.247 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry_n_0
    SLICE_X11Y215        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.358 r  design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0/O[2]
                         net (fo=1, routed)           0.000     6.358    design_1_i/moving_average_top_1/U0/MA14/r_acc0_carry__0_n_5
    SLICE_X11Y215        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.293    84.626    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X11Y215        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[6]/C
                         clock pessimism              0.000    84.626    
                         clock uncertainty           -0.470    84.156    
    SLICE_X11Y215        FDRE (Setup_fdre_C_D)        0.049    84.205    design_1_i/moving_average_top_1/U0/MA14/r_acc_reg[6]
  -------------------------------------------------------------------
                         required time                         84.205    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                 77.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.361%)  route 0.111ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        -1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.696     2.075    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y212         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDRE (Prop_fdre_C_Q)         0.100     2.175 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/Q
                         net (fo=3, routed)           0.111     2.286    design_1_i/moving_average_top_1/U0/MA10/data_f1_in[12]
    SLICE_X4Y212         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.921     0.921    design_1_i/moving_average_top_1/U0/MA10/clk
    SLICE_X4Y212         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][12]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.470     1.391    
    SLICE_X4Y212         FDRE (Hold_fdre_C_D)         0.059     1.450    design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.670%)  route 0.105ns (51.330%))
  Logic Levels:           0  
  Clock Path Skew:        -1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.691     2.070    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y217         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_fdre_C_Q)         0.100     2.170 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/Q
                         net (fo=3, routed)           0.105     2.276    design_1_i/moving_average_top_1/U0/MA8/data_e1_in[9]
    SLICE_X5Y215         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.919     0.919    design_1_i/moving_average_top_1/U0/MA8/clk
    SLICE_X5Y215         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][9]/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.470     1.389    
    SLICE_X5Y215         FDRE (Hold_fdre_C_D)         0.049     1.438    design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.147%)  route 0.100ns (45.853%))
  Logic Levels:           0  
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.693     2.072    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y213         FDRE (Prop_fdre_C_Q)         0.118     2.190 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/Q
                         net (fo=3, routed)           0.100     2.290    design_1_i/moving_average_top_1/U0/MA8/data_e1_in[1]
    SLICE_X5Y213         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.920     0.920    design_1_i/moving_average_top_1/U0/MA8/clk
    SLICE_X5Y213         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][1]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.470     1.390    
    SLICE_X5Y213         FDRE (Hold_fdre_C_D)         0.047     1.437    design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.147%)  route 0.100ns (45.853%))
  Logic Levels:           0  
  Clock Path Skew:        -1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.693     2.072    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y215         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y215         FDRE (Prop_fdre_C_Q)         0.118     2.190 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/Q
                         net (fo=3, routed)           0.100     2.290    design_1_i/moving_average_top_1/U0/MA8/data_e1_in[6]
    SLICE_X5Y215         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.919     0.919    design_1_i/moving_average_top_1/U0/MA8/clk
    SLICE_X5Y215         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][6]/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.470     1.389    
    SLICE_X5Y215         FDRE (Hold_fdre_C_D)         0.047     1.436    design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.363%)  route 0.105ns (53.637%))
  Logic Levels:           0  
  Clock Path Skew:        -1.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.664     2.043    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y215         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y215         FDRE (Prop_fdre_C_Q)         0.091     2.134 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/Q
                         net (fo=3, routed)           0.105     2.239    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[1]
    SLICE_X10Y215        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.888     0.888    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X10Y215        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][1]/C
                         clock pessimism              0.000     0.888    
                         clock uncertainty            0.470     1.358    
    SLICE_X10Y215        FDRE (Hold_fdre_C_D)         0.023     1.381    design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.749%)  route 0.108ns (54.251%))
  Logic Levels:           0  
  Clock Path Skew:        -1.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.664     2.043    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X9Y215         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y215         FDRE (Prop_fdre_C_Q)         0.091     2.134 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/Q
                         net (fo=3, routed)           0.108     2.242    design_1_i/moving_average_top_1/U0/MA14/data_h1_in[3]
    SLICE_X10Y215        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.888     0.888    design_1_i/moving_average_top_1/U0/MA14/clk
    SLICE_X10Y215        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][3]/C
                         clock pessimism              0.000     0.888    
                         clock uncertainty            0.470     1.358    
    SLICE_X10Y215        FDRE (Hold_fdre_C_D)         0.023     1.381    design_1_i/moving_average_top_1/U0/MA14/p_moving_average_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.370%)  route 0.101ns (52.630%))
  Logic Levels:           0  
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.692     2.071    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X5Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y216         FDRE (Prop_fdre_C_Q)         0.091     2.162 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/Q
                         net (fo=3, routed)           0.101     2.263    design_1_i/moving_average_top_1/U0/MA8/data_e1_in[8]
    SLICE_X5Y215         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.919     0.919    design_1_i/moving_average_top_1/U0/MA8/clk
    SLICE_X5Y215         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][8]/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.470     1.389    
    SLICE_X5Y215         FDRE (Hold_fdre_C_D)         0.009     1.398    design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.746%)  route 0.115ns (49.254%))
  Logic Levels:           0  
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.693     2.072    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X4Y213         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y213         FDRE (Prop_fdre_C_Q)         0.118     2.190 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[5]/Q
                         net (fo=3, routed)           0.115     2.305    design_1_i/moving_average_top_1/U0/MA8/data_e1_in[3]
    SLICE_X5Y213         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.920     0.920    design_1_i/moving_average_top_1/U0/MA8/clk
    SLICE_X5Y213         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][3]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.470     1.390    
    SLICE_X5Y213         FDRE (Hold_fdre_C_D)         0.047     1.437    design_1_i/moving_average_top_1/U0/MA8/p_moving_average_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.248%)  route 0.106ns (49.752%))
  Logic Levels:           0  
  Clock Path Skew:        -1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.697     2.076    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X2Y210         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y210         FDRE (Prop_fdre_C_Q)         0.107     2.183 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.106     2.289    design_1_i/moving_average_top_1/U0/MA10/data_f1_in[4]
    SLICE_X4Y210         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.923     0.923    design_1_i/moving_average_top_1/U0/MA10/clk
    SLICE_X4Y210         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][4]/C
                         clock pessimism              0.000     0.923    
                         clock uncertainty            0.470     1.393    
    SLICE_X4Y210         FDRE (Hold_fdre_C_D)         0.021     1.414    design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.532%)  route 0.153ns (60.468%))
  Logic Levels:           0  
  Clock Path Skew:        -1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.696     2.075    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X3Y212         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDRE (Prop_fdre_C_Q)         0.100     2.175 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[13]/Q
                         net (fo=3, routed)           0.153     2.328    design_1_i/moving_average_top_1/U0/MA10/data_f1_in[11]
    SLICE_X4Y212         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.921     0.921    design_1_i/moving_average_top_1/U0/MA10/clk
    SLICE_X4Y212         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][11]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.470     1.391    
    SLICE_X4Y212         FDRE (Hold_fdre_C_D)         0.059     1.450    design_1_i/moving_average_top_1/U0/MA10/p_moving_average_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.878    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p2
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.713ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.896ns (36.334%)  route 1.570ns (63.666%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 84.615 - 83.333 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.511     5.042    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y227         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y227         FDRE (Prop_fdre_C_Q)         0.236     5.278 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           1.121     6.400    design_1_i/moving_average_top_2/U0/MA1/data_a2_in[6]
    SLICE_X18Y222        LUT3 (Prop_lut3_I1_O)        0.129     6.529 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.449     6.977    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X18Y222        LUT4 (Prop_lut4_I3_O)        0.132     7.109 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.109    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0_n_0
    SLICE_X18Y222        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.289 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X18Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.343 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.343    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1_n_0
    SLICE_X18Y224        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.508 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     7.508    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__2_n_6
    SLICE_X18Y224        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.282    84.615    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X18Y224        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[13]/C
                         clock pessimism              0.000    84.615    
                         clock uncertainty           -0.470    84.145    
    SLICE_X18Y224        FDRE (Setup_fdre_C_D)        0.076    84.221    design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.221    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                 76.713    

Slack (MET) :             76.768ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.842ns (34.909%)  route 1.570ns (65.091%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 84.616 - 83.333 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.511     5.042    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y227         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y227         FDRE (Prop_fdre_C_Q)         0.236     5.278 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           1.121     6.400    design_1_i/moving_average_top_2/U0/MA1/data_a2_in[6]
    SLICE_X18Y222        LUT3 (Prop_lut3_I1_O)        0.129     6.529 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.449     6.977    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X18Y222        LUT4 (Prop_lut4_I3_O)        0.132     7.109 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.109    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0_n_0
    SLICE_X18Y222        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.289 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X18Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.454 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     7.454    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1_n_6
    SLICE_X18Y223        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.283    84.616    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X18Y223        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[9]/C
                         clock pessimism              0.000    84.616    
                         clock uncertainty           -0.470    84.146    
    SLICE_X18Y223        FDRE (Setup_fdre_C_D)        0.076    84.222    design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.222    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                 76.768    

Slack (MET) :             76.770ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.839ns (34.827%)  route 1.570ns (65.173%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 84.615 - 83.333 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.511     5.042    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y227         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y227         FDRE (Prop_fdre_C_Q)         0.236     5.278 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           1.121     6.400    design_1_i/moving_average_top_2/U0/MA1/data_a2_in[6]
    SLICE_X18Y222        LUT3 (Prop_lut3_I1_O)        0.129     6.529 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.449     6.977    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X18Y222        LUT4 (Prop_lut4_I3_O)        0.132     7.109 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.109    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0_n_0
    SLICE_X18Y222        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.289 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X18Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.343 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.343    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1_n_0
    SLICE_X18Y224        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.451 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     7.451    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__2_n_7
    SLICE_X18Y224        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.282    84.615    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X18Y224        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[12]/C
                         clock pessimism              0.000    84.615    
                         clock uncertainty           -0.470    84.145    
    SLICE_X18Y224        FDRE (Setup_fdre_C_D)        0.076    84.221    design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.221    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                 76.770    

Slack (MET) :             76.782ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.828ns (34.528%)  route 1.570ns (65.471%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 84.616 - 83.333 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.511     5.042    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y227         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y227         FDRE (Prop_fdre_C_Q)         0.236     5.278 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           1.121     6.400    design_1_i/moving_average_top_2/U0/MA1/data_a2_in[6]
    SLICE_X18Y222        LUT3 (Prop_lut3_I1_O)        0.129     6.529 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.449     6.977    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X18Y222        LUT4 (Prop_lut4_I3_O)        0.132     7.109 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.109    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0_n_0
    SLICE_X18Y222        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.289 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X18Y223        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     7.440 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     7.440    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1_n_4
    SLICE_X18Y223        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.283    84.616    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X18Y223        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[11]/C
                         clock pessimism              0.000    84.616    
                         clock uncertainty           -0.470    84.146    
    SLICE_X18Y223        FDRE (Setup_fdre_C_D)        0.076    84.222    design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.222    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                 76.782    

Slack (MET) :             76.821ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.789ns (33.446%)  route 1.570ns (66.554%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 84.616 - 83.333 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.511     5.042    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y227         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y227         FDRE (Prop_fdre_C_Q)         0.236     5.278 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           1.121     6.400    design_1_i/moving_average_top_2/U0/MA1/data_a2_in[6]
    SLICE_X18Y222        LUT3 (Prop_lut3_I1_O)        0.129     6.529 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.449     6.977    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X18Y222        LUT4 (Prop_lut4_I3_O)        0.132     7.109 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.109    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0_n_0
    SLICE_X18Y222        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.289 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X18Y223        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     7.401 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     7.401    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1_n_5
    SLICE_X18Y223        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.283    84.616    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X18Y223        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[10]/C
                         clock pessimism              0.000    84.616    
                         clock uncertainty           -0.470    84.146    
    SLICE_X18Y223        FDRE (Setup_fdre_C_D)        0.076    84.222    design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         84.222    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                 76.821    

Slack (MET) :             76.825ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.785ns (33.333%)  route 1.570ns (66.667%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 84.616 - 83.333 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.511     5.042    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y227         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y227         FDRE (Prop_fdre_C_Q)         0.236     5.278 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           1.121     6.400    design_1_i/moving_average_top_2/U0/MA1/data_a2_in[6]
    SLICE_X18Y222        LUT3 (Prop_lut3_I1_O)        0.129     6.529 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.449     6.977    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X18Y222        LUT4 (Prop_lut4_I3_O)        0.132     7.109 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.109    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0_n_0
    SLICE_X18Y222        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.289 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X18Y223        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.397 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1/O[0]
                         net (fo=1, routed)           0.000     7.397    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__1_n_7
    SLICE_X18Y223        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.283    84.616    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X18Y223        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[8]/C
                         clock pessimism              0.000    84.616    
                         clock uncertainty           -0.470    84.146    
    SLICE_X18Y223        FDRE (Setup_fdre_C_D)        0.076    84.222    design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         84.222    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                 76.825    

Slack (MET) :             77.000ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.611ns (28.014%)  route 1.570ns (71.986%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 84.617 - 83.333 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.511     5.042    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X6Y227         FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y227         FDRE (Prop_fdre_C_Q)         0.236     5.278 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           1.121     6.400    design_1_i/moving_average_top_2/U0/MA1/data_a2_in[6]
    SLICE_X18Y222        LUT3 (Prop_lut3_I1_O)        0.129     6.529 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.449     6.977    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X18Y222        LUT4 (Prop_lut4_I3_O)        0.132     7.109 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.109    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_i_5__0_n_0
    SLICE_X18Y222        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.114     7.223 r  design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0/O[3]
                         net (fo=1, routed)           0.000     7.223    design_1_i/moving_average_top_2/U0/MA1/r_acc0_carry__0_n_4
    SLICE_X18Y222        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.284    84.617    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X18Y222        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[7]/C
                         clock pessimism              0.000    84.617    
                         clock uncertainty           -0.470    84.147    
    SLICE_X18Y222        FDRE (Setup_fdre_C_D)        0.076    84.223    design_1_i/moving_average_top_2/U0/MA1/r_acc_reg[7]
  -------------------------------------------------------------------
                         required time                         84.223    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 77.000    

Slack (MET) :             77.060ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.949ns (44.263%)  route 1.195ns (55.737%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 84.618 - 83.333 ) 
    Source Clock Delay      (SCD):    4.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.462     4.993    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y217        FDRE (Prop_fdre_C_Q)         0.223     5.216 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.571     5.788    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[0]
    SLICE_X23Y217        LUT2 (Prop_lut2_I0_O)        0.051     5.839 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.624     6.462    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X23Y217        LUT4 (Prop_lut4_I3_O)        0.136     6.598 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.598    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X23Y217        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.865 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.865    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X23Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.918 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.918    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X23Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.971 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X23Y220        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.137 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     7.137    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2_n_6
    SLICE_X23Y220        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.285    84.618    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X23Y220        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]/C
                         clock pessimism              0.000    84.618    
                         clock uncertainty           -0.470    84.148    
    SLICE_X23Y220        FDRE (Setup_fdre_C_D)        0.049    84.197    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.197    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                 77.060    

Slack (MET) :             77.114ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.896ns (42.850%)  route 1.195ns (57.150%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 84.619 - 83.333 ) 
    Source Clock Delay      (SCD):    4.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.462     4.993    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y217        FDRE (Prop_fdre_C_Q)         0.223     5.216 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.571     5.788    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[0]
    SLICE_X23Y217        LUT2 (Prop_lut2_I0_O)        0.051     5.839 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.624     6.462    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X23Y217        LUT4 (Prop_lut4_I3_O)        0.136     6.598 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.598    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X23Y217        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.865 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.865    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X23Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.918 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.918    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X23Y219        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.084 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     7.084    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_6
    SLICE_X23Y219        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.286    84.619    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X23Y219        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[9]/C
                         clock pessimism              0.000    84.619    
                         clock uncertainty           -0.470    84.149    
    SLICE_X23Y219        FDRE (Setup_fdre_C_D)        0.049    84.198    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.198    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 77.114    

Slack (MET) :             77.115ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.894ns (42.795%)  route 1.195ns (57.205%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -3.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 84.618 - 83.333 ) 
    Source Clock Delay      (SCD):    4.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.649     3.438    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.531 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         1.462     4.993    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y217        FDRE (Prop_fdre_C_Q)         0.223     5.216 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.571     5.788    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[0]
    SLICE_X23Y217        LUT2 (Prop_lut2_I0_O)        0.051     5.839 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1/O
                         net (fo=2, routed)           0.624     6.462    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_3__1_n_0
    SLICE_X23Y217        LUT4 (Prop_lut4_I3_O)        0.136     6.598 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.598    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_i_7__1_n_0
    SLICE_X23Y217        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.865 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.865    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry_n_0
    SLICE_X23Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.918 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.918    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__0_n_0
    SLICE_X23Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.971 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__1_n_0
    SLICE_X23Y220        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.082 r  design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     7.082    design_1_i/moving_average_top_2/U0/MA2/r_acc0_carry__2_n_7
    SLICE_X23Y220        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.285    84.618    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X23Y220        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[12]/C
                         clock pessimism              0.000    84.618    
                         clock uncertainty           -0.470    84.148    
    SLICE_X23Y220        FDRE (Setup_fdre_C_D)        0.049    84.197    design_1_i/moving_average_top_2/U0/MA2/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.197    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                 77.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.524%)  route 0.098ns (49.476%))
  Logic Levels:           0  
  Clock Path Skew:        -1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.658     2.452    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.100     2.552 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.098     2.650    design_1_i/moving_average_top_2/U0/MA1/data_a2_in[4]
    SLICE_X19Y223        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.879     0.879    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X19Y223        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][4]/C
                         clock pessimism              0.000     0.879    
                         clock uncertainty            0.470     1.349    
    SLICE_X19Y223        FDRE (Hold_fdre_C_D)         0.047     1.396    design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.928%)  route 0.100ns (50.072%))
  Logic Levels:           0  
  Clock Path Skew:        -1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.656     2.450    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y224        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y224        FDRE (Prop_fdre_C_Q)         0.100     2.550 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/Q
                         net (fo=3, routed)           0.100     2.651    design_1_i/moving_average_top_2/U0/MA1/data_a2_in[8]
    SLICE_X19Y224        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.878     0.878    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X19Y224        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][8]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.470     1.348    
    SLICE_X19Y224        FDRE (Hold_fdre_C_D)         0.044     1.392    design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.212%)  route 0.112ns (52.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.662     2.456    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y217        FDRE (Prop_fdre_C_Q)         0.100     2.556 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/Q
                         net (fo=3, routed)           0.112     2.668    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[3]
    SLICE_X23Y216        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.885     0.885    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X23Y216        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][3]/C
                         clock pessimism              0.000     0.885    
                         clock uncertainty            0.470     1.355    
    SLICE_X23Y216        FDRE (Hold_fdre_C_D)         0.043     1.398    design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.282ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.653%)  route 0.113ns (55.347%))
  Logic Levels:           0  
  Clock Path Skew:        -1.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.662     2.456    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y217        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y217        FDRE (Prop_fdre_C_Q)         0.091     2.547 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/Q
                         net (fo=3, routed)           0.113     2.660    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[5]
    SLICE_X20Y217        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.885     0.885    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X20Y217        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][5]/C
                         clock pessimism              0.000     0.885    
                         clock uncertainty            0.470     1.355    
    SLICE_X20Y217        FDRE (Hold_fdre_C_D)         0.023     1.378    design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA3/p_moving_average_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.447%)  route 0.105ns (53.553%))
  Logic Levels:           0  
  Clock Path Skew:        -1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.657     2.451    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X23Y221        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y221        FDRE (Prop_fdre_C_Q)         0.091     2.542 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/Q
                         net (fo=2, routed)           0.105     2.647    design_1_i/moving_average_top_2/U0/MA3/data_b2_in[13]
    SLICE_X21Y221        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/p_moving_average_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.881     0.881    design_1_i/moving_average_top_2/U0/MA3/clk
    SLICE_X21Y221        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA3/p_moving_average_reg[0][13]/C
                         clock pessimism              0.000     0.881    
                         clock uncertainty            0.470     1.351    
    SLICE_X21Y221        FDRE (Hold_fdre_C_D)         0.011     1.362    design_1_i/moving_average_top_2/U0/MA3/p_moving_average_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.945%)  route 0.107ns (54.055%))
  Logic Levels:           0  
  Clock Path Skew:        -1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.660     2.454    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y221        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y221        FDRE (Prop_fdre_C_Q)         0.091     2.545 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[8]/Q
                         net (fo=3, routed)           0.107     2.652    design_1_i/moving_average_top_2/U0/MA4/data_c1_in[6]
    SLICE_X16Y221        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.882     0.882    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X16Y221        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][6]/C
                         clock pessimism              0.000     0.882    
                         clock uncertainty            0.470     1.352    
    SLICE_X16Y221        FDRE (Hold_fdre_C_D)         0.009     1.361    design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.316%)  route 0.154ns (60.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.658     2.452    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.100     2.552 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/Q
                         net (fo=3, routed)           0.154     2.707    design_1_i/moving_average_top_2/U0/MA1/data_a2_in[3]
    SLICE_X16Y221        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.882     0.882    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X16Y221        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][3]/C
                         clock pessimism              0.000     0.882    
                         clock uncertainty            0.470     1.352    
    SLICE_X16Y221        FDRE (Hold_fdre_C_D)         0.059     1.411    design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.297ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.100%)  route 0.106ns (53.900%))
  Logic Levels:           0  
  Clock Path Skew:        -1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.660     2.454    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y221        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y221        FDRE (Prop_fdre_C_Q)         0.091     2.545 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/Q
                         net (fo=3, routed)           0.106     2.652    design_1_i/moving_average_top_2/U0/MA4/data_c1_in[5]
    SLICE_X16Y221        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.882     0.882    design_1_i/moving_average_top_2/U0/MA4/clk
    SLICE_X16Y221        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][5]/C
                         clock pessimism              0.000     0.882    
                         clock uncertainty            0.470     1.352    
    SLICE_X16Y221        FDRE (Hold_fdre_C_D)         0.002     1.354    design_1_i/moving_average_top_2/U0/MA4/p_moving_average_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.838%)  route 0.164ns (62.162%))
  Logic Levels:           0  
  Clock Path Skew:        -1.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.656     2.450    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X23Y222        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y222        FDRE (Prop_fdre_C_Q)         0.100     2.550 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/Q
                         net (fo=3, routed)           0.164     2.715    design_1_i/moving_average_top_2/U0/MA2/data_b1_in[12]
    SLICE_X20Y221        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.881     0.881    design_1_i/moving_average_top_2/U0/MA2/clk
    SLICE_X20Y221        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][12]/C
                         clock pessimism              0.000     0.881    
                         clock uncertainty            0.470     1.351    
    SLICE_X20Y221        FDRE (Hold_fdre_C_D)         0.059     1.410    design_1_i/moving_average_top_2/U0/MA2/p_moving_average_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.615%)  route 0.108ns (54.385%))
  Logic Levels:           0  
  Clock Path Skew:        -1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    V23                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/din_fco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.355     1.768    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.794 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/BG1/O
                         net (fo=140, routed)         0.656     2.450    design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y225        FDRE                                         r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y225        FDRE (Prop_fdre_C_Q)         0.091     2.541 r  design_1_i/fpga_dig_top_1_bank_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/Q
                         net (fo=2, routed)           0.108     2.650    design_1_i/moving_average_top_2/U0/MA1/data_a2_in[13]
    SLICE_X19Y224        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.878     0.878    design_1_i/moving_average_top_2/U0/MA1/clk
    SLICE_X19Y224        FDRE                                         r  design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][13]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.470     1.348    
    SLICE_X19Y224        FDRE (Hold_fdre_C_D)        -0.003     1.345    design_1_i/moving_average_top_2/U0/MA1/p_moving_average_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  1.304    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.281ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.829ns (32.083%)  route 1.755ns (67.917%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 84.490 - 83.333 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.309     4.204    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y162        FDRE (Prop_fdre_C_Q)         0.204     4.408 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/Q
                         net (fo=3, routed)           1.137     5.545    design_1_i/moving_average_top_0/U0/MA13/data_g2_in[10]
    SLICE_X15Y170        LUT3 (Prop_lut3_I1_O)        0.134     5.679 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_i_1__12/O
                         net (fo=2, routed)           0.618     6.297    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_i_1__12_n_0
    SLICE_X15Y170        LUT4 (Prop_lut4_I3_O)        0.132     6.429 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_i_5__12/O
                         net (fo=1, routed)           0.000     6.429    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_i_5__12_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.622 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.622    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.788 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.788    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__2_n_6
    SLICE_X15Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.157    84.490    design_1_i/moving_average_top_0/U0/MA13/clk
    SLICE_X15Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[13]/C
                         clock pessimism              0.000    84.490    
                         clock uncertainty           -0.470    84.020    
    SLICE_X15Y171        FDRE (Setup_fdre_C_D)        0.049    84.069    design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.069    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                 77.281    

Slack (MET) :             77.336ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.774ns (30.606%)  route 1.755ns (69.394%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 84.490 - 83.333 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.309     4.204    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y162        FDRE (Prop_fdre_C_Q)         0.204     4.408 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/Q
                         net (fo=3, routed)           1.137     5.545    design_1_i/moving_average_top_0/U0/MA13/data_g2_in[10]
    SLICE_X15Y170        LUT3 (Prop_lut3_I1_O)        0.134     5.679 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_i_1__12/O
                         net (fo=2, routed)           0.618     6.297    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_i_1__12_n_0
    SLICE_X15Y170        LUT4 (Prop_lut4_I3_O)        0.132     6.429 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_i_5__12/O
                         net (fo=1, routed)           0.000     6.429    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_i_5__12_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.622 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.622    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.733 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.733    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__2_n_7
    SLICE_X15Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.157    84.490    design_1_i/moving_average_top_0/U0/MA13/clk
    SLICE_X15Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[12]/C
                         clock pessimism              0.000    84.490    
                         clock uncertainty           -0.470    84.020    
    SLICE_X15Y171        FDRE (Setup_fdre_C_D)        0.049    84.069    design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.069    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                 77.336    

Slack (MET) :             77.526ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.586ns (25.033%)  route 1.755ns (74.967%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 84.492 - 83.333 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.309     4.204    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y162        FDRE (Prop_fdre_C_Q)         0.204     4.408 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[12]/Q
                         net (fo=3, routed)           1.137     5.545    design_1_i/moving_average_top_0/U0/MA13/data_g2_in[10]
    SLICE_X15Y170        LUT3 (Prop_lut3_I1_O)        0.134     5.679 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_i_1__12/O
                         net (fo=2, routed)           0.618     6.297    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_i_1__12_n_0
    SLICE_X15Y170        LUT4 (Prop_lut4_I3_O)        0.132     6.429 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_i_5__12/O
                         net (fo=1, routed)           0.000     6.429    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_i_5__12_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     6.545 r  design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.545    design_1_i/moving_average_top_0/U0/MA13/r_acc0_carry__1_n_4
    SLICE_X15Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.159    84.492    design_1_i/moving_average_top_0/U0/MA13/clk
    SLICE_X15Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[11]/C
                         clock pessimism              0.000    84.492    
                         clock uncertainty           -0.470    84.022    
    SLICE_X15Y170        FDRE (Setup_fdre_C_D)        0.049    84.071    design_1_i/moving_average_top_0/U0/MA13/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.071    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 77.526    

Slack (MET) :             77.594ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.881ns (38.765%)  route 1.392ns (61.235%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 84.482 - 83.333 ) 
    Source Clock Delay      (SCD):    4.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.299     4.194    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDRE (Prop_fdre_C_Q)         0.204     4.398 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/Q
                         net (fo=3, routed)           0.895     5.293    design_1_i/moving_average_top_0/U0/MA1/data_a2_in[6]
    SLICE_X25Y170        LUT3 (Prop_lut3_I1_O)        0.133     5.426 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.497     5.923    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X25Y170        LUT4 (Prop_lut4_I3_O)        0.132     6.055 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.055    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_5__0_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.248 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.248    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.301 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.301    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.467 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.467    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__2_n_6
    SLICE_X25Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.149    84.482    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X25Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[13]/C
                         clock pessimism              0.000    84.482    
                         clock uncertainty           -0.470    84.012    
    SLICE_X25Y172        FDRE (Setup_fdre_C_D)        0.049    84.061    design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.061    
                         arrival time                          -6.467    
  -------------------------------------------------------------------
                         slack                                 77.594    

Slack (MET) :             77.637ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.972ns (43.003%)  route 1.288ns (56.997%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 84.488 - 83.333 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.302     4.197    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X10Y168        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y168        FDRE (Prop_fdre_C_Q)         0.236     4.433 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/Q
                         net (fo=3, routed)           0.782     5.215    design_1_i/moving_average_top_0/U0/MA5/data_c2_in[4]
    SLICE_X12Y171        LUT3 (Prop_lut3_I1_O)        0.127     5.342 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_i_3__4/O
                         net (fo=2, routed)           0.506     5.848    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_i_3__4_n_0
    SLICE_X12Y171        LUT4 (Prop_lut4_I3_O)        0.134     5.982 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000     5.982    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_i_7__4_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.238 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.238    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.292 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.292    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__1_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.457 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.457    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__2_n_6
    SLICE_X12Y173        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.155    84.488    design_1_i/moving_average_top_0/U0/MA5/clk
    SLICE_X12Y173        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[13]/C
                         clock pessimism              0.000    84.488    
                         clock uncertainty           -0.470    84.018    
    SLICE_X12Y173        FDRE (Setup_fdre_C_D)        0.076    84.094    design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.094    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 77.637    

Slack (MET) :             77.648ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.828ns (37.303%)  route 1.392ns (62.697%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 84.483 - 83.333 ) 
    Source Clock Delay      (SCD):    4.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.299     4.194    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDRE (Prop_fdre_C_Q)         0.204     4.398 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/Q
                         net (fo=3, routed)           0.895     5.293    design_1_i/moving_average_top_0/U0/MA1/data_a2_in[6]
    SLICE_X25Y170        LUT3 (Prop_lut3_I1_O)        0.133     5.426 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.497     5.923    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X25Y170        LUT4 (Prop_lut4_I3_O)        0.132     6.055 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.055    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_5__0_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.248 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.248    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.414 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.414    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1_n_6
    SLICE_X25Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.150    84.483    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X25Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[9]/C
                         clock pessimism              0.000    84.483    
                         clock uncertainty           -0.470    84.013    
    SLICE_X25Y171        FDRE (Setup_fdre_C_D)        0.049    84.062    design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.062    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                 77.648    

Slack (MET) :             77.649ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.826ns (37.246%)  route 1.392ns (62.754%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 84.482 - 83.333 ) 
    Source Clock Delay      (SCD):    4.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.299     4.194    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDRE (Prop_fdre_C_Q)         0.204     4.398 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/Q
                         net (fo=3, routed)           0.895     5.293    design_1_i/moving_average_top_0/U0/MA1/data_a2_in[6]
    SLICE_X25Y170        LUT3 (Prop_lut3_I1_O)        0.133     5.426 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.497     5.923    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X25Y170        LUT4 (Prop_lut4_I3_O)        0.132     6.055 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.055    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_5__0_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.248 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.248    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.301 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.301    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1_n_0
    SLICE_X25Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.412 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.412    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__2_n_7
    SLICE_X25Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.149    84.482    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X25Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[12]/C
                         clock pessimism              0.000    84.482    
                         clock uncertainty           -0.470    84.012    
    SLICE_X25Y172        FDRE (Setup_fdre_C_D)        0.049    84.061    design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.061    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                 77.649    

Slack (MET) :             77.665ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.811ns (36.819%)  route 1.392ns (63.181%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 84.483 - 83.333 ) 
    Source Clock Delay      (SCD):    4.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.299     4.194    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X24Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDRE (Prop_fdre_C_Q)         0.204     4.398 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/Q
                         net (fo=3, routed)           0.895     5.293    design_1_i/moving_average_top_0/U0/MA1/data_a2_in[6]
    SLICE_X25Y170        LUT3 (Prop_lut3_I1_O)        0.133     5.426 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.497     5.923    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_1__0_n_0
    SLICE_X25Y170        LUT4 (Prop_lut4_I3_O)        0.132     6.055 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.055    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_i_5__0_n_0
    SLICE_X25Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.248 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.248    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__0_n_0
    SLICE_X25Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.397 r  design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.397    design_1_i/moving_average_top_0/U0/MA1/r_acc0_carry__1_n_4
    SLICE_X25Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.150    84.483    design_1_i/moving_average_top_0/U0/MA1/clk
    SLICE_X25Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[11]/C
                         clock pessimism              0.000    84.483    
                         clock uncertainty           -0.470    84.013    
    SLICE_X25Y171        FDRE (Setup_fdre_C_D)        0.049    84.062    design_1_i/moving_average_top_0/U0/MA1/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.062    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                 77.665    

Slack (MET) :             77.692ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.918ns (41.608%)  route 1.288ns (58.392%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.156ns = ( 84.489 - 83.333 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.302     4.197    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X10Y168        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y168        FDRE (Prop_fdre_C_Q)         0.236     4.433 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/Q
                         net (fo=3, routed)           0.782     5.215    design_1_i/moving_average_top_0/U0/MA5/data_c2_in[4]
    SLICE_X12Y171        LUT3 (Prop_lut3_I1_O)        0.127     5.342 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_i_3__4/O
                         net (fo=2, routed)           0.506     5.848    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_i_3__4_n_0
    SLICE_X12Y171        LUT4 (Prop_lut4_I3_O)        0.134     5.982 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000     5.982    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_i_7__4_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.238 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.238    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.403 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.403    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__1_n_6
    SLICE_X12Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.156    84.489    design_1_i/moving_average_top_0/U0/MA5/clk
    SLICE_X12Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[9]/C
                         clock pessimism              0.000    84.489    
                         clock uncertainty           -0.470    84.019    
    SLICE_X12Y172        FDRE (Setup_fdre_C_D)        0.076    84.095    design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.095    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 77.692    

Slack (MET) :             77.694ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.915ns (41.529%)  route 1.288ns (58.471%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 84.488 - 83.333 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.802    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.302     4.197    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X10Y168        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y168        FDRE (Prop_fdre_C_Q)         0.236     4.433 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/Q
                         net (fo=3, routed)           0.782     5.215    design_1_i/moving_average_top_0/U0/MA5/data_c2_in[4]
    SLICE_X12Y171        LUT3 (Prop_lut3_I1_O)        0.127     5.342 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_i_3__4/O
                         net (fo=2, routed)           0.506     5.848    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_i_3__4_n_0
    SLICE_X12Y171        LUT4 (Prop_lut4_I3_O)        0.134     5.982 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000     5.982    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_i_7__4_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.238 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.238    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__0_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.292 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.292    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__1_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.400 r  design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.400    design_1_i/moving_average_top_0/U0/MA5/r_acc0_carry__2_n_7
    SLICE_X12Y173        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.155    84.488    design_1_i/moving_average_top_0/U0/MA5/clk
    SLICE_X12Y173        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[12]/C
                         clock pessimism              0.000    84.488    
                         clock uncertainty           -0.470    84.018    
    SLICE_X12Y173        FDRE (Setup_fdre_C_D)        0.076    84.094    design_1_i/moving_average_top_0/U0/MA5/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.094    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                 77.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.274%)  route 0.099ns (45.726%))
  Logic Levels:           0  
  Clock Path Skew:        -1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.583     1.953    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X12Y168        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y168        FDRE (Prop_fdre_C_Q)         0.118     2.071 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[5]/Q
                         net (fo=3, routed)           0.099     2.170    design_1_i/moving_average_top_0/U0/MA13/data_g2_in[3]
    SLICE_X15Y167        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.786     0.786    design_1_i/moving_average_top_0/U0/MA13/clk
    SLICE_X15Y167        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[0][3]/C
                         clock pessimism              0.000     0.786    
                         clock uncertainty            0.470     1.256    
    SLICE_X15Y167        FDRE (Hold_fdre_C_D)         0.043     1.299    design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.764%)  route 0.101ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        -1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.613     1.983    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y167         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_fdre_C_Q)         0.118     2.101 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[3]/Q
                         net (fo=3, routed)           0.101     2.202    design_1_i/moving_average_top_0/U0/MA7/data_d2_in[1]
    SLICE_X7Y169         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.815     0.815    design_1_i/moving_average_top_0/U0/MA7/clk
    SLICE_X7Y169         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][1]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.470     1.285    
    SLICE_X7Y169         FDRE (Hold_fdre_C_D)         0.038     1.323    design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.920%)  route 0.099ns (52.080%))
  Logic Levels:           0  
  Clock Path Skew:        -1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.579     1.949    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X24Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y166        FDRE (Prop_fdre_C_Q)         0.091     2.040 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/Q
                         net (fo=3, routed)           0.099     2.139    design_1_i/moving_average_top_0/U0/MA9/data_e2_in[7]
    SLICE_X27Y166        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.782     0.782    design_1_i/moving_average_top_0/U0/MA9/clk
    SLICE_X27Y166        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[0][7]/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.470     1.252    
    SLICE_X27Y166        FDRE (Hold_fdre_C_D)         0.004     1.256    design_1_i/moving_average_top_0/U0/MA9/p_moving_average_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.449%)  route 0.147ns (59.550%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.582     1.952    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y169        FDRE (Prop_fdre_C_Q)         0.100     2.052 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/Q
                         net (fo=3, routed)           0.147     2.199    design_1_i/moving_average_top_0/U0/MA5/data_c2_in[6]
    SLICE_X13Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.782     0.782    design_1_i/moving_average_top_0/U0/MA5/clk
    SLICE_X13Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][6]/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.470     1.252    
    SLICE_X13Y171        FDRE (Hold_fdre_C_D)         0.043     1.295    design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.233%)  route 0.149ns (59.767%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.581     1.951    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDRE (Prop_fdre_C_Q)         0.100     2.051 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/Q
                         net (fo=3, routed)           0.149     2.199    design_1_i/moving_average_top_0/U0/MA5/data_c2_in[10]
    SLICE_X13Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.781     0.781    design_1_i/moving_average_top_0/U0/MA5/clk
    SLICE_X13Y172        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][10]/C
                         clock pessimism              0.000     0.781    
                         clock uncertainty            0.470     1.251    
    SLICE_X13Y172        FDRE (Hold_fdre_C_D)         0.040     1.291    design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.171%)  route 0.155ns (60.829%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.582     1.952    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y168        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.100     2.052 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[11]/Q
                         net (fo=3, routed)           0.155     2.207    design_1_i/moving_average_top_0/U0/MA3/data_b2_in[9]
    SLICE_X17Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.782     0.782    design_1_i/moving_average_top_0/U0/MA3/clk
    SLICE_X17Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][9]/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.470     1.252    
    SLICE_X17Y171        FDRE (Hold_fdre_C_D)         0.043     1.295    design_1_i/moving_average_top_0/U0/MA3/p_moving_average_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.094%)  route 0.144ns (54.906%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.613     1.983    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y167         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_fdre_C_Q)         0.118     2.101 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/Q
                         net (fo=3, routed)           0.144     2.244    design_1_i/moving_average_top_0/U0/MA7/data_d2_in[6]
    SLICE_X7Y170         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.814     0.814    design_1_i/moving_average_top_0/U0/MA7/clk
    SLICE_X7Y170         FDRE                                         r  design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][6]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.470     1.284    
    SLICE_X7Y170         FDRE (Hold_fdre_C_D)         0.041     1.325    design_1_i/moving_average_top_0/U0/MA7/p_moving_average_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.076%)  route 0.142ns (60.924%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.582     1.952    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y169        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y169        FDRE (Prop_fdre_C_Q)         0.091     2.043 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[9]/Q
                         net (fo=3, routed)           0.142     2.185    design_1_i/moving_average_top_0/U0/MA5/data_c2_in[7]
    SLICE_X13Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.782     0.782    design_1_i/moving_average_top_0/U0/MA5/clk
    SLICE_X13Y171        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][7]/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.470     1.252    
    SLICE_X13Y171        FDRE (Hold_fdre_C_D)         0.009     1.261    design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.224%)  route 0.153ns (62.776%))
  Logic Levels:           0  
  Clock Path Skew:        -1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.585     1.955    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y166        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y166        FDRE (Prop_fdre_C_Q)         0.091     2.046 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[13]/Q
                         net (fo=3, routed)           0.153     2.199    design_1_i/moving_average_top_0/U0/MA13/data_g2_in[11]
    SLICE_X14Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.783     0.783    design_1_i/moving_average_top_0/U0/MA13/clk
    SLICE_X14Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[0][11]/C
                         clock pessimism              0.000     0.783    
                         clock uncertainty            0.470     1.253    
    SLICE_X14Y170        FDRE (Hold_fdre_C_D)         0.021     1.274    design_1_i/moving_average_top_0/U0/MA13/p_moving_average_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.766%)  route 0.144ns (61.234%))
  Logic Levels:           0  
  Clock Path Skew:        -1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.344    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.581     1.951    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y170        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDRE (Prop_fdre_C_Q)         0.091     2.042 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           0.144     2.185    design_1_i/moving_average_top_0/U0/MA5/data_c2_in[2]
    SLICE_X14Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.783     0.783    design_1_i/moving_average_top_0/U0/MA5/clk
    SLICE_X14Y170        FDRE                                         r  design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][2]/C
                         clock pessimism              0.000     0.783    
                         clock uncertainty            0.470     1.253    
    SLICE_X14Y170        FDRE (Hold_fdre_C_D)         0.002     1.255    design_1_i/moving_average_top_0/U0/MA5/p_moving_average_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.930    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p1
  To Clock:  clk_12mhz_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.853ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.996ns (42.643%)  route 1.340ns (57.357%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 84.670 - 83.333 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.508     4.087    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y224         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y224         FDRE (Prop_fdre_C_Q)         0.204     4.291 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.706     4.997    design_1_i/moving_average_top_1/U0/MA13/data_g2_in[0]
    SLICE_X6Y221         LUT2 (Prop_lut2_I0_O)        0.129     5.126 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_3__12/O
                         net (fo=2, routed)           0.634     5.760    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_3__12_n_0
    SLICE_X6Y221         LUT4 (Prop_lut4_I3_O)        0.134     5.894 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_7__12/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_7__12_n_0
    SLICE_X6Y221         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.150 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.150    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_n_0
    SLICE_X6Y222         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.204 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.204    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X6Y223         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.258 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.258    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1_n_0
    SLICE_X6Y224         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.423 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.423    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__2_n_6
    SLICE_X6Y224         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.337    84.670    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X6Y224         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[13]/C
                         clock pessimism              0.000    84.670    
                         clock uncertainty           -0.470    84.200    
    SLICE_X6Y224         FDRE (Setup_fdre_C_D)        0.076    84.276    design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.276    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                 77.853    

Slack (MET) :             77.908ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.942ns (41.286%)  route 1.340ns (58.714%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 84.671 - 83.333 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.508     4.087    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y224         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y224         FDRE (Prop_fdre_C_Q)         0.204     4.291 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.706     4.997    design_1_i/moving_average_top_1/U0/MA13/data_g2_in[0]
    SLICE_X6Y221         LUT2 (Prop_lut2_I0_O)        0.129     5.126 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_3__12/O
                         net (fo=2, routed)           0.634     5.760    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_3__12_n_0
    SLICE_X6Y221         LUT4 (Prop_lut4_I3_O)        0.134     5.894 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_7__12/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_7__12_n_0
    SLICE_X6Y221         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.150 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.150    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_n_0
    SLICE_X6Y222         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.204 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.204    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X6Y223         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.369 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.369    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1_n_6
    SLICE_X6Y223         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.338    84.671    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X6Y223         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[9]/C
                         clock pessimism              0.000    84.671    
                         clock uncertainty           -0.470    84.201    
    SLICE_X6Y223         FDRE (Setup_fdre_C_D)        0.076    84.277    design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.277    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                 77.908    

Slack (MET) :             77.910ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.939ns (41.208%)  route 1.340ns (58.792%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 84.670 - 83.333 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.508     4.087    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y224         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y224         FDRE (Prop_fdre_C_Q)         0.204     4.291 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.706     4.997    design_1_i/moving_average_top_1/U0/MA13/data_g2_in[0]
    SLICE_X6Y221         LUT2 (Prop_lut2_I0_O)        0.129     5.126 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_3__12/O
                         net (fo=2, routed)           0.634     5.760    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_3__12_n_0
    SLICE_X6Y221         LUT4 (Prop_lut4_I3_O)        0.134     5.894 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_7__12/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_7__12_n_0
    SLICE_X6Y221         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.150 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.150    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_n_0
    SLICE_X6Y222         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.204 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.204    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X6Y223         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.258 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.258    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1_n_0
    SLICE_X6Y224         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.366 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.366    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__2_n_7
    SLICE_X6Y224         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.337    84.670    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X6Y224         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[12]/C
                         clock pessimism              0.000    84.670    
                         clock uncertainty           -0.470    84.200    
    SLICE_X6Y224         FDRE (Setup_fdre_C_D)        0.076    84.276    design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.276    
                         arrival time                          -6.366    
  -------------------------------------------------------------------
                         slack                                 77.910    

Slack (MET) :             77.915ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 1.012ns (44.994%)  route 1.237ns (55.006%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 84.619 - 83.333 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.455     4.034    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y222        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y222        FDRE (Prop_fdre_C_Q)         0.204     4.238 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.751     4.989    design_1_i/moving_average_top_1/U0/MA15/data_h2_in[0]
    SLICE_X13Y219        LUT2 (Prop_lut2_I0_O)        0.133     5.122 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_3__14/O
                         net (fo=2, routed)           0.486     5.608    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_3__14_n_0
    SLICE_X13Y219        LUT4 (Prop_lut4_I3_O)        0.136     5.744 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_7__14/O
                         net (fo=1, routed)           0.000     5.744    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_7__14_n_0
    SLICE_X13Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.011 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.011    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_n_0
    SLICE_X13Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.064 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__0_n_0
    SLICE_X13Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.117 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.117    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__1_n_0
    SLICE_X13Y222        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.283 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.283    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__2_n_6
    SLICE_X13Y222        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.286    84.619    design_1_i/moving_average_top_1/U0/MA15/clk
    SLICE_X13Y222        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[13]/C
                         clock pessimism              0.000    84.619    
                         clock uncertainty           -0.470    84.149    
    SLICE_X13Y222        FDRE (Setup_fdre_C_D)        0.049    84.198    design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.198    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                 77.915    

Slack (MET) :             77.922ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.928ns (40.923%)  route 1.340ns (59.077%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 84.671 - 83.333 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.508     4.087    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y224         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y224         FDRE (Prop_fdre_C_Q)         0.204     4.291 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.706     4.997    design_1_i/moving_average_top_1/U0/MA13/data_g2_in[0]
    SLICE_X6Y221         LUT2 (Prop_lut2_I0_O)        0.129     5.126 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_3__12/O
                         net (fo=2, routed)           0.634     5.760    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_3__12_n_0
    SLICE_X6Y221         LUT4 (Prop_lut4_I3_O)        0.134     5.894 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_7__12/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_7__12_n_0
    SLICE_X6Y221         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.150 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.150    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_n_0
    SLICE_X6Y222         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.204 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.204    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X6Y223         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.355 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.355    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1_n_4
    SLICE_X6Y223         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.338    84.671    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X6Y223         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[11]/C
                         clock pessimism              0.000    84.671    
                         clock uncertainty           -0.470    84.201    
    SLICE_X6Y223         FDRE (Setup_fdre_C_D)        0.076    84.277    design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.277    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 77.922    

Slack (MET) :             77.961ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.889ns (39.889%)  route 1.340ns (60.111%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 84.671 - 83.333 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.508     4.087    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y224         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y224         FDRE (Prop_fdre_C_Q)         0.204     4.291 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.706     4.997    design_1_i/moving_average_top_1/U0/MA13/data_g2_in[0]
    SLICE_X6Y221         LUT2 (Prop_lut2_I0_O)        0.129     5.126 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_3__12/O
                         net (fo=2, routed)           0.634     5.760    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_3__12_n_0
    SLICE_X6Y221         LUT4 (Prop_lut4_I3_O)        0.134     5.894 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_7__12/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_7__12_n_0
    SLICE_X6Y221         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.150 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.150    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_n_0
    SLICE_X6Y222         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.204 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.204    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X6Y223         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.316 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     6.316    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1_n_5
    SLICE_X6Y223         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.338    84.671    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X6Y223         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[10]/C
                         clock pessimism              0.000    84.671    
                         clock uncertainty           -0.470    84.201    
    SLICE_X6Y223         FDRE (Setup_fdre_C_D)        0.076    84.277    design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         84.277    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                 77.961    

Slack (MET) :             77.963ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.888ns (39.862%)  route 1.340ns (60.138%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.339ns = ( 84.672 - 83.333 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.508     4.087    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y224         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y224         FDRE (Prop_fdre_C_Q)         0.204     4.291 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.706     4.997    design_1_i/moving_average_top_1/U0/MA13/data_g2_in[0]
    SLICE_X6Y221         LUT2 (Prop_lut2_I0_O)        0.129     5.126 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_3__12/O
                         net (fo=2, routed)           0.634     5.760    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_3__12_n_0
    SLICE_X6Y221         LUT4 (Prop_lut4_I3_O)        0.134     5.894 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_7__12/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_7__12_n_0
    SLICE_X6Y221         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.150 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.150    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_n_0
    SLICE_X6Y222         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.315 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0/O[1]
                         net (fo=1, routed)           0.000     6.315    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0_n_6
    SLICE_X6Y222         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.339    84.672    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X6Y222         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[5]/C
                         clock pessimism              0.000    84.672    
                         clock uncertainty           -0.470    84.202    
    SLICE_X6Y222         FDRE (Setup_fdre_C_D)        0.076    84.278    design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[5]
  -------------------------------------------------------------------
                         required time                         84.278    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                 77.963    

Slack (MET) :             77.965ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.885ns (39.781%)  route 1.340ns (60.219%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 84.671 - 83.333 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.508     4.087    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y224         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y224         FDRE (Prop_fdre_C_Q)         0.204     4.291 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/Q
                         net (fo=4, routed)           0.706     4.997    design_1_i/moving_average_top_1/U0/MA13/data_g2_in[0]
    SLICE_X6Y221         LUT2 (Prop_lut2_I0_O)        0.129     5.126 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_3__12/O
                         net (fo=2, routed)           0.634     5.760    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_3__12_n_0
    SLICE_X6Y221         LUT4 (Prop_lut4_I3_O)        0.134     5.894 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_7__12/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_i_7__12_n_0
    SLICE_X6Y221         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.150 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.150    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry_n_0
    SLICE_X6Y222         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.204 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.204    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__0_n_0
    SLICE_X6Y223         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.312 r  design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1/O[0]
                         net (fo=1, routed)           0.000     6.312    design_1_i/moving_average_top_1/U0/MA13/r_acc0_carry__1_n_7
    SLICE_X6Y223         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.338    84.671    design_1_i/moving_average_top_1/U0/MA13/clk
    SLICE_X6Y223         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[8]/C
                         clock pessimism              0.000    84.671    
                         clock uncertainty           -0.470    84.201    
    SLICE_X6Y223         FDRE (Setup_fdre_C_D)        0.076    84.277    design_1_i/moving_average_top_1/U0/MA13/r_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         84.277    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                 77.965    

Slack (MET) :             77.969ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.959ns (43.666%)  route 1.237ns (56.334%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 84.620 - 83.333 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.455     4.034    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y222        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y222        FDRE (Prop_fdre_C_Q)         0.204     4.238 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.751     4.989    design_1_i/moving_average_top_1/U0/MA15/data_h2_in[0]
    SLICE_X13Y219        LUT2 (Prop_lut2_I0_O)        0.133     5.122 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_3__14/O
                         net (fo=2, routed)           0.486     5.608    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_3__14_n_0
    SLICE_X13Y219        LUT4 (Prop_lut4_I3_O)        0.136     5.744 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_7__14/O
                         net (fo=1, routed)           0.000     5.744    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_7__14_n_0
    SLICE_X13Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.011 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.011    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_n_0
    SLICE_X13Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.064 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__0_n_0
    SLICE_X13Y221        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.230 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.230    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__1_n_6
    SLICE_X13Y221        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.287    84.620    design_1_i/moving_average_top_1/U0/MA15/clk
    SLICE_X13Y221        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[9]/C
                         clock pessimism              0.000    84.620    
                         clock uncertainty           -0.470    84.150    
    SLICE_X13Y221        FDRE (Setup_fdre_C_D)        0.049    84.199    design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         84.199    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                 77.969    

Slack (MET) :             77.970ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.957ns (43.615%)  route 1.237ns (56.385%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 84.619 - 83.333 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.579 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.455     4.034    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y222        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y222        FDRE (Prop_fdre_C_Q)         0.204     4.238 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[2]/Q
                         net (fo=4, routed)           0.751     4.989    design_1_i/moving_average_top_1/U0/MA15/data_h2_in[0]
    SLICE_X13Y219        LUT2 (Prop_lut2_I0_O)        0.133     5.122 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_3__14/O
                         net (fo=2, routed)           0.486     5.608    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_3__14_n_0
    SLICE_X13Y219        LUT4 (Prop_lut4_I3_O)        0.136     5.744 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_7__14/O
                         net (fo=1, routed)           0.000     5.744    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_i_7__14_n_0
    SLICE_X13Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.011 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.011    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry_n_0
    SLICE_X13Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.064 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__0_n_0
    SLICE_X13Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.117 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.117    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__1_n_0
    SLICE_X13Y222        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.228 r  design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.228    design_1_i/moving_average_top_1/U0/MA15/r_acc0_carry__2_n_7
    SLICE_X13Y222        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.528    84.861    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    81.462 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    83.250    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    83.333 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        1.286    84.619    design_1_i/moving_average_top_1/U0/MA15/clk
    SLICE_X13Y222        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[12]/C
                         clock pessimism              0.000    84.619    
                         clock uncertainty           -0.470    84.149    
    SLICE_X13Y222        FDRE (Setup_fdre_C_D)        0.049    84.198    design_1_i/moving_average_top_1/U0/MA15/r_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         84.198    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                 77.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        -1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.588     1.794    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y195        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y195        FDRE (Prop_fdre_C_Q)         0.100     1.894 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/Q
                         net (fo=3, routed)           0.102     1.996    design_1_i/moving_average_top_1/U0/MA3/data_b2_in[8]
    SLICE_X13Y194        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.794     0.794    design_1_i/moving_average_top_1/U0/MA3/clk
    SLICE_X13Y194        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[0][8]/C
                         clock pessimism              0.000     0.794    
                         clock uncertainty            0.470     1.264    
    SLICE_X13Y194        FDRE (Hold_fdre_C_D)         0.047     1.311    design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/p_moving_average_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.508%)  route 0.101ns (52.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.696     1.902    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y209         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.091     1.993 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[7]/Q
                         net (fo=3, routed)           0.101     2.093    design_1_i/moving_average_top_1/U0/MA7/data_d2_in[5]
    SLICE_X7Y208         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/p_moving_average_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.924     0.924    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X7Y208         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/p_moving_average_reg[0][5]/C
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.470     1.394    
    SLICE_X7Y208         FDRE (Hold_fdre_C_D)         0.011     1.405    design_1_i/moving_average_top_1/U0/MA7/p_moving_average_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA3/r_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.174ns (66.127%)  route 0.089ns (33.873%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.588     1.794    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y195        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y195        FDRE (Prop_fdre_C_Q)         0.100     1.894 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/Q
                         net (fo=3, routed)           0.089     1.983    design_1_i/moving_average_top_1/U0/MA3/data_b2_in[11]
    SLICE_X12Y195        LUT4 (Prop_lut4_I1_O)        0.028     2.011 r  design_1_i/moving_average_top_1/U0/MA3/r_acc0_carry__1_i_5__2/O
                         net (fo=1, routed)           0.000     2.011    design_1_i/moving_average_top_1/U0/MA3/r_acc0_carry__1_i_5__2_n_0
    SLICE_X12Y195        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.057 r  design_1_i/moving_average_top_1/U0/MA3/r_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.057    design_1_i/moving_average_top_1/U0/MA3/r_acc0_carry__1_n_4
    SLICE_X12Y195        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA3/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.794     0.794    design_1_i/moving_average_top_1/U0/MA3/clk
    SLICE_X12Y195        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA3/r_acc_reg[11]/C
                         clock pessimism              0.000     0.794    
                         clock uncertainty            0.470     1.264    
    SLICE_X12Y195        FDRE (Hold_fdre_C_D)         0.092     1.356    design_1_i/moving_average_top_1/U0/MA3/r_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.511%)  route 0.101ns (48.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.696     1.902    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y207         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y207         FDRE (Prop_fdre_C_Q)         0.107     2.009 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/Q
                         net (fo=3, routed)           0.101     2.109    design_1_i/moving_average_top_1/U0/MA5/data_c2_in[10]
    SLICE_X5Y208         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.924     0.924    design_1_i/moving_average_top_1/U0/MA5/clk
    SLICE_X5Y208         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][10]/C
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.470     1.394    
    SLICE_X5Y208         FDRE (Hold_fdre_C_D)         0.011     1.405    design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.597%)  route 0.113ns (55.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.657     1.863    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X11Y222        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y222        FDRE (Prop_fdre_C_Q)         0.091     1.954 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/Q
                         net (fo=3, routed)           0.113     2.067    design_1_i/moving_average_top_1/U0/MA15/data_h2_in[10]
    SLICE_X13Y222        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.881     0.881    design_1_i/moving_average_top_1/U0/MA15/clk
    SLICE_X13Y222        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][10]/C
                         clock pessimism              0.000     0.881    
                         clock uncertainty            0.470     1.351    
    SLICE_X13Y222        FDRE (Hold_fdre_C_D)         0.011     1.362    design_1_i/moving_average_top_1/U0/MA15/p_moving_average_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.361%)  route 0.112ns (48.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.696     1.902    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y208         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y208         FDRE (Prop_fdre_C_Q)         0.118     2.020 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/Q
                         net (fo=3, routed)           0.112     2.131    design_1_i/moving_average_top_1/U0/MA5/data_c2_in[12]
    SLICE_X7Y208         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.924     0.924    design_1_i/moving_average_top_1/U0/MA5/clk
    SLICE_X7Y208         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][12]/C
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.470     1.394    
    SLICE_X7Y208         FDRE (Hold_fdre_C_D)         0.032     1.426    design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.223%)  route 0.106ns (49.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.688     1.894    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X6Y220         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y220         FDRE (Prop_fdre_C_Q)         0.107     2.001 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[9]/Q
                         net (fo=3, routed)           0.106     2.107    design_1_i/moving_average_top_1/U0/MA11/data_f2_in[7]
    SLICE_X6Y218         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.916     0.916    design_1_i/moving_average_top_1/U0/MA11/clk
    SLICE_X6Y218         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[0][7]/C
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.470     1.386    
    SLICE_X6Y218         FDRE (Hold_fdre_C_D)         0.015     1.401    design_1_i/moving_average_top_1/U0/MA11/p_moving_average_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA7/p_moving_average_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.877%)  route 0.103ns (53.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.698     1.904    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y208         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y208         FDRE (Prop_fdre_C_Q)         0.091     1.995 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.103     2.098    design_1_i/moving_average_top_1/U0/MA7/data_d2_in[4]
    SLICE_X7Y208         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/p_moving_average_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.924     0.924    design_1_i/moving_average_top_1/U0/MA7/clk
    SLICE_X7Y208         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA7/p_moving_average_reg[0][4]/C
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.470     1.394    
    SLICE_X7Y208         FDRE (Hold_fdre_C_D)        -0.003     1.391    design_1_i/moving_average_top_1/U0/MA7/p_moving_average_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.424%)  route 0.111ns (52.576%))
  Logic Levels:           0  
  Clock Path Skew:        -1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.588     1.794    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y194        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y194        FDRE (Prop_fdre_C_Q)         0.100     1.894 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/Q
                         net (fo=3, routed)           0.111     2.005    design_1_i/moving_average_top_1/U0/MA3/data_b2_in[4]
    SLICE_X13Y194        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.794     0.794    design_1_i/moving_average_top_1/U0/MA3/clk
    SLICE_X13Y194        FDRE                                         r  design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[0][4]/C
                         clock pessimism              0.000     0.794    
                         clock uncertainty            0.470     1.264    
    SLICE_X13Y194        FDRE (Hold_fdre_C_D)         0.033     1.297    design_1_i/moving_average_top_1/U0/MA3/p_moving_average_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12mhz_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12mhz_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12mhz_design_1_clk_wiz_1_0_1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.107ns (51.601%)  route 0.100ns (48.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.180    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.206 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.697     1.903    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y206         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y206         FDRE (Prop_fdre_C_Q)         0.107     2.010 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/Q
                         net (fo=3, routed)           0.100     2.110    design_1_i/moving_average_top_1/U0/MA5/data_c2_in[2]
    SLICE_X7Y205         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12mhz_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.018     1.018    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.092    -1.074 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -0.030    design_1_i/clk_wiz_1/inst/clk_12mhz_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1036, routed)        0.925     0.925    design_1_i/moving_average_top_1/U0/MA5/clk
    SLICE_X7Y205         FDRE                                         r  design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][2]/C
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.470     1.395    
    SLICE_X7Y205         FDRE (Hold_fdre_C_D)         0.005     1.400    design_1_i/moving_average_top_1/U0/MA5/p_moving_average_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.710    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.266ns (3.435%)  route 7.477ns (96.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.910    10.758    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X6Y101         FDCE                                         f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.242    12.566    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X6Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[13]/C
                         clock pessimism              0.108    12.674    
                         clock uncertainty           -0.154    12.520    
    SLICE_X6Y101         FDCE (Recov_fdce_C_CLR)     -0.187    12.333    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.266ns (3.435%)  route 7.477ns (96.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.910    10.758    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X6Y101         FDCE                                         f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.242    12.566    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X6Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[15]/C
                         clock pessimism              0.108    12.674    
                         clock uncertainty           -0.154    12.520    
    SLICE_X6Y101         FDCE (Recov_fdce_C_CLR)     -0.187    12.333    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.266ns (3.435%)  route 7.477ns (96.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.910    10.758    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X6Y101         FDCE                                         f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.242    12.566    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X6Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[12]/C
                         clock pessimism              0.108    12.674    
                         clock uncertainty           -0.154    12.520    
    SLICE_X6Y101         FDCE (Recov_fdce_C_CLR)     -0.154    12.366    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.266ns (3.435%)  route 7.477ns (96.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.910    10.758    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X6Y101         FDCE                                         f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.242    12.566    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X6Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[13]/C
                         clock pessimism              0.108    12.674    
                         clock uncertainty           -0.154    12.520    
    SLICE_X6Y101         FDCE (Recov_fdce_C_CLR)     -0.154    12.366    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.266ns (3.435%)  route 7.477ns (96.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.910    10.758    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X6Y101         FDCE                                         f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.242    12.566    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X6Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[15]/C
                         clock pessimism              0.108    12.674    
                         clock uncertainty           -0.154    12.520    
    SLICE_X6Y101         FDCE (Recov_fdce_C_CLR)     -0.154    12.366    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_d1_reg[15]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.266ns (3.435%)  route 7.477ns (96.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.910    10.758    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/reset_n
    SLICE_X6Y101         FDCE                                         f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.242    12.566    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/drp_refclk
    SLICE_X6Y101         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[12]/C
                         clock pessimism              0.108    12.674    
                         clock uncertainty           -0.154    12.520    
    SLICE_X6Y101         FDCE (Recov_fdce_C_CLR)     -0.154    12.366    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.266ns (3.743%)  route 6.840ns (96.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.273    10.121    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_n
    SLICE_X9Y103         FDCE                                         f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.189    12.513    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/clkin
    SLICE_X9Y103         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_reg/C
                         clock pessimism              0.108    12.621    
                         clock uncertainty           -0.154    12.467    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.212    12.255    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_reg
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.266ns (3.743%)  route 6.840ns (96.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.273    10.121    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_n
    SLICE_X9Y103         FDCE                                         f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.189    12.513    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/clkin
    SLICE_X9Y103         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[0]/C
                         clock pessimism              0.108    12.621    
                         clock uncertainty           -0.154    12.467    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.212    12.255    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.266ns (3.743%)  route 6.840ns (96.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.273    10.121    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_n
    SLICE_X9Y103         FDCE                                         f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.189    12.513    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/clkin
    SLICE_X9Y103         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[1]/C
                         clock pessimism              0.108    12.621    
                         clock uncertainty           -0.154    12.467    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.212    12.255    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.266ns (3.743%)  route 6.840ns (96.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.583     3.015    design_1_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y275        FDSE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y275        FDSE (Prop_fdse_C_Q)         0.223     3.238 r  design_1_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.567     3.805    design_1_i/AND_GATE_0/B
    SLICE_X36Y278        LUT2 (Prop_lut2_I1_O)        0.043     3.848 f  design_1_i/AND_GATE_0/Y_INST_0/O
                         net (fo=585, routed)         6.273    10.121    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_n
    SLICE_X9Y103         FDCE                                         f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       1.189    12.513    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/clkin
    SLICE_X9Y103         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[2]/C
                         clock pessimism              0.108    12.621    
                         clock uncertainty           -0.154    12.467    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.212    12.255    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.729%)  route 0.098ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.622     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y217        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y217        FDPE (Prop_fdpe_C_Q)         0.118     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y217        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.846     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y217        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.260     1.385    
    SLICE_X48Y217        FDCE (Remov_fdce_C_CLR)     -0.050     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.729%)  route 0.098ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.622     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y217        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y217        FDPE (Prop_fdpe_C_Q)         0.118     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y217        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.846     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y217        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.260     1.385    
    SLICE_X48Y217        FDCE (Remov_fdce_C_CLR)     -0.050     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.729%)  route 0.098ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.622     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y217        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y217        FDPE (Prop_fdpe_C_Q)         0.118     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y217        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.846     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y217        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.260     1.385    
    SLICE_X48Y217        FDCE (Remov_fdce_C_CLR)     -0.050     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.729%)  route 0.098ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.622     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y217        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y217        FDPE (Prop_fdpe_C_Q)         0.118     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y217        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.846     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y217        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.260     1.385    
    SLICE_X48Y217        FDCE (Remov_fdce_C_CLR)     -0.050     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.729%)  route 0.098ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.622     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y217        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y217        FDPE (Prop_fdpe_C_Q)         0.118     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y217        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.846     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y217        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.260     1.385    
    SLICE_X48Y217        FDCE (Remov_fdce_C_CLR)     -0.050     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.729%)  route 0.098ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.622     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y217        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y217        FDPE (Prop_fdpe_C_Q)         0.118     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y217        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.846     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y217        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.260     1.385    
    SLICE_X48Y217        FDCE (Remov_fdce_C_CLR)     -0.050     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.729%)  route 0.098ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.622     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y217        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y217        FDPE (Prop_fdpe_C_Q)         0.118     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y217        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.846     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y217        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.260     1.385    
    SLICE_X48Y217        FDCE (Remov_fdce_C_CLR)     -0.050     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.877%)  route 0.101ns (46.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.622     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y219        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y219        FDPE (Prop_fdpe_C_Q)         0.118     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.101     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X39Y220        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.845     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X39Y220        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.260     1.384    
    SLICE_X39Y220        FDPE (Remov_fdpe_C_PRE)     -0.072     1.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.796%)  route 0.140ns (54.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.622     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y217        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y217        FDPE (Prop_fdpe_C_Q)         0.118     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y218        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.845     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y218        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.260     1.384    
    SLICE_X48Y218        FDCE (Remov_fdce_C_CLR)     -0.050     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.796%)  route 0.140ns (54.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.622     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y217        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y217        FDPE (Prop_fdpe_C_Q)         0.118     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y218        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13109, routed)       0.845     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y218        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.260     1.384    
    SLICE_X48Y218        FDCE (Remov_fdce_C_CLR)     -0.050     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.297    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.490ns (20.566%)  route 1.893ns (79.434%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 38.161 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.587     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT4 (Prop_lut4_I3_O)        0.052     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.435     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y229        LUT1 (Prop_lut1_I0_O)        0.136     8.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.395     8.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y227        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222    38.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.816    38.977    
                         clock uncertainty           -0.035    38.942    
    SLICE_X51Y227        FDCE (Recov_fdce_C_CLR)     -0.212    38.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                 30.313    

Slack (MET) :             30.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.490ns (20.566%)  route 1.893ns (79.434%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 38.161 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.587     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT4 (Prop_lut4_I3_O)        0.052     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.435     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y229        LUT1 (Prop_lut1_I0_O)        0.136     8.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.395     8.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y227        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222    38.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.816    38.977    
                         clock uncertainty           -0.035    38.942    
    SLICE_X51Y227        FDCE (Recov_fdce_C_CLR)     -0.212    38.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                 30.313    

Slack (MET) :             30.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.490ns (20.566%)  route 1.893ns (79.434%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 38.161 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.587     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT4 (Prop_lut4_I3_O)        0.052     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.435     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y229        LUT1 (Prop_lut1_I0_O)        0.136     8.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.395     8.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y227        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222    38.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.816    38.977    
                         clock uncertainty           -0.035    38.942    
    SLICE_X51Y227        FDCE (Recov_fdce_C_CLR)     -0.212    38.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                 30.313    

Slack (MET) :             30.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.490ns (20.566%)  route 1.893ns (79.434%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 38.161 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.587     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT4 (Prop_lut4_I3_O)        0.052     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.435     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y229        LUT1 (Prop_lut1_I0_O)        0.136     8.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.395     8.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y227        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222    38.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.816    38.977    
                         clock uncertainty           -0.035    38.942    
    SLICE_X51Y227        FDCE (Recov_fdce_C_CLR)     -0.212    38.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                 30.313    

Slack (MET) :             30.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.490ns (22.231%)  route 1.714ns (77.769%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 38.162 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.587     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT4 (Prop_lut4_I3_O)        0.052     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.435     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y229        LUT1 (Prop_lut1_I0_O)        0.136     8.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.217     8.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.223    38.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.816    38.978    
                         clock uncertainty           -0.035    38.943    
    SLICE_X51Y228        FDCE (Recov_fdce_C_CLR)     -0.212    38.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 30.492    

Slack (MET) :             30.517ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.490ns (22.231%)  route 1.714ns (77.769%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 38.162 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.587     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT4 (Prop_lut4_I3_O)        0.052     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.435     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y229        LUT1 (Prop_lut1_I0_O)        0.136     8.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.217     8.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X50Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.223    38.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X50Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.816    38.978    
                         clock uncertainty           -0.035    38.943    
    SLICE_X50Y228        FDCE (Recov_fdce_C_CLR)     -0.187    38.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.756    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 30.517    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.490ns (22.231%)  route 1.714ns (77.769%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 38.162 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.587     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT4 (Prop_lut4_I3_O)        0.052     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.435     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y229        LUT1 (Prop_lut1_I0_O)        0.136     8.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.217     8.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X50Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.223    38.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X50Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.816    38.978    
                         clock uncertainty           -0.035    38.943    
    SLICE_X50Y228        FDCE (Recov_fdce_C_CLR)     -0.154    38.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.490ns (22.231%)  route 1.714ns (77.769%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 38.162 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.587     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT4 (Prop_lut4_I3_O)        0.052     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.435     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y229        LUT1 (Prop_lut1_I0_O)        0.136     8.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.217     8.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X50Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.223    38.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X50Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.816    38.978    
                         clock uncertainty           -0.035    38.943    
    SLICE_X50Y228        FDCE (Recov_fdce_C_CLR)     -0.154    38.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.490ns (22.231%)  route 1.714ns (77.769%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 38.162 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.587     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT4 (Prop_lut4_I3_O)        0.052     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.435     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y229        LUT1 (Prop_lut1_I0_O)        0.136     8.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.217     8.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X50Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.223    38.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X50Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.816    38.978    
                         clock uncertainty           -0.035    38.943    
    SLICE_X50Y228        FDCE (Recov_fdce_C_CLR)     -0.154    38.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.490ns (22.231%)  route 1.714ns (77.769%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 38.162 - 33.000 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.539     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y236        FDRE (Prop_fdre_C_Q)         0.259     6.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.475     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y236        LUT6 (Prop_lut6_I3_O)        0.043     6.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.587     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y229        LUT4 (Prop_lut4_I3_O)        0.052     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.435     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y229        LUT1 (Prop_lut1_I0_O)        0.136     8.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.217     8.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X50Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.856    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    36.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.223    38.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X50Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.816    38.978    
                         clock uncertainty           -0.035    38.943    
    SLICE_X50Y228        FDCE (Recov_fdce_C_CLR)     -0.154    38.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 30.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.891%)  route 0.157ns (61.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.819ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.617     3.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X45Y222        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y222        FDRE (Prop_fdre_C_Q)         0.100     3.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.157     3.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X42Y222        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.842     3.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y222        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.611     3.208    
    SLICE_X42Y222        FDPE (Remov_fdpe_C_PRE)     -0.052     3.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.156    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.891%)  route 0.157ns (61.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.819ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.617     3.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X45Y222        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y222        FDRE (Prop_fdre_C_Q)         0.100     3.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.157     3.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X42Y222        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.842     3.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y222        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.611     3.208    
    SLICE_X42Y222        FDPE (Remov_fdpe_C_PRE)     -0.052     3.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.156    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.440%)  route 0.147ns (59.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y216        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y216        FDPE (Prop_fdpe_C_Q)         0.100     3.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     3.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y216        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     3.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X51Y216        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.611     3.213    
    SLICE_X51Y216        FDCE (Remov_fdce_C_CLR)     -0.069     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.440%)  route 0.147ns (59.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y216        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y216        FDPE (Prop_fdpe_C_Q)         0.100     3.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     3.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y216        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     3.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X51Y216        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.611     3.213    
    SLICE_X51Y216        FDCE (Remov_fdce_C_CLR)     -0.069     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.440%)  route 0.147ns (59.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y216        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y216        FDPE (Prop_fdpe_C_Q)         0.100     3.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     3.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y216        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     3.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y216        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.611     3.213    
    SLICE_X51Y216        FDCE (Remov_fdce_C_CLR)     -0.069     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.440%)  route 0.147ns (59.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y216        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y216        FDPE (Prop_fdpe_C_Q)         0.100     3.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     3.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y216        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     3.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y216        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.611     3.213    
    SLICE_X51Y216        FDCE (Remov_fdce_C_CLR)     -0.069     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.248%)  route 0.148ns (59.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.821ns
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.618     3.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y221        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y221        FDPE (Prop_fdpe_C_Q)         0.100     3.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.148     3.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X46Y220        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     3.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.631     3.190    
    SLICE_X46Y220        FDCE (Remov_fdce_C_CLR)     -0.050     3.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.248%)  route 0.148ns (59.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.821ns
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.618     3.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y221        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y221        FDPE (Prop_fdpe_C_Q)         0.100     3.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.148     3.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X46Y220        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     3.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.631     3.190    
    SLICE_X46Y220        FDCE (Remov_fdce_C_CLR)     -0.050     3.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.084%)  route 0.149ns (59.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.820ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.617     3.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X45Y222        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y222        FDRE (Prop_fdre_C_Q)         0.100     3.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.149     3.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X43Y221        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     3.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y221        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.611     3.209    
    SLICE_X43Y221        FDCE (Remov_fdce_C_CLR)     -0.069     3.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.084%)  route 0.149ns (59.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.820ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.533     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.617     3.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X45Y222        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y222        FDRE (Prop_fdre_C_Q)         0.100     3.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.149     3.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X43Y221        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.947     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     3.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y221        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.611     3.209    
    SLICE_X43Y221        FDCE (Remov_fdce_C_CLR)     -0.069     3.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  0.285    





