Filename                                                                                                 Regions    Missed Regions     Cover   Functions  Missed Functions  Executed       Lines      Missed Lines     Cover    Branches   Missed Branches     Cover
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
home/steux/git/cc6502/src/assemble.rs                                                                        394               128    67.51%          21                 5    76.19%         476               133    72.06%           0                 0         -
home/steux/git/cc6502/src/compile.rs                                                                         648               273    57.87%          48                14    70.83%         806               207    74.32%           0                 0         -
home/steux/git/cc6502/src/cpp.rs                                                                             406               156    61.58%          68                16    76.47%         968               208    78.51%           0                 0         -
home/steux/git/cc6502/src/error.rs                                                                            22                16    27.27%           5                 4    20.00%          36                27    25.00%           0                 0         -
home/steux/git/cc6502/src/generate/generate_arithm.rs                                                        491               312    36.46%           7                 1    85.71%         427               207    51.52%           0                 0         -
home/steux/git/cc6502/src/generate/generate_asm.rs                                                           302               105    65.23%          14                 2    85.71%         410               118    71.22%           0                 0         -
home/steux/git/cc6502/src/generate/generate_assign.rs                                                        279               223    20.07%           1                 0   100.00%         260               173    33.46%           0                 0         -
home/steux/git/cc6502/src/generate/generate_conditions.rs                                                    670               335    50.00%          11                 0   100.00%         583               212    63.64%           0                 0         -
home/steux/git/cc6502/src/generate/generate_statements.rs                                                    557               295    47.04%          19                 5    73.68%         463               166    64.15%           0                 0         -
home/steux/git/cc6502/src/generate/mod.rs                                                                     10                 8    20.00%           6                 5    16.67%           6                 5    16.67%           0                 0         -
home/steux/git/cc6502/src/lib.rs                                                                             276                15    94.57%         182                14    92.31%         932                29    96.89%           0                 0         -
home/steux/git/cc6502/src/tests/build.rs                                                                     548               376    31.39%           1                 0   100.00%         535               349    34.77%           0                 0         -
rustc/90c541806f23a127002de5b4038be731ba1458ca/library/std/src/sys/common/thread_local/fast_local.rs           4                 1    75.00%           2                 1    50.00%          17                 0   100.00%           0                 0         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TOTAL                                                                                                       4607              2243    51.31%         385                67    82.60%        5919              1834    69.02%           0                 0         -
