;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 0, <-2
	SPL 0, <-2
	JMP -1, @-20
	SPL <921, 106
	JMN 0, <-2
	JMN 0, <-2
	SUB -737, 100
	ADD #871, <1
	SUB @-187, @100
	SLT 20, @12
	SUB @-187, @100
	SUB @121, 106
	MOV -81, <-20
	SPL 0, <-2
	SUB 0, 100
	SUB 0, 1
	SUB 0, 100
	MOV -1, <-20
	SUB #76, @200
	SUB @-785, 100
	DJN 20, <12
	CMP 0, 1
	SLT #270, <1
	SPL 0, 100
	SUB @-767, 100
	SUB @121, 106
	SUB -0, 0
	ADD -800, 0
	SLT 0, 0
	SLT 0, 0
	DJN -1, @-20
	ADD 130, 9
	DJN -1, @-20
	SUB 300, 90
	DJN -1, @-20
	SPL 0, <-2
	SUB -0, 902
	SUB 0, 1
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 300, 90
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
