// Seed: 728233186
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd57,
    parameter id_2 = 32'd81
) (
    output wand id_0,
    input supply0 _id_1,
    input tri _id_2,
    output wand id_3,
    output tri1 id_4,
    output wand id_5,
    input supply1 id_6,
    input uwire id_7,
    output supply0 id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    output uwire id_14,
    output supply0 id_15,
    output wire id_16,
    output tri1 id_17,
    output tri1 id_18
);
  logic id_20[id_1 : id_2];
  xnor primCall (id_18, id_6, id_11, id_9, id_12, id_13, id_7, id_20, id_10);
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
endmodule
