 
****************************************
Report : qor
Design : top
Version: S-2021.06-SP5-1
Date   : Fri Aug 15 18:47:29 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              27.00
  Critical Path Length:          1.45
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.55
  Total Negative Slack:         -0.00
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -1.76
  No. of Hold Violations:      442.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:             107077
  Buf/Inv Cell Count:           15061
  Buf Cell Count:                 946
  Inv Cell Count:               14115
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     94525
  Sequential Cell Count:        12552
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   155193.445731
  Noncombinational Area: 66839.152162
  Buf/Inv Area:           8404.004057
  Total Buffer Area:           856.25
  Total Inverter Area:        7547.75
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            222032.597893
  Design Area:          222032.597893


  Design Rules
  -----------------------------------
  Total Number of Nets:        131273
  Nets With Violations:             8
  Max Trans Violations:             0
  Max Cap Violations:               8
  -----------------------------------


  Hostname: nc-csuaf4-l01.apporto.com

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   37.98
  Logic Optimization:                 34.60
  Mapping Optimization:              385.55
  -----------------------------------------
  Overall Compile Time:              852.85
  Overall Compile Wall Clock Time:   858.89

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1


  Design (Hold)  WNS: 0.01  TNS: 1.76  Number of Violating Paths: 442

  --------------------------------------------------------------------


1
 
****************************************
Report : power
        -analysis_effort low
Design : top
Version: S-2021.06-SP5-1
Date   : Fri Aug 15 18:47:29 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/c11879_csufresno/Documents/SIMAX/lib/CCS/NangateOpenCellLibrary.db)


Operating Conditions: fast   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
top                    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.25 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  76.5704 mW   (95%)
  Net Switching Power  =   3.8611 mW    (5%)
                         ---------
Total Dynamic Power    =  80.4315 mW  (100%)

Cell Leakage Power     =  14.2453 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       7.5203e+04        1.1494e+03        3.4368e+06        7.9790e+04  (  84.28%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3668e+03        2.7118e+03        1.0809e+07        1.4887e+04  (  15.72%)
--------------------------------------------------------------------------------------------------
Total          7.6570e+04 uW     3.8612e+03 uW     1.4245e+07 nW     9.4677e+04 uW
1
