// Generated by CIRCT unknown git version
module jelly_cpu_adder(	// file.cleaned.mlir:2:3
  input  [31:0] in_data0,	// file.cleaned.mlir:2:33
                in_data1,	// file.cleaned.mlir:2:53
  input         in_carry,	// file.cleaned.mlir:2:73
  output [31:0] out_data,	// file.cleaned.mlir:2:93
  output        out_carry,	// file.cleaned.mlir:2:113
                out_overflow,	// file.cleaned.mlir:2:133
                out_negative,	// file.cleaned.mlir:2:156
                out_zero	// file.cleaned.mlir:2:179
);

  wire        _GEN;	// file.cleaned.mlir:24:11
  wire [30:0] _GEN_0;	// file.cleaned.mlir:16:11
  wire [31:0] _GEN_1 = {_GEN, 31'h0} | {1'h0, _GEN_0};	// file.cleaned.mlir:4:15, :5:14, :6:10, :7:10, :8:10, :16:11, :24:11
  wire [31:0] _GEN_2 =
    {1'h0, in_data0[30:0]} + {1'h0, in_data1[30:0]} + {31'h0, in_carry};	// file.cleaned.mlir:4:15, :5:14, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10
  assign _GEN_0 = _GEN_2[30:0];	// file.cleaned.mlir:14:10, :16:11
  wire [1:0]  _GEN_3 = {1'h0, in_data0[31]} + {1'h0, in_data1[31]} + {1'h0, _GEN_2[31]};	// file.cleaned.mlir:5:14, :14:10, :15:10, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11
  assign _GEN = _GEN_3[0];	// file.cleaned.mlir:22:11, :24:11
  assign out_data = _GEN_1;	// file.cleaned.mlir:8:10, :28:5
  assign out_carry = _GEN_3[1];	// file.cleaned.mlir:22:11, :23:11, :28:5
  assign out_overflow = _GEN_2[31] != _GEN_3[1];	// file.cleaned.mlir:14:10, :15:10, :22:11, :23:11, :25:11, :28:5
  assign out_negative = _GEN_1[31];	// file.cleaned.mlir:8:10, :26:11, :28:5
  assign out_zero = _GEN_1 == 32'h0;	// file.cleaned.mlir:3:15, :8:10, :27:11, :28:5
endmodule

