{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731010966509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 14:22:46 2024 " "Processing started: Thu Nov  7 14:22:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731010966510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731010966510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731010966510 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1731010966807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1731010967111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731010967111 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1731010967133 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1731010967133 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1731010967406 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1731010967455 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731010967469 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731010967481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.895 " "Worst-case setup slack is 2.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.895               0.000 iCLK  " "    2.895               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731010967510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 iCLK  " "    0.353               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731010967515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731010967517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731010967518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.630 " "Worst-case minimum pulse width slack is 9.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.630               0.000 iCLK  " "    9.630               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731010967520 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010967555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010967555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010967555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010967555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.550 ns " "Worst Case Available Settling Time: 36.550 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010967555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010967555 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010967555 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.895 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.895" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010967562 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.895  " "Path #1: Setup slack is 2.895 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegAluCtrl:0:REGI\|s_Q " "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegAluCtrl:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q " "To Node      : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      3.084  R        clock network delay " "     3.084      3.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.232     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegAluCtrl:0:REGI\|s_Q " "     3.316      0.232     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegAluCtrl:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.000 FF  CELL  IDEX_Pipeline_Reg\|\\G_NBit_RegAluCtrl:0:REGI\|s_Q\|q " "     3.316      0.000 FF  CELL  IDEX_Pipeline_Reg\|\\G_NBit_RegAluCtrl:0:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.178      0.862 FF    IC  g_ALU\|c_carryAdder\|m_mux2t1\|\\G_NBit_MUX:1:MUXI\|g_Or\|o_F~0\|datac " "     4.178      0.862 FF    IC  g_ALU\|c_carryAdder\|m_mux2t1\|\\G_NBit_MUX:1:MUXI\|g_Or\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.459      0.281 FF  CELL  g_ALU\|c_carryAdder\|m_mux2t1\|\\G_NBit_MUX:1:MUXI\|g_Or\|o_F~0\|combout " "     4.459      0.281 FF  CELL  g_ALU\|c_carryAdder\|m_mux2t1\|\\G_NBit_MUX:1:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.903      0.444 FF    IC  g_ALU\|c_carryAdder\|w_C\[2\]~1\|dataa " "     4.903      0.444 FF    IC  g_ALU\|c_carryAdder\|w_C\[2\]~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.327      0.424 FF  CELL  g_ALU\|c_carryAdder\|w_C\[2\]~1\|combout " "     5.327      0.424 FF  CELL  g_ALU\|c_carryAdder\|w_C\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.617      0.290 FF    IC  g_ALU\|c_carryAdder\|w_C\[3\]~2\|datab " "     5.617      0.290 FF    IC  g_ALU\|c_carryAdder\|w_C\[3\]~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.042      0.425 FF  CELL  g_ALU\|c_carryAdder\|w_C\[3\]~2\|combout " "     6.042      0.425 FF  CELL  g_ALU\|c_carryAdder\|w_C\[3\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.291      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[4\]~3\|datad " "     6.291      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[4\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.416      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[4\]~3\|combout " "     6.416      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[4\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.667      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[5\]~4\|datad " "     6.667      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[5\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.792      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[5\]~4\|combout " "     6.792      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[5\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.042      0.250 FF    IC  g_ALU\|c_carryAdder\|w_C\[6\]~5\|datad " "     7.042      0.250 FF    IC  g_ALU\|c_carryAdder\|w_C\[6\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.167      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[6\]~5\|combout " "     7.167      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[6\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.416      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[7\]~6\|datad " "     7.416      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[7\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.541      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[7\]~6\|combout " "     7.541      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[7\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.798      0.257 FF    IC  g_ALU\|c_carryAdder\|w_C\[8\]~7\|datac " "     7.798      0.257 FF    IC  g_ALU\|c_carryAdder\|w_C\[8\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.079      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[8\]~7\|combout " "     8.079      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[8\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.337      0.258 FF    IC  g_ALU\|c_carryAdder\|w_C\[9\]~8\|datac " "     8.337      0.258 FF    IC  g_ALU\|c_carryAdder\|w_C\[9\]~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.618      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[9\]~8\|combout " "     8.618      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[9\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.873      0.255 FF    IC  g_ALU\|c_carryAdder\|w_C\[10\]~9\|datac " "     8.873      0.255 FF    IC  g_ALU\|c_carryAdder\|w_C\[10\]~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.154      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[10\]~9\|combout " "     9.154      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[10\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.445      0.291 FF    IC  g_ALU\|c_carryAdder\|w_C\[11\]~10\|datab " "     9.445      0.291 FF    IC  g_ALU\|c_carryAdder\|w_C\[11\]~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.870      0.425 FF  CELL  g_ALU\|c_carryAdder\|w_C\[11\]~10\|combout " "     9.870      0.425 FF  CELL  g_ALU\|c_carryAdder\|w_C\[11\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.126      0.256 FF    IC  g_ALU\|c_carryAdder\|w_C\[12\]~11\|datac " "    10.126      0.256 FF    IC  g_ALU\|c_carryAdder\|w_C\[12\]~11\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.407      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[12\]~11\|combout " "    10.407      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[12\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.658      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[13\]~12\|datad " "    10.658      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[13\]~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.783      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[13\]~12\|combout " "    10.783      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[13\]~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.082      0.299 FF    IC  g_ALU\|c_carryAdder\|w_C\[14\]~13\|dataa " "    11.082      0.299 FF    IC  g_ALU\|c_carryAdder\|w_C\[14\]~13\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.506      0.424 FF  CELL  g_ALU\|c_carryAdder\|w_C\[14\]~13\|combout " "    11.506      0.424 FF  CELL  g_ALU\|c_carryAdder\|w_C\[14\]~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.758      0.252 FF    IC  g_ALU\|c_carryAdder\|w_C\[15\]~14\|datad " "    11.758      0.252 FF    IC  g_ALU\|c_carryAdder\|w_C\[15\]~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.883      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[15\]~14\|combout " "    11.883      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[15\]~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.606      0.723 FF    IC  g_ALU\|c_carryAdder\|w_C\[16\]~15\|datad " "    12.606      0.723 FF    IC  g_ALU\|c_carryAdder\|w_C\[16\]~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.731      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[16\]~15\|combout " "    12.731      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[16\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.986      0.255 FF    IC  g_ALU\|c_carryAdder\|w_C\[17\]~16\|datac " "    12.986      0.255 FF    IC  g_ALU\|c_carryAdder\|w_C\[17\]~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.267      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[17\]~16\|combout " "    13.267      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[17\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.516      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[18\]~17\|datad " "    13.516      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[18\]~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.641      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[18\]~17\|combout " "    13.641      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[18\]~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.896      0.255 FF    IC  g_ALU\|c_carryAdder\|w_C\[19\]~18\|datac " "    13.896      0.255 FF    IC  g_ALU\|c_carryAdder\|w_C\[19\]~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.177      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[19\]~18\|combout " "    14.177      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[19\]~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.427      0.250 FF    IC  g_ALU\|c_carryAdder\|w_C\[20\]~19\|datad " "    14.427      0.250 FF    IC  g_ALU\|c_carryAdder\|w_C\[20\]~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.552      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[20\]~19\|combout " "    14.552      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[20\]~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.801      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[21\]~20\|datad " "    14.801      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[21\]~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.926      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[21\]~20\|combout " "    14.926      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[21\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.176      0.250 FF    IC  g_ALU\|c_carryAdder\|w_C\[22\]~21\|datad " "    15.176      0.250 FF    IC  g_ALU\|c_carryAdder\|w_C\[22\]~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.301      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[22\]~21\|combout " "    15.301      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[22\]~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.550      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[23\]~22\|datad " "    15.550      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[23\]~22\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.675      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[23\]~22\|combout " "    15.675      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[23\]~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.930      0.255 FF    IC  g_ALU\|c_carryAdder\|w_C\[24\]~23\|datac " "    15.930      0.255 FF    IC  g_ALU\|c_carryAdder\|w_C\[24\]~23\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.211      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[24\]~23\|combout " "    16.211      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[24\]~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.464      0.253 FF    IC  g_ALU\|c_carryAdder\|w_C\[25\]~24\|datad " "    16.464      0.253 FF    IC  g_ALU\|c_carryAdder\|w_C\[25\]~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.589      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[25\]~24\|combout " "    16.589      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[25\]~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.838      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[26\]~25\|datad " "    16.838      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[26\]~25\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.963      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[26\]~25\|combout " "    16.963      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[26\]~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.218      0.255 FF    IC  g_ALU\|c_carryAdder\|w_C\[27\]~26\|datac " "    17.218      0.255 FF    IC  g_ALU\|c_carryAdder\|w_C\[27\]~26\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.499      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[27\]~26\|combout " "    17.499      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[27\]~26\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.748      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[28\]~27\|datad " "    17.748      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[28\]~27\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.873      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[28\]~27\|combout " "    17.873      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[28\]~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.124      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[29\]~28\|datad " "    18.124      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[29\]~28\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.249      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[29\]~28\|combout " "    18.249      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[29\]~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.637      0.388 FF    IC  g_ALU\|c_carryAdder\|w_C\[30\]~29\|datac " "    18.637      0.388 FF    IC  g_ALU\|c_carryAdder\|w_C\[30\]~29\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.918      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[30\]~29\|combout " "    18.918      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[30\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.158      0.240 FF    IC  g_ALU\|c_carryAdder\|w_C\[31\]~30\|datad " "    19.158      0.240 FF    IC  g_ALU\|c_carryAdder\|w_C\[31\]~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.283      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[31\]~30\|combout " "    19.283      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[31\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.511      0.228 FF    IC  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~3\|datad " "    19.511      0.228 FF    IC  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.661      0.150 FR  CELL  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~3\|combout " "    19.661      0.150 FR  CELL  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.865      0.204 RR    IC  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|datad " "    19.865      0.204 RR    IC  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.020      0.155 RR  CELL  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|combout " "    20.020      0.155 RR  CELL  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.020      0.000 RR    IC  EXMEM_Pipeline_Red\|\\G_NBit_RegALU:31:REGI\|s_Q\|d " "    20.020      0.000 RR    IC  EXMEM_Pipeline_Red\|\\G_NBit_RegALU:31:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.107      0.087 RR  CELL  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q " "    20.107      0.087 RR  CELL  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.972      2.972  R        clock network delay " "    22.972      2.972  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.004      0.032           clock pessimism removed " "    23.004      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.984     -0.020           clock uncertainty " "    22.984     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.002      0.018     uTsu  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q " "    23.002      0.018     uTsu  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.107 " "Data Arrival Time  :    20.107" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.002 " "Data Required Time :    23.002" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.895  " "Slack              :     2.895 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967562 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010967562 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010967567 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.353  " "Path #1: Hold slack is 0.353 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:27:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:27:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.967      2.967  R        clock network delay " "     2.967      2.967  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.199      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:27:REGI\|s_Q " "     3.199      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:27:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.199      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:27:REGI\|s_Q\|q " "     3.199      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:27:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.920      0.721 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a26\|portadatain\[1\] " "     3.920      0.721 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a26\|portadatain\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.992      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0 " "     3.992      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.449      3.449  R        clock network delay " "     3.449      3.449  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.417     -0.032           clock pessimism removed " "     3.417     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.417      0.000           clock uncertainty " "     3.417      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.639      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0 " "     3.639      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.992 " "Data Arrival Time  :     3.992" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.639 " "Data Required Time :     3.639" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.353  " "Slack              :     0.353 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010967567 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010967567 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731010967568 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731010967582 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731010967856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.507 " "Worst-case setup slack is 4.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.507               0.000 iCLK  " "    4.507               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731010967956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 iCLK  " "    0.348               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731010967961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731010967963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731010967964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.648 " "Worst-case minimum pulse width slack is 9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 iCLK  " "    9.648               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010967967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731010967967 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010968000 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010968000 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010968000 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010968000 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.814 ns " "Worst Case Available Settling Time: 36.814 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010968000 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010968000 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010968000 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.507 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.507" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010968007 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.507  " "Path #1: Setup slack is 4.507 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegB:0:REGI\|s_Q " "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegB:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q " "To Node      : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.790      2.790  R        clock network delay " "     2.790      2.790  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.003      0.213     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegB:0:REGI\|s_Q " "     3.003      0.213     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegB:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.003      0.000 RR  CELL  IDEX_Pipeline_Reg\|\\G_NBit_RegB:0:REGI\|s_Q\|q " "     3.003      0.000 RR  CELL  IDEX_Pipeline_Reg\|\\G_NBit_RegB:0:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.977      0.974 RR    IC  g_NBITMUX_ALUB\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~0\|datad " "     3.977      0.974 RR    IC  g_NBITMUX_ALUB\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.121      0.144 RR  CELL  g_NBITMUX_ALUB\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~0\|combout " "     4.121      0.144 RR  CELL  g_NBITMUX_ALUB\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.331      0.210 RR    IC  g_ALU\|c_carryAdder\|w_C\[2\]~0\|datad " "     4.331      0.210 RR    IC  g_ALU\|c_carryAdder\|w_C\[2\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.475      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[2\]~0\|combout " "     4.475      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[2\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.661      0.186 RR    IC  g_ALU\|c_carryAdder\|w_C\[2\]~1\|datad " "     4.661      0.186 RR    IC  g_ALU\|c_carryAdder\|w_C\[2\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.805      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[2\]~1\|combout " "     4.805      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.042      0.237 RR    IC  g_ALU\|c_carryAdder\|w_C\[3\]~2\|datab " "     5.042      0.237 RR    IC  g_ALU\|c_carryAdder\|w_C\[3\]~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.411      0.369 RR  CELL  g_ALU\|c_carryAdder\|w_C\[3\]~2\|combout " "     5.411      0.369 RR  CELL  g_ALU\|c_carryAdder\|w_C\[3\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.619      0.208 RR    IC  g_ALU\|c_carryAdder\|w_C\[4\]~3\|datad " "     5.619      0.208 RR    IC  g_ALU\|c_carryAdder\|w_C\[4\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.763      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[4\]~3\|combout " "     5.763      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[4\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.973      0.210 RR    IC  g_ALU\|c_carryAdder\|w_C\[5\]~4\|datad " "     5.973      0.210 RR    IC  g_ALU\|c_carryAdder\|w_C\[5\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.117      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[5\]~4\|combout " "     6.117      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[5\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.326      0.209 RR    IC  g_ALU\|c_carryAdder\|w_C\[6\]~5\|datad " "     6.326      0.209 RR    IC  g_ALU\|c_carryAdder\|w_C\[6\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.470      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[6\]~5\|combout " "     6.470      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[6\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.678      0.208 RR    IC  g_ALU\|c_carryAdder\|w_C\[7\]~6\|datad " "     6.678      0.208 RR    IC  g_ALU\|c_carryAdder\|w_C\[7\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.822      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[7\]~6\|combout " "     6.822      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[7\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.029      0.207 RR    IC  g_ALU\|c_carryAdder\|w_C\[8\]~7\|datac " "     7.029      0.207 RR    IC  g_ALU\|c_carryAdder\|w_C\[8\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.294      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[8\]~7\|combout " "     7.294      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[8\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.502      0.208 RR    IC  g_ALU\|c_carryAdder\|w_C\[9\]~8\|datac " "     7.502      0.208 RR    IC  g_ALU\|c_carryAdder\|w_C\[9\]~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.767      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[9\]~8\|combout " "     7.767      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[9\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.973      0.206 RR    IC  g_ALU\|c_carryAdder\|w_C\[10\]~9\|datac " "     7.973      0.206 RR    IC  g_ALU\|c_carryAdder\|w_C\[10\]~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.238      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[10\]~9\|combout " "     8.238      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[10\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.477      0.239 RR    IC  g_ALU\|c_carryAdder\|w_C\[11\]~10\|datab " "     8.477      0.239 RR    IC  g_ALU\|c_carryAdder\|w_C\[11\]~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.846      0.369 RR  CELL  g_ALU\|c_carryAdder\|w_C\[11\]~10\|combout " "     8.846      0.369 RR  CELL  g_ALU\|c_carryAdder\|w_C\[11\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.053      0.207 RR    IC  g_ALU\|c_carryAdder\|w_C\[12\]~11\|datac " "     9.053      0.207 RR    IC  g_ALU\|c_carryAdder\|w_C\[12\]~11\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.318      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[12\]~11\|combout " "     9.318      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[12\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.528      0.210 RR    IC  g_ALU\|c_carryAdder\|w_C\[13\]~12\|datad " "     9.528      0.210 RR    IC  g_ALU\|c_carryAdder\|w_C\[13\]~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.672      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[13\]~12\|combout " "     9.672      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[13\]~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.912      0.240 RR    IC  g_ALU\|c_carryAdder\|w_C\[14\]~13\|dataa " "     9.912      0.240 RR    IC  g_ALU\|c_carryAdder\|w_C\[14\]~13\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.279      0.367 RR  CELL  g_ALU\|c_carryAdder\|w_C\[14\]~13\|combout " "    10.279      0.367 RR  CELL  g_ALU\|c_carryAdder\|w_C\[14\]~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.490      0.211 RR    IC  g_ALU\|c_carryAdder\|w_C\[15\]~14\|datad " "    10.490      0.211 RR    IC  g_ALU\|c_carryAdder\|w_C\[15\]~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.634      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[15\]~14\|combout " "    10.634      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[15\]~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.312      0.678 RR    IC  g_ALU\|c_carryAdder\|w_C\[16\]~15\|datad " "    11.312      0.678 RR    IC  g_ALU\|c_carryAdder\|w_C\[16\]~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.456      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[16\]~15\|combout " "    11.456      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[16\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.662      0.206 RR    IC  g_ALU\|c_carryAdder\|w_C\[17\]~16\|datac " "    11.662      0.206 RR    IC  g_ALU\|c_carryAdder\|w_C\[17\]~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.927      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[17\]~16\|combout " "    11.927      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[17\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.136      0.209 RR    IC  g_ALU\|c_carryAdder\|w_C\[18\]~17\|datad " "    12.136      0.209 RR    IC  g_ALU\|c_carryAdder\|w_C\[18\]~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.280      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[18\]~17\|combout " "    12.280      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[18\]~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.486      0.206 RR    IC  g_ALU\|c_carryAdder\|w_C\[19\]~18\|datac " "    12.486      0.206 RR    IC  g_ALU\|c_carryAdder\|w_C\[19\]~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.751      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[19\]~18\|combout " "    12.751      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[19\]~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.961      0.210 RR    IC  g_ALU\|c_carryAdder\|w_C\[20\]~19\|datad " "    12.961      0.210 RR    IC  g_ALU\|c_carryAdder\|w_C\[20\]~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.105      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[20\]~19\|combout " "    13.105      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[20\]~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.314      0.209 RR    IC  g_ALU\|c_carryAdder\|w_C\[21\]~20\|datad " "    13.314      0.209 RR    IC  g_ALU\|c_carryAdder\|w_C\[21\]~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.458      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[21\]~20\|combout " "    13.458      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[21\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.667      0.209 RR    IC  g_ALU\|c_carryAdder\|w_C\[22\]~21\|datad " "    13.667      0.209 RR    IC  g_ALU\|c_carryAdder\|w_C\[22\]~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.811      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[22\]~21\|combout " "    13.811      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[22\]~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.020      0.209 RR    IC  g_ALU\|c_carryAdder\|w_C\[23\]~22\|datad " "    14.020      0.209 RR    IC  g_ALU\|c_carryAdder\|w_C\[23\]~22\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.164      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[23\]~22\|combout " "    14.164      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[23\]~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.370      0.206 RR    IC  g_ALU\|c_carryAdder\|w_C\[24\]~23\|datac " "    14.370      0.206 RR    IC  g_ALU\|c_carryAdder\|w_C\[24\]~23\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.635      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[24\]~23\|combout " "    14.635      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[24\]~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.847      0.212 RR    IC  g_ALU\|c_carryAdder\|w_C\[25\]~24\|datad " "    14.847      0.212 RR    IC  g_ALU\|c_carryAdder\|w_C\[25\]~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.991      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[25\]~24\|combout " "    14.991      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[25\]~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.199      0.208 RR    IC  g_ALU\|c_carryAdder\|w_C\[26\]~25\|datad " "    15.199      0.208 RR    IC  g_ALU\|c_carryAdder\|w_C\[26\]~25\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.343      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[26\]~25\|combout " "    15.343      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[26\]~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.549      0.206 RR    IC  g_ALU\|c_carryAdder\|w_C\[27\]~26\|datac " "    15.549      0.206 RR    IC  g_ALU\|c_carryAdder\|w_C\[27\]~26\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.814      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[27\]~26\|combout " "    15.814      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[27\]~26\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.023      0.209 RR    IC  g_ALU\|c_carryAdder\|w_C\[28\]~27\|datad " "    16.023      0.209 RR    IC  g_ALU\|c_carryAdder\|w_C\[28\]~27\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.167      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[28\]~27\|combout " "    16.167      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[28\]~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.377      0.210 RR    IC  g_ALU\|c_carryAdder\|w_C\[29\]~28\|datad " "    16.377      0.210 RR    IC  g_ALU\|c_carryAdder\|w_C\[29\]~28\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.521      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[29\]~28\|combout " "    16.521      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[29\]~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.871      0.350 RR    IC  g_ALU\|c_carryAdder\|w_C\[30\]~29\|datac " "    16.871      0.350 RR    IC  g_ALU\|c_carryAdder\|w_C\[30\]~29\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.136      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[30\]~29\|combout " "    17.136      0.265 RR  CELL  g_ALU\|c_carryAdder\|w_C\[30\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.332      0.196 RR    IC  g_ALU\|c_carryAdder\|w_C\[31\]~30\|datad " "    17.332      0.196 RR    IC  g_ALU\|c_carryAdder\|w_C\[31\]~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.476      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[31\]~30\|combout " "    17.476      0.144 RR  CELL  g_ALU\|c_carryAdder\|w_C\[31\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.665      0.189 RR    IC  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~3\|datad " "    17.665      0.189 RR    IC  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.809      0.144 RR  CELL  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~3\|combout " "    17.809      0.144 RR  CELL  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.997      0.188 RR    IC  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|datad " "    17.997      0.188 RR    IC  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.141      0.144 RR  CELL  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|combout " "    18.141      0.144 RR  CELL  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.141      0.000 RR    IC  EXMEM_Pipeline_Red\|\\G_NBit_RegALU:31:REGI\|s_Q\|d " "    18.141      0.000 RR    IC  EXMEM_Pipeline_Red\|\\G_NBit_RegALU:31:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.221      0.080 RR  CELL  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q " "    18.221      0.080 RR  CELL  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.701      2.701  R        clock network delay " "    22.701      2.701  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.729      0.028           clock pessimism removed " "    22.729      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.709     -0.020           clock uncertainty " "    22.709     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.728      0.019     uTsu  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q " "    22.728      0.019     uTsu  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.221 " "Data Arrival Time  :    18.221" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.728 " "Data Required Time :    22.728" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.507  " "Slack              :     4.507 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968007 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010968007 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.348 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.348" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010968012 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.348  " "Path #1: Hold slack is 0.348 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:27:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:27:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.697      2.697  R        clock network delay " "     2.697      2.697  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.910      0.213     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:27:REGI\|s_Q " "     2.910      0.213     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:27:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.910      0.000 FF  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:27:REGI\|s_Q\|q " "     2.910      0.000 FF  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:27:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.570      0.660 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a26\|portadatain\[1\] " "     3.570      0.660 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a26\|portadatain\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.649      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0 " "     3.649      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.128      3.128  R        clock network delay " "     3.128      3.128  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100     -0.028           clock pessimism removed " "     3.100     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100      0.000           clock uncertainty " "     3.100      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.301      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0 " "     3.301      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.649 " "Data Arrival Time  :     3.649" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.301 " "Data Required Time :     3.301" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.348  " "Slack              :     0.348 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968012 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010968012 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731010968013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.661 " "Worst-case setup slack is 11.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010968097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010968097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.661               0.000 iCLK  " "   11.661               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010968097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731010968097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010968102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010968102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 iCLK  " "    0.141               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010968102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731010968102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731010968105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731010968107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.372 " "Worst-case minimum pulse width slack is 9.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010968109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010968109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372               0.000 iCLK  " "    9.372               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731010968109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731010968109 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010968142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010968142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010968142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010968142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.252 ns " "Worst Case Available Settling Time: 38.252 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010968142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731010968142 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010968142 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.661 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.661" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010968149 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.661  " "Path #1: Setup slack is 11.661 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegAluCtrl:0:REGI\|s_Q " "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegAluCtrl:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q " "To Node      : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.657      1.657  R        clock network delay " "     1.657      1.657  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.762      0.105     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegAluCtrl:0:REGI\|s_Q " "     1.762      0.105     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegAluCtrl:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.762      0.000 FF  CELL  IDEX_Pipeline_Reg\|\\G_NBit_RegAluCtrl:0:REGI\|s_Q\|q " "     1.762      0.000 FF  CELL  IDEX_Pipeline_Reg\|\\G_NBit_RegAluCtrl:0:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.201      0.439 FF    IC  g_ALU\|c_carryAdder\|m_mux2t1\|\\G_NBit_MUX:1:MUXI\|g_Or\|o_F~0\|datac " "     2.201      0.439 FF    IC  g_ALU\|c_carryAdder\|m_mux2t1\|\\G_NBit_MUX:1:MUXI\|g_Or\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.334      0.133 FF  CELL  g_ALU\|c_carryAdder\|m_mux2t1\|\\G_NBit_MUX:1:MUXI\|g_Or\|o_F~0\|combout " "     2.334      0.133 FF  CELL  g_ALU\|c_carryAdder\|m_mux2t1\|\\G_NBit_MUX:1:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.558      0.224 FF    IC  g_ALU\|c_carryAdder\|w_C\[2\]~1\|dataa " "     2.558      0.224 FF    IC  g_ALU\|c_carryAdder\|w_C\[2\]~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.762      0.204 FF  CELL  g_ALU\|c_carryAdder\|w_C\[2\]~1\|combout " "     2.762      0.204 FF  CELL  g_ALU\|c_carryAdder\|w_C\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.904      0.142 FF    IC  g_ALU\|c_carryAdder\|w_C\[3\]~2\|datab " "     2.904      0.142 FF    IC  g_ALU\|c_carryAdder\|w_C\[3\]~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.111      0.207 FF  CELL  g_ALU\|c_carryAdder\|w_C\[3\]~2\|combout " "     3.111      0.207 FF  CELL  g_ALU\|c_carryAdder\|w_C\[3\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.229      0.118 FF    IC  g_ALU\|c_carryAdder\|w_C\[4\]~3\|datad " "     3.229      0.118 FF    IC  g_ALU\|c_carryAdder\|w_C\[4\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.292      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[4\]~3\|combout " "     3.292      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[4\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.413      0.121 FF    IC  g_ALU\|c_carryAdder\|w_C\[5\]~4\|datad " "     3.413      0.121 FF    IC  g_ALU\|c_carryAdder\|w_C\[5\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.476      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[5\]~4\|combout " "     3.476      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[5\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.595      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[6\]~5\|datad " "     3.595      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[6\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.658      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[6\]~5\|combout " "     3.658      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[6\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.777      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[7\]~6\|datad " "     3.777      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[7\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.840      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[7\]~6\|combout " "     3.840      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[7\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.964      0.124 FF    IC  g_ALU\|c_carryAdder\|w_C\[8\]~7\|datac " "     3.964      0.124 FF    IC  g_ALU\|c_carryAdder\|w_C\[8\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.097      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[8\]~7\|combout " "     4.097      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[8\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.221      0.124 FF    IC  g_ALU\|c_carryAdder\|w_C\[9\]~8\|datac " "     4.221      0.124 FF    IC  g_ALU\|c_carryAdder\|w_C\[9\]~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.354      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[9\]~8\|combout " "     4.354      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[9\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.476      0.122 FF    IC  g_ALU\|c_carryAdder\|w_C\[10\]~9\|datac " "     4.476      0.122 FF    IC  g_ALU\|c_carryAdder\|w_C\[10\]~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.609      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[10\]~9\|combout " "     4.609      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[10\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.752      0.143 FF    IC  g_ALU\|c_carryAdder\|w_C\[11\]~10\|datab " "     4.752      0.143 FF    IC  g_ALU\|c_carryAdder\|w_C\[11\]~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.959      0.207 FF  CELL  g_ALU\|c_carryAdder\|w_C\[11\]~10\|combout " "     4.959      0.207 FF  CELL  g_ALU\|c_carryAdder\|w_C\[11\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.082      0.123 FF    IC  g_ALU\|c_carryAdder\|w_C\[12\]~11\|datac " "     5.082      0.123 FF    IC  g_ALU\|c_carryAdder\|w_C\[12\]~11\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.215      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[12\]~11\|combout " "     5.215      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[12\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.336      0.121 FF    IC  g_ALU\|c_carryAdder\|w_C\[13\]~12\|datad " "     5.336      0.121 FF    IC  g_ALU\|c_carryAdder\|w_C\[13\]~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.399      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[13\]~12\|combout " "     5.399      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[13\]~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.544      0.145 FF    IC  g_ALU\|c_carryAdder\|w_C\[14\]~13\|dataa " "     5.544      0.145 FF    IC  g_ALU\|c_carryAdder\|w_C\[14\]~13\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.748      0.204 FF  CELL  g_ALU\|c_carryAdder\|w_C\[14\]~13\|combout " "     5.748      0.204 FF  CELL  g_ALU\|c_carryAdder\|w_C\[14\]~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.869      0.121 FF    IC  g_ALU\|c_carryAdder\|w_C\[15\]~14\|datad " "     5.869      0.121 FF    IC  g_ALU\|c_carryAdder\|w_C\[15\]~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.932      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[15\]~14\|combout " "     5.932      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[15\]~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.314      0.382 FF    IC  g_ALU\|c_carryAdder\|w_C\[16\]~15\|datad " "     6.314      0.382 FF    IC  g_ALU\|c_carryAdder\|w_C\[16\]~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.377      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[16\]~15\|combout " "     6.377      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[16\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.499      0.122 FF    IC  g_ALU\|c_carryAdder\|w_C\[17\]~16\|datac " "     6.499      0.122 FF    IC  g_ALU\|c_carryAdder\|w_C\[17\]~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.632      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[17\]~16\|combout " "     6.632      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[17\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.751      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[18\]~17\|datad " "     6.751      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[18\]~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.814      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[18\]~17\|combout " "     6.814      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[18\]~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.937      0.123 FF    IC  g_ALU\|c_carryAdder\|w_C\[19\]~18\|datac " "     6.937      0.123 FF    IC  g_ALU\|c_carryAdder\|w_C\[19\]~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.070      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[19\]~18\|combout " "     7.070      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[19\]~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.189      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[20\]~19\|datad " "     7.189      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[20\]~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.252      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[20\]~19\|combout " "     7.252      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[20\]~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.370      0.118 FF    IC  g_ALU\|c_carryAdder\|w_C\[21\]~20\|datad " "     7.370      0.118 FF    IC  g_ALU\|c_carryAdder\|w_C\[21\]~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.433      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[21\]~20\|combout " "     7.433      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[21\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.552      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[22\]~21\|datad " "     7.552      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[22\]~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.615      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[22\]~21\|combout " "     7.615      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[22\]~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.734      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[23\]~22\|datad " "     7.734      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[23\]~22\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.797      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[23\]~22\|combout " "     7.797      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[23\]~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.919      0.122 FF    IC  g_ALU\|c_carryAdder\|w_C\[24\]~23\|datac " "     7.919      0.122 FF    IC  g_ALU\|c_carryAdder\|w_C\[24\]~23\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.052      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[24\]~23\|combout " "     8.052      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[24\]~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.175      0.123 FF    IC  g_ALU\|c_carryAdder\|w_C\[25\]~24\|datad " "     8.175      0.123 FF    IC  g_ALU\|c_carryAdder\|w_C\[25\]~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.238      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[25\]~24\|combout " "     8.238      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[25\]~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.357      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[26\]~25\|datad " "     8.357      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[26\]~25\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.420      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[26\]~25\|combout " "     8.420      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[26\]~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.541      0.121 FF    IC  g_ALU\|c_carryAdder\|w_C\[27\]~26\|datac " "     8.541      0.121 FF    IC  g_ALU\|c_carryAdder\|w_C\[27\]~26\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.674      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[27\]~26\|combout " "     8.674      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[27\]~26\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.793      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[28\]~27\|datad " "     8.793      0.119 FF    IC  g_ALU\|c_carryAdder\|w_C\[28\]~27\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.856      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[28\]~27\|combout " "     8.856      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[28\]~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.977      0.121 FF    IC  g_ALU\|c_carryAdder\|w_C\[29\]~28\|datad " "     8.977      0.121 FF    IC  g_ALU\|c_carryAdder\|w_C\[29\]~28\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.040      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[29\]~28\|combout " "     9.040      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[29\]~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.235      0.195 FF    IC  g_ALU\|c_carryAdder\|w_C\[30\]~29\|datac " "     9.235      0.195 FF    IC  g_ALU\|c_carryAdder\|w_C\[30\]~29\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.368      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[30\]~29\|combout " "     9.368      0.133 FF  CELL  g_ALU\|c_carryAdder\|w_C\[30\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.484      0.116 FF    IC  g_ALU\|c_carryAdder\|w_C\[31\]~30\|datad " "     9.484      0.116 FF    IC  g_ALU\|c_carryAdder\|w_C\[31\]~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.547      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[31\]~30\|combout " "     9.547      0.063 FF  CELL  g_ALU\|c_carryAdder\|w_C\[31\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.656      0.109 FF    IC  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~3\|datad " "     9.656      0.109 FF    IC  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.719      0.063 FF  CELL  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~3\|combout " "     9.719      0.063 FF  CELL  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.827      0.108 FF    IC  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|datad " "     9.827      0.108 FF    IC  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.890      0.063 FF  CELL  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|combout " "     9.890      0.063 FF  CELL  g_ALU\|a_aluOutMux\|MUX7\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.890      0.000 FF    IC  EXMEM_Pipeline_Red\|\\G_NBit_RegALU:31:REGI\|s_Q\|d " "     9.890      0.000 FF    IC  EXMEM_Pipeline_Red\|\\G_NBit_RegALU:31:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.940      0.050 FF  CELL  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q " "     9.940      0.050 FF  CELL  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.594      1.594  R        clock network delay " "    21.594      1.594  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.614      0.020           clock pessimism removed " "    21.614      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.594     -0.020           clock uncertainty " "    21.594     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.601      0.007     uTsu  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q " "    21.601      0.007     uTsu  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.940 " "Data Arrival Time  :     9.940" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.601 " "Data Required Time :    21.601" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.661  " "Slack              :    11.661 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968149 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010968149 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.141 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.141" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010968155 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.141  " "Path #1: Hold slack is 0.141 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:27:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:27:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.590      1.590  R        clock network delay " "     1.590      1.590  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.695      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:27:REGI\|s_Q " "     1.695      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:27:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.695      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:27:REGI\|s_Q\|q " "     1.695      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:27:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.031      0.336 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a26\|portadatain\[1\] " "     2.031      0.336 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a26\|portadatain\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.067      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0 " "     2.067      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.842      1.842  R        clock network delay " "     1.842      1.842  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.822     -0.020           clock pessimism removed " "     1.822     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.822      0.000           clock uncertainty " "     1.822      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.926      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0 " "     1.926      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.067 " "Data Arrival Time  :     2.067" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.926 " "Data Required Time :     1.926" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.141  " "Slack              :     0.141 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731010968155 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731010968155 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731010968386 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731010968391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731010968439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  7 14:22:48 2024 " "Processing ended: Thu Nov  7 14:22:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731010968439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731010968439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731010968439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731010968439 ""}
