{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "8a140809",
   "metadata": {},
   "outputs": [],
   "source": [
    "import glob\n",
    "platform = glob.glob(\"/opt/xilinx/platforms/*/*.xpfm\")[0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "623006e3",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Option Map File Used: '/eda2/Xilinx/Vitis/2021.1/data/vitis/vpp/optMap.xml'\n",
      "\n",
      "****** v++ v2021.1 (64-bit)\n",
      "  **** SW Build 3246112 on 2021-06-09-14:19:56\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "Option Map File Used: '/eda2/Xilinx/Vitis/2021.1/data/vitis/vpp/optMap.xml'\n",
      "\n",
      "****** v++ v2021.1 (64-bit)\n",
      "  **** SW Build 3246112 on 2021-06-09-14:19:56\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:\n",
      "\tReports: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/inference\n",
      "\tLog files: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/logs/inference\n",
      "INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:\n",
      "\tReports: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/inference\n",
      "\tLog files: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/logs/inference\n",
      "Running Dispatch Server on port: 41562\n",
      "Running Dispatch Server on port: 41562\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xo.compile_summary, at Tue Dec 14 02:12:48 2021\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xo.compile_summary, at Tue Dec 14 02:12:48 2021\n",
      "INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Dec 14 02:12:48 2021\n",
      "INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Dec 14 02:12:48 2021\n",
      "Running Rule Check Server on port:39848\n",
      "INFO: [v++ 60-1315] Creating rulecheck session with output '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/inference/v++_compile_inference_guidance.html', at Tue Dec 14 02:12:49 2021\n",
      "Running Rule Check Server on port:39848\n",
      "INFO: [v++ 60-1315] Creating rulecheck session with output '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/inference/v++_compile_inference_guidance.html', at Tue Dec 14 02:12:49 2021\n",
      "INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm\n",
      "INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'\n",
      "INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm\n",
      "INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'\n",
      "INFO: [v++ 74-78] Compiler Version string: 2021.1\n",
      "INFO: [v++ 74-78] Compiler Version string: 2021.1\n",
      "INFO: [v++ 60-1302] Platform 'xilinx_u50_gen3x16_xdma_201920_3.xpfm' has been explicitly enabled for this release.\n",
      "INFO: [v++ 60-1302] Platform 'xilinx_u50_gen3x16_xdma_201920_3.xpfm' has been explicitly enabled for this release.\n",
      "INFO: [v++ 60-585] Compiling for hardware target\n",
      "INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3\n",
      "INFO: [v++ 60-242] Creating kernel: 'inference'\n",
      "INFO: [v++ 60-585] Compiling for hardware target\n",
      "INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3\n",
      "INFO: [v++ 60-242] Creating kernel: 'inference'\n",
      "\n",
      "===>The following messages were generated while  performing high-level synthesis for kernel: inference Log file: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/inference/inference/vitis_hls.log :\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_11_1'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3'.\n",
      "WARNING: [v++ 200-885] The II Violation in module 'conv' (loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3'): Unable to schedule 'load' operation ('x_load_33') on array 'x' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'x'.\n",
      "Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\n",
      "WARNING: [v++ 200-885] The II Violation in module 'conv' (loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3'): Unable to schedule 'load' operation ('x_load_37') on array 'x' due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array 'x'.\n",
      "Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 40, loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'.\n",
      "WARNING: [v++ 200-885] The II Violation in module 'pooling' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule 'load' operation ('x_load_10', /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/pooling.h:19) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.\n",
      "Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.\n",
      "WARNING: [v++ 200-885] The II Violation in module 'conv1_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to schedule 'load' operation ('r.V') on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.\n",
      "Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'.\n",
      "WARNING: [v++ 200-885] The II Violation in module 'pooling1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule 'load' operation ('x_load_7', /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/pooling1.h:19) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.\n",
      "Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'.\n",
      "WARNING: [v++ 200-885] The II Violation in module 'pooling2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule 'load' operation ('x_load_4', /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/pooling2.h:19) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.\n",
      "Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'.\n",
      "WARNING: [v++ 200-885] The II Violation in module 'pooling3' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule 'load' operation ('x_load_1', /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/pooling3.h:19) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.\n",
      "Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_2'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_17_2'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_16_2'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_12_1_VITIS_LOOP_16_2'\n",
      "INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [v++ 200-789] **** Estimated Fmax: 275.00 MHz\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "===>The following messages were generated while  performing high-level synthesis for kernel: inference Log file: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/inference/inference/vitis_hls.log :\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_11_1'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3'.\n",
      "WARNING: [v++ 200-885] The II Violation in module 'conv' (loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3'): Unable to schedule 'load' operation ('x_load_33') on array 'x' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'x'.\n",
      "Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\n",
      "WARNING: [v++ 200-885] The II Violation in module 'conv' (loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3'): Unable to schedule 'load' operation ('x_load_37') on array 'x' due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array 'x'.\n",
      "Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 40, loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'.\n",
      "WARNING: [v++ 200-885] The II Violation in module 'pooling' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule 'load' operation ('x_load_10', /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/pooling.h:19) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.\n",
      "Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.\n",
      "WARNING: [v++ 200-885] The II Violation in module 'conv1_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6' (loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'): Unable to schedule 'load' operation ('r.V') on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.\n",
      "Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'.\n",
      "WARNING: [v++ 200-885] The II Violation in module 'pooling1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule 'load' operation ('x_load_7', /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/pooling1.h:19) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.\n",
      "Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'.\n",
      "WARNING: [v++ 200-885] The II Violation in module 'pooling2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule 'load' operation ('x_load_4', /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/pooling2.h:19) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.\n",
      "Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_17_4_VITIS_LOOP_18_5_VITIS_LOOP_19_6'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'.\n",
      "WARNING: [v++ 200-885] The II Violation in module 'pooling3' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule 'load' operation ('x_load_1', /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/pooling3.h:19) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.\n",
      "Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_2'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_17_2'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'\n",
      "INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_16_2'.\n",
      "INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_12_1_VITIS_LOOP_16_2'\n",
      "INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [v++ 200-789] **** Estimated Fmax: 275.00 MHz\n",
      "INFO: [v++ 60-594] Finished kernel compilation\n",
      "INFO: [v++ 60-594] Finished kernel compilation\n",
      "INFO: [v++ 60-244] Generating system estimate report...\n",
      "INFO: [v++ 60-1092] Generated system estimate report: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/inference/system_estimate_inference.xtxt\n",
      "INFO: [v++ 60-244] Generating system estimate report...\n",
      "INFO: [v++ 60-1092] Generated system estimate report: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/inference/system_estimate_inference.xtxt\n",
      "INFO: [v++ 60-586] Created inference.xo\n",
      "INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. \n",
      "    vitis_analyzer /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xo.compile_summary \n",
      "INFO: [v++ 60-586] Created inference.xo\n",
      "INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. \n",
      "    vitis_analyzer /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xo.compile_summary \n",
      "INFO: [v++ 60-791] Total elapsed time: 0h 12m 26s\n",
      "INFO: [v++ 60-791] Total elapsed time: 0h 12m 26s\n",
      "INFO: [v++ 60-1653] Closing dispatch client.\n",
      "INFO: [v++ 60-1653] Closing dispatch client.\n"
     ]
    }
   ],
   "source": [
    "!v++ -c inference.cpp -t hw --kernel inference -f $platform -o inference.xo "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "4460f9dc",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Option Map File Used: '/eda2/Xilinx/Vitis/2021.1/data/vitis/vpp/optMap.xml'\n",
      "\n",
      "****** v++ v2021.1 (64-bit)\n",
      "  **** SW Build 3246112 on 2021-06-09-14:19:56\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "Option Map File Used: '/eda2/Xilinx/Vitis/2021.1/data/vitis/vpp/optMap.xml'\n",
      "\n",
      "****** v++ v2021.1 (64-bit)\n",
      "  **** SW Build 3246112 on 2021-06-09-14:19:56\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:\n",
      "\tReports: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/link\n",
      "\tLog files: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/logs/link\n",
      "INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:\n",
      "\tReports: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/link\n",
      "\tLog files: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/logs/link\n",
      "Running Dispatch Server on port: 34278\n",
      "Running Dispatch Server on port: 34278\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xclbin.link_summary, at Tue Dec 14 02:25:18 2021\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xclbin.link_summary, at Tue Dec 14 02:25:18 2021\n",
      "INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Dec 14 02:25:18 2021\n",
      "INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Dec 14 02:25:18 2021\n",
      "Running Rule Check Server on port:34567\n",
      "INFO: [v++ 60-1315] Creating rulecheck session with output '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/link/v++_link_inference_guidance.html', at Tue Dec 14 02:25:20 2021\n",
      "INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm\n",
      "INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'\n",
      "Running Rule Check Server on port:34567\n",
      "INFO: [v++ 60-1315] Creating rulecheck session with output '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/link/v++_link_inference_guidance.html', at Tue Dec 14 02:25:20 2021\n",
      "INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm\n",
      "INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'\n",
      "INFO: [v++ 74-78] Compiler Version string: 2021.1\n",
      "INFO: [v++ 74-78] Compiler Version string: 2021.1\n",
      "INFO: [v++ 60-1302] Platform 'xilinx_u50_gen3x16_xdma_201920_3.xpfm' has been explicitly enabled for this release.\n",
      "INFO: [v++ 60-1302] Platform 'xilinx_u50_gen3x16_xdma_201920_3.xpfm' has been explicitly enabled for this release.\n",
      "INFO: [v++ 60-629] Linking for hardware target\n",
      "INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3\n",
      "INFO: [v++ 60-629] Linking for hardware target\n",
      "INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3\n",
      "INFO: [v++ 60-1332] Run 'run_link' status: Not started\n",
      "INFO: [v++ 60-1443] [02:25:27] Run run_link: Step system_link: Started\n",
      "INFO: [v++ 60-1453] Command Line: system_link --xo /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xo --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int --temp_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link\n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "INFO: [v++ 60-1332] Run 'run_link' status: Not started\n",
      "INFO: [v++ 60-1443] [02:25:27] Run run_link: Step system_link: Started\n",
      "INFO: [v++ 60-1453] Command Line: system_link --xo /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xo --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int --temp_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link\n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Tue Dec 14 02:25:29 2021\n",
      "INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Tue Dec 14 02:25:29 2021\n",
      "INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xo\n",
      "INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xo\n",
      "INFO: [SYSTEM_LINK 82-53] Creating IP database /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml\n",
      "INFO: [SYSTEM_LINK 82-38] [02:25:35] build_xd_ip_db started: /eda2/Xilinx/Vitis/2021.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/iprepo/xilinx_com_hls_inference_1_0,inference -o /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml\n",
      "INFO: [SYSTEM_LINK 82-53] Creating IP database /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml\n",
      "INFO: [SYSTEM_LINK 82-38] [02:25:35] build_xd_ip_db started: /eda2/Xilinx/Vitis/2021.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/iprepo/xilinx_com_hls_inference_1_0,inference -o /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml\n",
      "INFO: [SYSTEM_LINK 82-37] [02:25:42] build_xd_ip_db finished successfully\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1984.699 ; gain = 0.000 ; free physical = 59114 ; free virtual = 79358\n",
      "INFO: [SYSTEM_LINK 82-51] Create system connectivity graph\n",
      "INFO: [SYSTEM_LINK 82-37] [02:25:42] build_xd_ip_db finished successfully\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1984.699 ; gain = 0.000 ; free physical = 59114 ; free virtual = 79358\n",
      "INFO: [SYSTEM_LINK 82-51] Create system connectivity graph\n",
      "INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml\n",
      "INFO: [SYSTEM_LINK 82-38] [02:25:42] cfgen started: /eda2/Xilinx/Vitis/2021.1/bin/cfgen -dmclkid 0 -r /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml\n",
      "INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml\n",
      "INFO: [SYSTEM_LINK 82-38] [02:25:42] cfgen started: /eda2/Xilinx/Vitis/2021.1/bin/cfgen -dmclkid 0 -r /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml\n",
      "INFO: [CFGEN 83-0] Kernel Specs: \n",
      "INFO: [CFGEN 83-0]   kernel: inference, num: 1  {inference_1}\n",
      "INFO: [CFGEN 83-0] Kernel Specs: \n",
      "INFO: [CFGEN 83-0]   kernel: inference, num: 1  {inference_1}\n",
      "INFO: [CFGEN 83-2226] Inferring mapping for argument inference_1.x to HBM[0]\n",
      "INFO: [CFGEN 83-2226] Inferring mapping for argument inference_1.y to HBM[0]\n",
      "INFO: [CFGEN 83-2226] Inferring mapping for argument inference_1.x to HBM[0]\n",
      "INFO: [CFGEN 83-2226] Inferring mapping for argument inference_1.y to HBM[0]\n",
      "INFO: [SYSTEM_LINK 82-37] [02:25:46] cfgen finished successfully\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1984.699 ; gain = 0.000 ; free physical = 59113 ; free virtual = 79358\n",
      "INFO: [SYSTEM_LINK 82-52] Create top-level block diagram\n",
      "INFO: [SYSTEM_LINK 82-38] [02:25:46] cf2bd started: /eda2/Xilinx/Vitis/2021.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/_sysl/.xsd --temp_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link --output_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int --target_bd ulp.bd\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SYSTEM_LINK 82-37] [02:25:46] cfgen finished successfully\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1984.699 ; gain = 0.000 ; free physical = 59113 ; free virtual = 79358\n",
      "INFO: [SYSTEM_LINK 82-52] Create top-level block diagram\n",
      "INFO: [SYSTEM_LINK 82-38] [02:25:46] cf2bd started: /eda2/Xilinx/Vitis/2021.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/_sysl/.xsd --temp_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link --output_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int --target_bd ulp.bd\n",
      "INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml\n",
      "INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml\n",
      "INFO: [CF2BD 82-28] cf2xd finished successfully\n",
      "INFO: [CF2BD 82-28] cf2xd finished successfully\n",
      "INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/_sysl/.xsd\n",
      "INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/sys_link/_sysl/.xsd\n",
      "INFO: [CF2BD 82-28] cf_xsd finished successfully\n",
      "INFO: [CF2BD 82-28] cf_xsd finished successfully\n",
      "INFO: [SYSTEM_LINK 82-37] [02:25:49] cf2bd finished successfully\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1984.699 ; gain = 0.000 ; free physical = 59104 ; free virtual = 79355\n",
      "INFO: [SYSTEM_LINK 82-37] [02:25:49] cf2bd finished successfully\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1984.699 ; gain = 0.000 ; free physical = 59104 ; free virtual = 79355\n",
      "INFO: [v++ 60-1441] [02:25:49] Run run_link: Step system_link: Completed\n",
      "Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 59158 ; free virtual = 79404\n",
      "INFO: [v++ 60-1443] [02:25:49] Run run_link: Step cf2sw: Started\n",
      "INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/sdsl.dat -rtd /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/cf2sw.rtd -nofilter /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/cf2sw_full.rtd -xclbin /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/xclbin_orig.xml -o /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/xclbin_orig.1.xml\n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [02:25:49] Run run_link: Step system_link: Completed\n",
      "Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 59158 ; free virtual = 79404\n",
      "INFO: [v++ 60-1443] [02:25:49] Run run_link: Step cf2sw: Started\n",
      "INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/sdsl.dat -rtd /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/cf2sw.rtd -nofilter /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/cf2sw_full.rtd -xclbin /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/xclbin_orig.xml -o /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/xclbin_orig.1.xml\n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [02:25:52] Run run_link: Step cf2sw: Completed\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 59159 ; free virtual = 79407\n",
      "INFO: [v++ 60-1441] [02:25:52] Run run_link: Step cf2sw: Completed\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 59159 ; free virtual = 79407\n",
      "INFO: [v++ 60-1443] [02:25:58] Run run_link: Step rtd2_system_diagram: Started\n",
      "INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram\n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "INFO: [v++ 60-1443] [02:25:58] Run run_link: Step rtd2_system_diagram: Started\n",
      "INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram\n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [02:25:59] Run run_link: Step rtd2_system_diagram: Completed\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 59148 ; free virtual = 79397\n",
      "INFO: [v++ 60-1443] [02:25:59] Run run_link: Step vpl: Started\n",
      "INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --remote_ip_cache /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/.ipcache --output_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int --log_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/logs/link --report_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/link --config /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/vplConfig.ini -k /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link --no-info --iprepo /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/xo/ip_repo/xilinx_com_hls_inference_1_0 --messageDb /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link/vpl.pb /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/dr.bd.tcl\n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [02:25:59] Run run_link: Step rtd2_system_diagram: Completed\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 59148 ; free virtual = 79397\n",
      "INFO: [v++ 60-1443] [02:25:59] Run run_link: Step vpl: Started\n",
      "INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --remote_ip_cache /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/.ipcache --output_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int --log_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/logs/link --report_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/link --config /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/vplConfig.ini -k /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link --no-info --iprepo /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/xo/ip_repo/xilinx_com_hls_inference_1_0 --messageDb /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link/vpl.pb /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/dr.bd.tcl\n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "\n",
      "****** vpl v2021.1 (64-bit)\n",
      "  **** SW Build 3246112 on 2021-06-09-14:19:56\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [VPL 60-839] Read in kernel information from file '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/kernel_info.dat'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** vpl v2021.1 (64-bit)\n",
      "  **** SW Build 3246112 on 2021-06-09-14:19:56\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [VPL 60-839] Read in kernel information from file '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/kernel_info.dat'.\n",
      "INFO: [VPL 74-78] Compiler Version string: 2021.1\n",
      "INFO: [VPL 74-78] Compiler Version string: 2021.1\n",
      "INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3\n",
      "INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3\n",
      "INFO: [VPL 60-1032] Extracting hardware platform to /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/vivado/vpl/.local/hw_platform\n",
      "INFO: [VPL 60-1032] Extracting hardware platform to /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/vivado/vpl/.local/hw_platform\n",
      "[02:27:10] Run vpl: Step create_project: Started\n",
      "Creating Vivado project.\n",
      "[02:27:13] Run vpl: Step create_project: Completed\n",
      "[02:27:13] Run vpl: Step create_bd: Started\n",
      "[02:27:10] Run vpl: Step create_project: Started\n",
      "Creating Vivado project.\n",
      "[02:27:13] Run vpl: Step create_project: Completed\n",
      "[02:27:13] Run vpl: Step create_bd: Started\n",
      "[02:28:36] Run vpl: Step create_bd: RUNNING...\n",
      "[02:28:36] Run vpl: Step create_bd: RUNNING...\n",
      "[02:29:26] Run vpl: Step create_bd: Completed\n",
      "[02:29:26] Run vpl: Step update_bd: Started\n",
      "[02:29:26] Run vpl: Step create_bd: Completed\n",
      "[02:29:26] Run vpl: Step update_bd: Started\n",
      "[02:29:27] Run vpl: Step update_bd: Completed\n",
      "[02:29:27] Run vpl: Step generate_target: Started\n",
      "[02:29:27] Run vpl: Step update_bd: Completed\n",
      "[02:29:27] Run vpl: Step generate_target: Started\n",
      "[02:30:46] Run vpl: Step generate_target: RUNNING...\n",
      "[02:30:46] Run vpl: Step generate_target: RUNNING...\n",
      "[02:31:08] Run vpl: Step generate_target: Completed\n",
      "[02:31:08] Run vpl: Step config_hw_runs: Started\n",
      "[02:31:08] Run vpl: Step generate_target: Completed\n",
      "[02:31:08] Run vpl: Step config_hw_runs: Started\n",
      "[02:31:19] Run vpl: Step config_hw_runs: Completed\n",
      "[02:31:19] Run vpl: Step synth: Started\n",
      "[02:31:19] Run vpl: Step config_hw_runs: Completed\n",
      "[02:31:19] Run vpl: Step synth: Started\n",
      "[02:31:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:31:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:32:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:32:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:33:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:33:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:33:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:33:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:34:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:34:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:34:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:34:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:35:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:35:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:35:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:35:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:36:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:36:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:36:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:36:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:37:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:37:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:37:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:37:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:38:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:38:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:38:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:38:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:39:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:39:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:39:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:39:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:40:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:40:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:40:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:40:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:41:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:41:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:42:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:42:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:42:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:42:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:43:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:43:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:43:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:43:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:44:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:44:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:44:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:44:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:45:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:45:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:45:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:45:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:46:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:46:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:46:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:46:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:47:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:47:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:47:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:47:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:48:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:48:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:48:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:48:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:49:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:49:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:49:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:49:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:50:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:50:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:50:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:50:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[02:51:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:51:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:52:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:52:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:52:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:52:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:53:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:53:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:53:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:53:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:54:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:54:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:54:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:54:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:55:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:55:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:55:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:55:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:56:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:56:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:56:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:56:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:57:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:57:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:57:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:57:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:58:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:58:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:58:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:58:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:59:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:59:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:59:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[02:59:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:00:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:00:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:01:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:01:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:01:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:01:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:02:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:02:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:02:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:02:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:03:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:03:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:03:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:03:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:04:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:04:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:04:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:04:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:05:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:05:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:05:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:05:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:06:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:06:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:06:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:06:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:07:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:07:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:07:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:07:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:08:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:08:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:08:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:08:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:09:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:09:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:10:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:10:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:10:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:10:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:11:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:11:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:11:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:11:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:12:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:12:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:12:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:12:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:13:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:13:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:13:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:13:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:14:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:14:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:14:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:14:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:15:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:15:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:15:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:15:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:16:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:16:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:16:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:16:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:17:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[03:17:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:17:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:17:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:18:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:18:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:19:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:19:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:19:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:19:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:20:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:20:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:20:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:20:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:21:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:21:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:21:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:21:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:22:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:22:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:22:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:22:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:23:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:23:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:23:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:23:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:24:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:24:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:24:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:24:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:25:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:25:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:25:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:25:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:26:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:26:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:26:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:26:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:27:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:27:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:27:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:27:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:28:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:28:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:29:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:29:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:29:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:29:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:30:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:30:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:30:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:30:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:31:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:31:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:31:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:31:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:32:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:32:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:32:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:32:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:33:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:33:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:33:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:33:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:34:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:34:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:34:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:34:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:35:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:35:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:35:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:35:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:36:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:36:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:36:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:36:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:37:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:37:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:38:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:38:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:38:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:38:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:39:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:39:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:39:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:39:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:40:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:40:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:40:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:40:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:41:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:41:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:41:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:41:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:42:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:42:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:42:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:42:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:43:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:43:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[03:43:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:43:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:44:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:44:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:44:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:44:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:45:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:45:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:45:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:45:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:46:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:46:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:47:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:47:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:47:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:47:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:48:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:48:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:48:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:48:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:49:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:49:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:49:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:49:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:50:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:50:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:50:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:50:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:51:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:51:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:51:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:51:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:52:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:52:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:52:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:52:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:53:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:53:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:53:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:53:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:54:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:54:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:54:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:54:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:55:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:55:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:56:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:56:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:56:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:56:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:57:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:57:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:57:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:57:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:58:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:58:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:58:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:58:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:59:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:59:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:59:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[03:59:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[04:00:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[04:00:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[04:00:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[04:00:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[04:01:23] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.\n",
      "[04:01:23] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.\n",
      "[04:01:56] Top-level synthesis in progress.\n",
      "[04:01:56] Top-level synthesis in progress.\n",
      "[04:02:28] Top-level synthesis in progress.\n",
      "[04:02:28] Top-level synthesis in progress.\n",
      "[04:02:57] Run vpl: Step synth: Completed\n",
      "[04:02:57] Run vpl: Step impl: Started\n",
      "[04:02:57] Run vpl: Step synth: Completed\n",
      "[04:02:57] Run vpl: Step impl: Started\n",
      "[04:08:49] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 42m 48s \n",
      "\n",
      "[04:08:49] Starting logic optimization..\n",
      "[04:08:49] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 42m 48s \n",
      "\n",
      "[04:08:49] Starting logic optimization..\n",
      "[04:09:53] Phase 1 Retarget\n",
      "[04:09:53] Phase 2 Constant propagation\n",
      "[04:09:53] Phase 3 Sweep\n",
      "[04:09:53] Phase 1 Retarget\n",
      "[04:09:53] Phase 2 Constant propagation\n",
      "[04:09:53] Phase 3 Sweep\n",
      "[04:10:24] Phase 4 BUFG optimization\n",
      "[04:10:24] Phase 4 BUFG optimization\n",
      "[04:10:56] Phase 5 Shift Register Optimization\n",
      "[04:10:56] Phase 6 Post Processing Netlist\n",
      "[04:10:56] Phase 5 Shift Register Optimization\n",
      "[04:10:56] Phase 6 Post Processing Netlist\n",
      "[04:12:32] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 42s \n",
      "\n",
      "[04:12:32] Starting logic placement..\n",
      "[04:12:32] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 42s \n",
      "\n",
      "[04:12:32] Starting logic placement..\n",
      "[04:13:04] Phase 1 Placer Initialization\n",
      "[04:13:04] Phase 1.1 Placer Initialization Netlist Sorting\n",
      "[04:13:04] Phase 1 Placer Initialization\n",
      "[04:13:04] Phase 1.1 Placer Initialization Netlist Sorting\n",
      "[04:14:39] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "[04:14:39] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "[04:15:11] Phase 1.3 Build Placer Netlist Model\n",
      "[04:15:11] Phase 1.3 Build Placer Netlist Model\n",
      "[04:16:46] Phase 1.4 Constrain Clocks/Macros\n",
      "[04:16:46] Phase 2 Global Placement\n",
      "[04:16:46] Phase 2.1 Floorplanning\n",
      "[04:16:46] Phase 1.4 Constrain Clocks/Macros\n",
      "[04:16:46] Phase 2 Global Placement\n",
      "[04:16:46] Phase 2.1 Floorplanning\n",
      "[04:17:18] Phase 2.1.1 Partition Driven Placement\n",
      "[04:17:18] Phase 2.1.1.1 PBP: Partition Driven Placement\n",
      "[04:17:18] Phase 2.1.1 Partition Driven Placement\n",
      "[04:17:18] Phase 2.1.1.1 PBP: Partition Driven Placement\n",
      "[04:17:49] Phase 2.1.1.2 PBP: Clock Region Placement\n",
      "[04:17:49] Phase 2.1.1.2 PBP: Clock Region Placement\n",
      "[04:18:53] Phase 2.1.1.3 PBP: Discrete Incremental\n",
      "[04:18:53] Phase 2.1.1.4 PBP: Compute Congestion\n",
      "[04:18:53] Phase 2.1.1.5 PBP: Macro Placement\n",
      "[04:18:53] Phase 2.1.1.6 PBP: UpdateTiming\n",
      "[04:18:53] Phase 2.1.1.7 PBP: Add part constraints\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[04:18:53] Phase 2.1.1.3 PBP: Discrete Incremental\n",
      "[04:18:53] Phase 2.1.1.4 PBP: Compute Congestion\n",
      "[04:18:53] Phase 2.1.1.5 PBP: Macro Placement\n",
      "[04:18:53] Phase 2.1.1.6 PBP: UpdateTiming\n",
      "[04:18:53] Phase 2.1.1.7 PBP: Add part constraints\n",
      "[04:19:25] Phase 2.2 Physical Synthesis After Floorplan\n",
      "[04:19:25] Phase 2.3 Update Timing before SLR Path Opt\n",
      "[04:19:25] Phase 2.4 Post-Processing in Floorplanning\n",
      "[04:19:25] Phase 2.2 Physical Synthesis After Floorplan\n",
      "[04:19:25] Phase 2.3 Update Timing before SLR Path Opt\n",
      "[04:19:25] Phase 2.4 Post-Processing in Floorplanning\n",
      "[04:19:57] Phase 2.5 Global Placement Core\n",
      "[04:19:57] Phase 2.5 Global Placement Core\n",
      "[04:24:44] Phase 2.5.1 Physical Synthesis In Placer\n",
      "[04:24:44] Phase 2.5.1 Physical Synthesis In Placer\n",
      "[04:26:51] Phase 3 Detail Placement\n",
      "[04:26:51] Phase 3.1 Commit Multi Column Macros\n",
      "[04:26:51] Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "[04:26:51] Phase 3 Detail Placement\n",
      "[04:26:51] Phase 3.1 Commit Multi Column Macros\n",
      "[04:26:51] Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "[04:27:55] Phase 3.3 Small Shape DP\n",
      "[04:27:55] Phase 3.3.1 Small Shape Clustering\n",
      "[04:27:55] Phase 3.3 Small Shape DP\n",
      "[04:27:55] Phase 3.3.1 Small Shape Clustering\n",
      "[04:28:26] Phase 3.3.2 Flow Legalize Slice Clusters\n",
      "[04:28:26] Phase 3.3.3 Slice Area Swap\n",
      "[04:28:26] Phase 3.3.2 Flow Legalize Slice Clusters\n",
      "[04:28:26] Phase 3.3.3 Slice Area Swap\n",
      "[04:28:58] Phase 3.4 Place Remaining\n",
      "[04:28:58] Phase 3.5 Re-assign LUT pins\n",
      "[04:28:58] Phase 3.4 Place Remaining\n",
      "[04:28:58] Phase 3.5 Re-assign LUT pins\n",
      "[04:29:30] Phase 3.6 Pipeline Register Optimization\n",
      "[04:29:30] Phase 3.7 Fast Optimization\n",
      "[04:29:30] Phase 3.6 Pipeline Register Optimization\n",
      "[04:29:30] Phase 3.7 Fast Optimization\n",
      "[04:30:02] Phase 4 Post Placement Optimization and Clean-Up\n",
      "[04:30:02] Phase 4.1 Post Commit Optimization\n",
      "[04:30:02] Phase 4 Post Placement Optimization and Clean-Up\n",
      "[04:30:02] Phase 4.1 Post Commit Optimization\n",
      "[04:31:06] Phase 4.1.1 Post Placement Optimization\n",
      "[04:31:06] Phase 4.1.1.1 BUFG Insertion\n",
      "[04:31:06] Phase 1 Physical Synthesis Initialization\n",
      "[04:31:06] Phase 4.1.1 Post Placement Optimization\n",
      "[04:31:06] Phase 4.1.1.1 BUFG Insertion\n",
      "[04:31:06] Phase 1 Physical Synthesis Initialization\n",
      "[04:31:38] Phase 4.1.1.2 BUFG Replication\n",
      "[04:31:38] Phase 4.1.1.3 Post Placement Timing Optimization\n",
      "[04:31:38] Phase 4.1.1.2 BUFG Replication\n",
      "[04:31:38] Phase 4.1.1.3 Post Placement Timing Optimization\n",
      "[04:33:13] Phase 4.1.1.4 Replication\n",
      "[04:33:13] Phase 4.1.1.4 Replication\n",
      "[04:33:45] Phase 4.2 Post Placement Cleanup\n",
      "[04:33:45] Phase 4.2 Post Placement Cleanup\n",
      "[04:34:17] Phase 4.3 Placer Reporting\n",
      "[04:34:17] Phase 4.3.1 Print Estimated Congestion\n",
      "[04:34:17] Phase 4.4 Final Placement Cleanup\n",
      "[04:34:17] Phase 4.3 Placer Reporting\n",
      "[04:34:17] Phase 4.3.1 Print Estimated Congestion\n",
      "[04:34:17] Phase 4.4 Final Placement Cleanup\n",
      "[04:36:24] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 23m 52s \n",
      "\n",
      "[04:36:24] Starting logic routing..\n",
      "[04:36:24] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 23m 52s \n",
      "\n",
      "[04:36:24] Starting logic routing..\n",
      "[04:37:28] Phase 1 Build RT Design\n",
      "[04:37:28] Phase 1 Build RT Design\n",
      "[04:38:00] Phase 2 Router Initialization\n",
      "[04:38:00] Phase 2 Router Initialization\n",
      "[04:38:32] Phase 2.1 Fix Topology Constraints\n",
      "[04:38:32] Phase 2.1 Fix Topology Constraints\n",
      "[04:39:03] Phase 2.2 Pre Route Cleanup\n",
      "[04:39:03] Phase 2.2 Pre Route Cleanup\n",
      "[04:39:03] Phase 2.3 Global Clock Net Routing\n",
      "[04:39:03] Phase 2.3 Global Clock Net Routing\n",
      "[04:39:35] Phase 2.4 Update Timing\n",
      "[04:39:35] Phase 2.4 Update Timing\n",
      "[04:41:11] Phase 2.5 Update Timing for Bus Skew\n",
      "[04:41:11] Phase 2.5.1 Update Timing\n",
      "[04:41:11] Phase 2.5 Update Timing for Bus Skew\n",
      "[04:41:11] Phase 2.5.1 Update Timing\n",
      "[04:41:43] Phase 3 Initial Routing\n",
      "[04:41:43] Phase 3.1 Global Routing\n",
      "[04:41:43] Phase 3 Initial Routing\n",
      "[04:41:43] Phase 3.1 Global Routing\n",
      "[04:42:15] Phase 4 Rip-up And Reroute\n",
      "[04:42:15] Phase 4.1 Global Iteration 0\n",
      "[04:42:15] Phase 4 Rip-up And Reroute\n",
      "[04:42:15] Phase 4.1 Global Iteration 0\n",
      "[04:48:05] Phase 4.2 Global Iteration 1\n",
      "[04:48:05] Phase 4.2 Global Iteration 1\n",
      "[04:49:41] Phase 4.3 Global Iteration 2\n",
      "[04:49:41] Phase 4.3 Global Iteration 2\n",
      "[04:51:17] Phase 4.4 Global Iteration 3\n",
      "[04:51:17] Phase 4.4 Global Iteration 3\n",
      "[04:52:52] Phase 4.5 Global Iteration 4\n",
      "[04:52:52] Phase 4.5 Global Iteration 4\n",
      "[04:53:56] Phase 4.6 Global Iteration 5\n",
      "[04:53:56] Phase 4.6 Global Iteration 5\n",
      "[04:54:28] Phase 5 Delay and Skew Optimization\n",
      "[04:54:28] Phase 5.1 Delay CleanUp\n",
      "[04:54:28] Phase 5.1.1 Update Timing\n",
      "[04:54:28] Phase 5 Delay and Skew Optimization\n",
      "[04:54:28] Phase 5.1 Delay CleanUp\n",
      "[04:54:28] Phase 5.1.1 Update Timing\n",
      "[04:55:00] Phase 5.1.2 Update Timing\n",
      "[04:55:00] Phase 5.1.2 Update Timing\n",
      "[04:55:32] Phase 5.2 Clock Skew Optimization\n",
      "[04:55:32] Phase 6 Post Hold Fix\n",
      "[04:55:32] Phase 6.1 Hold Fix Iter\n",
      "[04:55:32] Phase 5.2 Clock Skew Optimization\n",
      "[04:55:32] Phase 6 Post Hold Fix\n",
      "[04:55:32] Phase 6.1 Hold Fix Iter\n",
      "[04:56:03] Phase 6.1.1 Update Timing\n",
      "[04:56:03] Phase 6.1.1 Update Timing\n",
      "[04:56:35] Phase 7 Leaf Clock Prog Delay Opt\n",
      "[04:56:35] Phase 7 Leaf Clock Prog Delay Opt\n",
      "[04:57:39] Phase 7.1 Delay CleanUp\n",
      "[04:57:39] Phase 7.1.1 Update Timing\n",
      "[04:57:39] Phase 7.1 Delay CleanUp\n",
      "[04:57:39] Phase 7.1.1 Update Timing\n",
      "[04:58:11] Phase 7.2 Hold Fix Iter\n",
      "[04:58:11] Phase 7.2.1 Update Timing\n",
      "[04:58:11] Phase 7.2 Hold Fix Iter\n",
      "[04:58:11] Phase 7.2.1 Update Timing\n",
      "[04:58:43] Phase 7.3 Additional Hold Fix\n",
      "[04:58:43] Phase 7.3 Additional Hold Fix\n",
      "[04:59:14] Phase 7.4 Global Iteration for Hold\n",
      "[04:59:14] Phase 7.4.1 Update Timing\n",
      "[04:59:14] Phase 7.4 Global Iteration for Hold\n",
      "[04:59:14] Phase 7.4.1 Update Timing\n",
      "[05:00:50] Phase 8 Route finalize\n",
      "[05:00:50] Phase 9 Verifying routed nets\n",
      "[05:00:50] Phase 10 Depositing Routes\n",
      "[05:00:50] Phase 8 Route finalize\n",
      "[05:00:50] Phase 9 Verifying routed nets\n",
      "[05:00:50] Phase 10 Depositing Routes\n",
      "[05:01:22] Phase 11 Post Router Timing\n",
      "[05:01:22] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 24m 57s \n",
      "\n",
      "[05:01:22] Starting bitstream generation..\n",
      "[05:01:22] Phase 11 Post Router Timing\n",
      "[05:01:22] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 24m 57s \n",
      "\n",
      "[05:01:22] Starting bitstream generation..\n",
      "[05:08:53] Creating bitmap...\n",
      "[05:08:53] Creating bitmap...\n",
      "[05:13:40] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...\n",
      "[05:13:40] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 12m 18s \n",
      "[05:13:40] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...\n",
      "[05:13:40] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 12m 18s \n",
      "[05:14:20] Run vpl: Step impl: Completed\n",
      "[05:14:20] Run vpl: Step impl: Completed\n",
      "[05:14:21] Run vpl: FINISHED. Run Status: impl Complete!\n",
      "[05:14:21] Run vpl: FINISHED. Run Status: impl Complete!\n",
      "INFO: [v++ 60-1441] [05:14:32] Run run_link: Step vpl: Completed\n",
      "Time (s): cpu = 00:01:02 ; elapsed = 02:48:33 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 54845 ; free virtual = 76814\n",
      "INFO: [v++ 60-1441] [05:14:32] Run run_link: Step vpl: Completed\n",
      "Time (s): cpu = 00:01:02 ; elapsed = 02:48:33 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 54845 ; free virtual = 76814\n",
      "INFO: [v++ 60-1443] [05:14:38] Run run_link: Step rtdgen: Started\n",
      "INFO: [v++ 60-1453] Command Line: rtdgen\n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin\n",
      "INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin\n",
      "INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin\n",
      "INFO: [v++ 60-1443] [05:14:38] Run run_link: Step rtdgen: Started\n",
      "INFO: [v++ 60-1453] Command Line: rtdgen\n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin\n",
      "INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin\n",
      "INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300\n",
      "INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300\n",
      "INFO: [v++ 60-1453] Command Line: cf2sw -a /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/address_map.xml -sdsl /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/sdsl.dat -xclbin /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/xclbin_orig.xml -rtd /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference.rtd -o /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference.xml\n",
      "INFO: [v++ 60-1453] Command Line: cf2sw -a /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/address_map.xml -sdsl /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/sdsl.dat -xclbin /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/xclbin_orig.xml -rtd /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference.rtd -o /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference.xml\n",
      "INFO: [v++ 60-1652] Cf2sw returned exit code: 0\n",
      "INFO: [v++ 60-1441] [05:14:41] Run run_link: Step rtdgen: Completed\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 54847 ; free virtual = 76818\n",
      "INFO: [v++ 60-1443] [05:14:41] Run run_link: Step xclbinutil: Started\n",
      "INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference.rtd --append-section :JSON:/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference_xml.rtd --add-section BUILD_METADATA:JSON:/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference.xml --add-section SYSTEM_METADATA:RAW:/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xclbin\n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "INFO: [v++ 60-1652] Cf2sw returned exit code: 0\n",
      "INFO: [v++ 60-1441] [05:14:41] Run run_link: Step rtdgen: Completed\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 54847 ; free virtual = 76818\n",
      "INFO: [v++ 60-1443] [05:14:41] Run run_link: Step xclbinutil: Started\n",
      "INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference.rtd --append-section :JSON:/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference_xml.rtd --add-section BUILD_METADATA:JSON:/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference.xml --add-section SYSTEM_METADATA:RAW:/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xclbin\n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "XRT Build Version: 2.11.648 (2021.1)\n",
      "       Build Date: 2021-07-02 22:46:57\n",
      "          Hash ID: 38a348510a76068a67d988128c3368f554e7b97b\n",
      "Creating a default 'in-memory' xclbin image.\n",
      "\n",
      "Section: 'BITSTREAM'(0) was successfully added.\n",
      "Size   : 35806444 bytes\n",
      "Format : RAW\n",
      "File   : '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/partial.bit'\n",
      "\n",
      "Section: 'MEM_TOPOLOGY'(6) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'mem_topology'\n",
      "\n",
      "Section: 'IP_LAYOUT'(8) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'ip_layout'\n",
      "\n",
      "Section: 'CONNECTIVITY'(7) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'connectivity'\n",
      "\n",
      "Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.\n",
      "Size   : 410 bytes\n",
      "Format : JSON\n",
      "File   : '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference_xml.rtd'\n",
      "\n",
      "Section: 'BUILD_METADATA'(14) was successfully added.\n",
      "Size   : 1884 bytes\n",
      "Format : JSON\n",
      "File   : '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference_build.rtd'\n",
      "\n",
      "Section: 'EMBEDDED_METADATA'(2) was successfully added.\n",
      "Size   : 23810 bytes\n",
      "Format : RAW\n",
      "File   : '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference.xml'\n",
      "\n",
      "Section: 'SYSTEM_METADATA'(22) was successfully added.\n",
      "Size   : 11533 bytes\n",
      "Format : RAW\n",
      "File   : '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/systemDiagramModelSlrBaseAddress.json'\n",
      "\n",
      "Section: 'PARTITION_METADATA'(20) was successfully appended to.\n",
      "Format : JSON\n",
      "File   : 'partition_metadata'\n",
      "\n",
      "Section: 'IP_LAYOUT'(8) was successfully appended to.\n",
      "Format : JSON\n",
      "File   : 'ip_layout'\n",
      "XRT Build Version: 2.11.648 (2021.1)\n",
      "       Build Date: 2021-07-02 22:46:57\n",
      "          Hash ID: 38a348510a76068a67d988128c3368f554e7b97b\n",
      "Creating a default 'in-memory' xclbin image.\n",
      "\n",
      "Section: 'BITSTREAM'(0) was successfully added.\n",
      "Size   : 35806444 bytes\n",
      "Format : RAW\n",
      "File   : '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/partial.bit'\n",
      "\n",
      "Section: 'MEM_TOPOLOGY'(6) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'mem_topology'\n",
      "\n",
      "Section: 'IP_LAYOUT'(8) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'ip_layout'\n",
      "\n",
      "Section: 'CONNECTIVITY'(7) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'connectivity'\n",
      "\n",
      "Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.\n",
      "Size   : 410 bytes\n",
      "Format : JSON\n",
      "File   : '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference_xml.rtd'\n",
      "\n",
      "Section: 'BUILD_METADATA'(14) was successfully added.\n",
      "Size   : 1884 bytes\n",
      "Format : JSON\n",
      "File   : '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference_build.rtd'\n",
      "\n",
      "Section: 'EMBEDDED_METADATA'(2) was successfully added.\n",
      "Size   : 23810 bytes\n",
      "Format : RAW\n",
      "File   : '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/inference.xml'\n",
      "\n",
      "Section: 'SYSTEM_METADATA'(22) was successfully added.\n",
      "Size   : 11533 bytes\n",
      "Format : RAW\n",
      "File   : '/home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/int/systemDiagramModelSlrBaseAddress.json'\n",
      "\n",
      "Section: 'PARTITION_METADATA'(20) was successfully appended to.\n",
      "Format : JSON\n",
      "File   : 'partition_metadata'\n",
      "\n",
      "Section: 'IP_LAYOUT'(8) was successfully appended to.\n",
      "Format : JSON\n",
      "File   : 'ip_layout'\n",
      "Successfully wrote (35869804 bytes) to the output file: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xclbin\n",
      "Leaving xclbinutil.\n",
      "INFO: [v++ 60-1441] [05:14:43] Run run_link: Step xclbinutil: Completed\n",
      "Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:01 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 54811 ; free virtual = 76819\n",
      "INFO: [v++ 60-1443] [05:14:43] Run run_link: Step xclbinutilinfo: Started\n",
      "INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xclbin.info --input /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xclbin\n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Successfully wrote (35869804 bytes) to the output file: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xclbin\n",
      "Leaving xclbinutil.\n",
      "INFO: [v++ 60-1441] [05:14:43] Run run_link: Step xclbinutil: Completed\n",
      "Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:01 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 54811 ; free virtual = 76819\n",
      "INFO: [v++ 60-1443] [05:14:43] Run run_link: Step xclbinutilinfo: Started\n",
      "INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xclbin.info --input /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xclbin\n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [05:14:43] Run run_link: Step xclbinutilinfo: Completed\n",
      "Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 54809 ; free virtual = 76816\n",
      "INFO: [v++ 60-1441] [05:14:43] Run run_link: Step xclbinutilinfo: Completed\n",
      "Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 54809 ; free virtual = 76816\n",
      "INFO: [v++ 60-1443] [05:14:43] Run run_link: Step generate_sc_driver: Started\n",
      "INFO: [v++ 60-1453] Command Line: \n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [05:14:43] Run run_link: Step generate_sc_driver: Completed\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 54811 ; free virtual = 76818\n",
      "INFO: [v++ 60-1443] [05:14:43] Run run_link: Step generate_sc_driver: Started\n",
      "INFO: [v++ 60-1453] Command Line: \n",
      "INFO: [v++ 60-1454] Run Directory: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [05:14:43] Run run_link: Step generate_sc_driver: Completed\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2005.094 ; gain = 0.000 ; free physical = 54811 ; free virtual = 76818\n",
      "WARNING: [v++ 60-2336] Parameter compiler.enableSlrComputeUnitDrc was set to true, but no SLRs were specified via the command line.\n",
      "WARNING: [v++ 60-2336] Parameter compiler.enableSlrComputeUnitDrc was set to true, but no SLRs were specified via the command line.\n",
      "INFO: [v++ 60-244] Generating system estimate report...\n",
      "INFO: [v++ 60-1092] Generated system estimate report: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/link/system_estimate_inference.xtxt\n",
      "INFO: [v++ 60-586] Created /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.ltx\n",
      "INFO: [v++ 60-586] Created inference.xclbin\n",
      "INFO: [v++ 60-244] Generating system estimate report...\n",
      "INFO: [v++ 60-1092] Generated system estimate report: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/link/system_estimate_inference.xtxt\n",
      "INFO: [v++ 60-586] Created /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.ltx\n",
      "INFO: [v++ 60-586] Created inference.xclbin\n",
      "INFO: [v++ 60-1307] Run completed. Additional information can be found in:\n",
      "\tGuidance: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/link/v++_link_inference_guidance.html\n",
      "\tTiming Report: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt\n",
      "\tVivado Log: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/logs/link/vivado.log\n",
      "\tSteps Log File: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/logs/link/link.steps.log\n",
      "\n",
      "INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. \n",
      "    vitis_analyzer /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xclbin.link_summary \n",
      "INFO: [v++ 60-1307] Run completed. Additional information can be found in:\n",
      "\tGuidance: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/link/v++_link_inference_guidance.html\n",
      "\tTiming Report: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt\n",
      "\tVivado Log: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/logs/link/vivado.log\n",
      "\tSteps Log File: /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/_x/logs/link/link.steps.log\n",
      "\n",
      "INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. \n",
      "    vitis_analyzer /home/yamada/Choco/pynq-notebooks/Cifar10_FPGA/cifar16latest/inference.xclbin.link_summary \n",
      "INFO: [v++ 60-791] Total elapsed time: 2h 49m 43s\n",
      "INFO: [v++ 60-791] Total elapsed time: 2h 49m 43s\n",
      "INFO: [v++ 60-1653] Closing dispatch client.\n",
      "INFO: [v++ 60-1653] Closing dispatch client.\n"
     ]
    }
   ],
   "source": [
    "!v++ -l -t hw -o inference.xclbin -f $platform inference.xo"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a37890ca",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ed11b654",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
