vendor_name = ModelSim
source_file = 1, D:/test/FPGA/cam_vga/src/cam_vga.v
source_file = 1, D:/test/FPGA/cam_vga/par/ip/pll_clk.qip
source_file = 1, D:/test/FPGA/cam_vga/par/ip/pll_clk.v
source_file = 1, D:/test/FPGA/cam_vga/src/camera.v
source_file = 1, D:/test/FPGA/cam_vga/src/vga_driver.v
source_file = 1, D:/test/FPGA/cam_vga/src/i2c_ov5640_rgb565_cfg.v
source_file = 1, D:/test/FPGA/cam_vga/src/i2c_dri.v
source_file = 1, D:/test/FPGA/cam_vga/src/cmos_capture_data.v
source_file = 1, D:/test/FPGA/cam_vga/src/sdram/wrfifo.v
source_file = 1, D:/test/FPGA/cam_vga/src/sdram/sdram_top.v
source_file = 1, D:/test/FPGA/cam_vga/src/sdram/sdram_para.v
source_file = 1, D:/test/FPGA/cam_vga/src/sdram/sdram_fifo_ctrl.v
source_file = 1, D:/test/FPGA/cam_vga/src/sdram/sdram_data.v
source_file = 1, D:/test/FPGA/cam_vga/src/sdram/sdram_ctrl.v
source_file = 1, D:/test/FPGA/cam_vga/src/sdram/sdram_controller.v
source_file = 1, D:/test/FPGA/cam_vga/src/sdram/sdram_cmd.v
source_file = 1, D:/test/FPGA/cam_vga/src/sdram/rdfifo.v
source_file = 1, D:/test/FPGA/cam_vga/par/db/cam_vga.cbx.xml
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/test/FPGA/cam_vga/par/db/pll_clk_altpll.v
source_file = 1, d:/quartus/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, D:/test/FPGA/cam_vga/par/db/dcfifo_nnl1.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/a_gray2bin_7ib.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/a_graycounter_677.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/a_graycounter_2lc.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/altsyncram_em31.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/dffpipe_pe9.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/alt_synch_pipe_2e8.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/dffpipe_te9.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/alt_synch_pipe_vd8.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/dffpipe_qe9.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/cmpr_c66.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/cmpr_b66.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/mux_j28.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/dcfifo_aol1.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/alt_synch_pipe_e98.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/alt_synch_pipe_3e8.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/dffpipe_ue9.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altram.inc
source_file = 1, D:/test/FPGA/cam_vga/par/db/altsyncram_5281.tdf
source_file = 1, D:/test/FPGA/cam_vga/par/db/cam_vga.rom0_i2c_ov5640_rgb565_cfg_cad99c8f.hdl.mif
design_name = cam_vga
instance = comp, \u_vga_driver|cnt_v[3] , u_vga_driver|cnt_v[3], cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[0] , u_vga_driver|cnt_v[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0], cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[0]~11 , u_vga_driver|cnt_v[0]~11, cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[3]~17 , u_vga_driver|cnt_v[3]~17, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~10 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~10, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~12 , u_sdram_top|u_sdram_fifo_ctrl|Add1~12, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~26 , u_sdram_top|u_sdram_fifo_ctrl|Add1~26, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~29 , u_sdram_top|u_sdram_fifo_ctrl|Add1~29, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[5] , cam|u_i2c_cfg|start_init_cnt[5], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[6] , cam|u_i2c_cfg|start_init_cnt[6], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Add1~6 , cam|u_i2c_dri|Add1~6, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Add1~10 , cam|u_i2c_dri|Add1~10, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Add1~12 , cam|u_i2c_dri|Add1~12, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Add1~14 , cam|u_i2c_dri|Add1~14, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Add1~16 , cam|u_i2c_dri|Add1~16, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Add1~18 , cam|u_i2c_dri|Add1~18, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~15 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~15, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~17 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~17, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~19 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~19, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~21 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~21, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~23 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~23, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~25 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~25, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~27 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~27, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~29 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~29, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~31 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~31, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~33 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~33, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~35 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~35, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~37 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~37, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~39 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~39, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14]~41 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14]~41, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~17 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~17, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~18 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~18, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[5]~22 , cam|u_i2c_cfg|start_init_cnt[5]~22, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[6]~24 , cam|u_i2c_cfg|start_init_cnt[6]~24, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~17 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~17, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~19 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~19, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0_rtl_0|auto_generated|ram_block1a0 , cam|u_i2c_cfg|Ram0_rtl_0|auto_generated|ram_block1a0, cam_vga, 1
instance = comp, \u_vga_driver|LessThan4~0 , u_vga_driver|LessThan4~0, cam_vga, 1
instance = comp, \u_vga_driver|LessThan4~1 , u_vga_driver|LessThan4~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr1~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr1~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[0]~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[0]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_wrfull , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_wrfull, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[0]~11 , cam|u_i2c_dri|cnt[0]~11, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector23~0 , cam|u_i2c_dri|Selector23~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|clk_cnt[9] , cam|u_i2c_dri|clk_cnt[9], cam_vga, 1
instance = comp, \cam|u_i2c_dri|clk_cnt[8] , cam|u_i2c_dri|clk_cnt[8], cam_vga, 1
instance = comp, \cam|u_i2c_dri|clk_cnt[7] , cam|u_i2c_dri|clk_cnt[7], cam_vga, 1
instance = comp, \cam|u_i2c_dri|clk_cnt[6] , cam|u_i2c_dri|clk_cnt[6], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Equal0~0 , cam|u_i2c_dri|Equal0~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|clk_cnt[3] , cam|u_i2c_dri|clk_cnt[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~4 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~5 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~5 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~5 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~12 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~12, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[2] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~14 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~14, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~15 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~15, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~1 , u_sdram_top|u_sdram_fifo_ctrl|LessThan0~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~2 , u_sdram_top|u_sdram_fifo_ctrl|LessThan0~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~3 , u_sdram_top|u_sdram_fifo_ctrl|LessThan0~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~31 , u_sdram_top|u_sdram_fifo_ctrl|Add1~31, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~38 , u_sdram_top|u_sdram_fifo_ctrl|Add1~38, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[4] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector31~0 , cam|u_i2c_dri|Selector31~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector31~1 , cam|u_i2c_dri|Selector31~1, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector31~2 , cam|u_i2c_dri|Selector31~2, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Equal0~0 , cam|u_i2c_cfg|Equal0~0, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[0] , cam|u_i2c_cfg|start_init_cnt[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0]~14 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0]~14, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[7] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[5] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[4] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[8] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[8] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[7] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[7] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[6] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[6] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[5] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[5] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[4] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~2, cam_vga, 1
instance = comp, \cam|u_i2c_dri|data_wr_t[7] , cam|u_i2c_dri|data_wr_t[7], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector21~3 , cam|u_i2c_dri|Selector21~3, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector21~4 , cam|u_i2c_dri|Selector21~4, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector21~5 , cam|u_i2c_dri|Selector21~5, cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[4] , cam|u_i2c_dri|addr_t[4], cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[6] , cam|u_i2c_dri|addr_t[6], cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[1] , cam|u_i2c_dri|addr_t[1], cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[12] , cam|u_i2c_dri|addr_t[12], cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[10] , cam|u_i2c_dri|addr_t[10], cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[14] , cam|u_i2c_dri|addr_t[14], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~15 , cam|u_i2c_dri|Selector9~15, cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[8] , cam|u_i2c_dri|addr_t[8], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~16 , cam|u_i2c_dri|Selector9~16, cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[11] , cam|u_i2c_dri|addr_t[11], cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[13] , cam|u_i2c_dri|addr_t[13], cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[15] , cam|u_i2c_dri|addr_t[15], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~17 , cam|u_i2c_dri|Selector9~17, cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[9] , cam|u_i2c_dri|addr_t[9], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~18 , cam|u_i2c_dri|Selector9~18, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector12~0 , cam|u_i2c_dri|Selector12~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector22~1 , cam|u_i2c_dri|Selector22~1, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|LessThan0~0 , cam|u_i2c_cfg|LessThan0~0, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[0]~30 , cam|u_i2c_cfg|start_init_cnt[0]~30, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[4] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[10] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[10], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[8] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[7] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[6] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[5] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[5] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[4] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[3] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[3] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~7 , cam|u_i2c_cfg|Ram0~7, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~9 , cam|u_i2c_cfg|Ram0~9, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~11 , cam|u_i2c_cfg|Ram0~11, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~16 , cam|u_i2c_cfg|Ram0~16, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~17 , cam|u_i2c_cfg|Ram0~17, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~18 , cam|u_i2c_cfg|Ram0~18, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~19 , cam|u_i2c_cfg|Ram0~19, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~20 , cam|u_i2c_cfg|Ram0~20, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~21 , cam|u_i2c_cfg|Ram0~21, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~22 , cam|u_i2c_cfg|Ram0~22, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~23 , cam|u_i2c_cfg|Ram0~23, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~24 , cam|u_i2c_cfg|Ram0~24, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[5] , cam|u_cmos_capture_data|cmos_data_t[5], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[7] , cam|u_cmos_capture_data|cmos_data_t[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_ps_cnt[3] , cam|u_cmos_capture_data|cmos_ps_cnt[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|always3~1 , cam|u_i2c_cfg|always3~1, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_ps_cnt[3]~0 , cam|u_cmos_capture_data|cmos_ps_cnt[3]~0, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_ps_cnt[3]~1 , cam|u_cmos_capture_data|cmos_ps_cnt[3]~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[0]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[0]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[4]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[4]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[7]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[7]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[9]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[9]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[8]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[8]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[2]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[2]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[0]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[0]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]~feeder, cam_vga, 1
instance = comp, \cam_rst_n~output , cam_rst_n~output, cam_vga, 1
instance = comp, \cam_pwdn~output , cam_pwdn~output, cam_vga, 1
instance = comp, \cam_scl~output , cam_scl~output, cam_vga, 1
instance = comp, \sdram_clk~output , sdram_clk~output, cam_vga, 1
instance = comp, \sdram_cke~output , sdram_cke~output, cam_vga, 1
instance = comp, \sdram_cs_n~output , sdram_cs_n~output, cam_vga, 1
instance = comp, \sdram_ras_n~output , sdram_ras_n~output, cam_vga, 1
instance = comp, \sdram_cas_n~output , sdram_cas_n~output, cam_vga, 1
instance = comp, \sdram_we_n~output , sdram_we_n~output, cam_vga, 1
instance = comp, \sdram_ba[0]~output , sdram_ba[0]~output, cam_vga, 1
instance = comp, \sdram_ba[1]~output , sdram_ba[1]~output, cam_vga, 1
instance = comp, \sdram_dqm[0]~output , sdram_dqm[0]~output, cam_vga, 1
instance = comp, \sdram_dqm[1]~output , sdram_dqm[1]~output, cam_vga, 1
instance = comp, \sdram_addr[0]~output , sdram_addr[0]~output, cam_vga, 1
instance = comp, \sdram_addr[1]~output , sdram_addr[1]~output, cam_vga, 1
instance = comp, \sdram_addr[2]~output , sdram_addr[2]~output, cam_vga, 1
instance = comp, \sdram_addr[3]~output , sdram_addr[3]~output, cam_vga, 1
instance = comp, \sdram_addr[4]~output , sdram_addr[4]~output, cam_vga, 1
instance = comp, \sdram_addr[5]~output , sdram_addr[5]~output, cam_vga, 1
instance = comp, \sdram_addr[6]~output , sdram_addr[6]~output, cam_vga, 1
instance = comp, \sdram_addr[7]~output , sdram_addr[7]~output, cam_vga, 1
instance = comp, \sdram_addr[8]~output , sdram_addr[8]~output, cam_vga, 1
instance = comp, \sdram_addr[9]~output , sdram_addr[9]~output, cam_vga, 1
instance = comp, \sdram_addr[10]~output , sdram_addr[10]~output, cam_vga, 1
instance = comp, \sdram_addr[11]~output , sdram_addr[11]~output, cam_vga, 1
instance = comp, \sdram_addr[12]~output , sdram_addr[12]~output, cam_vga, 1
instance = comp, \vga_hs~output , vga_hs~output, cam_vga, 1
instance = comp, \vga_vs~output , vga_vs~output, cam_vga, 1
instance = comp, \vga_rgb[0]~output , vga_rgb[0]~output, cam_vga, 1
instance = comp, \vga_rgb[1]~output , vga_rgb[1]~output, cam_vga, 1
instance = comp, \vga_rgb[2]~output , vga_rgb[2]~output, cam_vga, 1
instance = comp, \vga_rgb[3]~output , vga_rgb[3]~output, cam_vga, 1
instance = comp, \vga_rgb[4]~output , vga_rgb[4]~output, cam_vga, 1
instance = comp, \vga_rgb[5]~output , vga_rgb[5]~output, cam_vga, 1
instance = comp, \vga_rgb[6]~output , vga_rgb[6]~output, cam_vga, 1
instance = comp, \vga_rgb[7]~output , vga_rgb[7]~output, cam_vga, 1
instance = comp, \vga_rgb[8]~output , vga_rgb[8]~output, cam_vga, 1
instance = comp, \vga_rgb[9]~output , vga_rgb[9]~output, cam_vga, 1
instance = comp, \vga_rgb[10]~output , vga_rgb[10]~output, cam_vga, 1
instance = comp, \vga_rgb[11]~output , vga_rgb[11]~output, cam_vga, 1
instance = comp, \vga_rgb[12]~output , vga_rgb[12]~output, cam_vga, 1
instance = comp, \vga_rgb[13]~output , vga_rgb[13]~output, cam_vga, 1
instance = comp, \vga_rgb[14]~output , vga_rgb[14]~output, cam_vga, 1
instance = comp, \vga_rgb[15]~output , vga_rgb[15]~output, cam_vga, 1
instance = comp, \cam_sda~output , cam_sda~output, cam_vga, 1
instance = comp, \sdram_data[0]~output , sdram_data[0]~output, cam_vga, 1
instance = comp, \sdram_data[1]~output , sdram_data[1]~output, cam_vga, 1
instance = comp, \sdram_data[2]~output , sdram_data[2]~output, cam_vga, 1
instance = comp, \sdram_data[3]~output , sdram_data[3]~output, cam_vga, 1
instance = comp, \sdram_data[4]~output , sdram_data[4]~output, cam_vga, 1
instance = comp, \sdram_data[5]~output , sdram_data[5]~output, cam_vga, 1
instance = comp, \sdram_data[6]~output , sdram_data[6]~output, cam_vga, 1
instance = comp, \sdram_data[7]~output , sdram_data[7]~output, cam_vga, 1
instance = comp, \sdram_data[8]~output , sdram_data[8]~output, cam_vga, 1
instance = comp, \sdram_data[9]~output , sdram_data[9]~output, cam_vga, 1
instance = comp, \sdram_data[10]~output , sdram_data[10]~output, cam_vga, 1
instance = comp, \sdram_data[11]~output , sdram_data[11]~output, cam_vga, 1
instance = comp, \sdram_data[12]~output , sdram_data[12]~output, cam_vga, 1
instance = comp, \sdram_data[13]~output , sdram_data[13]~output, cam_vga, 1
instance = comp, \sdram_data[14]~output , sdram_data[14]~output, cam_vga, 1
instance = comp, \sdram_data[15]~output , sdram_data[15]~output, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Add1~0 , cam|u_i2c_dri|Add1~0, cam_vga, 1
instance = comp, \sys_clk~input , sys_clk~input, cam_vga, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|pll1 , u_pll_clk|altpll_component|auto_generated|pll1, cam_vga, 1
instance = comp, \sys_rst_n~input , sys_rst_n~input, cam_vga, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder , u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder, cam_vga, 1
instance = comp, \sys_rst_n~inputclkctrl , sys_rst_n~inputclkctrl, cam_vga, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|pll_lock_sync , u_pll_clk|altpll_component|auto_generated|pll_lock_sync, cam_vga, 1
instance = comp, \rst_n~0 , rst_n~0, cam_vga, 1
instance = comp, \rst_n~0clkctrl , rst_n~0clkctrl, cam_vga, 1
instance = comp, \cam|u_i2c_dri|clk_cnt[0] , cam|u_i2c_dri|clk_cnt[0], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Add1~2 , cam|u_i2c_dri|Add1~2, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Add1~4 , cam|u_i2c_dri|Add1~4, cam_vga, 1
instance = comp, \cam|u_i2c_dri|clk_cnt[2] , cam|u_i2c_dri|clk_cnt[2], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Add1~8 , cam|u_i2c_dri|Add1~8, cam_vga, 1
instance = comp, \cam|u_i2c_dri|clk_cnt~0 , cam|u_i2c_dri|clk_cnt~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|clk_cnt[5] , cam|u_i2c_dri|clk_cnt[5], cam_vga, 1
instance = comp, \cam|u_i2c_dri|clk_cnt[4] , cam|u_i2c_dri|clk_cnt[4], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Equal0~1 , cam|u_i2c_dri|Equal0~1, cam_vga, 1
instance = comp, \cam|u_i2c_dri|clk_cnt[1] , cam|u_i2c_dri|clk_cnt[1], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Equal0~2 , cam|u_i2c_dri|Equal0~2, cam_vga, 1
instance = comp, \cam|u_i2c_dri|dri_clk~0 , cam|u_i2c_dri|dri_clk~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|dri_clk , cam|u_i2c_dri|dri_clk, cam_vga, 1
instance = comp, \cam|u_i2c_dri|dri_clk~clkctrl , cam|u_i2c_dri|dri_clk~clkctrl, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[0]~7 , cam|u_i2c_dri|cnt[0]~7, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[1]~14 , cam|u_i2c_cfg|start_init_cnt[1]~14, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[11]~35 , cam|u_i2c_cfg|start_init_cnt[11]~35, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[12]~37 , cam|u_i2c_cfg|start_init_cnt[12]~37, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[12] , cam|u_i2c_cfg|start_init_cnt[12], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[13]~39 , cam|u_i2c_cfg|start_init_cnt[13]~39, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[14]~41 , cam|u_i2c_cfg|start_init_cnt[14]~41, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[14] , cam|u_i2c_cfg|start_init_cnt[14], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[13] , cam|u_i2c_cfg|start_init_cnt[13], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|LessThan0~1 , cam|u_i2c_cfg|LessThan0~1, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[1] , cam|u_i2c_cfg|start_init_cnt[1], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[2]~16 , cam|u_i2c_cfg|start_init_cnt[2]~16, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[2] , cam|u_i2c_cfg|start_init_cnt[2], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[3]~18 , cam|u_i2c_cfg|start_init_cnt[3]~18, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[4]~20 , cam|u_i2c_cfg|start_init_cnt[4]~20, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[4] , cam|u_i2c_cfg|start_init_cnt[4], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[7]~26 , cam|u_i2c_cfg|start_init_cnt[7]~26, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[7] , cam|u_i2c_cfg|start_init_cnt[7], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[8]~28 , cam|u_i2c_cfg|start_init_cnt[8]~28, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[8] , cam|u_i2c_cfg|start_init_cnt[8], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[9]~31 , cam|u_i2c_cfg|start_init_cnt[9]~31, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[9] , cam|u_i2c_cfg|start_init_cnt[9], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[10]~33 , cam|u_i2c_cfg|start_init_cnt[10]~33, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[10] , cam|u_i2c_cfg|start_init_cnt[10], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[11] , cam|u_i2c_cfg|start_init_cnt[11], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Equal0~1 , cam|u_i2c_cfg|Equal0~1, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Decoder0~1 , cam|u_i2c_dri|Decoder0~1, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[3]~20 , cam|u_i2c_dri|cnt[3]~20, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[3] , cam|u_i2c_dri|cnt[3], cam_vga, 1
instance = comp, \cam|u_i2c_dri|cur_state.st_addr8 , cam|u_i2c_dri|cur_state.st_addr8, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cur_state.st_data_wr , cam|u_i2c_dri|cur_state.st_data_wr, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cur_state.st_stop , cam|u_i2c_dri|cur_state.st_stop, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector23~1 , cam|u_i2c_dri|Selector23~1, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector23~2 , cam|u_i2c_dri|Selector23~2, cam_vga, 1
instance = comp, \cam|u_i2c_dri|i2c_done , cam|u_i2c_dri|i2c_done, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[0]~21 , cam|u_i2c_cfg|init_reg_cnt[0]~21, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[0] , cam|u_i2c_cfg|init_reg_cnt[0], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[1]~7 , cam|u_i2c_cfg|init_reg_cnt[1]~7, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[2]~9 , cam|u_i2c_cfg|init_reg_cnt[2]~9, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[2] , cam|u_i2c_cfg|init_reg_cnt[2], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[3]~11 , cam|u_i2c_cfg|init_reg_cnt[3]~11, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[3] , cam|u_i2c_cfg|init_reg_cnt[3], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[4]~13 , cam|u_i2c_cfg|init_reg_cnt[4]~13, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[5]~15 , cam|u_i2c_cfg|init_reg_cnt[5]~15, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[5] , cam|u_i2c_cfg|init_reg_cnt[5], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[4] , cam|u_i2c_cfg|init_reg_cnt[4], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|always3~0 , cam|u_i2c_cfg|always3~0, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[6]~17 , cam|u_i2c_cfg|init_reg_cnt[6]~17, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[7]~19 , cam|u_i2c_cfg|init_reg_cnt[7]~19, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[7] , cam|u_i2c_cfg|init_reg_cnt[7], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|i2c_exec~0 , cam|u_i2c_cfg|i2c_exec~0, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|start_init_cnt[3] , cam|u_i2c_cfg|start_init_cnt[3], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Equal0~2 , cam|u_i2c_cfg|Equal0~2, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Equal0~3 , cam|u_i2c_cfg|Equal0~3, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|i2c_exec~1 , cam|u_i2c_cfg|i2c_exec~1, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|i2c_exec , cam|u_i2c_cfg|i2c_exec, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector1~0 , cam|u_i2c_dri|Selector1~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cur_state.st_sladdr , cam|u_i2c_dri|cur_state.st_sladdr, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cur_state.st_addr16 , cam|u_i2c_dri|cur_state.st_addr16, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[0]~15 , cam|u_i2c_dri|cnt[0]~15, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[0]~14 , cam|u_i2c_dri|cnt[0]~14, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector31~3 , cam|u_i2c_dri|Selector31~3, cam_vga, 1
instance = comp, \cam|u_i2c_dri|st_done , cam|u_i2c_dri|st_done, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector0~0 , cam|u_i2c_dri|Selector0~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cur_state.st_idle , cam|u_i2c_dri|cur_state.st_idle, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[0]~13 , cam|u_i2c_dri|cnt[0]~13, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[0]~16 , cam|u_i2c_dri|cnt[0]~16, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[0]~12 , cam|u_i2c_dri|cnt[0]~12, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[0]~17 , cam|u_i2c_dri|cnt[0]~17, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[0] , cam|u_i2c_dri|cnt[0], cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[1]~9 , cam|u_i2c_dri|cnt[1]~9, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[1] , cam|u_i2c_dri|cnt[1], cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[2]~18 , cam|u_i2c_dri|cnt[2]~18, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[2] , cam|u_i2c_dri|cnt[2], cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[4]~22 , cam|u_i2c_dri|cnt[4]~22, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[4] , cam|u_i2c_dri|cnt[4], cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[5]~24 , cam|u_i2c_dri|cnt[5]~24, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[6]~26 , cam|u_i2c_dri|cnt[6]~26, cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[6] , cam|u_i2c_dri|cnt[6], cam_vga, 1
instance = comp, \cam|u_i2c_dri|cnt[5] , cam|u_i2c_dri|cnt[5], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector11~0 , cam|u_i2c_dri|Selector11~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector21~9 , cam|u_i2c_dri|Selector21~9, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector8~1 , cam|u_i2c_dri|Selector8~1, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~10 , cam|u_i2c_dri|Selector9~10, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector21~10 , cam|u_i2c_dri|Selector21~10, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector14~0 , cam|u_i2c_dri|Selector14~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector21~7 , cam|u_i2c_dri|Selector21~7, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[1] , cam|u_i2c_cfg|init_reg_cnt[1], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_reg_cnt[6] , cam|u_i2c_cfg|init_reg_cnt[6], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~13 , cam|u_i2c_cfg|Ram0~13, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector1~1 , cam|u_i2c_dri|Selector1~1, cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[3] , cam|u_i2c_dri|addr_t[3], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~15 , cam|u_i2c_cfg|Ram0~15, cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[7] , cam|u_i2c_dri|addr_t[7], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~14 , cam|u_i2c_cfg|Ram0~14, cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[5] , cam|u_i2c_dri|addr_t[5], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~13 , cam|u_i2c_dri|Selector9~13, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~14 , cam|u_i2c_dri|Selector9~14, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~12 , cam|u_i2c_cfg|Ram0~12, cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[0] , cam|u_i2c_dri|addr_t[0], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~0feeder , cam|u_i2c_cfg|Ram0~0feeder, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~0 , cam|u_i2c_cfg|Ram0~0, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~10 , cam|u_i2c_cfg|Ram0~10, cam_vga, 1
instance = comp, \cam|u_i2c_dri|addr_t[2] , cam|u_i2c_dri|addr_t[2], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~11 , cam|u_i2c_dri|Selector9~11, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~12 , cam|u_i2c_dri|Selector9~12, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector13~0 , cam|u_i2c_dri|Selector13~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector21~6 , cam|u_i2c_dri|Selector21~6, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector21~8 , cam|u_i2c_dri|Selector21~8, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~4 , cam|u_i2c_cfg|Ram0~4, cam_vga, 1
instance = comp, \cam|u_i2c_dri|data_wr_t[0] , cam|u_i2c_dri|data_wr_t[0], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~1 , cam|u_i2c_cfg|Ram0~1, cam_vga, 1
instance = comp, \cam|u_i2c_dri|data_wr_t[4] , cam|u_i2c_dri|data_wr_t[4], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~2 , cam|u_i2c_cfg|Ram0~2, cam_vga, 1
instance = comp, \cam|u_i2c_dri|data_wr_t[2] , cam|u_i2c_dri|data_wr_t[2], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~3 , cam|u_i2c_cfg|Ram0~3, cam_vga, 1
instance = comp, \cam|u_i2c_dri|data_wr_t[6] , cam|u_i2c_dri|data_wr_t[6], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~6 , cam|u_i2c_dri|Selector9~6, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~7 , cam|u_i2c_dri|Selector9~7, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~8 , cam|u_i2c_cfg|Ram0~8, cam_vga, 1
instance = comp, \cam|u_i2c_dri|data_wr_t[1] , cam|u_i2c_dri|data_wr_t[1], cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~6 , cam|u_i2c_cfg|Ram0~6, cam_vga, 1
instance = comp, \cam|u_i2c_dri|data_wr_t[3] , cam|u_i2c_dri|data_wr_t[3], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~8 , cam|u_i2c_dri|Selector9~8, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|Ram0~5 , cam|u_i2c_cfg|Ram0~5, cam_vga, 1
instance = comp, \cam|u_i2c_dri|data_wr_t[5] , cam|u_i2c_dri|data_wr_t[5], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~9 , cam|u_i2c_dri|Selector9~9, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector14~1 , cam|u_i2c_dri|Selector14~1, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector21~0 , cam|u_i2c_dri|Selector21~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~5 , cam|u_i2c_dri|Selector9~5, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~4 , cam|u_i2c_dri|Selector9~4, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector9~19 , cam|u_i2c_dri|Selector9~19, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector21~1 , cam|u_i2c_dri|Selector21~1, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector21~2 , cam|u_i2c_dri|Selector21~2, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector21~11 , cam|u_i2c_dri|Selector21~11, cam_vga, 1
instance = comp, \cam|u_i2c_dri|sda_out , cam|u_i2c_dri|sda_out, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector11~1 , cam|u_i2c_dri|Selector11~1, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector22~0 , cam|u_i2c_dri|Selector22~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Decoder0~0 , cam|u_i2c_dri|Decoder0~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Decoder0~2 , cam|u_i2c_dri|Decoder0~2, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector22~2 , cam|u_i2c_dri|Selector22~2, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector22~3 , cam|u_i2c_dri|Selector22~3, cam_vga, 1
instance = comp, \cam|u_i2c_dri|sda_dir , cam|u_i2c_dri|sda_dir, cam_vga, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~12 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~12, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~14 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~14, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~26 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~26, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~22 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~22, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~6 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[0] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~5 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0]~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0]~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal8~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal8~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~4 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[1] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Add5~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Add5~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~6 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[3] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~10 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~10, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~13 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~13, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~16 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~16, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~18 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~18, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~20 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~20, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~24 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~24, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9]~28 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9]~28, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~6 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~2 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~3 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~7 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~8 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[2] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[1] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~2 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1 , u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[10]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[10]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[10] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[10], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[0]~11 , u_vga_driver|cnt_h[0]~11, cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[4]~19 , u_vga_driver|cnt_h[4]~19, cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[5]~21 , u_vga_driver|cnt_h[5]~21, cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[6]~23 , u_vga_driver|cnt_h[6]~23, cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[6] , u_vga_driver|cnt_h[6], cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[7]~25 , u_vga_driver|cnt_h[7]~25, cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[7] , u_vga_driver|cnt_h[7], cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[8]~27 , u_vga_driver|cnt_h[8]~27, cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[8] , u_vga_driver|cnt_h[8], cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[9]~29 , u_vga_driver|cnt_h[9]~29, cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[9] , u_vga_driver|cnt_h[9], cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[10]~31 , u_vga_driver|cnt_h[10]~31, cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[10] , u_vga_driver|cnt_h[10], cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[2]~15 , u_vga_driver|cnt_h[2]~15, cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[2] , u_vga_driver|cnt_h[2], cam_vga, 1
instance = comp, \u_vga_driver|LessThan6~0 , u_vga_driver|LessThan6~0, cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[5] , u_vga_driver|cnt_h[5], cam_vga, 1
instance = comp, \u_vga_driver|Equal0~1 , u_vga_driver|Equal0~1, cam_vga, 1
instance = comp, \u_vga_driver|Equal0~0 , u_vga_driver|Equal0~0, cam_vga, 1
instance = comp, \u_vga_driver|LessThan8~0 , u_vga_driver|LessThan8~0, cam_vga, 1
instance = comp, \u_vga_driver|LessThan8~1 , u_vga_driver|LessThan8~1, cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[0] , u_vga_driver|cnt_h[0], cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[1]~13 , u_vga_driver|cnt_h[1]~13, cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[1] , u_vga_driver|cnt_h[1], cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[3]~17 , u_vga_driver|cnt_h[3]~17, cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[3] , u_vga_driver|cnt_h[3], cam_vga, 1
instance = comp, \u_vga_driver|cnt_h[4] , u_vga_driver|cnt_h[4], cam_vga, 1
instance = comp, \u_vga_driver|LessThan2~0 , u_vga_driver|LessThan2~0, cam_vga, 1
instance = comp, \u_vga_driver|LessThan6~1 , u_vga_driver|LessThan6~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0, cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[1]~13 , u_vga_driver|cnt_v[1]~13, cam_vga, 1
instance = comp, \u_vga_driver|LessThan9~0 , u_vga_driver|LessThan9~0, cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[2]~15 , u_vga_driver|cnt_v[2]~15, cam_vga, 1
instance = comp, \u_vga_driver|Equal0~2 , u_vga_driver|Equal0~2, cam_vga, 1
instance = comp, \u_vga_driver|Equal0~3 , u_vga_driver|Equal0~3, cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[2] , u_vga_driver|cnt_v[2], cam_vga, 1
instance = comp, \u_vga_driver|LessThan9~1 , u_vga_driver|LessThan9~1, cam_vga, 1
instance = comp, \u_vga_driver|LessThan9~2 , u_vga_driver|LessThan9~2, cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[8]~27 , u_vga_driver|cnt_v[8]~27, cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[9]~29 , u_vga_driver|cnt_v[9]~29, cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[9] , u_vga_driver|cnt_v[9], cam_vga, 1
instance = comp, \u_vga_driver|LessThan9~3 , u_vga_driver|LessThan9~3, cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[1] , u_vga_driver|cnt_v[1], cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[4]~19 , u_vga_driver|cnt_v[4]~19, cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[4] , u_vga_driver|cnt_v[4], cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[5]~21 , u_vga_driver|cnt_v[5]~21, cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[5] , u_vga_driver|cnt_v[5], cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[6]~23 , u_vga_driver|cnt_v[6]~23, cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[6] , u_vga_driver|cnt_v[6], cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[7]~25 , u_vga_driver|cnt_v[7]~25, cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[7] , u_vga_driver|cnt_v[7], cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[8] , u_vga_driver|cnt_v[8], cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[10]~31 , u_vga_driver|cnt_v[10]~31, cam_vga, 1
instance = comp, \u_vga_driver|cnt_v[10] , u_vga_driver|cnt_v[10], cam_vga, 1
instance = comp, \u_vga_driver|vga_en~0 , u_vga_driver|vga_en~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[9] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[8] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[8] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[7] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[10] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[10], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[10] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[10], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[7] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[7] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[6] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[6] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[6] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[5] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[5] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[4] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[4] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[3] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[3]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[3]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[3] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[1]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[1]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~17 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~17, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~18 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~18, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~feeder , u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1 , u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2~feeder , u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2 , u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~0 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~2 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~3 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~4 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[0] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~11 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~11, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~23 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~23, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~25 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~25, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~27 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~27, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~29 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~29, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10]~31 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10]~31, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~13 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~13, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~15 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~15, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~21 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~21, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~5 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~4 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[1] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~11 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~11, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[3] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[10]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[10]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[10] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[10], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[7] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[8] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg, cam_vga, 1
instance = comp, \cam_href~input , cam_href~input, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|byte_flag~0 , cam|u_cmos_capture_data|byte_flag~0, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_done~0 , cam|u_i2c_cfg|init_done~0, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_done~feeder , cam|u_i2c_cfg|init_done~feeder, cam_vga, 1
instance = comp, \cam|u_i2c_cfg|init_done , cam|u_i2c_cfg|init_done, cam_vga, 1
instance = comp, \cam|comb~0 , cam|comb~0, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|byte_flag , cam|u_cmos_capture_data|byte_flag, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|byte_flag_d0 , cam|u_cmos_capture_data|byte_flag_d0, cam_vga, 1
instance = comp, \cam_vsync~input , cam_vsync~input, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_vsync_d0 , cam|u_cmos_capture_data|cam_vsync_d0, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_vsync_d1 , cam|u_cmos_capture_data|cam_vsync_d1, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|always1~1 , cam|u_cmos_capture_data|always1~1, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_ps_cnt[2]~2 , cam|u_cmos_capture_data|cmos_ps_cnt[2]~2, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_ps_cnt[2] , cam|u_cmos_capture_data|cmos_ps_cnt[2], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_ps_cnt[1]~3 , cam|u_cmos_capture_data|cmos_ps_cnt[1]~3, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_ps_cnt[1] , cam|u_cmos_capture_data|cmos_ps_cnt[1], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|always1~0 , cam|u_cmos_capture_data|always1~0, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_ps_cnt[0]~4 , cam|u_cmos_capture_data|cmos_ps_cnt[0]~4, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_ps_cnt[0] , cam|u_cmos_capture_data|cmos_ps_cnt[0], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|always2~0 , cam|u_cmos_capture_data|always2~0, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|frame_val_flag~0 , cam|u_cmos_capture_data|frame_val_flag~0, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|frame_val_flag , cam|u_cmos_capture_data|frame_val_flag, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~11 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~11, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[7] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[5] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[4] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~4 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1, cam_vga, 1
instance = comp, \cam_pclk~input , cam_pclk~input, cam_vga, 1
instance = comp, \cam_data[0]~input , cam_data[0]~input, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[0]~0 , cam|u_cmos_capture_data|cmos_data_t[0]~0, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[0] , cam|u_cmos_capture_data|cmos_data_t[0], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[0]~0 , cam|u_cmos_capture_data|cmos_frame_data[0]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[3] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, cam_vga, 1
instance = comp, \cam_data[1]~input , cam_data[1]~input, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[1]~feeder , cam|u_cmos_capture_data|cmos_data_t[1]~feeder, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[1] , cam|u_cmos_capture_data|cmos_data_t[1], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[1]~1 , cam|u_cmos_capture_data|cmos_frame_data[1]~1, cam_vga, 1
instance = comp, \cam_data[2]~input , cam_data[2]~input, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[2] , cam|u_cmos_capture_data|cmos_data_t[2], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[2]~2 , cam|u_cmos_capture_data|cmos_frame_data[2]~2, cam_vga, 1
instance = comp, \cam_data[3]~input , cam_data[3]~input, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[3] , cam|u_cmos_capture_data|cmos_data_t[3], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[3]~3 , cam|u_cmos_capture_data|cmos_frame_data[3]~3, cam_vga, 1
instance = comp, \cam_data[4]~input , cam_data[4]~input, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[4] , cam|u_cmos_capture_data|cmos_data_t[4], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[4]~4 , cam|u_cmos_capture_data|cmos_frame_data[4]~4, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[5]~5 , cam|u_cmos_capture_data|cmos_frame_data[5]~5, cam_vga, 1
instance = comp, \cam_data[6]~input , cam_data[6]~input, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[6]~feeder , cam|u_cmos_capture_data|cmos_data_t[6]~feeder, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[6] , cam|u_cmos_capture_data|cmos_data_t[6], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[6]~6 , cam|u_cmos_capture_data|cmos_frame_data[6]~6, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[7]~7 , cam|u_cmos_capture_data|cmos_frame_data[7]~7, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0~0 , cam|u_cmos_capture_data|cam_data_d0~0, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0[0] , cam|u_cmos_capture_data|cam_data_d0[0], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[8] , cam|u_cmos_capture_data|cmos_data_t[8], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[8]~8 , cam|u_cmos_capture_data|cmos_frame_data[8]~8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0 , u_sdram_top|u_sdram_controller|u_sdram_data|always0~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0~1 , cam|u_cmos_capture_data|cam_data_d0~1, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0[1] , cam|u_cmos_capture_data|cam_data_d0[1], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[9]~feeder , cam|u_cmos_capture_data|cmos_data_t[9]~feeder, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[9] , cam|u_cmos_capture_data|cmos_data_t[9], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[9]~9 , cam|u_cmos_capture_data|cmos_frame_data[9]~9, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0~2 , cam|u_cmos_capture_data|cam_data_d0~2, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0[2] , cam|u_cmos_capture_data|cam_data_d0[2], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[10] , cam|u_cmos_capture_data|cmos_data_t[10], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[10]~10 , cam|u_cmos_capture_data|cmos_frame_data[10]~10, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0~3 , cam|u_cmos_capture_data|cam_data_d0~3, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0[3] , cam|u_cmos_capture_data|cam_data_d0[3], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[11]~feeder , cam|u_cmos_capture_data|cmos_data_t[11]~feeder, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[11] , cam|u_cmos_capture_data|cmos_data_t[11], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[11]~11 , cam|u_cmos_capture_data|cmos_frame_data[11]~11, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0~4 , cam|u_cmos_capture_data|cam_data_d0~4, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0[4] , cam|u_cmos_capture_data|cam_data_d0[4], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[12] , cam|u_cmos_capture_data|cmos_data_t[12], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[12]~12 , cam|u_cmos_capture_data|cmos_frame_data[12]~12, cam_vga, 1
instance = comp, \cam_data[5]~input , cam_data[5]~input, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0~5 , cam|u_cmos_capture_data|cam_data_d0~5, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0[5] , cam|u_cmos_capture_data|cam_data_d0[5], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[13]~feeder , cam|u_cmos_capture_data|cmos_data_t[13]~feeder, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[13] , cam|u_cmos_capture_data|cmos_data_t[13], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[13]~13 , cam|u_cmos_capture_data|cmos_frame_data[13]~13, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0~6 , cam|u_cmos_capture_data|cam_data_d0~6, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0[6] , cam|u_cmos_capture_data|cam_data_d0[6], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[14] , cam|u_cmos_capture_data|cmos_data_t[14], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[14]~14 , cam|u_cmos_capture_data|cmos_frame_data[14]~14, cam_vga, 1
instance = comp, \cam_data[7]~input , cam_data[7]~input, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0~7 , cam|u_cmos_capture_data|cam_data_d0~7, cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cam_data_d0[7] , cam|u_cmos_capture_data|cam_data_d0[7], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_data_t[15] , cam|u_cmos_capture_data|cmos_data_t[15], cam_vga, 1
instance = comp, \cam|u_cmos_capture_data|cmos_frame_data[15]~15 , cam|u_cmos_capture_data|cmos_frame_data[15]~15, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15], cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector10~0 , cam|u_i2c_dri|Selector10~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector20~2 , cam|u_i2c_dri|Selector20~2, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector8~0 , cam|u_i2c_dri|Selector8~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector20~0 , cam|u_i2c_dri|Selector20~0, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector20~1 , cam|u_i2c_dri|Selector20~1, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector20~3 , cam|u_i2c_dri|Selector20~3, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector20~4 , cam|u_i2c_dri|Selector20~4, cam_vga, 1
instance = comp, \cam|u_i2c_dri|Selector20~5 , cam|u_i2c_dri|Selector20~5, cam_vga, 1
instance = comp, \cam|u_i2c_dri|scl , cam|u_i2c_dri|scl, cam_vga, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4]~feeder , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3]~feeder , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr0~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr0~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector0~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector0~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector1~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector1~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[1] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~2 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[0] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r1~feeder , u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r1~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r1 , u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r2~feeder , u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r2~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r2 , u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~0 , u_sdram_top|u_sdram_fifo_ctrl|Add1~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~2 , u_sdram_top|u_sdram_fifo_ctrl|Add1~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~33 , u_sdram_top|u_sdram_fifo_ctrl|Add1~33, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~0 , u_sdram_top|u_sdram_fifo_ctrl|LessThan0~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4 , u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sw_bank_en~0 , u_sdram_top|u_sdram_fifo_ctrl|sw_bank_en~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sw_bank_en , u_sdram_top|u_sdram_fifo_ctrl|sw_bank_en, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~0 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~4 , u_sdram_top|u_sdram_fifo_ctrl|Add1~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~34 , u_sdram_top|u_sdram_fifo_ctrl|Add1~34, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~6 , u_sdram_top|u_sdram_fifo_ctrl|Add1~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~35 , u_sdram_top|u_sdram_fifo_ctrl|Add1~35, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~8 , u_sdram_top|u_sdram_fifo_ctrl|Add1~8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~10 , u_sdram_top|u_sdram_fifo_ctrl|Add1~10, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~37 , u_sdram_top|u_sdram_fifo_ctrl|Add1~37, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~14 , u_sdram_top|u_sdram_fifo_ctrl|Add1~14, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~16 , u_sdram_top|u_sdram_fifo_ctrl|Add1~16, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~18 , u_sdram_top|u_sdram_fifo_ctrl|Add1~18, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~41 , u_sdram_top|u_sdram_fifo_ctrl|Add1~41, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~20 , u_sdram_top|u_sdram_fifo_ctrl|Add1~20, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~42 , u_sdram_top|u_sdram_fifo_ctrl|Add1~42, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~22 , u_sdram_top|u_sdram_fifo_ctrl|Add1~22, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~43 , u_sdram_top|u_sdram_fifo_ctrl|Add1~43, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~24 , u_sdram_top|u_sdram_fifo_ctrl|Add1~24, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~44 , u_sdram_top|u_sdram_fifo_ctrl|Add1~44, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~feeder , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~28 , u_sdram_top|u_sdram_fifo_ctrl|Add1~28, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~0 , u_sdram_top|u_sdram_fifo_ctrl|Add3~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~32 , u_sdram_top|u_sdram_fifo_ctrl|Add3~32, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_ack~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_ack~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r1 , u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r2 , u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag , u_sdram_top|u_sdram_fifo_ctrl|read_done_flag, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~2 , u_sdram_top|u_sdram_fifo_ctrl|Add3~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~33 , u_sdram_top|u_sdram_fifo_ctrl|Add3~33, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~4 , u_sdram_top|u_sdram_fifo_ctrl|Add3~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~6 , u_sdram_top|u_sdram_fifo_ctrl|Add3~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~8 , u_sdram_top|u_sdram_fifo_ctrl|Add3~8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~36 , u_sdram_top|u_sdram_fifo_ctrl|Add3~36, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~10 , u_sdram_top|u_sdram_fifo_ctrl|Add3~10, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~12 , u_sdram_top|u_sdram_fifo_ctrl|Add3~12, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~14 , u_sdram_top|u_sdram_fifo_ctrl|Add3~14, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~39 , u_sdram_top|u_sdram_fifo_ctrl|Add3~39, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~16 , u_sdram_top|u_sdram_fifo_ctrl|Add3~16, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~40 , u_sdram_top|u_sdram_fifo_ctrl|Add3~40, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~38 , u_sdram_top|u_sdram_fifo_ctrl|Add3~38, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~37 , u_sdram_top|u_sdram_fifo_ctrl|Add3~37, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan2~1 , u_sdram_top|u_sdram_fifo_ctrl|LessThan2~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~18 , u_sdram_top|u_sdram_fifo_ctrl|Add3~18, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~41 , u_sdram_top|u_sdram_fifo_ctrl|Add3~41, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~35 , u_sdram_top|u_sdram_fifo_ctrl|Add3~35, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan2~2 , u_sdram_top|u_sdram_fifo_ctrl|LessThan2~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan2~3 , u_sdram_top|u_sdram_fifo_ctrl|LessThan2~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~20 , u_sdram_top|u_sdram_fifo_ctrl|Add3~20, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~42 , u_sdram_top|u_sdram_fifo_ctrl|Add3~42, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~22 , u_sdram_top|u_sdram_fifo_ctrl|Add3~22, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~24 , u_sdram_top|u_sdram_fifo_ctrl|Add3~24, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~26 , u_sdram_top|u_sdram_fifo_ctrl|Add3~26, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~28 , u_sdram_top|u_sdram_fifo_ctrl|Add3~28, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~0 , u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[5]~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[5]~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[0] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|rw_bank_flag~0 , u_sdram_top|u_sdram_fifo_ctrl|rw_bank_flag~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|rw_bank_flag , u_sdram_top|u_sdram_fifo_ctrl|rw_bank_flag, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~44 , u_sdram_top|u_sdram_fifo_ctrl|Add3~44, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~43 , u_sdram_top|u_sdram_fifo_ctrl|Add3~43, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan2~0 , u_sdram_top|u_sdram_fifo_ctrl|LessThan2~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan2~4 , u_sdram_top|u_sdram_fifo_ctrl|LessThan2~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~29 , u_sdram_top|u_sdram_fifo_ctrl|Add3~29, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~31 , u_sdram_top|u_sdram_fifo_ctrl|Add3~31, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~32 , u_sdram_top|u_sdram_fifo_ctrl|Add1~32, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[6]~3 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[6]~3, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~4 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~4, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[0] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~5 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~5, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~6 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~6, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[1] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[1], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add3~34 , u_sdram_top|u_sdram_fifo_ctrl|Add3~34, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~7 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~7, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~8 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~8, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~2 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[3] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[3], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~36 , u_sdram_top|u_sdram_fifo_ctrl|Add1~36, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~9 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~9, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~10 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~10, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[4] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[4], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~11 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~11, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~12 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~12, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[5] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[5], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[6] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[6], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~39 , u_sdram_top|u_sdram_fifo_ctrl|Add1~39, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[7] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[7], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|Add1~40 , u_sdram_top|u_sdram_fifo_ctrl|Add1~40, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[8] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[9] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~2 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~2, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[10] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[10], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~0, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~1, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[12] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[12], cam_vga, 1
instance = comp, \u_vga_driver|LessThan0~0 , u_vga_driver|LessThan0~0, cam_vga, 1
instance = comp, \u_vga_driver|LessThan0~1 , u_vga_driver|LessThan0~1, cam_vga, 1
instance = comp, \u_vga_driver|LessThan1~0 , u_vga_driver|LessThan1~0, cam_vga, 1
instance = comp, \u_vga_driver|LessThan1~1 , u_vga_driver|LessThan1~1, cam_vga, 1
instance = comp, \u_vga_driver|LessThan1~2 , u_vga_driver|LessThan1~2, cam_vga, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, cam_vga, 1
instance = comp, \sdram_data[0]~input , sdram_data[0]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[0]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[0]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[0] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[0], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a[9], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, cam_vga, 1
instance = comp, \sdram_data[1]~input , sdram_data[1]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1], cam_vga, 1
instance = comp, \sdram_data[2]~input , sdram_data[2]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[2] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[2], cam_vga, 1
instance = comp, \sdram_data[3]~input , sdram_data[3]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[3]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[3]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[3] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[3], cam_vga, 1
instance = comp, \sdram_data[4]~input , sdram_data[4]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4], cam_vga, 1
instance = comp, \sdram_data[5]~input , sdram_data[5]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[5]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[5]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[5] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[5], cam_vga, 1
instance = comp, \sdram_data[6]~input , sdram_data[6]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[6]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[6]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[6] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[6], cam_vga, 1
instance = comp, \sdram_data[7]~input , sdram_data[7]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[7]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[7]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[7] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[7], cam_vga, 1
instance = comp, \sdram_data[8]~input , sdram_data[8]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[8]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[8]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[8] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[8], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0, cam_vga, 1
instance = comp, \u_vga_driver|LessThan2~1 , u_vga_driver|LessThan2~1, cam_vga, 1
instance = comp, \u_vga_driver|vga_en~1 , u_vga_driver|vga_en~1, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[0]~0 , u_vga_driver|vga_rgb[0]~0, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[1]~1 , u_vga_driver|vga_rgb[1]~1, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[2]~2 , u_vga_driver|vga_rgb[2]~2, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[3]~3 , u_vga_driver|vga_rgb[3]~3, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[4]~4 , u_vga_driver|vga_rgb[4]~4, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[5]~5 , u_vga_driver|vga_rgb[5]~5, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[6]~6 , u_vga_driver|vga_rgb[6]~6, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[7]~7 , u_vga_driver|vga_rgb[7]~7, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[8]~8 , u_vga_driver|vga_rgb[8]~8, cam_vga, 1
instance = comp, \sdram_data[9]~input , sdram_data[9]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9], cam_vga, 1
instance = comp, \sdram_data[10]~input , sdram_data[10]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[10] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[10], cam_vga, 1
instance = comp, \sdram_data[11]~input , sdram_data[11]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[11] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[11], cam_vga, 1
instance = comp, \sdram_data[12]~input , sdram_data[12]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12], cam_vga, 1
instance = comp, \sdram_data[13]~input , sdram_data[13]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13]~feeder, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13], cam_vga, 1
instance = comp, \sdram_data[14]~input , sdram_data[14]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14], cam_vga, 1
instance = comp, \sdram_data[15]~input , sdram_data[15]~input, cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[15] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[15], cam_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[9]~9 , u_vga_driver|vga_rgb[9]~9, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[10]~10 , u_vga_driver|vga_rgb[10]~10, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[11]~11 , u_vga_driver|vga_rgb[11]~11, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[12]~12 , u_vga_driver|vga_rgb[12]~12, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[13]~13 , u_vga_driver|vga_rgb[13]~13, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[14]~14 , u_vga_driver|vga_rgb[14]~14, cam_vga, 1
instance = comp, \u_vga_driver|vga_rgb[15]~15 , u_vga_driver|vga_rgb[15]~15, cam_vga, 1
instance = comp, \cam_sda~input , cam_sda~input, cam_vga, 1
