{"status": 200, "content": "\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nRandom-access memory - Wikipedia\n\n\n\n\n\n\n\n\t\n\t\n\n\t\n\n\n\n\n\n\tRandom-access memory\n\n\t\n\t\n\t\tFrom Wikipedia, the free encyclopedia\n\n\t\t\n\n\t\t\n\t\t\n\t\t\n\t\t\n\n\t\tJump to navigation\n\t\tJump to search\n\t\t\"RAM\" redirects here. For other uses, see Ram.\n\n\n\n\nForm of computer data storage\n\n\tComputer memory types\n\t\nVolatile\n\t\nRAM\n\t\n\tDRAM\n\tSDRAM\n\n\n\tSRAM\n\n\n\t\nHistorical\n\t\n\tWilliams\u2013Kilburn tube (1946\u201347)\n\tDelay line memory (1947)\n\tMellon optical memory (1951)\n\tSelectron tube (1952)\n\tDekatron\n\tT-RAM (2009)\n\tZ-RAM (2002\u20132010)\n\n\n\t\nNon-volatile\n\t\nROM\n\t\n\tMask ROM\n\tPROM\n\tEPROM\n\tEEPROM\n\tFlash memory\n\n\n\t\nNVRAM\n\t\n\tReRAM\n\n\n\t\nEarly stage NVRAM\n\t\n\tFeRAM\n\tMRAM\n\tPCM (3D XPoint)\n\tFeFET memory\n\n\n\t\nMagnetic\n\t\n\tMagnetic tape\n\tHard disk drive\n\n\n\t\nOptical\n\t\n\tOptical disc\n\n\n\t\nIn development\n\t\n\tCBRAM\n\tRacetrack memory\n\tNRAM\n\tMillipede memory\n\tFJG RAM\n\n\n\t\nHistorical\n\t\n\tPaper data storage (1725)\n\tDrum memory (1932)\n\tMagnetic-core memory (1949)\n\tPlated wire memory (1957)\n\tCore rope memory (1960s)\n\tThin-film memory (1962)\n\tDisk pack (1962)\n\tTwistor memory (~1968)\n\tBubble memory (~1970)\n\tFloppy disk (1971)\n\n\n\t\tv\n\tt\n\te\n\n\n\n\n\n  \nExample of writable volatile random-access memory: Synchronous Dynamic RAM modules, primarily used as main memory in personal computers, workstations, and servers.\n\n\n\nRandom-access memory (RAM /r\u00e6m/) is a form of computer memory that can be read and changed in any order, typically used to store working data and machine code.[1][2] A random-access memory device allows data items to be read or written in almost the same amount of time irrespective of the physical location of data inside the memory. In contrast, with other direct-access data storage media such as hard disks, CD-RWs, DVD-RWs and the older magnetic tapes and drum memory, the time required to read and write data items varies significantly depending on their physical locations on the recording medium, due to mechanical limitations such as media rotation speeds and arm movement.\n\nRAM contains multiplexing and demultiplexing circuitry, to connect the data lines to the addressed storage for reading or writing the entry. Usually more than one bit of storage is accessed by the same address, and RAM devices often have multiple data lines and are said to be \"8-bit\" or \"16-bit\", etc. devices.\n\nIn today's technology, random-access memory takes the form of integrated circuit (IC) chips with MOS (metal-oxide-semiconductor) memory cells. RAM is normally associated with volatile types of memory (such as DRAM modules), where stored information is lost if power is removed, although non-volatile RAM has also been developed.[3] Other types of non-volatile memories exist that allow random access for read operations, but either do not allow write operations or have other kinds of limitations on them. These include most types of ROM and a type of flash memory called NOR-Flash.\n\nThe two main types of volatile random-access semiconductor memory are static random-access memory (SRAM) and dynamic random-access memory (DRAM). Commercial uses of semiconductor RAM date back to 1965, when IBM introduced the SP95 SRAM chip for their System/360 Model 95 computer, and Toshiba used DRAM memory cells for its Toscal BC-1411 electronic calculator, both based on bipolar transistors. Commercial MOS memory, based on MOS transistors, was developed in the late 1960s, and has since been the basis for all commercial semiconductor memory. The first commercial DRAM IC chip, the Intel 1103, was introduced in October 1970. Synchronous dynamic random-access memory (SDRAM) later debuted with the Samsung KM48SL2000 chip in 1992.\n\n\nContents\n\n\n\t1 History\n\t1.1 Semiconductor RAM\n\n\n\n\t2 Types\n\t3 Memory cell\n\t4 Addressing\n\t5 Memory hierarchy\n\t6 Other uses of RAM\n\t6.1 Virtual memory\n\t6.2 RAM disk\n\t6.3 Shadow RAM\n\n\n\n\t7 Recent developments\n\t8 Memory wall\n\t9 Timeline\n\t9.1 SRAM\n\t9.2 DRAM\n\t9.3 SDRAM\n\t9.4 SGRAM and HBM\n\n\n\n\t10 See also\n\t11 References\n\t12 External links\n\n\n\n\n\nHistory\n\n  \nThese IBM tabulating machines from the 1930s used mechanical counters to store information\n\n\n\n  \nA portion of a core memory with a modern flash SD card on top\n\n\n\n  \n1 Megabit chip \u2013 one of the last models developed by VEB Carl Zeiss Jena in 1989\n\n\n\nEarly computers used relays, mechanical counters[4] or delay lines for main memory functions. Ultrasonic delay lines could only reproduce data in the order it was written. Drum memory could be expanded at relatively low cost but efficient retrieval of memory items required knowledge of the physical layout of the drum to optimize speed. Latches built out of vacuum tube triodes, and later, out of discrete transistors, were used for smaller and faster memories such as registers. Such registers were relatively large and too costly to use for large amounts of data; generally only a few dozen or few hundred bits of such memory could be provided.\n\nThe first practical form of random-access memory was the Williams tube starting in 1947.  It stored data as electrically charged spots on the face of a cathode ray tube. Since the electron beam of the CRT could read and write the spots on the tube in any order, memory was random access. The capacity of the Williams tube was a few hundred to around a thousand bits, but it was much smaller, faster, and more power-efficient than using individual vacuum tube latches. Developed at the University of Manchester in England, the Williams tube provided the medium on which the first electronically stored program was implemented in the Manchester Baby computer, which first successfully ran a program on 21 June 1948.[5]  In fact, rather than the Williams tube memory being designed for the Baby, the Baby was a testbed to demonstrate the reliability of the memory.[6][7]\n\nMagnetic-core memory was invented in 1947 and developed up until the mid-1970s. It became a widespread form of random-access memory, relying on an array of magnetized rings.  By changing the sense of each ring's magnetization, data could be stored with one bit stored per ring. Since every ring had a combination of address wires to select and read or write it, access to any memory location in any sequence was possible. Magnetic core memory was the standard form of computer memory system until displaced by solid-state MOS (metal-oxide-silicon) semiconductor memory in integrated circuits (ICs) during the early 1970s.[8]\n\nPrior to the development of integrated read-only memory (ROM) circuits, permanent (or read-only) random-access memory was often constructed using diode matrices driven by address decoders, or specially wound core rope memory planes.[citation needed]\n\n\nSemiconductor RAM\n\nSemiconductor memory began in the 1960s with bipolar memory, which used bipolar transistors. While it improved performance, it could not compete with the lower price of magnetic core memory.[9] The invention of the MOSFET (metal-oxide-semiconductor field-effect transistor), also known as the MOS transistor, by Mohamed Atalla and Dawon Kahng at Bell Labs in 1959,[10] led to the development of MOS semiconductor memory by John Schmidt at Fairchild Semiconductor in 1964.[8][11] In addition to higher performance, MOS memory was cheaper and consumed less power than magnetic core memory.[8] The development of silicon-gate MOS integrated circuit (IC) technology by Federico Faggin at Fairchild in 1968 enabled the production of MOS memory chips.[12] MOS memory overtook magnetic core memory as the dominant memory technology in the early 1970s.[8]\n\nAn integrated bipolar static random-access memory (SRAM) was invented by Robert H. Norman at Fairchild Semiconductor in 1963.[13] It was followed by the development of MOS SRAM by John Schmidt at Fairchild in 1964.[8] SRAM became an alternative to magnetic-core memory, but required six MOS transistors for each bit of data.[14] Commercial use of SRAM began in 1965, when IBM introduced the SP95 memory chip for the System/360 Model 95.[9]\n\nDynamic random-access memory (DRAM) allowed replacement of a 4 or 6-transistor latch circuit by a single transistor for each memory bit, greatly increasing memory density at the cost of volatility.  Data was stored in the tiny capacitance of each transistor, and had to be periodically refreshed every few milliseconds before the charge could leak away. Toshiba's Toscal BC-1411 electronic calculator, which was introduced in 1965,[15][16][17] used a form of capacitive bipolar DRAM, storing 180-bit data on discrete memory cells, consisting of germanium bipolar transistors and capacitors.[16][17] While it offered improved performance over magnetic-core memory, bipolar DRAM could not compete with the lower price of the then dominant magnetic-core memory.[18]\n\nMOS technology is the basis for modern DRAM. In 1966, Dr. Robert H. Dennard at the IBM Thomas J. Watson Research Center was working on MOS memory. While examining the characteristics of MOS technology, he found it was capable of building capacitors, and that storing a charge or no charge on the MOS capacitor could represent the 1 and 0 of a bit, while the MOS transistor could control writing the charge to the capacitor. This led to his development of a single-transistor DRAM memory cell.[14] In 1967, Dennard filed a patent under IBM for a single-transistor DRAM memory cell, based on MOS technology.[19] The first commercial DRAM IC chip was the Intel 1103, which was manufactured on an 8\u00a0\u00b5m MOS process with a capacity of 1\u00a0kb, and was released in 1970.[8][20][21]\n\nSynchronous dynamic random-access memory (SDRAM) was developed by Samsung Electronics. The first commercial SDRAM chip was the Samsung KM48SL2000, which had a capacity of 16\u00a0Mb.[22] It was introduced by Samsung in 1992,[23] and mass-produced in 1993.[22] The first commercial DDR SDRAM (double data rate SDRAM) memory chip was Samsung's 64\u00a0Mb DDR SDRAM chip, released in June 1998.[24] GDDR (graphics DDR) is a form of DDR SGRAM (synchronous graphics RAM), which was first released by Samsung as a 16\u00a0Mb memory chip in 1998.[25]\n\n\nTypes\n\nThe two widely used forms of modern RAM are static RAM (SRAM) and dynamic RAM (DRAM).  In SRAM, a bit of data is stored using the state of a six-transistor memory cell. This form of RAM is more expensive to produce, but is generally faster and requires less dynamic power than DRAM. In modern computers, SRAM is often used as cache memory for the CPU.  DRAM stores a bit of data using a transistor and capacitor pair, which together comprise a DRAM cell.  The capacitor holds a high or low charge (1 or 0, respectively), and the transistor acts as a switch that lets the control circuitry on the chip read the capacitor's state of charge or change it.  As this form of memory is less expensive to produce than static RAM, it is the predominant form of computer memory used in modern computers.\n\nBoth static and dynamic RAM are considered volatile, as their state is lost or reset when power is removed from the system.  By contrast, read-only memory (ROM) stores data by permanently enabling or disabling selected transistors, such that the memory cannot be altered.  Writeable variants of ROM (such as EEPROM and flash memory) share properties of both ROM and RAM, enabling data to persist without power and to be updated without requiring special equipment.  These persistent forms of semiconductor ROM include USB flash drives, memory cards for cameras and portable devices, and solid-state drives. \nECC memory (which can be either SRAM or DRAM) includes special circuitry to detect and/or correct random faults (memory errors) in the stored data, using parity bits or error correction codes.\n\nIn general, the term RAM refers solely to solid-state memory devices (either DRAM or SRAM), and more specifically the main memory in most computers.  In optical storage, the term DVD-RAM is somewhat of a misnomer since, unlike CD-RW or DVD-RW it does not need to be erased before reuse.  Nevertheless, a DVD-RAM behaves much like a hard disc drive if somewhat slower.\n\n\nMemory cell\n\nMain article: Memory cell (computing)\n\nThe memory cell is the fundamental building block of computer memory. The memory cell is an electronic circuit that stores one bit of binary information and it must be set to store a logic 1 (high voltage level) and reset to store a logic 0 (low voltage level). Its value is maintained/stored until it is changed by the set/reset process. The value in the memory cell can be accessed by reading it.\n\nIn SRAM, the memory cell is a type of flip-flop circuit, usually implemented using FETs. This means that SRAM requires very low power when not being accessed, but it is expensive and has low storage density.\n\nA second type, DRAM, is based around a capacitor. Charging and discharging this capacitor can store a \"1\" or a \"0\" in the cell. However, the charge in this capacitor slowly leaks away, and must be refreshed periodically. Because of this refresh process, DRAM uses more power, but it can achieve greater storage densities and lower unit costs compared to SRAM.\n\n\n\t  \nSRAM Cell (6 Transistors)\n\n\n\t  \nDRAM Cell (1 Transistor and one capacitor)\n\n\n\n\n\n\nAddressing\n\nTo be useful, memory cells must be readable and writeable. Within the RAM device, multiplexing and demultiplexing circuitry is used to select memory cells. Typically, a RAM device has a set of address lines A0... An, and for each combination of bits that may be applied to these lines, a set of memory cells are activated. Due to this addressing, RAM devices virtually always have a memory capacity that is a power of two.\n\nUsually several memory cells share the same address. For example, a 4 bit 'wide' RAM chip has 4 memory cells for each address. Often the width of the memory and that of the microprocessor are different, for a 32 bit microprocessor, eight 4 bit RAM chips would be needed.\n\nOften more addresses are needed than can be provided by a device. In that case, external multiplexors to the device are used to activate the correct device that is being accessed.\n\n\nMemory hierarchy\n\nMain article: Memory hierarchy\n\nOne can read and over-write data in RAM. Many computer systems have a memory hierarchy consisting of processor registers, on-die SRAM caches, external caches, DRAM, paging systems and virtual memory or swap space on a hard drive. This entire pool of memory may be referred to as \"RAM\" by many developers, even though the various subsystems can have very different access times, violating the original concept behind the random access term in RAM. Even within a hierarchy level such as DRAM, the specific row, column, bank, rank, channel, or interleave organization of the components make the access time variable, although not to the extent that access time to rotating storage media or a tape is variable. The overall goal of using a memory hierarchy is to obtain the highest possible average access performance while minimizing the total cost of the entire memory system (generally, the memory hierarchy follows the access time with the fast CPU registers at the top and the slow hard drive at the bottom).\n\nIn many modern personal computers, the RAM comes in an easily upgraded form of modules called memory modules or DRAM modules about the size of a few sticks of chewing gum. These can quickly be replaced should they become damaged or when changing needs demand more storage capacity. As suggested above, smaller amounts of RAM (mostly SRAM) are also integrated in the CPU and other ICs on the motherboard, as well as in hard-drives, CD-ROMs, and several other parts of the computer system.\n\n\nOther uses of RAM\n\n  \nA SO-DIMM stick of laptop RAM, roughly half the size of desktop RAM.\n\n\n\nIn addition to serving as temporary storage and working space for the operating system and applications, RAM is used in numerous other ways.\n\n\nVirtual memory\n\nMain article: Virtual memory\n\nMost modern operating systems employ a method of extending RAM capacity, known as \"virtual memory\".  A portion of the computer's hard drive is set aside for a paging file or a scratch partition, and the combination of physical RAM and the paging file form the system's total memory.  (For example, if a computer has 2 GB of RAM and a 1 GB page file, the operating system has 3 GB total memory available to it.)  When the system runs low on physical memory, it can \"swap\" portions of RAM to the paging file to make room for new data, as well as to read previously swapped information back into RAM.  Excessive use of this mechanism results in thrashing and generally hampers overall system performance, mainly because hard drives are far slower than RAM.\n\n\nRAM disk\n\nMain article: RAM drive\n\nSoftware can \"partition\" a portion of a computer's RAM, allowing it to act as a much faster hard drive that is called a RAM disk. A RAM disk loses the stored data when the computer is shut down, unless memory is arranged to have a standby battery source.\n\n\nShadow RAM\n\nSometimes, the contents of a relatively slow ROM chip are copied to read/write memory to allow for shorter access times. The ROM chip is then disabled while the initialized memory locations are switched in on the same block of addresses (often write-protected). This process, sometimes called shadowing, is fairly common in both computers and embedded systems.\n\nAs a common example, the BIOS in typical personal computers often has an option called \u201cuse shadow BIOS\u201d or similar. When enabled, functions that rely on data from the BIOS's ROM instead use DRAM locations (most can also toggle shadowing of video card ROM or other ROM sections). Depending on the system, this may not result in increased performance, and may cause incompatibilities.  For example, some hardware may be inaccessible to the operating system if shadow RAM is used. On some systems the benefit may be hypothetical because the BIOS is not used after booting in favor of direct hardware access. Free memory is reduced by the size of the shadowed ROMs.[26]\n\n\nRecent developments\n\nSeveral new types of non-volatile RAM, which preserve data while powered down, are under development. The technologies used include carbon nanotubes and approaches utilizing Tunnel magnetoresistance. Amongst the 1st generation MRAM, a 128 KiB (128 \u00d7 210 bytes) chip was manufactured with 0.18\u00a0\u00b5m technology in the summer of 2003.[citation needed] In June 2004, Infineon Technologies unveiled a 16\u00a0MiB (16\u00a0\u00d7\u00a0220 bytes) prototype again based on 0.18\u00a0\u00b5m technology. There are two 2nd generation techniques currently in development: thermal-assisted switching (TAS)[27] which is being developed by Crocus Technology, and spin-transfer torque (STT) on which Crocus, Hynix, IBM, and several other companies are working.[28] Nantero built a functioning carbon nanotube memory prototype 10\u00a0GiB (10\u00a0\u00d7\u00a0230 bytes) array in 2004. Whether some of these technologies can eventually take significant market share from either DRAM, SRAM, or flash-memory technology, however, remains to be seen.\n\nSince 2006, \"solid-state drives\" (based on flash memory) with capacities exceeding 256 gigabytes and performance far exceeding traditional disks have become available. This development has started to blur the definition between traditional random-access memory and \"disks\", dramatically reducing the difference in performance.\n\nSome kinds of random-access memory, such as \"EcoRAM\", are specifically designed for server farms, where low power consumption is more important than speed.[29]\n\n\nMemory wall\n\nThe \"memory wall\" is the growing disparity of speed between CPU and memory outside the CPU chip.  An important reason for this disparity is the limited communication bandwidth beyond chip boundaries, which is also referred to as bandwidth wall. From 1986 to 2000, CPU speed improved at an annual rate of 55% while memory speed only improved at 10%. Given these trends, it was expected that memory latency would become an overwhelming bottleneck in computer performance.[30]\n\nCPU speed improvements slowed significantly partly due to major physical barriers and partly because current CPU designs have already hit the memory wall in some sense.  Intel summarized these causes in a 2005 document.[31]\n\n\nFirst of all, as chip geometries shrink and clock frequencies rise, the transistor leakage current increases, leading to excess power consumption and heat... Secondly, the advantages of higher clock speeds are in part negated by memory latency, since memory access times have not been able to keep pace with increasing clock frequencies. Third, for certain applications, traditional serial architectures are becoming less efficient as processors get faster (due to the so-called Von Neumann bottleneck), further undercutting any gains that frequency increases might otherwise buy. In addition, partly due to limitations in the means of producing inductance within solid state devices, resistance-capacitance (RC) delays in signal transmission are growing as feature sizes shrink, imposing an additional bottleneck that frequency increases don't address.\n\n\nThe RC delays in signal transmission were also noted in \"Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures\"[32] which projected a maximum of 12.5% average annual CPU performance improvement between 2000 and 2014.\n\nA different concept is the processor-memory performance gap, which can be addressed by 3D integrated circuits that reduce the distance between the logic and memory aspects that are further apart in a 2D chip.[33] Memory subsystem design requires a focus on the gap, which is widening over time.[34] The main method of bridging the gap is the use of caches; small amounts of high-speed memory that houses recent operations and instructions nearby the processor, speeding up the execution of those operations or instructions in cases where they are called upon frequently. Multiple levels of caching have been developed to deal with the widening gap, and the performance of high-speed modern computers relies on evolving caching techniques.[35] These can prevent the loss of processor performance, as it takes less time to perform the computation it has been initiated to complete.[36] There can be up to a 53% difference between the growth in speed of processor speeds and the lagging speed of main memory access.[37]\n\nSolid-state hard drives have continued to increase in speed, from ~400 Mbit/s via SATA3 in 2012 up to ~3 GB/s via NVMe/PCIe in 2018, closing the gap between RAM and hard disk speeds, although RAM continues to be an order of magnitude faster, with single-lane DDR4 3200 capable of 25 GB/s, and modern GDDR even faster. Fast, cheap, non-volatile solid state drives have replaced some functions formerly performed by RAM, such as holding certain data for immediate availability in server farms - 1 Terabyte of SSD storage can be had for $200, while 1TB of RAM would cost thousands of dollars.[38][39]\n\n\nTimeline\n\nSee also: Flash memory \u00a7\u00a0Timeline, Read-only memory \u00a7\u00a0Timeline, and Transistor count \u00a7\u00a0Memory\n\nSRAM\n\nStatic random-access memory (SRAM)\n\tDate of introduction\n\tChip name\n\tCapacity (bits)\n\tAccess time\n\tSRAM type\n\tManufacturer(s)\n\tProcess\n\tMOSFET\n\tRef\n\n\tMarch 1963\n\tN/A\n\t1-bit\n\t?\n\tBipolar (cell)\n\tFairchild\n\tN/A\n\tN/A\n\t[9]\n\n\t1965\n\t?\n\t8-bit\n\t?\n\tBipolar\n\tIBM\n\t?\n\tN/A\n\n\tSP95\n\t16-bit\n\t?\n\tBipolar\n\tIBM\n\t?\n\tN/A\n\t[40]\n\n\t?\n\t64-bit\n\t?\n\tMOSFET\n\tFairchild\n\t?\n\tPMOS\n\t[41]\n\n\t1966\n\tTMC3162\n\t16-bit\n\t?\n\tBipolar (TTL)\n\tTransitron\n\t?\n\tN/A\n\t[8]\n\n\t?\n\t?\n\t?\n\tMOSFET\n\tNEC\n\t?\n\t?\n\t[42]\n\n\t1968\n\t?\n\t64-bit\n\t?\n\tMOSFET\n\tFairchild\n\t?\n\tPMOS\n\t[42]\n\n\t144-bit\n\t?\n\tMOSFET\n\tNEC\n\t?\n\tNMOS\n\n\t512-bit\n\t?\n\tMOSFET\n\tIBM\n\t?\n\tNMOS\n\t[41]\n\n\t1969\n\t?\n\t128-bit\n\t?\n\tBipolar\n\tIBM\n\t?\n\tN/A\n\t[9]\n\n\t1101\n\t256-bit\n\t850 ns\n\tMOSFET\n\tIntel\n\t12,000 nm\n\tPMOS\n\t[43][44][45][46]\n\n\t1972\n\t2102\n\t1 kb\n\t?\n\tMOSFET\n\tIntel\n\t?\n\tNMOS\n\t[43]\n\n\t1974\n\t5101\n\t1 kb\n\t800 ns\n\tMOSFET\n\tIntel\n\t?\n\tCMOS\n\t[43][47]\n\n\t2102A\n\t1 kb\n\t350 ns\n\tMOSFET\n\tIntel\n\t?\n\tNMOS (depletion)\n\t[43][48]\n\n\t1975\n\t2114\n\t4 kb\n\t450 ns\n\tMOSFET\n\tIntel\n\t?\n\tNMOS\n\t[43][47]\n\n\t1976\n\t2115\n\t1 kb\n\t70 ns\n\tMOSFET\n\tIntel\n\t?\n\tNMOS (HMOS)\n\t[43][44]\n\n\t2147\n\t4 kb\n\t55 ns\n\tMOSFET\n\tIntel\n\t?\n\tNMOS (HMOS)\n\t[43][49]\n\n\t1977\n\t?\n\t4 kb\n\t?\n\tMOSFET\n\tToshiba\n\t?\n\tCMOS\n\t[44]\n\n\t1978\n\tHM6147\n\t4 kb\n\t55 ns\n\tMOSFET\n\tHitachi\n\t3,000 nm\n\tCMOS (twin-well)\n\t[49]\n\n\tTMS4016\n\t16 kb\n\t?\n\tMOSFET\n\tTexas Instruments\n\t?\n\tNMOS\n\t[44]\n\n\t1980\n\t?\n\t16 kb\n\t?\n\tMOSFET\n\tHitachi, Toshiba\n\t?\n\tCMOS\n\t[50]\n\n\t64 kb\n\t?\n\tMOSFET\n\tMatsushita\n\n\t1981\n\t?\n\t16 kb\n\t?\n\tMOSFET\n\tTexas Instruments\n\t2,500\u00a0nm\n\tNMOS\n\t[50]\n\n\tOctober 1981\n\t?\n\t4 kb\n\t18 ns\n\tMOSFET\n\tMatsushita, Toshiba\n\t2,000\u00a0nm\n\tCMOS\n\t[51]\n\n\t1982\n\t?\n\t64 kb\n\t?\n\tMOSFET\n\tIntel\n\t1,500 nm\n\tNMOS (HMOS)\n\t[50]\n\n\tFebruary 1983\n\t?\n\t64 kb\n\t50 ns\n\tMOSFET\n\tMitsubishi\n\t?\n\tCMOS\n\t[52]\n\n\t1984\n\t?\n\t256 kb\n\t?\n\tMOSFET\n\tToshiba\n\t1,200\u00a0nm\n\tCMOS\n\t[50][45]\n\n\t1987\n\t?\n\t1 Mb\n\t?\n\tMOSFET\n\tSony, Hitachi, Mitsubishi, Toshiba\n\t?\n\tCMOS\n\t[50]\n\n\tDecember 1987\n\t?\n\t256 kb\n\t10 ns\n\tBiMOS\n\tTexas Instruments\n\t800 nm\n\tBiCMOS\n\t[53]\n\n\t1990\n\t?\n\t4 Mb\n\t15\u201323 ns\n\tMOSFET\n\tNEC, Toshiba, Hitachi, Mitsubishi\n\t?\n\tCMOS\n\t[50]\n\n\t1992\n\t?\n\t16 Mb\n\t12\u201315 ns\n\tMOSFET\n\tFujitsu, NEC\n\t400\u00a0nm\n\n\tDecember 1994\n\t?\n\t512 kb\n\t2.5 ns\n\tMOSFET\n\tIBM\n\t?\n\tCMOS (SOI)\n\t[54]\n\n\t1995\n\t?\n\t4 Mb\n\t6 ns\n\tCache (SyncBurst)\n\tHitachi\n\t100 nm\n\tCMOS\n\t[55]\n\n\t256 Mb\n\t?\n\tMOSFET\n\tHyundai\n\t?\n\tCMOS\n\t[56]\n\n\n\nDRAM\n\nDynamic random-access memory (DRAM)\n\tDate of introduction\n\tChip name\n\tCapacity (bits)\n\tDRAM type\n\tManufacturer(s)\n\tProcess\n\tMOSFET\n\tArea\n\tRef\n\n\t1965\n\tN/A\n\t1-bit\n\tDRAM (cell)\n\tToshiba\n\tN/A\n\tN/A\n\tN/A\n\t[16][17]\n\n\t1967\n\tN/A\n\t1-bit\n\tDRAM (cell)\n\tIBM\n\tN/A\n\tMOS\n\tN/A\n\t[19][42]\n\n\t1968\n\t?\n\t256-bit\n\tDRAM (IC)\n\tFairchild\n\t?\n\tPMOS\n\t?\n\t[8]\n\n\t1969\n\tN/A\n\t1-bit\n\tDRAM (cell)\n\tIntel\n\tN/A\n\tPMOS\n\tN/A\n\t[42]\n\n\t1970\n\t1102\n\t1 kb\n\tDRAM (IC)\n\tIntel, Honeywell\n\t?\n\tPMOS\n\t?\n\t[42]\n\n\t1103\n\t1 kb\n\tDRAM\n\tIntel\n\t8,000 nm\n\tPMOS\n\t10\u00a0mm\u00b2\n\t[57][58][20]\n\n\t1971\n\t\u03bcPD403\n\t1 kb\n\tDRAM\n\tNEC\n\t?\n\tNMOS\n\t?\n\t[59]\n\n\t?\n\t2 kb\n\tDRAM\n\tGeneral Instrument\n\t?\n\tPMOS\n\t13\u00a0mm\u00b2\n\t[60]\n\n\t1972\n\t2107\n\t4 kb\n\tDRAM\n\tIntel\n\t?\n\tNMOS\n\t?\n\t[43][61]\n\n\t1973\n\t?\n\t8 kb\n\tDRAM\n\tIBM\n\t?\n\tPMOS\n\t19\u00a0mm\u00b2\n\t[60]\n\n\t1975\n\t2116\n\t16 kb\n\tDRAM\n\tIntel\n\t?\n\tNMOS\n\t?\n\t[62][8]\n\n\t1977\n\t?\n\t64 kb\n\tDRAM\n\tNTT\n\t?\n\tNMOS\n\t35\u00a0mm\u00b2\n\t[60]\n\n\t1979\n\tMK4816\n\t16 kb\n\tPSRAM\n\tMostek\n\t?\n\tNMOS\n\t?\n\t[63]\n\n\t?\n\t64 kb\n\tDRAM\n\tSiemens\n\t?\n\tVMOS\n\t25\u00a0mm\u00b2\n\t[60]\n\n\t1980\n\t?\n\t256 kb\n\tDRAM\n\tNEC, NTT\n\t1,000\u20131,500 nm\n\tNMOS\n\t34\u201342\u00a0mm\u00b2\n\t[60]\n\n\t1981\n\t?\n\t288 kb\n\tDRAM\n\tIBM\n\t?\n\tMOS\n\t25\u00a0mm\u00b2\n\t[64]\n\n\t1983\n\t?\n\t64 kb\n\tDRAM\n\tIntel\n\t1,500 nm\n\tCMOS\n\t20\u00a0mm\u00b2\n\t[60]\n\n\t256 kb\n\tDRAM\n\tNTT\n\t?\n\tCMOS\n\t31\u00a0mm\u00b2\n\n\tJanuary 5, 1984\n\t?\n\t8 Mb\n\tDRAM\n\tHitachi\n\t?\n\tMOS\n\t?\n\t[65][66]\n\n\tFebruary 1984\n\t?\n\t1 Mb\n\tDRAM\n\tHitachi, NEC\n\t1,000 nm\n\tNMOS\n\t74\u201376\u00a0mm\u00b2\n\t[60][67]\n\n\tNTT\n\t800 nm\n\tCMOS\n\t53\u00a0mm\u00b2\n\t[60][67]\n\n\t1984\n\tTMS4161\n\t64 kb\n\tDPRAM (VRAM)\n\tTexas Instruments\n\t?\n\tNMOS\n\t?\n\t[68][69]\n\n\tJanuary 1985\n\t\u03bcPD41264\n\t258 kb\n\tDPRAM (VRAM)\n\tNEC\n\t?\n\tNMOS\n\t?\n\t[70][71]\n\n\tJune 1986\n\t?\n\t1 Mb\n\tPSRAM\n\tToshiba\n\t?\n\tCMOS\n\t?\n\t[72]\n\n\t1986\n\t?\n\t4 Mb\n\tDRAM\n\tNEC\n\t800\u00a0nm\n\tNMOS\n\t99\u00a0mm\u00b2\n\t[60]\n\n\tTexas Instruments, Toshiba\n\t1,000\u00a0nm\n\tCMOS\n\t100\u2013137\u00a0mm\u00b2\n\n\t1987\n\t?\n\t16 Mb\n\tDRAM\n\tNTT\n\t700\u00a0nm\n\tCMOS\n\t148\u00a0mm\u00b2\n\t[60]\n\n\tOctober 1988\n\t?\n\t512 kb\n\tHSDRAM\n\tIBM\n\t1,000\u00a0nm\n\tCMOS\n\t78\u00a0mm\u00b2\n\t[73]\n\n\t1991\n\t?\n\t64 Mb\n\tDRAM\n\tMatsushita, Mitsubishi, Fujitsu, Toshiba\n\t400\u00a0nm\n\tCMOS\n\t?\n\t[50]\n\n\t1993\n\t?\n\t256 Mb\n\tDRAM\n\tHitachi, NEC\n\t250 nm\n\tCMOS\n\t?\n\n\t1995\n\t?\n\t4 Mb\n\tDPRAM (VRAM)\n\tHitachi\n\t?\n\tCMOS\n\t?\n\t[55]\n\n\tJanuary 9, 1995\n\t?\n\t1 Gb\n\tDRAM\n\tNEC\n\t250\u00a0nm\n\tCMOS\n\t?\n\t[74][55]\n\n\tHitachi\n\t160\u00a0nm\n\tCMOS\n\t?\n\n\t1997\n\t?\n\t4 Gb\n\tQLC\n\tNEC\n\t150\u00a0nm\n\tCMOS\n\t?\n\t[50]\n\n\t1998\n\t?\n\t4 Gb\n\tDRAM\n\tHyundai\n\t?\n\tCMOS\n\t?\n\t[56]\n\n\tJune 2001\n\tTC51W3216XB\n\t32 Mb\n\tPSRAM\n\tToshiba\n\t?\n\tCMOS\n\t?\n\t[75]\n\n\tFebruary 2001\n\t?\n\t4 Gb\n\tDRAM\n\tSamsung\n\t100 nm\n\tCMOS\n\t?\n\t[50][76]\n\n\n\nSDRAM\n\nPart of this section is transcluded from Synchronous dynamic random-access memory. (edit | history)\n\nSynchronous dynamic random-access memory (SDRAM)\n\tDate of introduction\n\tChip name\n\tCapacity (bits)\n\tSDRAM type\n\tManufacturer(s)\n\tProcess\n\tMOSFET\n\tArea\n\tRef\n\n\t1992\n\tKM48SL2000\n\t16 Mb\n\tSDR\n\tSamsung\n\t?\n\tCMOS\n\t?\n\t[77][22]\n\n\t1996\n\tMSM5718C50\n\t18 Mb\n\tRDRAM\n\tOki\n\t?\n\tCMOS\n\t325\u00a0mm\u00b2\n\t[78]\n\n\tN64 RDRAM\n\t36 Mb\n\tRDRAM\n\tNEC\n\t?\n\tCMOS\n\t?\n\t[79]\n\n\t?\n\t1 Gb\n\tSDR\n\tMitsubishi\n\t150\u00a0nm\n\tCMOS\n\t?\n\t[50]\n\n\t1997\n\t?\n\t1 Gb\n\tSDR\n\tHyundai\n\t?\n\tSOI\n\t?\n\t[56]\n\n\t1998\n\tMD5764802\n\t64 Mb\n\tRDRAM\n\tOki\n\t?\n\tCMOS\n\t325\u00a0mm\u00b2\n\t[78]\n\n\tMarch 1998\n\tDirect RDRAM\n\t72 Mb\n\tRDRAM\n\tRambus\n\t?\n\tCMOS\n\t?\n\t[80]\n\n\tJune 1998\n\t?\n\t64 Mb\n\tDDR\n\tSamsung\n\t?\n\tCMOS\n\t?\n\t[81][82][83]\n\n\t1998\n\t?\n\t64 Mb\n\tDDR\n\tHyundai\n\t?\n\tCMOS\n\t?\n\t[56]\n\n\t128 Mb\n\tSDR\n\tSamsung\n\t?\n\tCMOS\n\t?\n\t[84][82]\n\n\t?\n\tFRAM\n\tHyundai\n\t?\n\tFe\n\t?\n\t[56]\n\n\t1999\n\t?\n\t128 Mb\n\tDDR\n\tSamsung\n\t?\n\tCMOS\n\t?\n\t[82]\n\n\t1 Gb\n\tDDR\n\tSamsung\n\t140 nm\n\tCMOS\n\t?\n\t[50]\n\n\t2000\n\tGS eDRAM\n\t32 Mb\n\teDRAM\n\tSony, Toshiba\n\t180 nm\n\tCMOS\n\t279\u00a0mm\u00b2\n\t[85]\n\n\t2001\n\t?\n\t1 Mb\n\tFRAM\n\tHynix\n\t?\n\tCMOS\n\t?\n\t[86]\n\n\t288 Mb\n\tRDRAM\n\tHynix\n\t?\n\tCMOS\n\t?\n\n\t?\n\tDDR2\n\tSamsung\n\t100 nm\n\tCMOS\n\t?\n\t[83][50]\n\n\t2002\n\t?\n\t256 Mb\n\tSDR\n\tHynix\n\t?\n\tCMOS\n\t?\n\t[86]\n\n\t2003\n\tEE+GS eDRAM\n\t32 Mb\n\teDRAM\n\tSony, Toshiba\n\t90 nm\n\tCMOS\n\t86\u00a0mm\u00b2\n\t[85]\n\n\t?\n\t72 Mb\n\tDDR3\n\tSamsung\n\t90\u00a0nm\n\tCMOS\n\t?\n\t[87]\n\n\t512 Mb\n\tDDR2\n\tHynix\n\t?\n\tCMOS\n\t?\n\t[86]\n\n\tElpida\n\t110 nm\n\tCMOS\n\t?\n\t[88]\n\n\t1 Gb\n\tDDR2\n\tHynix\n\t?\n\tCMOS\n\t?\n\t[86]\n\n\t2004\n\t?\n\t2 Gb\n\tDDR2\n\tSamsung\n\t80\u00a0nm\n\tCMOS\n\t?\n\t[89]\n\n\t2005\n\tEE+GS eDRAM\n\t32 Mb\n\teDRAM\n\tSony, Toshiba\n\t65 nm\n\tCMOS\n\t86\u00a0mm\u00b2\n\t[90]\n\n\tXenos eDRAM\n\t80 Mb\n\teDRAM\n\tNEC\n\t90\u00a0nm\n\tCMOS\n\t?\n\t[91]\n\n\t?\n\t512 Mb\n\tDDR3\n\tSamsung\n\t80\u00a0nm\n\tCMOS\n\t?\n\t[83][92]\n\n\t2006\n\t?\n\t1 Gb\n\tDDR2\n\tHynix\n\t60\u00a0nm\n\tCMOS\n\t?\n\t[86]\n\n\t2008\n\t?\n\t?\n\tLPDDR2\n\tHynix\n\t?\n\n\tApril 2008\n\t?\n\t8 Gb\n\tDDR3\n\tSamsung\n\t50\u00a0nm\n\tCMOS\n\t?\n\t[93]\n\n\t2008\n\t?\n\t16 Gb\n\tDDR3\n\tSamsung\n\t50\u00a0nm\n\tCMOS\n\t?\n\n\t2009\n\t?\n\t?\n\tDDR3\n\tHynix\n\t44 nm\n\tCMOS\n\t?\n\t[86]\n\n\t2 Gb\n\tDDR3\n\tHynix\n\t40 nm\n\n\t2011\n\t?\n\t16 Gb\n\tDDR3\n\tHynix\n\t40\u00a0nm\n\tCMOS\n\t?\n\t[94]\n\n\t2 Gb\n\tDDR4\n\tHynix\n\t30\u00a0nm\n\tCMOS\n\t?\n\t[94]\n\n\t2013\n\t?\n\t?\n\tLPDDR4\n\tSamsung\n\t20 nm\n\tCMOS\n\t?\n\t[94]\n\n\t2014\n\t?\n\t8 Gb\n\tLPDDR4\n\tSamsung\n\t20\u00a0nm\n\tCMOS\n\t?\n\t[95]\n\n\t2015\n\t?\n\t12 Gb\n\tLPDDR4\n\tSamsung\n\t20\u00a0nm\n\tCMOS\n\t?\n\t[84]\n\n\t2018\n\t?\n\t8 Gb\n\tLPDDR5\n\tSamsung\n\t10\u00a0nm\n\tFinFET\n\t?\n\t[96]\n\n\t128 Gb\n\tDDR4\n\tSamsung\n\t10\u00a0nm\n\tFinFET\n\t?\n\t[97]\n\n\n\nSGRAM and HBM\n\nSynchronous graphics random-access memory (SGRAM) and High Bandwidth Memory (HBM)\n\tDate of introduction\n\tChip name\n\tCapacity (bits)\n\tSDRAM type\n\tManufacturer(s)\n\tProcess\n\tMOSFET\n\tArea\n\tRef\n\n\tNovember 1994\n\tHM5283206\n\t8 Mb\n\tSGRAM (SDR)\n\tHitachi\n\t350 nm\n\tCMOS\n\t58\u00a0mm\u00b2\n\t[98][99]\n\n\tDecember 1994\n\t\u00b5PD481850\n\t8 Mb\n\tSGRAM (SDR)\n\tNEC\n\t?\n\tCMOS\n\t280\u00a0mm\u00b2\n\t[100][101]\n\n\t1997\n\t\u00b5PD4811650\n\t16 Mb\n\tSGRAM (SDR)\n\tNEC\n\t350\u00a0nm\n\tCMOS\n\t280\u00a0mm\u00b2\n\t[102][103]\n\n\tSeptember 1998\n\t?\n\t16 Mb\n\tSGRAM (GDDR)\n\tSamsung\n\t?\n\tCMOS\n\t?\n\t[81]\n\n\t1999\n\tKM4132G112\n\t32 Mb\n\tSGRAM (SDR)\n\tSamsung\n\t?\n\tCMOS\n\t?\n\t[104]\n\n\t2002\n\t?\n\t128 Mb\n\tSGRAM (GDDR2)\n\tSamsung\n\t?\n\tCMOS\n\t?\n\t[105]\n\n\t2003\n\t?\n\t256 Mb\n\tSGRAM (GDDR2)\n\tSamsung\n\t?\n\tCMOS\n\t?\n\t[105]\n\n\tSGRAM (GDDR3)\n\n\tMarch 2005\n\tK4D553238F\n\t256 Mb\n\tSGRAM (GDDR)\n\tSamsung\n\t?\n\tCMOS\n\t77\u00a0mm\u00b2\n\t[106]\n\n\tOctober 2005\n\t?\n\t256 Mb\n\tSGRAM (GDDR4)\n\tSamsung\n\t?\n\tCMOS\n\t?\n\t[107]\n\n\t2005\n\t?\n\t512 Mb\n\tSGRAM (GDDR4)\n\tHynix\n\t?\n\tCMOS\n\t?\n\t[86]\n\n\t2007\n\t?\n\t1 Gb\n\tSGRAM (GDDR5)\n\tHynix\n\t60\u00a0nm\n\n\t2009\n\t?\n\t2 Gb\n\tSGRAM (GDDR5)\n\tHynix\n\t40\u00a0nm\n\n\t2010\n\tK4W1G1646G\n\t1 Gb\n\tSGRAM (GDDR3)\n\tSamsung\n\t?\n\tCMOS\n\t100\u00a0mm\u00b2\n\t[108]\n\n\t2012\n\t?\n\t4 Gb\n\tSGRAM (GDDR3)\n\tSK Hynix\n\t?\n\tCMOS\n\t?\n\t[94]\n\n\t2013\n\t?\n\t?\n\tHBM\n\n\tMarch 2016\n\tMT58K256M32JA\n\t8 Gb\n\tSGRAM (GDDR5X)\n\tMicron\n\t20\u00a0nm\n\tCMOS\n\t140\u00a0mm\u00b2\n\t[109]\n\n\tJune 2016\n\t?\n\t32 Gb\n\tHBM2\n\tSamsung\n\t20\u00a0nm\n\tCMOS\n\t?\n\t[110][111]\n\n\t2017\n\t?\n\t64 Gb\n\tHBM2\n\tSamsung\n\t20\u00a0nm\n\tCMOS\n\t?\n\t[110]\n\n\tJanuary 2018\n\tK4ZAF325BM\n\t16 Gb\n\tSGRAM (GDDR6)\n\tSamsung\n\t10 nm\n\tFinFET\n\t?\n\t[112][113][114]\n\n\n\nSee also\n\n\n\tTechnology portal\n\n\n\n\n\tCAS latency (CL)\n\tHybrid Memory Cube\n\tMulti-channel memory architecture\n\tRegistered/buffered memory\n\tRAM parity\n\tMemory Interconnect/RAM buses\n\tMemory geometry\n\tChip creep\n\n\n\n\nReferences\n\n\n\t^ \"RAM\". Cambridge English Dictionary. Retrieved 11 July 2019.\n\n\t^ \"RAM\". Oxford Advanced Learner's Dictionary. Retrieved 11 July 2019.\n\n\n\t^ Gallagher, Sean (2013-04-04). \"Memory that never forgets: non-volatile DIMMs hit the market\". Ars Technica. Archived from the original on 2017-07-08.\n\n\n\t^ \"IBM Archives -- FAQ's for Products and Services\". ibm.com. Archived from the original on 2012-10-23.\n\n\n\t^ Napper, Brian, Computer 50: The University of Manchester Celebrates the Birth of the Modern Computer, archived from the original on 4 May 2012, retrieved 26 May 2012\n\n\n\t^ Williams, F.C.; Kilburn, T. (Sep 1948), \"Electronic Digital Computers\", Nature, 162 (4117): 487, doi:10.1038/162487a0.\n Reprinted in The Origins of Digital Computers\n\n\t^ Williams, F.C.; Kilburn, T.; Tootill, G.C. (Feb 1951), \"Universal High-Speed Digital Computers: A Small-Scale Experimental Machine\", Proc. IEE, 98 (61): 13\u201328, doi:10.1049/pi-2.1951.0004, archived from the original on 2013-11-17.\n\n\n\t^ a b c d e f g h i \"1970: Semiconductors compete with magnetic cores\". Computer History Museum. Retrieved 19 June 2019.\n\n\n\t^ a b c d \"1966: Semiconductor RAMs Serve High-speed Storage Needs\". Computer History Museum. Retrieved 19 June 2019.\n\n\n\t^ \"1960 - Metal Oxide Semiconductor (MOS) Transistor Demonstrated\". The Silicon Engine. Computer History Museum.\n\n\n\t^ Solid State Design - Vol. 6. Horizon House. 1965.\n\n\n\t^ \"1968: Silicon Gate Technology Developed for ICs\". Computer History Museum. Retrieved 10 August 2019.\n\n\n\t^ US patent 3562721, Robert H. Norman, \"Solid State Switching and Memory Apparatus\", published 9 February1971\u00a0\n\n\t^ a b \"DRAM\". IBM100. IBM. 9 August 2017. Retrieved 20 September 2019.\n\n\n\t^ Toscal BC-1411 calculator Archived 2017-07-29 at the Wayback Machine, Science Museum, London\n\n\t^ a b c \"Spec Sheet for Toshiba \"TOSCAL\" BC-1411\". Old Calculator Web Museum. Archived from the original on 3 July 2017. Retrieved 8 May 2018.\n\n\n\t^ a b c Toshiba \"Toscal\" BC-1411 Desktop Calculator Archived 2007-05-20 at the Wayback Machine\n\n\t^ \"1966: Semiconductor RAMs Serve High-speed Storage Needs\". Computer History Museum.\n\n\n\t^ a b \"Robert Dennard\". Encyclopedia Britannica. Retrieved 8 July 2019.\n\n\n\t^ a b Lojek, Bo (2007). History of Semiconductor Engineering. Springer Science & Business Media. pp.\u00a0362\u2013363. ISBN\u00a09783540342588. The i1103 was manufactured on a 6-mask silicon-gate P-MOS process with 8 \u03bcm minimum features. The resulting product had a 2,400 \u00b5m\u00b2 memory cell size, a die size just under 10 mm\u00b2, and sold for around $21.\n\n\n\t^ Bellis, Mary. \"The Invention of the Intel 1103\".\n\n\n\t^ a b c \"Electronic Design\". Electronic Design. Hayden Publishing Company. 41 (15\u201321). 1993. The first commercial synchronous DRAM, the Samsung 16-Mbit KM48SL2000, employs a single-bank architecture that lets system designers easily transition from asynchronous to synchronous systems.\n\n\n\t^ \"KM48SL2000-7 Datasheet\". Samsung. August 1992. Retrieved 19 June 2019.\n\n\n\t^ \"Samsung Electronics Develops First 128Mb SDRAM with DDR/SDR Manufacturing Option\". Samsung Electronics. Samsung. 10 February 1999. Retrieved 23 June 2019.\n\n\n\t^ \"Samsung Electronics Comes Out with Super-Fast 16M DDR SGRAMs\". Samsung Electronics. Samsung. 17 September 1998. Retrieved 23 June 2019.\n\n\n\t^ \"Shadow Ram\". Archived from the original on 2006-10-29. Retrieved 2007-07-24.\n\n\n\t^ The Emergence of Practical MRAM \"Crocus Technology | Magnetic Sensors | TMR Sensors\" (PDF). Archived from the original (PDF) on 2011-04-27. Retrieved 2009-07-20.\n\n\n\t^ \"Tower invests in Crocus, tips MRAM foundry deal\". EETimes. Archived from the original on 2012-01-19.\n\n\n\t^ \n\"EcoRAM held up as less power-hungry option than DRAM for server farms\" Archived 2008-06-30 at the Wayback Machine\nby Heather Clancy 2008\n\n\t^ The term was coined in \"Archived copy\" (PDF). Archived (PDF) from the original on 2012-04-06. Retrieved 2011-12-14.CS1 maint: archived copy as title (link)\n.\n\n\t^ \"Platform 2015: Intel\u00ae Processor and Platform Evolution for the Next Decade\" (PDF). March 2, 2005. Archived (PDF) from the original on April 27, 2011.\n\n\n\t^ Agarwal, Vikas; Hrishikesh, M. S.; Keckler, Stephen W.; Burger, Doug (June 10\u201314, 2000). \"Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures\" (PDF). Proceedings of the 27th Annual International Symposium on Computer Architecture. 27th Annual International Symposium on Computer Architecture. Vancouver, BC. Retrieved 14 July 2018.\n\n\n\t^ Rainer Waser (2012). Nanoelectronics and Information Technology. John Wiley & Sons. p.\u00a0790. ISBN\u00a09783527409273. Archived from the original on August 1, 2016. Retrieved March 31, 2014.\n\n\n\t^ Chris Jesshope and Colin Egan (2006). Advances in Computer Systems Architecture: 11th Asia-Pacific Conference, ACSAC 2006, Shanghai, China, September 6-8, 2006, Proceedings. Springer. p.\u00a0109. ISBN\u00a09783540400561. Archived from the original on August 1, 2016. Retrieved March 31, 2014.\n\n\n\t^ Ahmed Amine Jerraya and Wayne Wolf (2005). Multiprocessor Systems-on-chips. Morgan Kaufmann. pp.\u00a090\u201391. ISBN\u00a09780123852519. Archived from the original on August 1, 2016. Retrieved March 31, 2014.\n\n\n\t^ Impact of Advances in Computing and Communications Technologies on Chemical Science and Technology. National Academy Press. 1999. p.\u00a0110. ISBN\u00a09780309184021. Archived from the original on August 1, 2016. Retrieved March 31, 2014.\n\n\n\t^ Celso C. Ribeiro and Simone L. Martins (2004). Experimental and Efficient Algorithms: Third International Workshop, WEA 2004, Angra Dos Reis, Brazil, May 25-28, 2004, Proceedings, Volume 3. Springer. p.\u00a0529. ISBN\u00a09783540220671. Archived from the original on August 1, 2016. Retrieved March 31, 2014.\n\n\n\t^ \"SSD Prices Continue to Fall, Now Upgrade Your Hard Drive!\". MiniTool. 2018-09-03. Retrieved 2019-03-28.\n\n\n\t^ Coppock, Mark (31 January 2017). \"If you're buying or upgrading your PC, expect to pay more for RAM\". www.digitaltrends.com. Retrieved 2019-03-28.\n\n\n\t^ \"IBM first in IC memory\". Computer History Museum. Retrieved 19 June 2019.\n\n\n\t^ a b Sah, Chih-Tang (October 1988). \"Evolution of the MOS transistor-from conception to VLSI\" (PDF). Proceedings of the IEEE. 76 (10): 1280\u20131326 (1303). doi:10.1109/5.16328. ISSN\u00a00018-9219.\n\n\n\t^ a b c d e \"Late 1960s: Beginnings of MOS memory\" (PDF). Semiconductor History Museum of Japan. 2019-01-23. Retrieved 27 June 2019.\n\n\n\t^ a b c d e f g h \"A chronological list of Intel products. The products are sorted by date\" (PDF). Intel museum. Intel Corporation. July 2005. Archived from the original (PDF) on August 9, 2007. Retrieved July 31, 2007.\n\n\n\t^ a b c d \"1970s: SRAM evolution\" (PDF). Semiconductor History Museum of Japan. Retrieved 27 June 2019.\n\n\n\t^ a b Pimbley, J. (2012). Advanced CMOS Process Technology. Elsevier. p.\u00a07. ISBN\u00a09780323156806.\n\n\n\t^ \"Intel Memory\". Intel Vintage. Retrieved 2019-07-06.\n\n\n\t^ a b Component Data Catalog (PDF). Intel. 1978. p.\u00a03. Retrieved 27 June 2019.\n\n\n\t^ \"Silicon Gate MOS 2102A\". Intel. Retrieved 27 June 2019.\n\n\n\t^ a b \"1978: Double-well fast CMOS SRAM (Hitachi)\" (PDF). Semiconductor History Museum of Japan. Retrieved 5 July 2019.\n\n\n\t^ a b c d e f g h i j k l \"Memory\". STOL (Semiconductor Technology Online). Retrieved 25 June 2019.\n\n\n\t^ Isobe, Mitsuo; Uchida, Yukimasa; Maeguchi, Kenji; Mochizuki, T.; Kimura, M.; Hatano, H.; Mizutani, Y.; Tango, H. (October 1981). \"An 18 ns CMOS/SOS 4K static RAM\". IEEE Journal of Solid-State Circuits. 16 (5): 460\u2013465. doi:10.1109/JSSC.1981.1051623.\n\n\n\t^ Yoshimoto, M.; Anami, K.; Shinohara, H.; Yoshihara, T.; Takagi, H.; Nagao, S.; Kayano, S.; Nakano, T. (1983). \"A 64Kb full CMOS RAM with divided word line structure\". 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. XXVI: 58\u201359. doi:10.1109/ISSCC.1983.1156503.\n\n\n\t^ Havemann, Robert H.; Eklund, R. E.; Tran, Hiep V.; Haken, R. A.; Scott, D. B.; Fung, P. K.; Ham, T. E.; Favreau, D. P.; Virkus, R. L. (December 1987). \"An 0.8 #181;m 256K BiCMOS SRAM technology\". 1987 International Electron Devices Meeting: 841\u2013843. doi:10.1109/IEDM.1987.191564.\n\n\n\t^ Shahidi, Ghavam G.; Davari, Bijan; Dennard, Robert H.; Anderson, C. A.; Chappell, B. A.;  et al. (December 1994). \"A room temperature 0.1 \u00b5m CMOS on SOI\". IEEE Transactions on Electron Devices. 41 (12): 2405\u20132412. doi:10.1109/16.337456.\n\n\n\t^ a b c \"Japanese Company Profiles\" (PDF). Smithsonian Institution. 1996. Retrieved 27 June 2019.\n\n\n\t^ a b c d e \"History: 1990s\". SK Hynix. Retrieved 6 July 2019.\n\n\n\t^ \"Intel: 35 Years of Innovation (1968\u20132003)\" (PDF). Intel. 2003. Retrieved 26 June 2019.\n\n\n\t^ The DRAM memory of Robert Dennard history-computer.com\n\n\t^ \"Manufacturers in Japan enter the DRAM market and integration densities are improved\" (PDF). Semiconductor History Museum of Japan. Retrieved 27 June 2019.\n\n\n\t^ a b c d e f g h i j Gealow, Jeffrey Carl (10 August 1990). \"Impact of Processing Technology on DRAM Sense Amplifier Design\" (PDF). CORE. Massachusetts Institute of Technology. pp.\u00a0149\u2013166. Retrieved 25 June 2019.\n\n\n\t^ \"Silicon Gate MOS 2107A\". Intel. Retrieved 27 June 2019.\n\n\n\t^ \"One of the Most Successful 16K Dynamic RAMs: The 4116\". National Museum of American History. Smithsonian Institution. Retrieved 20 June 2019.\n\n\n\t^ Memory Data Book And Designers Guide (PDF). Mostek. March 1979. pp.\u00a09 & 183.\n\n\n\t^ \"The Cutting Edge of IC Technology: The First 294,912-Bit (288K) Dynamic RAM\". National Museum of American History. Smithsonian Institution. Retrieved 20 June 2019.\n\n\n\t^ \"Computer History for 1984\". Computer Hope. Retrieved 25 June 2019.\n\n\n\t^ \"Japanese Technical Abstracts\". Japanese Technical Abstracts. University Microfilms. 2 (3\u20134): 161. 1987. The announcement of 1M DRAM in 1984 began the era of megabytes.\n\n\n\t^ a b Robinson, Arthur L. (11 May 1984). \"Experimental Memory Chips Reach 1 Megabit: As they become larger, memories become an increasingly important part of the integrated circuit business, technologically and economically\". Science. 224 (4649): 590\u2013592. doi:10.1126/science.224.4649.590. ISSN\u00a00036-8075. PMID\u00a017838349.\n\n\n\t^ MOS Memory Data Book (PDF). Texas Instruments. 1984. pp.\u00a04\u201315. Retrieved 21 June 2019.\n\n\n\t^ \"Famous Graphics Chips: TI TMS34010 and VRAM\". IEEE Computer Society. Retrieved 29 June 2019.\n\n\n\t^ \"\u03bcPD41264 256K Dual Port Graphics Buffer\" (PDF). NEC Electronics. Retrieved 21 June 2019.\n\n\n\t^ \"Sense amplifier circuit for switching plural inputs at low power\". Google Patents. Retrieved 21 June 2019.\n\n\n\t^ \"Fine CMOS techniques create 1M VSRAM\". Japanese Technical Abstracts. University Microfilms. 2 (3\u20134): 161. 1987.\n\n\n\t^ Hanafi, Hussein I.; Lu, Nicky C. C.; Chao, H. H.; Hwang, Wei; Henkels, W. H.; Rajeevakumar, T. V.; Terman, L. M.; Franch, Robert L. (October 1988). \"A 20-ns 128-kbit*4 high speed DRAM with 330-Mbit/s data rate\". IEEE Journal of Solid-State Circuits. 23 (5): 1140\u20131149. doi:10.1109/4.5936.\n\n\n\t^ Breaking the gigabit barrier, DRAMs at ISSCC portend major system-design impact. (dynamic random access memory; International Solid-State Circuits Conference; Hitachi Ltd. and NEC Corp. research and development) Highbeam Business, January 9, 1995\n\n\t^ \"Toshiba's new 32 Mb Pseudo-SRAM is no fake\". The Engineer. 24 June 2001. Retrieved 29 June 2019.\n\n\n\t^ \"A Study of the DRAM industry\" (PDF). MIT. 8 June 2010. Retrieved 29 June 2019.\n\n\n\t^ \"KM48SL2000-7 Datasheet\". Samsung. August 1992. Retrieved 19 June 2019.\n\n\n\t^ a b \"MSM5718C50/MD5764802\" (PDF). Oki Semiconductor. February 1999. Retrieved 21 June 2019.\n\n\n\t^ \"Ultra 64 Tech Specs\". Next Generation. No.\u00a014. Imagine Media. February 1996. p.\u00a040.\n\n\n\t^ \"Direct RDRAM\u2122\" (PDF). Rambus. 12 March 1998. Retrieved 21 June 2019.\n\n\n\t^ a b \"Samsung Electronics Comes Out with Super-Fast 16M DDR SGRAMs\". Samsung Electronics. Samsung. 17 September 1998. Retrieved 23 June 2019.\n\n\n\t^ a b c \"Samsung Electronics Develops First 128Mb SDRAM with DDR/SDR Manufacturing Option\". Samsung Electronics. Samsung. 10 February 1999. Retrieved 23 June 2019.\n\n\n\t^ a b c \"Samsung Demonstrates World's First DDR 3 Memory Prototype\". Phys.org. 17 February 2005. Retrieved 23 June 2019.\n\n\n\t^ a b \"History\". Samsung Electronics. Samsung. Retrieved 19 June 2019.\n\n\n\t^ a b \"EMOTION ENGINE\u00ae AND GRAPHICS SYNTHESIZER USED IN THE CORE OF PLAYSTATION\u00ae BECOME ONE CHIP\" (PDF). Sony. April 21, 2003. Retrieved 26 June 2019.\n\n\n\t^ a b c d e f g \"History: 2000s\". SK Hynix. Retrieved 8 July 2019.\n\n\n\t^ \"Samsung Develops the Industry's Fastest DDR3 SRAM for High Performance EDP and Network Applications\". Samsung Semiconductor. Samsung. 29 January 2003. Retrieved 25 June 2019.\n\n\n\t^ \"Elpida ships 2GB DDR2 modules\". The Inquirer. 4 November 2003. Retrieved 25 June 2019.\n\n\n\t^ \"Samsung Shows Industry's First 2-Gigabit DDR2 SDRAM\". Samsung Semiconductor. Samsung. 20 September 2004. Retrieved 25 June 2019.\n\n\n\t^ \"\u30bd\u30cb\u30fc\u300165nm\u5bfe\u5fdc\u306e\u534a\u5c0e\u4f53\u8a2d\u5099\u3092\u5c0e\u5165\u30023\u5e74\u9593\u30672,000\u5104\u5186\u306e\u6295\u8cc7\". pc.watch.impress.co.jp. Archived from the original on 2016-08-13.\n\n\n\t^ ATI engineers by way of Beyond 3D's Dave Baumann\n\n\t^ \"Our Proud Heritage from 2000 to 2009\". Samsung Semiconductor. Samsung. Retrieved 25 June 2019.\n\n\n\t^ \"Samsung 50nm 2GB DDR3 chips are industry's smallest\". SlashGear. 29 September 2008. Retrieved 25 June 2019.\n\n\n\t^ a b c d \"History: 2010s\". SK Hynix. Retrieved 8 July 2019.\n\n\n\t^ \"Our Proud Heritage from 2010 to Now\". Samsung Semiconductor. Samsung. Retrieved 25 June 2019.\n\n\n\t^ \"Samsung Electronics Announces Industry's First 8Gb LPDDR5 DRAM for 5G and AI-powered Mobile Applications\". Samsung. July 17, 2018. Retrieved 8 July 2019.\n\n\n\t^ \"Samsung Unleashes a Roomy DDR4 256GB RAM\". Tom's Hardware. 6 September 2018. Retrieved 21 June 2019.\n\n\n\t^ HM5283206 Datasheet. Hitachi. 11 November 1994. Retrieved 10 July 2019.\n\n\n\t^ \"Hitachi HM5283206FP10 8Mbit SGRAM\" (PDF). Smithsonian Institution. Retrieved 10 July 2019.\n\n\n\t^ \u00b5PD481850 Datasheet. NEC. 6 December 1994. Retrieved 10 July 2019.\n\n\n\t^ NEC Application Specific Memory. NEC. Fall 1995. p.\u00a0359. Retrieved 21 June 2019.\n\n\n\t^ UPD4811650 Datasheet. NEC. December 1997. Retrieved 10 July 2019.\n\n\n\t^ Takeuchi, Kei (1998). \"16M-BIT SYNCHRONOUS GRAPHICS RAM: \u00b5PD4811650\". NEC Device Technology International (48). Retrieved 10 July 2019.\n\n\n\t^ \"Samsung Announces the World's First 222 MHz 32Mbit SGRAM for 3D Graphics and Networking Applications\". Samsung Semiconductor. Samsung. 12 July 1999. Retrieved 10 July 2019.\n\n\n\t^ a b \"Samsung Electronics Announces JEDEC-Compliant 256Mb GDDR2 for 3D Graphics\". Samsung Electronics. Samsung. 28 August 2003. Retrieved 26 June 2019.\n\n\n\t^ \"K4D553238F Datasheet\". Samsung Electronics. March 2005. Retrieved 10 July 2019.\n\n\n\t^ \"Samsung Electronics Develops Industry's First Ultra-Fast GDDR4 Graphics DRAM\". Samsung Semiconductor. Samsung. October 26, 2005. Retrieved 8 July 2019.\n\n\n\t^ \"K4W1G1646G-BC08 Datasheet\" (PDF). Samsung Electronics. November 2010. Retrieved 10 July 2019.\n\n\n\t^ Shilov, Anton (March 29, 2016). \"Micron Begins to Sample GDDR5X Memory, Unveils Specs of Chips\". AnandTech. Retrieved 16 July 2019.\n\n\n\t^ a b Shilov, Anton (July 19, 2017). \"Samsung Increases Production Volumes of 8 GB HBM2 Chips Due to Growing Demand\". AnandTech. Retrieved 29 June 2019.\n\n\n\t^ \"HBM\". Samsung Semiconductor. Samsung. Retrieved 16 July 2019.\n\n\n\t^ \"Samsung Electronics Starts Producing Industry's First 16-Gigabit GDDR6 for Advanced Graphics Systems\". Samsung. January 18, 2018. Retrieved 15 July 2019.\n\n\n\t^ Killian, Zak (18 January 2018). \"Samsung fires up its foundries for mass production of GDDR6 memory\". Tech Report. Retrieved 18 January 2018.\n\n\n\t^ \"Samsung Begins Producing The Fastest GDDR6 Memory In The World\". Wccftech. 18 January 2018. Retrieved 16 July 2019.\n\n\n\n\n\nExternal links\n\n\t Media related to RAM at Wikimedia Commons\n\n\n\t\tv\n\tt\n\te\n\n\nBasic computer components\n\n\tInput devices\t\n\tKeyboard\n\tImage scanner\n\tMicrophone\n\tPointing device\n\tGraphics tablet\n\tGame controller\n\tLight pen\n\tMouse\n\tOptical\n\n\n\tPointing stick\n\tTouchpad\n\tTouchscreen\n\tTrackball\n\n\n\tRefreshable braille display\n\tSound card\n\tWebcam\n\tSoftcam\n\n\n\tVideo card\n\n\n\n\n\tOutput devices\t\n\tMonitor\n\tRefreshable braille display\n\tPrinter\n\tSpeakers\n\tPlotter\n\tSound card\n\tVideo card\n\n\n\n\n\tRemovable\n data storage\t\n\tOptical disc\n\tCD\n\tDVD\n\tBlu-ray\n\n\n\tDisk pack\n\tFloppy disk\n\tMemory card\n\tUSB flash drive\n\n\n\n\n\tComputer case\t\n\tCentral processing unit (CPU)\n\tHDD / SSD / SSHD\n\tMotherboard\n\tNetwork interface controller\n\tPower supply\n\tRandom-access memory (RAM)\n\tFax modem\n\tExpansion card\n\n\n\n\n\tPorts\t\n\tEthernet\n\tFireWire (IEEE 1394)\n\tParallel port\n\tSerial port\n\tPS/2 port\n\tUSB\n\tThunderbolt\n\tDisplayPort / HDMI / DVI / VGA\n\teSATA\n\tAudio jack\n\n\n\n\n\n\n\n\tAuthority control \t\n\tGND: 4176909-0\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\t\t\n\t\tRetrieved from \"https://en.wikipedia.org/w/index.php?title=Random-access_memory&oldid=918977308\"\n\n\t\t\n\t\tCategories: \tAmerican inventions\n\tComputer architecture\n\tComputer memory\n\tTypes of RAM\n\n\nHidden categories: \tWebarchive template wayback links\n\tCS1 maint: archived copy as title\n\tWikipedia indefinitely semi-protected pages\n\tArticles with short description\n\tAll articles with unsourced statements\n\tArticles with unsourced statements from December 2016\n\tArticles with unsourced statements from June 2015\n\tWikipedia articles with GND identifiers\n\n\n\n\n\t\t\n\n\t\t\n\t\n\n\n\n\n\t\n\n\n\n\n\n\t\t\n\t\t\tNavigation menu\n\n\t\t\t\n\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\tPersonal tools\n\n\t\t\t\t\t\t\tNot logged in\n\tTalk\n\tContributions\n\tCreate account\n\tLog in\n\n\n\t\t\t\t\t\n\n\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\tNamespaces\n\n\t\t\t\t\t\t\tArticle\n\tTalk\n\n\n\t\t\t\t\t\n\n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\tVariants\n\t\t\t\t\t\t\n\n\t\t\t\t\t\t\n\n\t\t\t\t\t\n\n\t\t\t\t\t\t\t\t\t\n\n\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\tViews\n\n\t\t\t\t\t\t\tRead\n\tView source\n\tView history\n\n\n\t\t\t\t\t\n\n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\tMore\n\n\t\t\t\t\t\t\n\n\t\t\t\t\t\n\n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\tSearch\n\t\t\t\t\t\t\n\n\t\t\t\t\t\t\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\n\t\t\t\t\t\t\n\n\t\t\t\t\t\n\n\t\t\t\t\t\t\t\t\t\n\n\t\t\t\n\n\t\t\t\n\t\t\t\t\n\n\t\t\t\t\t\t\n\t\t\tNavigation\n\n\t\t\t\n\t\t\t\t\t\t\t\t\tMain page\n\tContents\n\tFeatured content\n\tCurrent events\n\tRandom article\n\tDonate to Wikipedia\n\tWikipedia store\n\n\n\t\t\t\t\t\t\t\n\n\t\t\n\n\t\t\t\n\t\t\tInteraction\n\n\t\t\t\n\t\t\t\t\t\t\t\t\tHelp\n\tAbout Wikipedia\n\tCommunity portal\n\tRecent changes\n\tContact page\n\n\n\t\t\t\t\t\t\t\n\n\t\t\n\n\t\t\t\n\t\t\tTools\n\n\t\t\t\n\t\t\t\t\t\t\t\t\tWhat links here\n\tRelated changes\n\tUpload file\n\tSpecial pages\n\tPermanent link\n\tPage information\n\tWikidata item\n\tCite this page\n\n\n\t\t\t\t\t\t\t\n\n\t\t\n\n\t\t\t\n\t\t\tIn other projects\n\n\t\t\t\n\t\t\t\t\t\t\t\t\tWikimedia Commons\n\n\n\t\t\t\t\t\t\t\n\n\t\t\n\n\t\t\t\n\t\t\tPrint/export\n\n\t\t\t\n\t\t\t\t\t\t\t\t\tCreate a book\n\tDownload as PDF\n\tPrintable version\n\n\n\t\t\t\t\t\t\t\n\n\t\t\n\n\t\t\t\n\t\t\tLanguages\n\n\t\t\t\n\t\t\t\t\t\t\t\t\tAfrikaans\n\tAlemannisch\n\t\u0627\u0644\u0639\u0631\u0628\u064a\u0629\n\tAragon\u00e9s\n\tAsturianu\n\tAz\u0259rbaycanca\n\t\u09ac\u09be\u0982\u09b2\u09be\n\tB\u00e2n-l\u00e2m-g\u00fa\n\t\u0411\u0435\u043b\u0430\u0440\u0443\u0441\u043a\u0430\u044f\n\t\u0411\u0435\u043b\u0430\u0440\u0443\u0441\u043a\u0430\u044f (\u0442\u0430\u0440\u0430\u0448\u043a\u0435\u0432\u0456\u0446\u0430)\u200e\n\t\u0411\u044a\u043b\u0433\u0430\u0440\u0441\u043a\u0438\n\tBosanski\n\tBrezhoneg\n\tCatal\u00e0\n\t\u010ce\u0161tina\n\tDansk\n\tDeutsch\n\tEesti\n\t\u0395\u03bb\u03bb\u03b7\u03bd\u03b9\u03ba\u03ac\n\tEspa\u00f1ol\n\tEsperanto\n\tEstreme\u00f1u\n\tEuskara\n\t\u0641\u0627\u0631\u0633\u06cc\n\tFran\u00e7ais\n\tFrysk\n\tFurlan\n\tGaeilge\n\tGalego\n\t\ud55c\uad6d\uc5b4\n\t\u0540\u0561\u0575\u0565\u0580\u0565\u0576\n\t\u0939\u093f\u0928\u094d\u0926\u0940\n\tHrvatski\n\tBahasa Indonesia\n\t\u00cdslenska\n\tItaliano\n\t\u05e2\u05d1\u05e8\u05d9\u05ea\n\tJawa\n\t\u10e5\u10d0\u10e0\u10d7\u10e3\u10da\u10d8\n\t\u049a\u0430\u0437\u0430\u049b\u0448\u0430\n\tKiswahili\n\tKurd\u00ee\n\t\u041a\u044b\u0440\u0433\u044b\u0437\u0447\u0430\n\tLatina\n\tLatvie\u0161u\n\tLumbaart\n\tMagyar\n\t\u041c\u0430\u043a\u0435\u0434\u043e\u043d\u0441\u043a\u0438\n\t\u0d2e\u0d32\u0d2f\u0d3e\u0d33\u0d02\n\t\u092e\u0930\u093e\u0920\u0940\n\t\u10db\u10d0\u10e0\u10d2\u10d0\u10da\u10e3\u10e0\u10d8\n\t\u0645\u0635\u0631\u0649\n\tBahasa Melayu\n\t\u041c\u043e\u043d\u0433\u043e\u043b\n\tNederlands\n\t\u0928\u0947\u092a\u093e\u0932\u0940\n\t\u0928\u0947\u092a\u093e\u0932 \u092d\u093e\u0937\u093e\n\t\u65e5\u672c\u8a9e\n\tNorsk\n\tNorsk nynorsk\n\tOccitan\n\t\u041e\u043b\u044b\u043a \u043c\u0430\u0440\u0438\u0439\n\t\u0a2a\u0a70\u0a1c\u0a3e\u0a2c\u0a40\n\t\u067e\u0646\u062c\u0627\u0628\u06cc\n\t\u067e\u069a\u062a\u0648\n\tPolski\n\tPortugu\u00eas\n\tRom\u00e2n\u0103\n\t\u0420\u0443\u0441\u0438\u043d\u044c\u0441\u043a\u044b\u0439\n\t\u0420\u0443\u0441\u0441\u043a\u0438\u0439\n\t\u0421\u0430\u0445\u0430 \u0442\u044b\u043b\u0430\n\tSardu\n\tScots\n\tShqip\n\t\u0dc3\u0dd2\u0d82\u0dc4\u0dbd\n\tSimple English\n\tSloven\u010dina\n\tSloven\u0161\u010dina\n\t\u06a9\u0648\u0631\u062f\u06cc\n\t\u0421\u0440\u043f\u0441\u043a\u0438 / srpski\n\tSrpskohrvatski / \u0441\u0440\u043f\u0441\u043a\u043e\u0445\u0440\u0432\u0430\u0442\u0441\u043a\u0438\n\tSuomi\n\tSvenska\n\tTagalog\n\t\u0ba4\u0bae\u0bbf\u0bb4\u0bcd\n\t\u0c24\u0c46\u0c32\u0c41\u0c17\u0c41\n\t\u0e44\u0e17\u0e22\n\t\u0422\u043e\u04b7\u0438\u043a\u04e3\n\tT\u00fcrk\u00e7e\n\t\u0423\u043a\u0440\u0430\u0457\u043d\u0441\u044c\u043a\u0430\n\t\u0627\u0631\u062f\u0648\n\tV\u00e8neto\n\tTi\u1ebfng Vi\u1ec7t\n\tWinaray\n\t\u5434\u8bed\n\t\u05d9\u05d9\u05b4\u05d3\u05d9\u05e9\n\t\u7cb5\u8a9e\n\tZazaki\n\t\u4e2d\u6587\n\n\n\t\t\t\tEdit links\n\t\t\t\n\n\t\t\n\n\t\t\t\t\n\n\t\t\n\n\t\t\t\t\n\t\t\t\t\t\t\t This page was last edited on 1 October 2019, at 05:20\u00a0(UTC).\n\tText is available under the Creative Commons Attribution-ShareAlike License;\nadditional terms may apply.  By using this site, you agree to the Terms of Use and Privacy Policy. Wikipedia\u00ae is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.\n\n\n\t\t\t\t\t\t\tPrivacy policy\n\tAbout Wikipedia\n\tDisclaimers\n\tContact Wikipedia\n\tDevelopers\n\tCookie statement\n\tMobile view\n\n\n\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\n\t\n\t\t\t\t\t\t\t\t\t\t\t\n\n\n\t\t\t\t\t\t\n\n\t\t\n\n\t\t\n\n\n\n\n", "metadata": {"Content-Encoding": "UTF-8", "Content-Language": "en", "Content-Type": "text/html; charset=UTF-8", "ResourceLoaderDynamicStyles": "", "X-Parsed-By": ["org.apache.tika.parser.DefaultParser", "org.apache.tika.parser.html.HtmlParser"], "X-TIKA:parse_time_millis": "22", "dc:title": "Random-access memory - Wikipedia", "generator": "MediaWiki 1.34.0-wmf.24", "og:image": "https://upload.wikimedia.org/wikipedia/commons/thumb/d/db/Swissbit_2GB_PC2-5300U-555.jpg/1200px-Swissbit_2GB_PC2-5300U-555.jpg", "referrer": ["origin", "origin-when-crossorigin", "origin-when-cross-origin"], "resourceName": "https-en-wikipedia-org-wiki-random-access_memory", "title": "Random-access memory - Wikipedia"}}