// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module LLPTW(
  input          clock,
  input          reset,
  input          io_sfence_valid,
  input          io_csr_satp_changed,
  input          io_csr_vsatp_changed,
  input  [3:0]   io_csr_hgatp_mode,
  input          io_csr_hgatp_changed,
  input          io_csr_mbmc_BME,
  input          io_csr_mbmc_CMODE,
  input          io_csr_priv_mxr,
  input          io_csr_priv_virt_changed,
  input          io_csr_mPBMTE,
  input          io_csr_hPBMTE,
  output         io_in_ready,
  input          io_in_valid,
  input  [37:0]  io_in_bits_req_info_vpn,
  input  [1:0]   io_in_bits_req_info_s2xlate,
  input  [1:0]   io_in_bits_req_info_source,
  input  [43:0]  io_in_bits_ppn,
  input          io_in_bits_bitmapCheck_jmp_bitmap_check,
  input  [63:0]  io_in_bits_bitmapCheck_ptes_0,
  input  [63:0]  io_in_bits_bitmapCheck_ptes_1,
  input  [63:0]  io_in_bits_bitmapCheck_ptes_2,
  input  [63:0]  io_in_bits_bitmapCheck_ptes_3,
  input  [63:0]  io_in_bits_bitmapCheck_ptes_4,
  input  [63:0]  io_in_bits_bitmapCheck_ptes_5,
  input  [63:0]  io_in_bits_bitmapCheck_ptes_6,
  input  [63:0]  io_in_bits_bitmapCheck_ptes_7,
  input          io_in_bits_bitmapCheck_cfs_0,
  input          io_in_bits_bitmapCheck_cfs_1,
  input          io_in_bits_bitmapCheck_cfs_2,
  input          io_in_bits_bitmapCheck_cfs_3,
  input          io_in_bits_bitmapCheck_cfs_4,
  input          io_in_bits_bitmapCheck_cfs_5,
  input          io_in_bits_bitmapCheck_cfs_6,
  input          io_in_bits_bitmapCheck_cfs_7,
  input  [3:0]   io_in_bits_bitmapCheck_hitway,
  input          io_out_ready,
  output         io_out_valid,
  output [37:0]  io_out_bits_req_info_vpn,
  output [1:0]   io_out_bits_req_info_s2xlate,
  output [1:0]   io_out_bits_req_info_source,
  output [3:0]   io_out_bits_id,
  output [37:0]  io_out_bits_h_resp_entry_tag,
  output [13:0]  io_out_bits_h_resp_entry_vmid,
  output         io_out_bits_h_resp_entry_n,
  output [1:0]   io_out_bits_h_resp_entry_pbmt,
  output [37:0]  io_out_bits_h_resp_entry_ppn,
  output         io_out_bits_h_resp_entry_perm_d,
  output         io_out_bits_h_resp_entry_perm_a,
  output         io_out_bits_h_resp_entry_perm_g,
  output         io_out_bits_h_resp_entry_perm_u,
  output         io_out_bits_h_resp_entry_perm_x,
  output         io_out_bits_h_resp_entry_perm_w,
  output         io_out_bits_h_resp_entry_perm_r,
  output [1:0]   io_out_bits_h_resp_entry_level,
  output         io_out_bits_h_resp_gpf,
  output         io_out_bits_h_resp_gaf,
  output         io_out_bits_first_s2xlate_fault,
  output         io_out_bits_af,
  output         io_out_bits_bitmapCheck_jmp_bitmap_check,
  output [63:0]  io_out_bits_bitmapCheck_ptes_0,
  output [63:0]  io_out_bits_bitmapCheck_ptes_1,
  output [63:0]  io_out_bits_bitmapCheck_ptes_2,
  output [63:0]  io_out_bits_bitmapCheck_ptes_3,
  output [63:0]  io_out_bits_bitmapCheck_ptes_4,
  output [63:0]  io_out_bits_bitmapCheck_ptes_5,
  output [63:0]  io_out_bits_bitmapCheck_ptes_6,
  output [63:0]  io_out_bits_bitmapCheck_ptes_7,
  output         io_out_bits_bitmapCheck_cfs_0,
  output         io_out_bits_bitmapCheck_cfs_1,
  output         io_out_bits_bitmapCheck_cfs_2,
  output         io_out_bits_bitmapCheck_cfs_3,
  output         io_out_bits_bitmapCheck_cfs_4,
  output         io_out_bits_bitmapCheck_cfs_5,
  output         io_out_bits_bitmapCheck_cfs_6,
  output         io_out_bits_bitmapCheck_cfs_7,
  input          io_mem_req_ready,
  output         io_mem_req_valid,
  output [47:0]  io_mem_req_bits_addr,
  output [3:0]   io_mem_req_bits_id,
  input          io_mem_resp_valid,
  input  [2:0]   io_mem_resp_bits_id,
  input  [511:0] io_mem_resp_bits_value,
  output [2:0]   io_mem_enq_ptr,
  output         io_mem_buffer_it_0,
  output         io_mem_buffer_it_1,
  output         io_mem_buffer_it_2,
  output         io_mem_buffer_it_3,
  output         io_mem_buffer_it_4,
  output         io_mem_buffer_it_5,
  output [37:0]  io_mem_refill_vpn,
  output [1:0]   io_mem_refill_s2xlate,
  output [1:0]   io_mem_refill_source,
  input          io_mem_req_mask_0,
  input          io_mem_req_mask_1,
  input          io_mem_req_mask_2,
  input          io_mem_req_mask_3,
  input          io_mem_req_mask_4,
  input          io_mem_req_mask_5,
  input          io_mem_flush_latch_0,
  input          io_mem_flush_latch_1,
  input          io_mem_flush_latch_2,
  input          io_mem_flush_latch_3,
  input          io_mem_flush_latch_4,
  input          io_mem_flush_latch_5,
  input          io_cache_ready,
  output         io_cache_valid,
  output [37:0]  io_cache_bits_vpn,
  output [1:0]   io_cache_bits_s2xlate,
  output [1:0]   io_cache_bits_source,
  output [47:0]  io_pmp_0_req_bits_addr,
  input          io_pmp_0_resp_ld,
  input          io_pmp_0_resp_mmio,
  output [47:0]  io_pmp_1_req_bits_addr,
  input          io_pmp_1_resp_ld,
  input          io_pmp_1_resp_mmio,
  input          io_hptw_req_ready,
  output         io_hptw_req_valid,
  output [1:0]   io_hptw_req_bits_source,
  output [2:0]   io_hptw_req_bits_id,
  output [43:0]  io_hptw_req_bits_gvpn,
  input          io_hptw_resp_valid,
  input  [2:0]   io_hptw_resp_bits_id,
  input  [37:0]  io_hptw_resp_bits_h_resp_entry_tag,
  input  [13:0]  io_hptw_resp_bits_h_resp_entry_vmid,
  input          io_hptw_resp_bits_h_resp_entry_n,
  input  [1:0]   io_hptw_resp_bits_h_resp_entry_pbmt,
  input  [37:0]  io_hptw_resp_bits_h_resp_entry_ppn,
  input          io_hptw_resp_bits_h_resp_entry_perm_d,
  input          io_hptw_resp_bits_h_resp_entry_perm_a,
  input          io_hptw_resp_bits_h_resp_entry_perm_g,
  input          io_hptw_resp_bits_h_resp_entry_perm_u,
  input          io_hptw_resp_bits_h_resp_entry_perm_x,
  input          io_hptw_resp_bits_h_resp_entry_perm_w,
  input          io_hptw_resp_bits_h_resp_entry_perm_r,
  input  [1:0]   io_hptw_resp_bits_h_resp_entry_level,
  input          io_hptw_resp_bits_h_resp_gpf,
  input          io_hptw_resp_bits_h_resp_gaf,
  input          io_bitmap_req_ready,
  output         io_bitmap_req_valid,
  output [35:0]  io_bitmap_req_bits_bmppn,
  output [2:0]   io_bitmap_req_bits_id,
  output [37:0]  io_bitmap_req_bits_vpn,
  output [3:0]   io_bitmap_req_bits_way_info,
  output [1:0]   io_bitmap_req_bits_s2xlate,
  output         io_bitmap_req_bits_n,
  output         io_bitmap_resp_ready,
  input          io_bitmap_resp_valid,
  input          io_bitmap_resp_bits_cf,
  input          io_bitmap_resp_bits_cfs_0,
  input          io_bitmap_resp_bits_cfs_1,
  input          io_bitmap_resp_bits_cfs_2,
  input          io_bitmap_resp_bits_cfs_3,
  input          io_bitmap_resp_bits_cfs_4,
  input          io_bitmap_resp_bits_cfs_5,
  input          io_bitmap_resp_bits_cfs_6,
  input          io_bitmap_resp_bits_cfs_7,
  input  [2:0]   io_bitmap_resp_bits_id,
  input  [3:0]   io_l0_way_info,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value,
  output [5:0]   io_perf_2_value,
  output [5:0]   io_perf_3_value
);

  wire [3:0]       way_info_5;
  wire [3:0]       way_info_4;
  wire [3:0]       way_info_3;
  wire [3:0]       way_info_2;
  wire [3:0]       way_info_1;
  wire [3:0]       way_info_0;
  wire             _hptw_req_arb_io_in_0_ready;
  wire             _hptw_req_arb_io_in_1_ready;
  wire             _hptw_req_arb_io_out_valid;
  wire             _bitmap_arb_io_out_valid;
  wire [35:0]      _bitmap_arb_io_out_bits_bmppn;
  wire [2:0]       _bitmap_arb_io_chosen;
  wire             _hyper_arb2_io_out_valid;
  wire [1:0]       _hyper_arb2_io_out_bits_req_info_source;
  wire [43:0]      _hyper_arb2_io_out_bits_ppn;
  wire [2:0]       _hyper_arb2_io_chosen;
  wire             _hyper_arb1_io_out_valid;
  wire [1:0]       _hyper_arb1_io_out_bits_req_info_source;
  wire [43:0]      _hyper_arb1_io_out_bits_ppn;
  wire [2:0]       _hyper_arb1_io_chosen;
  wire             _mem_arb_io_out_valid;
  wire [37:0]      _mem_arb_io_out_bits_req_info_vpn;
  wire [1:0]       _mem_arb_io_out_bits_req_info_s2xlate;
  wire [43:0]      _mem_arb_io_out_bits_ppn;
  wire             _mem_arb_io_out_bits_hptw_resp_entry_n;
  wire [37:0]      _mem_arb_io_out_bits_hptw_resp_entry_ppn;
  wire [1:0]       _mem_arb_io_out_bits_hptw_resp_entry_level;
  wire [2:0]       _mem_arb_io_chosen;
  wire             bitmap_enable = io_csr_mbmc_BME & ~io_csr_mbmc_CMODE;
  wire             flush =
    io_sfence_valid | io_csr_satp_changed | io_csr_vsatp_changed | io_csr_hgatp_changed
    | io_csr_priv_virt_changed;
  reg  [37:0]      entries_0_req_info_vpn;
  reg  [1:0]       entries_0_req_info_s2xlate;
  reg  [1:0]       entries_0_req_info_source;
  reg  [43:0]      entries_0_ppn;
  reg  [2:0]       entries_0_wait_id;
  reg              entries_0_af;
  reg  [37:0]      entries_0_hptw_resp_entry_tag;
  reg  [13:0]      entries_0_hptw_resp_entry_vmid;
  reg              entries_0_hptw_resp_entry_n;
  reg  [1:0]       entries_0_hptw_resp_entry_pbmt;
  reg  [37:0]      entries_0_hptw_resp_entry_ppn;
  reg              entries_0_hptw_resp_entry_perm_d;
  reg              entries_0_hptw_resp_entry_perm_a;
  reg              entries_0_hptw_resp_entry_perm_g;
  reg              entries_0_hptw_resp_entry_perm_u;
  reg              entries_0_hptw_resp_entry_perm_x;
  reg              entries_0_hptw_resp_entry_perm_w;
  reg              entries_0_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_0_hptw_resp_entry_level;
  reg              entries_0_hptw_resp_gpf;
  reg              entries_0_hptw_resp_gaf;
  reg              entries_0_first_s2xlate_fault;
  reg              entries_0_cf;
  reg              entries_0_from_l0;
  reg  [3:0]       entries_0_way_info;
  reg              entries_0_jmp_bitmap_check;
  reg              entries_0_n;
  reg  [63:0]      entries_0_ptes_0;
  reg  [63:0]      entries_0_ptes_1;
  reg  [63:0]      entries_0_ptes_2;
  reg  [63:0]      entries_0_ptes_3;
  reg  [63:0]      entries_0_ptes_4;
  reg  [63:0]      entries_0_ptes_5;
  reg  [63:0]      entries_0_ptes_6;
  reg  [63:0]      entries_0_ptes_7;
  reg              entries_0_cfs_0;
  reg              entries_0_cfs_1;
  reg              entries_0_cfs_2;
  reg              entries_0_cfs_3;
  reg              entries_0_cfs_4;
  reg              entries_0_cfs_5;
  reg              entries_0_cfs_6;
  reg              entries_0_cfs_7;
  reg  [37:0]      entries_1_req_info_vpn;
  reg  [1:0]       entries_1_req_info_s2xlate;
  reg  [1:0]       entries_1_req_info_source;
  reg  [43:0]      entries_1_ppn;
  reg  [2:0]       entries_1_wait_id;
  reg              entries_1_af;
  reg  [37:0]      entries_1_hptw_resp_entry_tag;
  reg  [13:0]      entries_1_hptw_resp_entry_vmid;
  reg              entries_1_hptw_resp_entry_n;
  reg  [1:0]       entries_1_hptw_resp_entry_pbmt;
  reg  [37:0]      entries_1_hptw_resp_entry_ppn;
  reg              entries_1_hptw_resp_entry_perm_d;
  reg              entries_1_hptw_resp_entry_perm_a;
  reg              entries_1_hptw_resp_entry_perm_g;
  reg              entries_1_hptw_resp_entry_perm_u;
  reg              entries_1_hptw_resp_entry_perm_x;
  reg              entries_1_hptw_resp_entry_perm_w;
  reg              entries_1_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_1_hptw_resp_entry_level;
  reg              entries_1_hptw_resp_gpf;
  reg              entries_1_hptw_resp_gaf;
  reg              entries_1_first_s2xlate_fault;
  reg              entries_1_cf;
  reg              entries_1_from_l0;
  reg  [3:0]       entries_1_way_info;
  reg              entries_1_jmp_bitmap_check;
  reg              entries_1_n;
  reg  [63:0]      entries_1_ptes_0;
  reg  [63:0]      entries_1_ptes_1;
  reg  [63:0]      entries_1_ptes_2;
  reg  [63:0]      entries_1_ptes_3;
  reg  [63:0]      entries_1_ptes_4;
  reg  [63:0]      entries_1_ptes_5;
  reg  [63:0]      entries_1_ptes_6;
  reg  [63:0]      entries_1_ptes_7;
  reg              entries_1_cfs_0;
  reg              entries_1_cfs_1;
  reg              entries_1_cfs_2;
  reg              entries_1_cfs_3;
  reg              entries_1_cfs_4;
  reg              entries_1_cfs_5;
  reg              entries_1_cfs_6;
  reg              entries_1_cfs_7;
  reg  [37:0]      entries_2_req_info_vpn;
  reg  [1:0]       entries_2_req_info_s2xlate;
  reg  [1:0]       entries_2_req_info_source;
  reg  [43:0]      entries_2_ppn;
  reg  [2:0]       entries_2_wait_id;
  reg              entries_2_af;
  reg  [37:0]      entries_2_hptw_resp_entry_tag;
  reg  [13:0]      entries_2_hptw_resp_entry_vmid;
  reg              entries_2_hptw_resp_entry_n;
  reg  [1:0]       entries_2_hptw_resp_entry_pbmt;
  reg  [37:0]      entries_2_hptw_resp_entry_ppn;
  reg              entries_2_hptw_resp_entry_perm_d;
  reg              entries_2_hptw_resp_entry_perm_a;
  reg              entries_2_hptw_resp_entry_perm_g;
  reg              entries_2_hptw_resp_entry_perm_u;
  reg              entries_2_hptw_resp_entry_perm_x;
  reg              entries_2_hptw_resp_entry_perm_w;
  reg              entries_2_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_2_hptw_resp_entry_level;
  reg              entries_2_hptw_resp_gpf;
  reg              entries_2_hptw_resp_gaf;
  reg              entries_2_first_s2xlate_fault;
  reg              entries_2_cf;
  reg              entries_2_from_l0;
  reg  [3:0]       entries_2_way_info;
  reg              entries_2_jmp_bitmap_check;
  reg              entries_2_n;
  reg  [63:0]      entries_2_ptes_0;
  reg  [63:0]      entries_2_ptes_1;
  reg  [63:0]      entries_2_ptes_2;
  reg  [63:0]      entries_2_ptes_3;
  reg  [63:0]      entries_2_ptes_4;
  reg  [63:0]      entries_2_ptes_5;
  reg  [63:0]      entries_2_ptes_6;
  reg  [63:0]      entries_2_ptes_7;
  reg              entries_2_cfs_0;
  reg              entries_2_cfs_1;
  reg              entries_2_cfs_2;
  reg              entries_2_cfs_3;
  reg              entries_2_cfs_4;
  reg              entries_2_cfs_5;
  reg              entries_2_cfs_6;
  reg              entries_2_cfs_7;
  reg  [37:0]      entries_3_req_info_vpn;
  reg  [1:0]       entries_3_req_info_s2xlate;
  reg  [1:0]       entries_3_req_info_source;
  reg  [43:0]      entries_3_ppn;
  reg  [2:0]       entries_3_wait_id;
  reg              entries_3_af;
  reg  [37:0]      entries_3_hptw_resp_entry_tag;
  reg  [13:0]      entries_3_hptw_resp_entry_vmid;
  reg              entries_3_hptw_resp_entry_n;
  reg  [1:0]       entries_3_hptw_resp_entry_pbmt;
  reg  [37:0]      entries_3_hptw_resp_entry_ppn;
  reg              entries_3_hptw_resp_entry_perm_d;
  reg              entries_3_hptw_resp_entry_perm_a;
  reg              entries_3_hptw_resp_entry_perm_g;
  reg              entries_3_hptw_resp_entry_perm_u;
  reg              entries_3_hptw_resp_entry_perm_x;
  reg              entries_3_hptw_resp_entry_perm_w;
  reg              entries_3_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_3_hptw_resp_entry_level;
  reg              entries_3_hptw_resp_gpf;
  reg              entries_3_hptw_resp_gaf;
  reg              entries_3_first_s2xlate_fault;
  reg              entries_3_cf;
  reg              entries_3_from_l0;
  reg  [3:0]       entries_3_way_info;
  reg              entries_3_jmp_bitmap_check;
  reg              entries_3_n;
  reg  [63:0]      entries_3_ptes_0;
  reg  [63:0]      entries_3_ptes_1;
  reg  [63:0]      entries_3_ptes_2;
  reg  [63:0]      entries_3_ptes_3;
  reg  [63:0]      entries_3_ptes_4;
  reg  [63:0]      entries_3_ptes_5;
  reg  [63:0]      entries_3_ptes_6;
  reg  [63:0]      entries_3_ptes_7;
  reg              entries_3_cfs_0;
  reg              entries_3_cfs_1;
  reg              entries_3_cfs_2;
  reg              entries_3_cfs_3;
  reg              entries_3_cfs_4;
  reg              entries_3_cfs_5;
  reg              entries_3_cfs_6;
  reg              entries_3_cfs_7;
  reg  [37:0]      entries_4_req_info_vpn;
  reg  [1:0]       entries_4_req_info_s2xlate;
  reg  [1:0]       entries_4_req_info_source;
  reg  [43:0]      entries_4_ppn;
  reg  [2:0]       entries_4_wait_id;
  reg              entries_4_af;
  reg  [37:0]      entries_4_hptw_resp_entry_tag;
  reg  [13:0]      entries_4_hptw_resp_entry_vmid;
  reg              entries_4_hptw_resp_entry_n;
  reg  [1:0]       entries_4_hptw_resp_entry_pbmt;
  reg  [37:0]      entries_4_hptw_resp_entry_ppn;
  reg              entries_4_hptw_resp_entry_perm_d;
  reg              entries_4_hptw_resp_entry_perm_a;
  reg              entries_4_hptw_resp_entry_perm_g;
  reg              entries_4_hptw_resp_entry_perm_u;
  reg              entries_4_hptw_resp_entry_perm_x;
  reg              entries_4_hptw_resp_entry_perm_w;
  reg              entries_4_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_4_hptw_resp_entry_level;
  reg              entries_4_hptw_resp_gpf;
  reg              entries_4_hptw_resp_gaf;
  reg              entries_4_first_s2xlate_fault;
  reg              entries_4_cf;
  reg              entries_4_from_l0;
  reg  [3:0]       entries_4_way_info;
  reg              entries_4_jmp_bitmap_check;
  reg              entries_4_n;
  reg  [63:0]      entries_4_ptes_0;
  reg  [63:0]      entries_4_ptes_1;
  reg  [63:0]      entries_4_ptes_2;
  reg  [63:0]      entries_4_ptes_3;
  reg  [63:0]      entries_4_ptes_4;
  reg  [63:0]      entries_4_ptes_5;
  reg  [63:0]      entries_4_ptes_6;
  reg  [63:0]      entries_4_ptes_7;
  reg              entries_4_cfs_0;
  reg              entries_4_cfs_1;
  reg              entries_4_cfs_2;
  reg              entries_4_cfs_3;
  reg              entries_4_cfs_4;
  reg              entries_4_cfs_5;
  reg              entries_4_cfs_6;
  reg              entries_4_cfs_7;
  reg  [37:0]      entries_5_req_info_vpn;
  reg  [1:0]       entries_5_req_info_s2xlate;
  reg  [1:0]       entries_5_req_info_source;
  reg  [43:0]      entries_5_ppn;
  reg  [2:0]       entries_5_wait_id;
  reg              entries_5_af;
  reg  [37:0]      entries_5_hptw_resp_entry_tag;
  reg  [13:0]      entries_5_hptw_resp_entry_vmid;
  reg              entries_5_hptw_resp_entry_n;
  reg  [1:0]       entries_5_hptw_resp_entry_pbmt;
  reg  [37:0]      entries_5_hptw_resp_entry_ppn;
  reg              entries_5_hptw_resp_entry_perm_d;
  reg              entries_5_hptw_resp_entry_perm_a;
  reg              entries_5_hptw_resp_entry_perm_g;
  reg              entries_5_hptw_resp_entry_perm_u;
  reg              entries_5_hptw_resp_entry_perm_x;
  reg              entries_5_hptw_resp_entry_perm_w;
  reg              entries_5_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_5_hptw_resp_entry_level;
  reg              entries_5_hptw_resp_gpf;
  reg              entries_5_hptw_resp_gaf;
  reg              entries_5_first_s2xlate_fault;
  reg              entries_5_cf;
  reg              entries_5_from_l0;
  reg  [3:0]       entries_5_way_info;
  reg              entries_5_jmp_bitmap_check;
  reg              entries_5_n;
  reg  [63:0]      entries_5_ptes_0;
  reg  [63:0]      entries_5_ptes_1;
  reg  [63:0]      entries_5_ptes_2;
  reg  [63:0]      entries_5_ptes_3;
  reg  [63:0]      entries_5_ptes_4;
  reg  [63:0]      entries_5_ptes_5;
  reg  [63:0]      entries_5_ptes_6;
  reg  [63:0]      entries_5_ptes_7;
  reg              entries_5_cfs_0;
  reg              entries_5_cfs_1;
  reg              entries_5_cfs_2;
  reg              entries_5_cfs_3;
  reg              entries_5_cfs_4;
  reg              entries_5_cfs_5;
  reg              entries_5_cfs_6;
  reg              entries_5_cfs_7;
  reg  [3:0]       state_0;
  reg  [3:0]       state_1;
  reg  [3:0]       state_2;
  reg  [3:0]       state_3;
  reg  [3:0]       state_4;
  reg  [3:0]       state_5;
  wire             is_waiting_0 = state_0 == 4'h5;
  wire             is_waiting_1 = state_1 == 4'h5;
  wire             is_waiting_2 = state_2 == 4'h5;
  wire             is_waiting_3 = state_3 == 4'h5;
  wire             is_waiting_4 = state_4 == 4'h5;
  wire             is_waiting_5 = state_5 == 4'h5;
  wire             is_having_0 = state_0 == 4'h6;
  wire             is_having_1 = state_1 == 4'h6;
  wire             is_having_2 = state_2 == 4'h6;
  wire             is_having_3 = state_3 == 4'h6;
  wire             is_having_4 = state_4 == 4'h6;
  wire             is_having_5 = state_5 == 4'h6;
  wire             is_cache_0 = state_0 == 4'h9;
  wire             is_cache_1 = state_1 == 4'h9;
  wire             is_cache_2 = state_2 == 4'h9;
  wire             is_cache_3 = state_3 == 4'h9;
  wire             is_cache_4 = state_4 == 4'h9;
  wire             is_cache_5 = state_5 == 4'h9;
  wire             is_hptw_req_0 = state_0 == 4'h1;
  wire             is_hptw_req_1 = state_1 == 4'h1;
  wire             is_hptw_req_2 = state_2 == 4'h1;
  wire             is_hptw_req_3 = state_3 == 4'h1;
  wire             is_hptw_req_4 = state_4 == 4'h1;
  wire             is_hptw_req_5 = state_5 == 4'h1;
  wire             is_last_hptw_req_0 = state_0 == 4'h7;
  wire             is_last_hptw_req_1 = state_1 == 4'h7;
  wire             is_last_hptw_req_2 = state_2 == 4'h7;
  wire             is_last_hptw_req_3 = state_3 == 4'h7;
  wire             is_last_hptw_req_4 = state_4 == 4'h7;
  wire             is_last_hptw_req_5 = state_5 == 4'h7;
  wire             is_hptw_resp_0 = state_0 == 4'h2;
  wire             is_hptw_resp_1 = state_1 == 4'h2;
  wire             is_hptw_resp_2 = state_2 == 4'h2;
  wire             is_hptw_resp_3 = state_3 == 4'h2;
  wire             is_hptw_resp_4 = state_4 == 4'h2;
  wire             is_hptw_resp_5 = state_5 == 4'h2;
  wire             is_last_hptw_resp_0 = state_0 == 4'h8;
  wire             is_last_hptw_resp_1 = state_1 == 4'h8;
  wire             is_last_hptw_resp_2 = state_2 == 4'h8;
  wire             is_last_hptw_resp_3 = state_3 == 4'h8;
  wire             is_last_hptw_resp_4 = state_4 == 4'h8;
  wire             is_last_hptw_resp_5 = state_5 == 4'h8;
  wire             is_bitmap_req_0 = state_0 == 4'hA;
  wire             is_bitmap_req_1 = state_1 == 4'hA;
  wire             is_bitmap_req_2 = state_2 == 4'hA;
  wire             is_bitmap_req_3 = state_3 == 4'hA;
  wire             is_bitmap_req_4 = state_4 == 4'hA;
  wire             is_bitmap_req_5 = state_5 == 4'hA;
  wire             is_bitmap_resp_0 = state_0 == 4'hB;
  wire             is_bitmap_resp_1 = state_1 == 4'hB;
  wire             is_bitmap_resp_2 = state_2 == 4'hB;
  wire             is_bitmap_resp_3 = state_3 == 4'hB;
  wire             is_bitmap_resp_4 = state_4 == 4'hB;
  wire             is_bitmap_resp_5 = state_5 == 4'hB;
  wire             _enq_ptr_T = ~(|state_1) | ~(|state_2);
  wire             _full_T_4 =
    ~(|state_0) | _enq_ptr_T | ~(|state_3) | ~(|state_4) | ~(|state_5);
  wire [2:0]       enq_ptr =
    ~(|state_0) | _enq_ptr_T
      ? {1'h0, (|state_0) ? ((|state_1) ? 2'h2 : 2'h1) : 2'h0}
      : (|state_3) ? {2'h2, |state_4} : 3'h3;
  wire             _io_out_valid_T = is_having_1 | is_having_2;
  wire [2:0]       mem_ptr =
    is_having_0 | _io_out_valid_T
      ? {1'h0, is_having_0 ? 2'h0 : is_having_1 ? 2'h1 : 2'h2}
      : is_having_3 ? 3'h3 : {2'h2, ~is_having_4};
  wire [7:0][1:0]  _GEN =
    {{entries_0_req_info_s2xlate},
     {entries_0_req_info_s2xlate},
     {entries_5_req_info_s2xlate},
     {entries_4_req_info_s2xlate},
     {entries_3_req_info_s2xlate},
     {entries_2_req_info_s2xlate},
     {entries_1_req_info_s2xlate},
     {entries_0_req_info_s2xlate}};
  wire [7:0][37:0] _GEN_0 =
    {{entries_0_hptw_resp_entry_tag},
     {entries_0_hptw_resp_entry_tag},
     {entries_5_hptw_resp_entry_tag},
     {entries_4_hptw_resp_entry_tag},
     {entries_3_hptw_resp_entry_tag},
     {entries_2_hptw_resp_entry_tag},
     {entries_1_hptw_resp_entry_tag},
     {entries_0_hptw_resp_entry_tag}};
  wire [7:0][13:0] _GEN_1 =
    {{entries_0_hptw_resp_entry_vmid},
     {entries_0_hptw_resp_entry_vmid},
     {entries_5_hptw_resp_entry_vmid},
     {entries_4_hptw_resp_entry_vmid},
     {entries_3_hptw_resp_entry_vmid},
     {entries_2_hptw_resp_entry_vmid},
     {entries_1_hptw_resp_entry_vmid},
     {entries_0_hptw_resp_entry_vmid}};
  wire [7:0]       _GEN_2 =
    {{entries_0_hptw_resp_entry_n},
     {entries_0_hptw_resp_entry_n},
     {entries_5_hptw_resp_entry_n},
     {entries_4_hptw_resp_entry_n},
     {entries_3_hptw_resp_entry_n},
     {entries_2_hptw_resp_entry_n},
     {entries_1_hptw_resp_entry_n},
     {entries_0_hptw_resp_entry_n}};
  wire [7:0][1:0]  _GEN_3 =
    {{entries_0_hptw_resp_entry_pbmt},
     {entries_0_hptw_resp_entry_pbmt},
     {entries_5_hptw_resp_entry_pbmt},
     {entries_4_hptw_resp_entry_pbmt},
     {entries_3_hptw_resp_entry_pbmt},
     {entries_2_hptw_resp_entry_pbmt},
     {entries_1_hptw_resp_entry_pbmt},
     {entries_0_hptw_resp_entry_pbmt}};
  wire [7:0][37:0] _GEN_4 =
    {{entries_0_hptw_resp_entry_ppn},
     {entries_0_hptw_resp_entry_ppn},
     {entries_5_hptw_resp_entry_ppn},
     {entries_4_hptw_resp_entry_ppn},
     {entries_3_hptw_resp_entry_ppn},
     {entries_2_hptw_resp_entry_ppn},
     {entries_1_hptw_resp_entry_ppn},
     {entries_0_hptw_resp_entry_ppn}};
  wire [7:0]       _GEN_5 =
    {{entries_0_hptw_resp_entry_perm_d},
     {entries_0_hptw_resp_entry_perm_d},
     {entries_5_hptw_resp_entry_perm_d},
     {entries_4_hptw_resp_entry_perm_d},
     {entries_3_hptw_resp_entry_perm_d},
     {entries_2_hptw_resp_entry_perm_d},
     {entries_1_hptw_resp_entry_perm_d},
     {entries_0_hptw_resp_entry_perm_d}};
  wire [7:0]       _GEN_6 =
    {{entries_0_hptw_resp_entry_perm_a},
     {entries_0_hptw_resp_entry_perm_a},
     {entries_5_hptw_resp_entry_perm_a},
     {entries_4_hptw_resp_entry_perm_a},
     {entries_3_hptw_resp_entry_perm_a},
     {entries_2_hptw_resp_entry_perm_a},
     {entries_1_hptw_resp_entry_perm_a},
     {entries_0_hptw_resp_entry_perm_a}};
  wire [7:0]       _GEN_7 =
    {{entries_0_hptw_resp_entry_perm_g},
     {entries_0_hptw_resp_entry_perm_g},
     {entries_5_hptw_resp_entry_perm_g},
     {entries_4_hptw_resp_entry_perm_g},
     {entries_3_hptw_resp_entry_perm_g},
     {entries_2_hptw_resp_entry_perm_g},
     {entries_1_hptw_resp_entry_perm_g},
     {entries_0_hptw_resp_entry_perm_g}};
  wire [7:0]       _GEN_8 =
    {{entries_0_hptw_resp_entry_perm_u},
     {entries_0_hptw_resp_entry_perm_u},
     {entries_5_hptw_resp_entry_perm_u},
     {entries_4_hptw_resp_entry_perm_u},
     {entries_3_hptw_resp_entry_perm_u},
     {entries_2_hptw_resp_entry_perm_u},
     {entries_1_hptw_resp_entry_perm_u},
     {entries_0_hptw_resp_entry_perm_u}};
  wire [7:0]       _GEN_9 =
    {{entries_0_hptw_resp_entry_perm_x},
     {entries_0_hptw_resp_entry_perm_x},
     {entries_5_hptw_resp_entry_perm_x},
     {entries_4_hptw_resp_entry_perm_x},
     {entries_3_hptw_resp_entry_perm_x},
     {entries_2_hptw_resp_entry_perm_x},
     {entries_1_hptw_resp_entry_perm_x},
     {entries_0_hptw_resp_entry_perm_x}};
  wire [7:0]       _GEN_10 =
    {{entries_0_hptw_resp_entry_perm_w},
     {entries_0_hptw_resp_entry_perm_w},
     {entries_5_hptw_resp_entry_perm_w},
     {entries_4_hptw_resp_entry_perm_w},
     {entries_3_hptw_resp_entry_perm_w},
     {entries_2_hptw_resp_entry_perm_w},
     {entries_1_hptw_resp_entry_perm_w},
     {entries_0_hptw_resp_entry_perm_w}};
  wire [7:0]       _GEN_11 =
    {{entries_0_hptw_resp_entry_perm_r},
     {entries_0_hptw_resp_entry_perm_r},
     {entries_5_hptw_resp_entry_perm_r},
     {entries_4_hptw_resp_entry_perm_r},
     {entries_3_hptw_resp_entry_perm_r},
     {entries_2_hptw_resp_entry_perm_r},
     {entries_1_hptw_resp_entry_perm_r},
     {entries_0_hptw_resp_entry_perm_r}};
  wire [7:0][1:0]  _GEN_12 =
    {{entries_0_hptw_resp_entry_level},
     {entries_0_hptw_resp_entry_level},
     {entries_5_hptw_resp_entry_level},
     {entries_4_hptw_resp_entry_level},
     {entries_3_hptw_resp_entry_level},
     {entries_2_hptw_resp_entry_level},
     {entries_1_hptw_resp_entry_level},
     {entries_0_hptw_resp_entry_level}};
  wire [7:0]       _GEN_13 =
    {{entries_0_hptw_resp_gpf},
     {entries_0_hptw_resp_gpf},
     {entries_5_hptw_resp_gpf},
     {entries_4_hptw_resp_gpf},
     {entries_3_hptw_resp_gpf},
     {entries_2_hptw_resp_gpf},
     {entries_1_hptw_resp_gpf},
     {entries_0_hptw_resp_gpf}};
  wire [7:0]       _GEN_14 =
    {{entries_0_hptw_resp_gaf},
     {entries_0_hptw_resp_gaf},
     {entries_5_hptw_resp_gaf},
     {entries_4_hptw_resp_gaf},
     {entries_3_hptw_resp_gaf},
     {entries_2_hptw_resp_gaf},
     {entries_1_hptw_resp_gaf},
     {entries_0_hptw_resp_gaf}};
  wire             perfEvents_0_2 = _full_T_4 & io_in_valid;
  reg              mem_resp_hit_0;
  reg              mem_resp_hit_1;
  reg              mem_resp_hit_2;
  reg              mem_resp_hit_3;
  reg              mem_resp_hit_4;
  reg              mem_resp_hit_5;
  reg  [2:0]       enq_ptr_reg;
  reg              need_addr_check_last_REG;
  reg  [2:0]       hptw_resp_ptr_reg;
  reg              hptw_need_addr_check_REG;
  wire [7:0][37:0] _GEN_15 =
    {{entries_0_req_info_vpn},
     {entries_0_req_info_vpn},
     {entries_5_req_info_vpn},
     {entries_4_req_info_vpn},
     {entries_3_req_info_vpn},
     {entries_2_req_info_vpn},
     {entries_1_req_info_vpn},
     {entries_0_req_info_vpn}};
  reg  [49:0]      hpaddr;
  reg  [47:0]      addr;
  reg  [3:0]       way_info_0_r;
  assign way_info_0 = mem_resp_hit_0 ? io_l0_way_info : way_info_0_r;
  reg  [3:0]       way_info_1_r;
  assign way_info_1 = mem_resp_hit_1 ? io_l0_way_info : way_info_1_r;
  reg  [3:0]       way_info_2_r;
  assign way_info_2 = mem_resp_hit_2 ? io_l0_way_info : way_info_2_r;
  reg  [3:0]       way_info_3_r;
  assign way_info_3 = mem_resp_hit_3 ? io_l0_way_info : way_info_3_r;
  reg  [3:0]       way_info_4_r;
  assign way_info_4 = mem_resp_hit_4 ? io_l0_way_info : way_info_4_r;
  reg  [3:0]       way_info_5_r;
  assign way_info_5 = mem_resp_hit_5 ? io_l0_way_info : way_info_5_r;
  wire             _io_out_valid_T_4 =
    is_having_0 | _io_out_valid_T | is_having_3 | is_having_4 | is_having_5;
  wire [7:0][1:0]  _GEN_16 =
    {{entries_0_req_info_source},
     {entries_0_req_info_source},
     {entries_5_req_info_source},
     {entries_4_req_info_source},
     {entries_3_req_info_source},
     {entries_2_req_info_source},
     {entries_1_req_info_source},
     {entries_0_req_info_source}};
  wire [7:0]       _GEN_17 =
    {{entries_0_af},
     {entries_0_af},
     {entries_5_af},
     {entries_4_af},
     {entries_3_af},
     {entries_2_af},
     {entries_1_af},
     {entries_0_af}};
  wire [7:0]       _GEN_18 =
    {{entries_0_first_s2xlate_fault},
     {entries_0_first_s2xlate_fault},
     {entries_5_first_s2xlate_fault},
     {entries_4_first_s2xlate_fault},
     {entries_3_first_s2xlate_fault},
     {entries_2_first_s2xlate_fault},
     {entries_1_first_s2xlate_fault},
     {entries_0_first_s2xlate_fault}};
  wire [7:0]       _GEN_19 =
    {{entries_0_cf},
     {entries_0_cf},
     {entries_5_cf},
     {entries_4_cf},
     {entries_3_cf},
     {entries_2_cf},
     {entries_1_cf},
     {entries_0_cf}};
  wire [7:0]       _GEN_20 =
    {{entries_0_jmp_bitmap_check},
     {entries_0_jmp_bitmap_check},
     {entries_5_jmp_bitmap_check},
     {entries_4_jmp_bitmap_check},
     {entries_3_jmp_bitmap_check},
     {entries_2_jmp_bitmap_check},
     {entries_1_jmp_bitmap_check},
     {entries_0_jmp_bitmap_check}};
  wire [7:0][63:0] _GEN_21 =
    {{entries_0_ptes_0},
     {entries_0_ptes_0},
     {entries_5_ptes_0},
     {entries_4_ptes_0},
     {entries_3_ptes_0},
     {entries_2_ptes_0},
     {entries_1_ptes_0},
     {entries_0_ptes_0}};
  wire [7:0][63:0] _GEN_22 =
    {{entries_0_ptes_1},
     {entries_0_ptes_1},
     {entries_5_ptes_1},
     {entries_4_ptes_1},
     {entries_3_ptes_1},
     {entries_2_ptes_1},
     {entries_1_ptes_1},
     {entries_0_ptes_1}};
  wire [7:0][63:0] _GEN_23 =
    {{entries_0_ptes_2},
     {entries_0_ptes_2},
     {entries_5_ptes_2},
     {entries_4_ptes_2},
     {entries_3_ptes_2},
     {entries_2_ptes_2},
     {entries_1_ptes_2},
     {entries_0_ptes_2}};
  wire [7:0][63:0] _GEN_24 =
    {{entries_0_ptes_3},
     {entries_0_ptes_3},
     {entries_5_ptes_3},
     {entries_4_ptes_3},
     {entries_3_ptes_3},
     {entries_2_ptes_3},
     {entries_1_ptes_3},
     {entries_0_ptes_3}};
  wire [7:0][63:0] _GEN_25 =
    {{entries_0_ptes_4},
     {entries_0_ptes_4},
     {entries_5_ptes_4},
     {entries_4_ptes_4},
     {entries_3_ptes_4},
     {entries_2_ptes_4},
     {entries_1_ptes_4},
     {entries_0_ptes_4}};
  wire [7:0][63:0] _GEN_26 =
    {{entries_0_ptes_5},
     {entries_0_ptes_5},
     {entries_5_ptes_5},
     {entries_4_ptes_5},
     {entries_3_ptes_5},
     {entries_2_ptes_5},
     {entries_1_ptes_5},
     {entries_0_ptes_5}};
  wire [7:0][63:0] _GEN_27 =
    {{entries_0_ptes_6},
     {entries_0_ptes_6},
     {entries_5_ptes_6},
     {entries_4_ptes_6},
     {entries_3_ptes_6},
     {entries_2_ptes_6},
     {entries_1_ptes_6},
     {entries_0_ptes_6}};
  wire [7:0][63:0] _GEN_28 =
    {{entries_0_ptes_7},
     {entries_0_ptes_7},
     {entries_5_ptes_7},
     {entries_4_ptes_7},
     {entries_3_ptes_7},
     {entries_2_ptes_7},
     {entries_1_ptes_7},
     {entries_0_ptes_7}};
  wire [7:0]       _GEN_29 =
    {{entries_0_cfs_0},
     {entries_0_cfs_0},
     {entries_5_cfs_0},
     {entries_4_cfs_0},
     {entries_3_cfs_0},
     {entries_2_cfs_0},
     {entries_1_cfs_0},
     {entries_0_cfs_0}};
  wire [7:0]       _GEN_30 =
    {{entries_0_cfs_1},
     {entries_0_cfs_1},
     {entries_5_cfs_1},
     {entries_4_cfs_1},
     {entries_3_cfs_1},
     {entries_2_cfs_1},
     {entries_1_cfs_1},
     {entries_0_cfs_1}};
  wire [7:0]       _GEN_31 =
    {{entries_0_cfs_2},
     {entries_0_cfs_2},
     {entries_5_cfs_2},
     {entries_4_cfs_2},
     {entries_3_cfs_2},
     {entries_2_cfs_2},
     {entries_1_cfs_2},
     {entries_0_cfs_2}};
  wire [7:0]       _GEN_32 =
    {{entries_0_cfs_3},
     {entries_0_cfs_3},
     {entries_5_cfs_3},
     {entries_4_cfs_3},
     {entries_3_cfs_3},
     {entries_2_cfs_3},
     {entries_1_cfs_3},
     {entries_0_cfs_3}};
  wire [7:0]       _GEN_33 =
    {{entries_0_cfs_4},
     {entries_0_cfs_4},
     {entries_5_cfs_4},
     {entries_4_cfs_4},
     {entries_3_cfs_4},
     {entries_2_cfs_4},
     {entries_1_cfs_4},
     {entries_0_cfs_4}};
  wire [7:0]       _GEN_34 =
    {{entries_0_cfs_5},
     {entries_0_cfs_5},
     {entries_5_cfs_5},
     {entries_4_cfs_5},
     {entries_3_cfs_5},
     {entries_2_cfs_5},
     {entries_1_cfs_5},
     {entries_0_cfs_5}};
  wire [7:0]       _GEN_35 =
    {{entries_0_cfs_6},
     {entries_0_cfs_6},
     {entries_5_cfs_6},
     {entries_4_cfs_6},
     {entries_3_cfs_6},
     {entries_2_cfs_6},
     {entries_1_cfs_6},
     {entries_0_cfs_6}};
  wire [7:0]       _GEN_36 =
    {{entries_0_cfs_7},
     {entries_0_cfs_7},
     {entries_5_cfs_7},
     {entries_4_cfs_7},
     {entries_3_cfs_7},
     {entries_2_cfs_7},
     {entries_1_cfs_7},
     {entries_0_cfs_7}};
  wire             io_mem_req_valid_0 = _mem_arb_io_out_valid & ~flush;
  wire [3:0][37:0] _GEN_37 =
    {{{_mem_arb_io_out_bits_hptw_resp_entry_ppn[37:27], _mem_arb_io_out_bits_ppn[26:0]}},
     {{_mem_arb_io_out_bits_hptw_resp_entry_ppn[37:18], _mem_arb_io_out_bits_ppn[17:0]}},
     {{_mem_arb_io_out_bits_hptw_resp_entry_ppn[37:9], _mem_arb_io_out_bits_ppn[8:0]}},
     {_mem_arb_io_out_bits_hptw_resp_entry_n
        ? {_mem_arb_io_out_bits_hptw_resp_entry_ppn[37:4], _mem_arb_io_out_bits_ppn[3:0]}
        : _mem_arb_io_out_bits_hptw_resp_entry_ppn}};
  reg  [2:0]       mem_refill_id;
  wire [5:0]       _io_cache_valid_T =
    {is_cache_0, is_cache_1, is_cache_2, is_cache_3, is_cache_4, is_cache_5};
  wire [41:0]      _io_cache_bits_T_26 =
    {is_cache_0 ? entries_0_req_info_vpn : 38'h0,
     is_cache_0 ? entries_0_req_info_s2xlate : 2'h0,
     is_cache_0 ? entries_0_req_info_source : 2'h0}
    | {is_cache_1 ? entries_1_req_info_vpn : 38'h0,
       is_cache_1 ? entries_1_req_info_s2xlate : 2'h0,
       is_cache_1 ? entries_1_req_info_source : 2'h0}
    | {is_cache_2 ? entries_2_req_info_vpn : 38'h0,
       is_cache_2 ? entries_2_req_info_s2xlate : 2'h0,
       is_cache_2 ? entries_2_req_info_source : 2'h0}
    | {is_cache_3 ? entries_3_req_info_vpn : 38'h0,
       is_cache_3 ? entries_3_req_info_s2xlate : 2'h0,
       is_cache_3 ? entries_3_req_info_source : 2'h0}
    | {is_cache_4 ? entries_4_req_info_vpn : 38'h0,
       is_cache_4 ? entries_4_req_info_s2xlate : 2'h0,
       is_cache_4 ? entries_4_req_info_source : 2'h0}
    | {is_cache_5 ? entries_5_req_info_vpn : 38'h0,
       is_cache_5 ? entries_5_req_info_s2xlate : 2'h0,
       is_cache_5 ? entries_5_req_info_source : 2'h0};
  wire             has_bitmap_resp =
    is_bitmap_resp_0 | is_bitmap_resp_1 | is_bitmap_resp_2 | is_bitmap_resp_3
    | is_bitmap_resp_4 | is_bitmap_resp_5;
  reg              io_perf_0_value_REG;
  reg              io_perf_0_value_REG_1;
  reg              io_perf_1_value_REG;
  reg              io_perf_1_value_REG_1;
  reg              io_perf_2_value_REG;
  reg              io_perf_2_value_REG_1;
  reg  [2:0]       io_perf_3_value_REG;
  reg  [2:0]       io_perf_3_value_REG_1;
  wire [2:0]       cache_ptr =
    (is_cache_3 ? 3'h3 : 3'h0) | (is_cache_5 ? 3'h5 : 3'h0)
    | {is_cache_4, is_cache_2, is_cache_1};
  wire             dup_vec_0 =
    io_in_bits_req_info_vpn[37:3] == entries_0_req_info_vpn[37:3]
    & io_in_bits_req_info_s2xlate == entries_0_req_info_s2xlate;
  wire             dup_vec_1 =
    io_in_bits_req_info_vpn[37:3] == entries_1_req_info_vpn[37:3]
    & io_in_bits_req_info_s2xlate == entries_1_req_info_s2xlate;
  wire             dup_vec_2 =
    io_in_bits_req_info_vpn[37:3] == entries_2_req_info_vpn[37:3]
    & io_in_bits_req_info_s2xlate == entries_2_req_info_s2xlate;
  wire             dup_vec_3 =
    io_in_bits_req_info_vpn[37:3] == entries_3_req_info_vpn[37:3]
    & io_in_bits_req_info_s2xlate == entries_3_req_info_s2xlate;
  wire             dup_vec_4 =
    io_in_bits_req_info_vpn[37:3] == entries_4_req_info_vpn[37:3]
    & io_in_bits_req_info_s2xlate == entries_4_req_info_s2xlate;
  wire             dup_vec_5 =
    io_in_bits_req_info_vpn[37:3] == entries_5_req_info_vpn[37:3]
    & io_in_bits_req_info_s2xlate == entries_5_req_info_s2xlate;
  wire             _dup_req_fire_T = io_mem_req_ready & _mem_arb_io_out_valid;
  wire             dup_req_fire =
    _dup_req_fire_T
    & io_in_bits_req_info_vpn[37:3] == _mem_arb_io_out_bits_req_info_vpn[37:3]
    & io_in_bits_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate;
  wire             dup_vec_wait_0 = dup_vec_0 & is_waiting_0;
  wire             dup_vec_wait_1 = dup_vec_1 & is_waiting_1;
  wire             dup_vec_wait_2 = dup_vec_2 & is_waiting_2;
  wire             dup_vec_wait_3 = dup_vec_3 & is_waiting_3;
  wire             dup_vec_wait_4 = dup_vec_4 & is_waiting_4;
  wire             dup_vec_wait_5 = dup_vec_5 & is_waiting_5;
  wire [2:0]       _wait_id_T_4 =
    (dup_vec_wait_0 ? entries_0_wait_id : 3'h0)
    | (dup_vec_wait_1 ? entries_1_wait_id : 3'h0)
    | (dup_vec_wait_2 ? entries_2_wait_id : 3'h0)
    | (dup_vec_wait_3 ? entries_3_wait_id : 3'h0)
    | (dup_vec_wait_4 ? entries_4_wait_id : 3'h0)
    | (dup_vec_wait_5 ? entries_5_wait_id : 3'h0);
  wire [2:0]       wait_id = dup_req_fire ? _mem_arb_io_chosen : _wait_id_T_4;
  wire [7:0]       _GEN_38 =
    {{io_mem_flush_latch_0},
     {io_mem_flush_latch_0},
     {io_mem_flush_latch_5},
     {io_mem_flush_latch_4},
     {io_mem_flush_latch_3},
     {io_mem_flush_latch_2},
     {io_mem_flush_latch_1},
     {io_mem_flush_latch_0}};
  wire [7:0]       _GEN_39 =
    {{dup_vec_wait_0},
     {dup_vec_wait_0},
     {dup_vec_wait_5},
     {dup_vec_wait_4},
     {dup_vec_wait_3},
     {dup_vec_wait_2},
     {dup_vec_wait_1},
     {dup_vec_wait_0}};
  wire             dup_wait_resp =
    io_mem_resp_valid & _GEN_39[io_mem_resp_bits_id] & ~_GEN_38[io_mem_resp_bits_id];
  wire             to_wait =
    (|{dup_vec_wait_0,
       dup_vec_wait_1,
       dup_vec_wait_2,
       dup_vec_wait_3,
       dup_vec_wait_4,
       dup_vec_wait_5}) | dup_req_fire;
  wire [7:0]       _GEN_40 =
    {{io_mem_resp_bits_value[511]},
     {io_mem_resp_bits_value[447]},
     {io_mem_resp_bits_value[383]},
     {io_mem_resp_bits_value[319]},
     {io_mem_resp_bits_value[255]},
     {io_mem_resp_bits_value[191]},
     {io_mem_resp_bits_value[127]},
     {io_mem_resp_bits_value[63]}};
  wire             _GEN_41 = _GEN_40[io_in_bits_req_info_vpn[2:0]];
  wire [7:0][1:0]  _GEN_42 =
    {{io_mem_resp_bits_value[510:509]},
     {io_mem_resp_bits_value[446:445]},
     {io_mem_resp_bits_value[382:381]},
     {io_mem_resp_bits_value[318:317]},
     {io_mem_resp_bits_value[254:253]},
     {io_mem_resp_bits_value[190:189]},
     {io_mem_resp_bits_value[126:125]},
     {io_mem_resp_bits_value[62:61]}};
  wire [1:0]       _GEN_43 = _GEN_42[io_in_bits_req_info_vpn[2:0]];
  wire [7:0][6:0]  _GEN_44 =
    {{io_mem_resp_bits_value[508:502]},
     {io_mem_resp_bits_value[444:438]},
     {io_mem_resp_bits_value[380:374]},
     {io_mem_resp_bits_value[316:310]},
     {io_mem_resp_bits_value[252:246]},
     {io_mem_resp_bits_value[188:182]},
     {io_mem_resp_bits_value[124:118]},
     {io_mem_resp_bits_value[60:54]}};
  wire [6:0]       _GEN_45 = _GEN_44[io_in_bits_req_info_vpn[2:0]];
  wire [7:0][7:0]  _GEN_46 =
    {{io_mem_resp_bits_value[501:494]},
     {io_mem_resp_bits_value[437:430]},
     {io_mem_resp_bits_value[373:366]},
     {io_mem_resp_bits_value[309:302]},
     {io_mem_resp_bits_value[245:238]},
     {io_mem_resp_bits_value[181:174]},
     {io_mem_resp_bits_value[117:110]},
     {io_mem_resp_bits_value[53:46]}};
  wire [7:0]       _GEN_47 = _GEN_46[io_in_bits_req_info_vpn[2:0]];
  wire [7:0][35:0] _GEN_48 =
    {{io_mem_resp_bits_value[493:458]},
     {io_mem_resp_bits_value[429:394]},
     {io_mem_resp_bits_value[365:330]},
     {io_mem_resp_bits_value[301:266]},
     {io_mem_resp_bits_value[237:202]},
     {io_mem_resp_bits_value[173:138]},
     {io_mem_resp_bits_value[109:74]},
     {io_mem_resp_bits_value[45:10]}};
  wire [35:0]      _GEN_49 = _GEN_48[io_in_bits_req_info_vpn[2:0]];
  wire [7:0]       _GEN_50 =
    {{io_mem_resp_bits_value[455]},
     {io_mem_resp_bits_value[391]},
     {io_mem_resp_bits_value[327]},
     {io_mem_resp_bits_value[263]},
     {io_mem_resp_bits_value[199]},
     {io_mem_resp_bits_value[135]},
     {io_mem_resp_bits_value[71]},
     {io_mem_resp_bits_value[7]}};
  wire             _GEN_51 = _GEN_50[io_in_bits_req_info_vpn[2:0]];
  wire [7:0]       _GEN_52 =
    {{io_mem_resp_bits_value[454]},
     {io_mem_resp_bits_value[390]},
     {io_mem_resp_bits_value[326]},
     {io_mem_resp_bits_value[262]},
     {io_mem_resp_bits_value[198]},
     {io_mem_resp_bits_value[134]},
     {io_mem_resp_bits_value[70]},
     {io_mem_resp_bits_value[6]}};
  wire             _GEN_53 = _GEN_52[io_in_bits_req_info_vpn[2:0]];
  wire [7:0]       _GEN_54 =
    {{io_mem_resp_bits_value[452]},
     {io_mem_resp_bits_value[388]},
     {io_mem_resp_bits_value[324]},
     {io_mem_resp_bits_value[260]},
     {io_mem_resp_bits_value[196]},
     {io_mem_resp_bits_value[132]},
     {io_mem_resp_bits_value[68]},
     {io_mem_resp_bits_value[4]}};
  wire             _GEN_55 = _GEN_54[io_in_bits_req_info_vpn[2:0]];
  wire [7:0]       _GEN_56 =
    {{io_mem_resp_bits_value[451]},
     {io_mem_resp_bits_value[387]},
     {io_mem_resp_bits_value[323]},
     {io_mem_resp_bits_value[259]},
     {io_mem_resp_bits_value[195]},
     {io_mem_resp_bits_value[131]},
     {io_mem_resp_bits_value[67]},
     {io_mem_resp_bits_value[3]}};
  wire             _GEN_57 = _GEN_56[io_in_bits_req_info_vpn[2:0]];
  wire [7:0]       _GEN_58 =
    {{io_mem_resp_bits_value[450]},
     {io_mem_resp_bits_value[386]},
     {io_mem_resp_bits_value[322]},
     {io_mem_resp_bits_value[258]},
     {io_mem_resp_bits_value[194]},
     {io_mem_resp_bits_value[130]},
     {io_mem_resp_bits_value[66]},
     {io_mem_resp_bits_value[2]}};
  wire             _GEN_59 = _GEN_58[io_in_bits_req_info_vpn[2:0]];
  wire [7:0]       _GEN_60 =
    {{io_mem_resp_bits_value[449]},
     {io_mem_resp_bits_value[385]},
     {io_mem_resp_bits_value[321]},
     {io_mem_resp_bits_value[257]},
     {io_mem_resp_bits_value[193]},
     {io_mem_resp_bits_value[129]},
     {io_mem_resp_bits_value[65]},
     {io_mem_resp_bits_value[1]}};
  wire             _GEN_61 = _GEN_60[io_in_bits_req_info_vpn[2:0]];
  wire [7:0]       _GEN_62 =
    {{io_mem_resp_bits_value[448]},
     {io_mem_resp_bits_value[384]},
     {io_mem_resp_bits_value[320]},
     {io_mem_resp_bits_value[256]},
     {io_mem_resp_bits_value[192]},
     {io_mem_resp_bits_value[128]},
     {io_mem_resp_bits_value[64]},
     {io_mem_resp_bits_value[0]}};
  wire             _GEN_63 = _GEN_62[io_in_bits_req_info_vpn[2:0]];
  wire             _mem_resp_Pf_T_20 = _GEN_61 | _GEN_57;
  wire             last_hptw_vsStagePf =
    (|_GEN_45) | (&_GEN_43) | ~io_csr_hPBMTE & (|_GEN_43)
    | (~(_GEN_61 | _GEN_57 | _GEN_59) & _GEN_63
         ? _GEN_55 | _GEN_53 | _GEN_51 | _GEN_41 | (|_GEN_43)
         : ~_GEN_63 | ~_GEN_61 & _GEN_59 | _GEN_41 & _GEN_49[3:0] != 4'h8)
    | ~((_mem_resp_Pf_T_20 | _GEN_59) & _GEN_63);
  wire             _gStagePf_T_40 = io_csr_hgatp_mode == 4'h8;
  wire             _gStagePf_T_41 = io_csr_hgatp_mode == 4'h9;
  wire             last_hptw_gStagePf =
    (|(_gStagePf_T_40
         ? {_GEN_47, _GEN_49[35:29]}
         : {9'h0, _gStagePf_T_41 ? _GEN_47[7:2] : 6'h0})) & _GEN_63
    & ~last_hptw_vsStagePf;
  wire             mem_resp_Pf =
    (|_GEN_45) | (&_GEN_43)
    | ~((|_GEN[io_mem_resp_bits_id]) ? io_csr_hPBMTE : io_csr_mPBMTE) & (|_GEN_43)
    | (~(_mem_resp_Pf_T_20 | _GEN_59) & _GEN_63
         ? _GEN_55 | _GEN_53 | _GEN_51 | _GEN_41 | (|_GEN_43)
         : ~_GEN_63 | ~_GEN_61 & _GEN_59 | _GEN_41 & _GEN_49[3:0] != 4'h8)
    | ~((_mem_resp_Pf_T_20 | _GEN_59) & _GEN_63);
  wire             mem_resp_gStagePf =
    (&_GEN[io_mem_resp_bits_id])
    & (|(_gStagePf_T_40
           ? {_GEN_47, _GEN_49[35:29]}
           : {9'h0, _gStagePf_T_41 ? _GEN_47[7:2] : 6'h0})) & _GEN_63 & ~mem_resp_Pf;
  wire             _last_hptw_excp_T_2 = last_hptw_vsStagePf | last_hptw_gStagePf;
  wire             noStage2 =
    _GEN[io_mem_resp_bits_id] == 2'h0 | _GEN[io_mem_resp_bits_id] == 2'h1
    | (&_GEN[io_mem_resp_bits_id]) & _last_hptw_excp_T_2;
  wire             to_mem_out =
    dup_wait_resp & noStage2 & (~bitmap_enable | mem_resp_Pf | mem_resp_gStagePf);
  wire             to_bitmap_req =
    dup_wait_resp & noStage2 & bitmap_enable & ~(mem_resp_Pf | mem_resp_gStagePf);
  wire             to_cache =
    (|{dup_vec_0 & (is_bitmap_req_0 | is_bitmap_resp_0),
       dup_vec_1 & (is_bitmap_req_1 | is_bitmap_resp_1),
       dup_vec_2 & (is_bitmap_req_2 | is_bitmap_resp_2),
       dup_vec_3 & (is_bitmap_req_3 | is_bitmap_resp_3),
       dup_vec_4 & (is_bitmap_req_4 | is_bitmap_resp_4),
       dup_vec_5 & (is_bitmap_req_5 | is_bitmap_resp_5)})
    | (|{dup_vec_0 & is_having_0,
         dup_vec_1 & is_having_1,
         dup_vec_2 & is_having_2,
         dup_vec_3 & is_having_3,
         dup_vec_4 & is_having_4,
         dup_vec_5 & is_having_5})
    | (|{dup_vec_0 & (is_last_hptw_req_0 | is_last_hptw_resp_0),
         dup_vec_1 & (is_last_hptw_req_1 | is_last_hptw_resp_1),
         dup_vec_2 & (is_last_hptw_req_2 | is_last_hptw_resp_2),
         dup_vec_3 & (is_last_hptw_req_3 | is_last_hptw_resp_3),
         dup_vec_4 & (is_last_hptw_req_4 | is_last_hptw_resp_4),
         dup_vec_5 & (is_last_hptw_req_5 | is_last_hptw_resp_5)});
  wire             to_last_hptw_req =
    dup_wait_resp & (&_GEN[io_mem_resp_bits_id]) & ~_last_hptw_excp_T_2;
  wire             last_hptw_excp =
    dup_wait_resp & (&_GEN[io_mem_resp_bits_id]) & _last_hptw_excp_T_2;
  wire [3:0]       _enq_state_normal_T =
    {2'h0, io_in_bits_req_info_s2xlate != 2'h3, 1'h1};
  wire [3:0]       enq_state_normal =
    to_mem_out
      ? 4'h6
      : to_bitmap_req
          ? 4'hA
          : to_last_hptw_req
              ? 4'h7
              : to_wait ? 4'h5 : to_cache ? 4'h9 : _enq_state_normal_T;
  wire             _enq_state_T_2 =
    io_in_bits_req_info_source == 2'h2 & enq_state_normal != 4'h3;
  wire             _GEN_64 = perfEvents_0_2 & ~io_in_bits_bitmapCheck_jmp_bitmap_check;
  wire             _GEN_65 = enq_ptr == 3'h0;
  wire             _GEN_66 = _GEN_64 & _GEN_65;
  wire             _GEN_67 = enq_ptr == 3'h1;
  wire             _GEN_68 = _GEN_64 & _GEN_67;
  wire             _GEN_69 = enq_ptr == 3'h2;
  wire             _GEN_70 = _GEN_64 & _GEN_69;
  wire             _GEN_71 = enq_ptr == 3'h3;
  wire             _GEN_72 = _GEN_64 & _GEN_71;
  wire             _GEN_73 = enq_ptr == 3'h4;
  wire             _GEN_74 = _GEN_64 & _GEN_73;
  wire             _GEN_75 = enq_ptr == 3'h5;
  wire             _GEN_76 = _GEN_64 & _GEN_75;
  wire [43:0]      _entries_ppn_T_2 =
    to_bitmap_req | to_last_hptw_req | last_hptw_excp
      ? {_GEN_47, _GEN_41 ? {_GEN_49[35:4], io_in_bits_req_info_vpn[3:0]} : _GEN_49}
      : io_in_bits_ppn;
  wire             _entries_hptw_resp_gpf_T = last_hptw_excp & last_hptw_gStagePf;
  wire             _GEN_77 = _GEN_64 & _GEN_65;
  wire             _GEN_78 = _GEN_64 & _GEN_67;
  wire             _GEN_79 = _GEN_64 & _GEN_69;
  wire             _GEN_80 = _GEN_64 & _GEN_71;
  wire             _GEN_81 = _GEN_64 & _GEN_73;
  wire             _GEN_82 = _GEN_64 & _GEN_75;
  wire             _mem_resp_hit_T_1 = to_bitmap_req | to_mem_out | to_last_hptw_req;
  wire             _GEN_83 = io_in_bits_bitmapCheck_jmp_bitmap_check & perfEvents_0_2;
  wire             _GEN_84 = _GEN_83 & _GEN_65;
  wire             _GEN_85 = _GEN_83 & _GEN_67;
  wire             _GEN_86 = _GEN_83 & _GEN_69;
  wire             _GEN_87 = _GEN_83 & _GEN_71;
  wire             _GEN_88 = _GEN_83 & _GEN_73;
  wire             _GEN_89 = _GEN_83 & _GEN_75;
  wire             _GEN_90 = _GEN_65 | _GEN_66;
  wire             _GEN_91 = _GEN_83 & _GEN_65 | _GEN_66;
  wire             _GEN_92 = _GEN_67 | _GEN_68;
  wire             _GEN_93 = _GEN_83 & _GEN_67 | _GEN_68;
  wire             _GEN_94 = _GEN_69 | _GEN_70;
  wire             _GEN_95 = _GEN_83 & _GEN_69 | _GEN_70;
  wire             _GEN_96 = _GEN_71 | _GEN_72;
  wire             _GEN_97 = _GEN_83 & _GEN_71 | _GEN_72;
  wire             _GEN_98 = _GEN_73 | _GEN_74;
  wire             _GEN_99 = _GEN_83 & _GEN_73 | _GEN_74;
  wire             _GEN_100 = _GEN_75 | _GEN_76;
  wire             _GEN_101 = _GEN_83 & _GEN_75 | _GEN_76;
  wire [7:0][63:0] _GEN_102 =
    {{io_in_bits_bitmapCheck_ptes_7},
     {io_in_bits_bitmapCheck_ptes_6},
     {io_in_bits_bitmapCheck_ptes_5},
     {io_in_bits_bitmapCheck_ptes_4},
     {io_in_bits_bitmapCheck_ptes_3},
     {io_in_bits_bitmapCheck_ptes_2},
     {io_in_bits_bitmapCheck_ptes_1},
     {io_in_bits_bitmapCheck_ptes_0}};
  wire [63:0]      _entries_ppn_WIRE_1 = _GEN_102[io_in_bits_req_info_vpn[2:0]];
  wire [43:0]      _GEN_103 = {8'h0, _entries_ppn_WIRE_1[45:10]};
  wire [7:0][3:0]  _GEN_104 =
    {{state_0},
     {state_0},
     {state_5},
     {state_4},
     {state_3},
     {state_2},
     {state_1},
     {state_0}};
  wire             hptw_need_addr_check =
    hptw_need_addr_check_REG & _GEN_104[hptw_resp_ptr_reg] == 4'h3;
  wire             _GEN_105 = _hptw_req_arb_io_in_0_ready & _hyper_arb1_io_out_valid;
  wire             _GEN_106 =
    _GEN_105 & is_hptw_req_0 & entries_0_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_0_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h0;
  wire             _GEN_107 =
    _GEN_105 & is_hptw_req_1 & entries_1_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_1_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h1;
  wire             _GEN_108 =
    _GEN_105 & is_hptw_req_2 & entries_2_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_2_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h2;
  wire             _GEN_109 =
    _GEN_105 & is_hptw_req_3 & entries_3_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_3_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h3;
  wire             _GEN_110 =
    _GEN_105 & is_hptw_req_4 & entries_4_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_4_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h4;
  wire             _GEN_111 =
    _GEN_105 & is_hptw_req_5 & entries_5_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_5_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h5;
  wire             accessFault = io_pmp_0_resp_ld | io_pmp_0_resp_mmio;
  wire             _GEN_112 = need_addr_check_last_REG & enq_ptr_reg == 3'h0;
  wire             _GEN_113 = need_addr_check_last_REG & enq_ptr_reg == 3'h1;
  wire             _GEN_114 = need_addr_check_last_REG & enq_ptr_reg == 3'h2;
  wire             _GEN_115 = need_addr_check_last_REG & enq_ptr_reg == 3'h3;
  wire             _GEN_116 = need_addr_check_last_REG & enq_ptr_reg == 3'h4;
  wire             _GEN_117 = need_addr_check_last_REG & enq_ptr_reg == 3'h5;
  wire [3:0]       _state_T = {2'h1, accessFault, 1'h0};
  wire             accessFault_1 = io_pmp_1_resp_ld | io_pmp_1_resp_mmio;
  wire             _GEN_118 = hptw_need_addr_check & hptw_resp_ptr_reg == 3'h0;
  wire             _GEN_119 = hptw_need_addr_check & hptw_resp_ptr_reg == 3'h1;
  wire             _GEN_120 = hptw_need_addr_check & hptw_resp_ptr_reg == 3'h2;
  wire             _GEN_121 = hptw_need_addr_check & hptw_resp_ptr_reg == 3'h3;
  wire             _GEN_122 = hptw_need_addr_check & hptw_resp_ptr_reg == 3'h4;
  wire             _GEN_123 = hptw_need_addr_check & hptw_resp_ptr_reg == 3'h5;
  wire [3:0]       _state_T_1 = {2'h1, accessFault_1, 1'h0};
  wire             _GEN_124 =
    _dup_req_fire_T & (|state_0) & state_0 != 4'h6 & state_0 != 4'h7 & state_0 != 4'h8
    & state_0 != 4'hA & state_0 != 4'hB
    & entries_0_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_0_req_info_vpn[37:3] == _mem_arb_io_out_bits_req_info_vpn[37:3];
  wire [37:0]      _GEN_125 = _GEN_0[_mem_arb_io_chosen];
  wire [13:0]      _GEN_126 = _GEN_1[_mem_arb_io_chosen];
  wire             _GEN_127 = _GEN_2[_mem_arb_io_chosen];
  wire [1:0]       _GEN_128 = _GEN_3[_mem_arb_io_chosen];
  wire [37:0]      _GEN_129 = _GEN_4[_mem_arb_io_chosen];
  wire             _GEN_130 = _GEN_5[_mem_arb_io_chosen];
  wire             _GEN_131 = _GEN_6[_mem_arb_io_chosen];
  wire             _GEN_132 = _GEN_7[_mem_arb_io_chosen];
  wire             _GEN_133 = _GEN_8[_mem_arb_io_chosen];
  wire             _GEN_134 = _GEN_9[_mem_arb_io_chosen];
  wire             _GEN_135 = _GEN_10[_mem_arb_io_chosen];
  wire             _GEN_136 = _GEN_11[_mem_arb_io_chosen];
  wire [1:0]       _GEN_137 = _GEN_12[_mem_arb_io_chosen];
  wire             _GEN_138 = _GEN_13[_mem_arb_io_chosen];
  wire             _GEN_139 = _GEN_14[_mem_arb_io_chosen];
  wire             _GEN_140 =
    _dup_req_fire_T & (|state_1) & state_1 != 4'h6 & state_1 != 4'h7 & state_1 != 4'h8
    & state_1 != 4'hA & state_1 != 4'hB
    & entries_1_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_1_req_info_vpn[37:3] == _mem_arb_io_out_bits_req_info_vpn[37:3];
  wire             _GEN_141 =
    _dup_req_fire_T & (|state_2) & state_2 != 4'h6 & state_2 != 4'h7 & state_2 != 4'h8
    & state_2 != 4'hA & state_2 != 4'hB
    & entries_2_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_2_req_info_vpn[37:3] == _mem_arb_io_out_bits_req_info_vpn[37:3];
  wire             _GEN_142 =
    _dup_req_fire_T & (|state_3) & state_3 != 4'h6 & state_3 != 4'h7 & state_3 != 4'h8
    & state_3 != 4'hA & state_3 != 4'hB
    & entries_3_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_3_req_info_vpn[37:3] == _mem_arb_io_out_bits_req_info_vpn[37:3];
  wire             _GEN_143 =
    _dup_req_fire_T & (|state_4) & state_4 != 4'h6 & state_4 != 4'h7 & state_4 != 4'h8
    & state_4 != 4'hA & state_4 != 4'hB
    & entries_4_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_4_req_info_vpn[37:3] == _mem_arb_io_out_bits_req_info_vpn[37:3];
  wire             _GEN_144 =
    _dup_req_fire_T & (|state_5) & state_5 != 4'h6 & state_5 != 4'h7 & state_5 != 4'h8
    & state_5 != 4'hA & state_5 != 4'hB
    & entries_5_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_5_req_info_vpn[37:3] == _mem_arb_io_out_bits_req_info_vpn[37:3];
  wire [7:0]       _GEN_145 =
    {{io_mem_resp_bits_value[511]},
     {io_mem_resp_bits_value[447]},
     {io_mem_resp_bits_value[383]},
     {io_mem_resp_bits_value[319]},
     {io_mem_resp_bits_value[255]},
     {io_mem_resp_bits_value[191]},
     {io_mem_resp_bits_value[127]},
     {io_mem_resp_bits_value[63]}};
  wire             _GEN_146 = _GEN_145[entries_0_req_info_vpn[2:0]];
  wire [7:0][1:0]  _GEN_147 =
    {{io_mem_resp_bits_value[510:509]},
     {io_mem_resp_bits_value[446:445]},
     {io_mem_resp_bits_value[382:381]},
     {io_mem_resp_bits_value[318:317]},
     {io_mem_resp_bits_value[254:253]},
     {io_mem_resp_bits_value[190:189]},
     {io_mem_resp_bits_value[126:125]},
     {io_mem_resp_bits_value[62:61]}};
  wire [1:0]       _GEN_148 = _GEN_147[entries_0_req_info_vpn[2:0]];
  wire [7:0][6:0]  _GEN_149 =
    {{io_mem_resp_bits_value[508:502]},
     {io_mem_resp_bits_value[444:438]},
     {io_mem_resp_bits_value[380:374]},
     {io_mem_resp_bits_value[316:310]},
     {io_mem_resp_bits_value[252:246]},
     {io_mem_resp_bits_value[188:182]},
     {io_mem_resp_bits_value[124:118]},
     {io_mem_resp_bits_value[60:54]}};
  wire [7:0][7:0]  _GEN_150 =
    {{io_mem_resp_bits_value[501:494]},
     {io_mem_resp_bits_value[437:430]},
     {io_mem_resp_bits_value[373:366]},
     {io_mem_resp_bits_value[309:302]},
     {io_mem_resp_bits_value[245:238]},
     {io_mem_resp_bits_value[181:174]},
     {io_mem_resp_bits_value[117:110]},
     {io_mem_resp_bits_value[53:46]}};
  wire [7:0]       _GEN_151 = _GEN_150[entries_0_req_info_vpn[2:0]];
  wire [7:0][35:0] _GEN_152 =
    {{io_mem_resp_bits_value[493:458]},
     {io_mem_resp_bits_value[429:394]},
     {io_mem_resp_bits_value[365:330]},
     {io_mem_resp_bits_value[301:266]},
     {io_mem_resp_bits_value[237:202]},
     {io_mem_resp_bits_value[173:138]},
     {io_mem_resp_bits_value[109:74]},
     {io_mem_resp_bits_value[45:10]}};
  wire [35:0]      _GEN_153 = _GEN_152[entries_0_req_info_vpn[2:0]];
  wire [7:0]       _GEN_154 =
    {{io_mem_resp_bits_value[455]},
     {io_mem_resp_bits_value[391]},
     {io_mem_resp_bits_value[327]},
     {io_mem_resp_bits_value[263]},
     {io_mem_resp_bits_value[199]},
     {io_mem_resp_bits_value[135]},
     {io_mem_resp_bits_value[71]},
     {io_mem_resp_bits_value[7]}};
  wire [7:0]       _GEN_155 =
    {{io_mem_resp_bits_value[454]},
     {io_mem_resp_bits_value[390]},
     {io_mem_resp_bits_value[326]},
     {io_mem_resp_bits_value[262]},
     {io_mem_resp_bits_value[198]},
     {io_mem_resp_bits_value[134]},
     {io_mem_resp_bits_value[70]},
     {io_mem_resp_bits_value[6]}};
  wire [7:0]       _GEN_156 =
    {{io_mem_resp_bits_value[452]},
     {io_mem_resp_bits_value[388]},
     {io_mem_resp_bits_value[324]},
     {io_mem_resp_bits_value[260]},
     {io_mem_resp_bits_value[196]},
     {io_mem_resp_bits_value[132]},
     {io_mem_resp_bits_value[68]},
     {io_mem_resp_bits_value[4]}};
  wire [7:0]       _GEN_157 =
    {{io_mem_resp_bits_value[451]},
     {io_mem_resp_bits_value[387]},
     {io_mem_resp_bits_value[323]},
     {io_mem_resp_bits_value[259]},
     {io_mem_resp_bits_value[195]},
     {io_mem_resp_bits_value[131]},
     {io_mem_resp_bits_value[67]},
     {io_mem_resp_bits_value[3]}};
  wire             _GEN_158 = _GEN_157[entries_0_req_info_vpn[2:0]];
  wire [7:0]       _GEN_159 =
    {{io_mem_resp_bits_value[450]},
     {io_mem_resp_bits_value[386]},
     {io_mem_resp_bits_value[322]},
     {io_mem_resp_bits_value[258]},
     {io_mem_resp_bits_value[194]},
     {io_mem_resp_bits_value[130]},
     {io_mem_resp_bits_value[66]},
     {io_mem_resp_bits_value[2]}};
  wire             _GEN_160 = _GEN_159[entries_0_req_info_vpn[2:0]];
  wire [7:0]       _GEN_161 =
    {{io_mem_resp_bits_value[449]},
     {io_mem_resp_bits_value[385]},
     {io_mem_resp_bits_value[321]},
     {io_mem_resp_bits_value[257]},
     {io_mem_resp_bits_value[193]},
     {io_mem_resp_bits_value[129]},
     {io_mem_resp_bits_value[65]},
     {io_mem_resp_bits_value[1]}};
  wire             _GEN_162 = _GEN_161[entries_0_req_info_vpn[2:0]];
  wire [7:0]       _GEN_163 =
    {{io_mem_resp_bits_value[448]},
     {io_mem_resp_bits_value[384]},
     {io_mem_resp_bits_value[320]},
     {io_mem_resp_bits_value[256]},
     {io_mem_resp_bits_value[192]},
     {io_mem_resp_bits_value[128]},
     {io_mem_resp_bits_value[64]},
     {io_mem_resp_bits_value[0]}};
  wire             _GEN_164 = _GEN_163[entries_0_req_info_vpn[2:0]];
  wire             vsStagePf =
    (|_GEN_149[entries_0_req_info_vpn[2:0]]) | (&_GEN_148)
    | ~((|entries_0_req_info_s2xlate) ? io_csr_hPBMTE : io_csr_mPBMTE) & (|_GEN_148)
    | (~(_GEN_162 | _GEN_158 | _GEN_160) & _GEN_164
         ? _GEN_156[entries_0_req_info_vpn[2:0]] | _GEN_155[entries_0_req_info_vpn[2:0]]
           | _GEN_154[entries_0_req_info_vpn[2:0]] | _GEN_146 | (|_GEN_148)
         : ~_GEN_164 | ~_GEN_162 & _GEN_160 | _GEN_146 & _GEN_153[3:0] != 4'h8)
    | ~((_GEN_162 | _GEN_158 | _GEN_160) & _GEN_164);
  wire             gStagePf =
    (|(_gStagePf_T_40
         ? {_GEN_151, _GEN_153[35:29]}
         : {9'h0, _gStagePf_T_41 ? _GEN_151[7:2] : 6'h0})) & _GEN_164 & ~vsStagePf;
  wire             _GEN_165 =
    io_mem_resp_valid & is_waiting_0 & io_mem_resp_bits_id == entries_0_wait_id;
  wire             _entries_0_hptw_resp_gpf_T_1 =
    (&entries_0_req_info_s2xlate) & gStagePf;
  wire             _GEN_166 = _GEN_145[entries_1_req_info_vpn[2:0]];
  wire [1:0]       _GEN_167 = _GEN_147[entries_1_req_info_vpn[2:0]];
  wire [7:0]       _GEN_168 = _GEN_150[entries_1_req_info_vpn[2:0]];
  wire [35:0]      _GEN_169 = _GEN_152[entries_1_req_info_vpn[2:0]];
  wire             _GEN_170 = _GEN_157[entries_1_req_info_vpn[2:0]];
  wire             _GEN_171 = _GEN_159[entries_1_req_info_vpn[2:0]];
  wire             _GEN_172 = _GEN_161[entries_1_req_info_vpn[2:0]];
  wire             _GEN_173 = _GEN_163[entries_1_req_info_vpn[2:0]];
  wire             vsStagePf_1 =
    (|_GEN_149[entries_1_req_info_vpn[2:0]]) | (&_GEN_167)
    | ~((|entries_1_req_info_s2xlate) ? io_csr_hPBMTE : io_csr_mPBMTE) & (|_GEN_167)
    | (~(_GEN_172 | _GEN_170 | _GEN_171) & _GEN_173
         ? _GEN_156[entries_1_req_info_vpn[2:0]] | _GEN_155[entries_1_req_info_vpn[2:0]]
           | _GEN_154[entries_1_req_info_vpn[2:0]] | _GEN_166 | (|_GEN_167)
         : ~_GEN_173 | ~_GEN_172 & _GEN_171 | _GEN_166 & _GEN_169[3:0] != 4'h8)
    | ~((_GEN_172 | _GEN_170 | _GEN_171) & _GEN_173);
  wire             gStagePf_1 =
    (|(_gStagePf_T_40
         ? {_GEN_168, _GEN_169[35:29]}
         : {9'h0, _gStagePf_T_41 ? _GEN_168[7:2] : 6'h0})) & _GEN_173 & ~vsStagePf_1;
  wire             _GEN_174 =
    io_mem_resp_valid & is_waiting_1 & io_mem_resp_bits_id == entries_1_wait_id;
  wire             _entries_1_hptw_resp_gpf_T_1 =
    (&entries_1_req_info_s2xlate) & gStagePf_1;
  wire             _GEN_175 = _GEN_145[entries_2_req_info_vpn[2:0]];
  wire [1:0]       _GEN_176 = _GEN_147[entries_2_req_info_vpn[2:0]];
  wire [7:0]       _GEN_177 = _GEN_150[entries_2_req_info_vpn[2:0]];
  wire [35:0]      _GEN_178 = _GEN_152[entries_2_req_info_vpn[2:0]];
  wire             _GEN_179 = _GEN_157[entries_2_req_info_vpn[2:0]];
  wire             _GEN_180 = _GEN_159[entries_2_req_info_vpn[2:0]];
  wire             _GEN_181 = _GEN_161[entries_2_req_info_vpn[2:0]];
  wire             _GEN_182 = _GEN_163[entries_2_req_info_vpn[2:0]];
  wire             vsStagePf_2 =
    (|_GEN_149[entries_2_req_info_vpn[2:0]]) | (&_GEN_176)
    | ~((|entries_2_req_info_s2xlate) ? io_csr_hPBMTE : io_csr_mPBMTE) & (|_GEN_176)
    | (~(_GEN_181 | _GEN_179 | _GEN_180) & _GEN_182
         ? _GEN_156[entries_2_req_info_vpn[2:0]] | _GEN_155[entries_2_req_info_vpn[2:0]]
           | _GEN_154[entries_2_req_info_vpn[2:0]] | _GEN_175 | (|_GEN_176)
         : ~_GEN_182 | ~_GEN_181 & _GEN_180 | _GEN_175 & _GEN_178[3:0] != 4'h8)
    | ~((_GEN_181 | _GEN_179 | _GEN_180) & _GEN_182);
  wire             gStagePf_2 =
    (|(_gStagePf_T_40
         ? {_GEN_177, _GEN_178[35:29]}
         : {9'h0, _gStagePf_T_41 ? _GEN_177[7:2] : 6'h0})) & _GEN_182 & ~vsStagePf_2;
  wire             _GEN_183 =
    io_mem_resp_valid & is_waiting_2 & io_mem_resp_bits_id == entries_2_wait_id;
  wire             _entries_2_hptw_resp_gpf_T_1 =
    (&entries_2_req_info_s2xlate) & gStagePf_2;
  wire             _GEN_184 = _GEN_145[entries_3_req_info_vpn[2:0]];
  wire [1:0]       _GEN_185 = _GEN_147[entries_3_req_info_vpn[2:0]];
  wire [7:0]       _GEN_186 = _GEN_150[entries_3_req_info_vpn[2:0]];
  wire [35:0]      _GEN_187 = _GEN_152[entries_3_req_info_vpn[2:0]];
  wire             _GEN_188 = _GEN_157[entries_3_req_info_vpn[2:0]];
  wire             _GEN_189 = _GEN_159[entries_3_req_info_vpn[2:0]];
  wire             _GEN_190 = _GEN_161[entries_3_req_info_vpn[2:0]];
  wire             _GEN_191 = _GEN_163[entries_3_req_info_vpn[2:0]];
  wire             vsStagePf_3 =
    (|_GEN_149[entries_3_req_info_vpn[2:0]]) | (&_GEN_185)
    | ~((|entries_3_req_info_s2xlate) ? io_csr_hPBMTE : io_csr_mPBMTE) & (|_GEN_185)
    | (~(_GEN_190 | _GEN_188 | _GEN_189) & _GEN_191
         ? _GEN_156[entries_3_req_info_vpn[2:0]] | _GEN_155[entries_3_req_info_vpn[2:0]]
           | _GEN_154[entries_3_req_info_vpn[2:0]] | _GEN_184 | (|_GEN_185)
         : ~_GEN_191 | ~_GEN_190 & _GEN_189 | _GEN_184 & _GEN_187[3:0] != 4'h8)
    | ~((_GEN_190 | _GEN_188 | _GEN_189) & _GEN_191);
  wire             gStagePf_3 =
    (|(_gStagePf_T_40
         ? {_GEN_186, _GEN_187[35:29]}
         : {9'h0, _gStagePf_T_41 ? _GEN_186[7:2] : 6'h0})) & _GEN_191 & ~vsStagePf_3;
  wire             _GEN_192 =
    io_mem_resp_valid & is_waiting_3 & io_mem_resp_bits_id == entries_3_wait_id;
  wire             _entries_3_hptw_resp_gpf_T_1 =
    (&entries_3_req_info_s2xlate) & gStagePf_3;
  wire             _GEN_193 = _GEN_145[entries_4_req_info_vpn[2:0]];
  wire [1:0]       _GEN_194 = _GEN_147[entries_4_req_info_vpn[2:0]];
  wire [7:0]       _GEN_195 = _GEN_150[entries_4_req_info_vpn[2:0]];
  wire [35:0]      _GEN_196 = _GEN_152[entries_4_req_info_vpn[2:0]];
  wire             _GEN_197 = _GEN_157[entries_4_req_info_vpn[2:0]];
  wire             _GEN_198 = _GEN_159[entries_4_req_info_vpn[2:0]];
  wire             _GEN_199 = _GEN_161[entries_4_req_info_vpn[2:0]];
  wire             _GEN_200 = _GEN_163[entries_4_req_info_vpn[2:0]];
  wire             vsStagePf_4 =
    (|_GEN_149[entries_4_req_info_vpn[2:0]]) | (&_GEN_194)
    | ~((|entries_4_req_info_s2xlate) ? io_csr_hPBMTE : io_csr_mPBMTE) & (|_GEN_194)
    | (~(_GEN_199 | _GEN_197 | _GEN_198) & _GEN_200
         ? _GEN_156[entries_4_req_info_vpn[2:0]] | _GEN_155[entries_4_req_info_vpn[2:0]]
           | _GEN_154[entries_4_req_info_vpn[2:0]] | _GEN_193 | (|_GEN_194)
         : ~_GEN_200 | ~_GEN_199 & _GEN_198 | _GEN_193 & _GEN_196[3:0] != 4'h8)
    | ~((_GEN_199 | _GEN_197 | _GEN_198) & _GEN_200);
  wire             gStagePf_4 =
    (|(_gStagePf_T_40
         ? {_GEN_195, _GEN_196[35:29]}
         : {9'h0, _gStagePf_T_41 ? _GEN_195[7:2] : 6'h0})) & _GEN_200 & ~vsStagePf_4;
  wire             _GEN_201 =
    io_mem_resp_valid & is_waiting_4 & io_mem_resp_bits_id == entries_4_wait_id;
  wire             _entries_4_hptw_resp_gpf_T_1 =
    (&entries_4_req_info_s2xlate) & gStagePf_4;
  wire             _GEN_202 = _GEN_145[entries_5_req_info_vpn[2:0]];
  wire [1:0]       _GEN_203 = _GEN_147[entries_5_req_info_vpn[2:0]];
  wire [7:0]       _GEN_204 = _GEN_150[entries_5_req_info_vpn[2:0]];
  wire [35:0]      _GEN_205 = _GEN_152[entries_5_req_info_vpn[2:0]];
  wire             _GEN_206 = _GEN_157[entries_5_req_info_vpn[2:0]];
  wire             _GEN_207 = _GEN_159[entries_5_req_info_vpn[2:0]];
  wire             _GEN_208 = _GEN_161[entries_5_req_info_vpn[2:0]];
  wire             _GEN_209 = _GEN_163[entries_5_req_info_vpn[2:0]];
  wire             vsStagePf_5 =
    (|_GEN_149[entries_5_req_info_vpn[2:0]]) | (&_GEN_203)
    | ~((|entries_5_req_info_s2xlate) ? io_csr_hPBMTE : io_csr_mPBMTE) & (|_GEN_203)
    | (~(_GEN_208 | _GEN_206 | _GEN_207) & _GEN_209
         ? _GEN_156[entries_5_req_info_vpn[2:0]] | _GEN_155[entries_5_req_info_vpn[2:0]]
           | _GEN_154[entries_5_req_info_vpn[2:0]] | _GEN_202 | (|_GEN_203)
         : ~_GEN_209 | ~_GEN_208 & _GEN_207 | _GEN_202 & _GEN_205[3:0] != 4'h8)
    | ~((_GEN_208 | _GEN_206 | _GEN_207) & _GEN_209);
  wire             gStagePf_5 =
    (|(_gStagePf_T_40
         ? {_GEN_204, _GEN_205[35:29]}
         : {9'h0, _gStagePf_T_41 ? _GEN_204[7:2] : 6'h0})) & _GEN_209 & ~vsStagePf_5;
  wire             _GEN_210 =
    io_mem_resp_valid & is_waiting_5 & io_mem_resp_bits_id == entries_5_wait_id;
  wire             _entries_5_hptw_resp_gpf_T_1 =
    (&entries_5_req_info_s2xlate) & gStagePf_5;
  wire             _GEN_211 = _hptw_req_arb_io_in_1_ready & _hyper_arb2_io_out_valid;
  wire             _GEN_212 =
    _GEN_211 & is_last_hptw_req_0 & entries_0_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_0_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h0;
  wire             _GEN_213 =
    _GEN_211 & is_last_hptw_req_1 & entries_1_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_1_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h1;
  wire             _GEN_214 =
    _GEN_211 & is_last_hptw_req_2 & entries_2_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_2_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h2;
  wire             _GEN_215 =
    _GEN_211 & is_last_hptw_req_3 & entries_3_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_3_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h3;
  wire             _GEN_216 =
    _GEN_211 & is_last_hptw_req_4 & entries_4_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_4_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h4;
  wire             _GEN_217 =
    _GEN_211 & is_last_hptw_req_5 & entries_5_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_5_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h5;
  wire             _GEN_218 = io_bitmap_req_ready & _bitmap_arb_io_out_valid;
  wire             _GEN_219 =
    _GEN_218 & is_bitmap_req_0 & _bitmap_arb_io_out_bits_bmppn == entries_0_ppn[35:0];
  wire             _GEN_220 =
    _GEN_218 & is_bitmap_req_1 & _bitmap_arb_io_out_bits_bmppn == entries_1_ppn[35:0];
  wire             _GEN_221 =
    _GEN_218 & is_bitmap_req_2 & _bitmap_arb_io_out_bits_bmppn == entries_2_ppn[35:0];
  wire             _GEN_222 =
    _GEN_218 & is_bitmap_req_3 & _bitmap_arb_io_out_bits_bmppn == entries_3_ppn[35:0];
  wire             _GEN_223 =
    _GEN_218 & is_bitmap_req_4 & _bitmap_arb_io_out_bits_bmppn == entries_4_ppn[35:0];
  wire             _GEN_224 =
    _GEN_218 & is_bitmap_req_5 & _bitmap_arb_io_out_bits_bmppn == entries_5_ppn[35:0];
  wire             _GEN_225 = has_bitmap_resp & io_bitmap_resp_valid;
  wire             _GEN_226 =
    _GEN_225 & is_bitmap_resp_0 & io_bitmap_resp_bits_id == entries_0_wait_id;
  wire             _GEN_227 =
    _GEN_225 & is_bitmap_resp_1 & io_bitmap_resp_bits_id == entries_1_wait_id;
  wire             _GEN_228 =
    _GEN_225 & is_bitmap_resp_2 & io_bitmap_resp_bits_id == entries_2_wait_id;
  wire             _GEN_229 =
    _GEN_225 & is_bitmap_resp_3 & io_bitmap_resp_bits_id == entries_3_wait_id;
  wire             _GEN_230 =
    _GEN_225 & is_bitmap_resp_4 & io_bitmap_resp_bits_id == entries_4_wait_id;
  wire             _GEN_231 =
    _GEN_225 & is_bitmap_resp_5 & io_bitmap_resp_bits_id == entries_5_wait_id;
  wire             _GEN_232 = io_hptw_resp_bits_id == entries_0_wait_id;
  wire [43:0]      _GEN_233 = {6'h0, io_hptw_resp_bits_h_resp_entry_tag};
  wire             _GEN_234 = _GEN_233 == entries_0_ppn;
  wire             _GEN_235 = is_hptw_resp_0 & _GEN_232 & _GEN_234;
  wire             check_g_perm_fail =
    ~io_hptw_resp_bits_h_resp_gaf & ~io_hptw_resp_bits_h_resp_entry_perm_r
    & ~(io_csr_priv_mxr & io_hptw_resp_bits_h_resp_entry_perm_x);
  wire             _GEN_236 =
    check_g_perm_fail | io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0 =
    is_waiting_0 & entries_0_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_0_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_1 =
    is_waiting_1 & entries_1_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_1_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_2 =
    is_waiting_2 & entries_2_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_2_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_3 =
    is_waiting_3 & entries_3_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_3_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_4 =
    is_waiting_4 & entries_4_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_4_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_5 =
    is_waiting_5 & entries_5_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_5_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             _GEN_237 = is_last_hptw_resp_0 & _GEN_232 & _GEN_234;
  wire             _GEN_238 = io_hptw_resp_bits_id == entries_1_wait_id;
  wire             _GEN_239 = _GEN_233 == entries_1_ppn;
  wire             _GEN_240 = is_hptw_resp_1 & _GEN_238 & _GEN_239;
  wire             check_g_perm_fail_1 =
    ~io_hptw_resp_bits_h_resp_gaf & ~io_hptw_resp_bits_h_resp_entry_perm_r
    & ~(io_csr_priv_mxr & io_hptw_resp_bits_h_resp_entry_perm_x);
  wire             _GEN_241 =
    check_g_perm_fail_1 | io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_1 =
    is_waiting_0 & entries_0_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_0_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_1_1 =
    is_waiting_1 & entries_1_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_1_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_2_1 =
    is_waiting_2 & entries_2_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_2_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_3_1 =
    is_waiting_3 & entries_3_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_3_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_4_1 =
    is_waiting_4 & entries_4_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_4_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_5_1 =
    is_waiting_5 & entries_5_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_5_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             _GEN_242 = is_last_hptw_resp_1 & _GEN_238 & _GEN_239;
  wire             _GEN_243 = io_hptw_resp_bits_id == entries_2_wait_id;
  wire             _GEN_244 = _GEN_233 == entries_2_ppn;
  wire             _GEN_245 = is_hptw_resp_2 & _GEN_243 & _GEN_244;
  wire             check_g_perm_fail_2 =
    ~io_hptw_resp_bits_h_resp_gaf & ~io_hptw_resp_bits_h_resp_entry_perm_r
    & ~(io_csr_priv_mxr & io_hptw_resp_bits_h_resp_entry_perm_x);
  wire             _GEN_246 =
    check_g_perm_fail_2 | io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_2 =
    is_waiting_0 & entries_0_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_0_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_1_2 =
    is_waiting_1 & entries_1_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_1_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_2_2 =
    is_waiting_2 & entries_2_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_2_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_3_2 =
    is_waiting_3 & entries_3_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_3_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_4_2 =
    is_waiting_4 & entries_4_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_4_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_5_2 =
    is_waiting_5 & entries_5_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_5_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             _GEN_247 = is_last_hptw_resp_2 & _GEN_243 & _GEN_244;
  wire             _GEN_248 = io_hptw_resp_bits_id == entries_3_wait_id;
  wire             _GEN_249 = _GEN_233 == entries_3_ppn;
  wire             _GEN_250 = is_hptw_resp_3 & _GEN_248 & _GEN_249;
  wire             check_g_perm_fail_3 =
    ~io_hptw_resp_bits_h_resp_gaf & ~io_hptw_resp_bits_h_resp_entry_perm_r
    & ~(io_csr_priv_mxr & io_hptw_resp_bits_h_resp_entry_perm_x);
  wire             _GEN_251 =
    check_g_perm_fail_3 | io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_3 =
    is_waiting_0 & entries_0_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_0_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_1_3 =
    is_waiting_1 & entries_1_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_1_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_2_3 =
    is_waiting_2 & entries_2_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_2_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_3_3 =
    is_waiting_3 & entries_3_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_3_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_4_3 =
    is_waiting_4 & entries_4_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_4_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_5_3 =
    is_waiting_5 & entries_5_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_5_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             _GEN_252 = is_last_hptw_resp_3 & _GEN_248 & _GEN_249;
  wire             _GEN_253 = io_hptw_resp_bits_id == entries_4_wait_id;
  wire             _GEN_254 = _GEN_233 == entries_4_ppn;
  wire             _GEN_255 = is_hptw_resp_4 & _GEN_253 & _GEN_254;
  wire             check_g_perm_fail_4 =
    ~io_hptw_resp_bits_h_resp_gaf & ~io_hptw_resp_bits_h_resp_entry_perm_r
    & ~(io_csr_priv_mxr & io_hptw_resp_bits_h_resp_entry_perm_x);
  wire             _GEN_256 =
    check_g_perm_fail_4 | io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_4 =
    is_waiting_0 & entries_0_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_0_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_1_4 =
    is_waiting_1 & entries_1_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_1_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_2_4 =
    is_waiting_2 & entries_2_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_2_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_3_4 =
    is_waiting_3 & entries_3_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_3_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_4_4 =
    is_waiting_4 & entries_4_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_4_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_5_4 =
    is_waiting_5 & entries_5_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_5_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             _GEN_257 = is_last_hptw_resp_4 & _GEN_253 & _GEN_254;
  wire             _GEN_258 = io_hptw_resp_bits_id == entries_5_wait_id;
  wire             _GEN_259 = _GEN_233 == entries_5_ppn;
  wire             _GEN_260 = is_hptw_resp_5 & _GEN_258 & _GEN_259;
  wire             check_g_perm_fail_5 =
    ~io_hptw_resp_bits_h_resp_gaf & ~io_hptw_resp_bits_h_resp_entry_perm_r
    & ~(io_csr_priv_mxr & io_hptw_resp_bits_h_resp_entry_perm_x);
  wire             _GEN_261 =
    check_g_perm_fail_5 | io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_5 =
    is_waiting_0 & entries_0_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_0_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_1_5 =
    is_waiting_1 & entries_1_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_1_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_2_5 =
    is_waiting_2 & entries_2_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_2_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_3_5 =
    is_waiting_3 & entries_3_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_3_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_4_5 =
    is_waiting_4 & entries_4_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_4_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_5_5 =
    is_waiting_5 & entries_5_req_info_vpn[37:3] == _GEN_15[io_hptw_resp_bits_id][37:3]
    & entries_5_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             _GEN_262 = is_last_hptw_resp_5 & _GEN_258 & _GEN_259;
  wire             _GEN_263 = io_out_ready & _io_out_valid_T_4;
  wire             _GEN_264 = io_cache_ready & (|_io_cache_valid_T);
  wire [3:0]       _state_0_T_10 =
    (&entries_0_req_info_s2xlate) & ~(vsStagePf | gStagePf)
      ? 4'h7
      : bitmap_enable & ~(vsStagePf | (&entries_0_req_info_s2xlate) & gStagePf)
          ? 4'hA
          : 4'h6;
  wire [3:0]       _state_1_T_10 =
    (&entries_1_req_info_s2xlate) & ~(vsStagePf_1 | gStagePf_1)
      ? 4'h7
      : bitmap_enable & ~(vsStagePf_1 | (&entries_1_req_info_s2xlate) & gStagePf_1)
          ? 4'hA
          : 4'h6;
  wire [3:0]       _state_2_T_10 =
    (&entries_2_req_info_s2xlate) & ~(vsStagePf_2 | gStagePf_2)
      ? 4'h7
      : bitmap_enable & ~(vsStagePf_2 | (&entries_2_req_info_s2xlate) & gStagePf_2)
          ? 4'hA
          : 4'h6;
  wire [3:0]       _state_3_T_10 =
    (&entries_3_req_info_s2xlate) & ~(vsStagePf_3 | gStagePf_3)
      ? 4'h7
      : bitmap_enable & ~(vsStagePf_3 | (&entries_3_req_info_s2xlate) & gStagePf_3)
          ? 4'hA
          : 4'h6;
  wire [3:0]       _state_4_T_10 =
    (&entries_4_req_info_s2xlate) & ~(vsStagePf_4 | gStagePf_4)
      ? 4'h7
      : bitmap_enable & ~(vsStagePf_4 | (&entries_4_req_info_s2xlate) & gStagePf_4)
          ? 4'hA
          : 4'h6;
  wire [3:0]       _state_5_T_10 =
    (&entries_5_req_info_s2xlate) & ~(vsStagePf_5 | gStagePf_5)
      ? 4'h7
      : bitmap_enable & ~(vsStagePf_5 | (&entries_5_req_info_s2xlate) & gStagePf_5)
          ? 4'hA
          : 4'h6;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      entries_0_req_info_vpn <= 38'h0;
      entries_0_req_info_s2xlate <= 2'h0;
      entries_0_req_info_source <= 2'h0;
      entries_0_ppn <= 44'h0;
      entries_0_wait_id <= 3'h0;
      entries_0_af <= 1'h0;
      entries_0_hptw_resp_entry_tag <= 38'h0;
      entries_0_hptw_resp_entry_vmid <= 14'h0;
      entries_0_hptw_resp_entry_n <= 1'h0;
      entries_0_hptw_resp_entry_pbmt <= 2'h0;
      entries_0_hptw_resp_entry_ppn <= 38'h0;
      entries_0_hptw_resp_entry_perm_d <= 1'h0;
      entries_0_hptw_resp_entry_perm_a <= 1'h0;
      entries_0_hptw_resp_entry_perm_g <= 1'h0;
      entries_0_hptw_resp_entry_perm_u <= 1'h0;
      entries_0_hptw_resp_entry_perm_x <= 1'h0;
      entries_0_hptw_resp_entry_perm_w <= 1'h0;
      entries_0_hptw_resp_entry_perm_r <= 1'h0;
      entries_0_hptw_resp_entry_level <= 2'h0;
      entries_0_hptw_resp_gpf <= 1'h0;
      entries_0_hptw_resp_gaf <= 1'h0;
      entries_0_first_s2xlate_fault <= 1'h0;
      entries_0_cf <= 1'h0;
      entries_0_from_l0 <= 1'h0;
      entries_0_way_info <= 4'h0;
      entries_0_jmp_bitmap_check <= 1'h0;
      entries_0_n <= 1'h0;
      entries_0_ptes_0 <= 64'h0;
      entries_0_ptes_1 <= 64'h0;
      entries_0_ptes_2 <= 64'h0;
      entries_0_ptes_3 <= 64'h0;
      entries_0_ptes_4 <= 64'h0;
      entries_0_ptes_5 <= 64'h0;
      entries_0_ptes_6 <= 64'h0;
      entries_0_ptes_7 <= 64'h0;
      entries_0_cfs_0 <= 1'h0;
      entries_0_cfs_1 <= 1'h0;
      entries_0_cfs_2 <= 1'h0;
      entries_0_cfs_3 <= 1'h0;
      entries_0_cfs_4 <= 1'h0;
      entries_0_cfs_5 <= 1'h0;
      entries_0_cfs_6 <= 1'h0;
      entries_0_cfs_7 <= 1'h0;
      entries_1_req_info_vpn <= 38'h0;
      entries_1_req_info_s2xlate <= 2'h0;
      entries_1_req_info_source <= 2'h0;
      entries_1_ppn <= 44'h0;
      entries_1_wait_id <= 3'h0;
      entries_1_af <= 1'h0;
      entries_1_hptw_resp_entry_tag <= 38'h0;
      entries_1_hptw_resp_entry_vmid <= 14'h0;
      entries_1_hptw_resp_entry_n <= 1'h0;
      entries_1_hptw_resp_entry_pbmt <= 2'h0;
      entries_1_hptw_resp_entry_ppn <= 38'h0;
      entries_1_hptw_resp_entry_perm_d <= 1'h0;
      entries_1_hptw_resp_entry_perm_a <= 1'h0;
      entries_1_hptw_resp_entry_perm_g <= 1'h0;
      entries_1_hptw_resp_entry_perm_u <= 1'h0;
      entries_1_hptw_resp_entry_perm_x <= 1'h0;
      entries_1_hptw_resp_entry_perm_w <= 1'h0;
      entries_1_hptw_resp_entry_perm_r <= 1'h0;
      entries_1_hptw_resp_entry_level <= 2'h0;
      entries_1_hptw_resp_gpf <= 1'h0;
      entries_1_hptw_resp_gaf <= 1'h0;
      entries_1_first_s2xlate_fault <= 1'h0;
      entries_1_cf <= 1'h0;
      entries_1_from_l0 <= 1'h0;
      entries_1_way_info <= 4'h0;
      entries_1_jmp_bitmap_check <= 1'h0;
      entries_1_n <= 1'h0;
      entries_1_ptes_0 <= 64'h0;
      entries_1_ptes_1 <= 64'h0;
      entries_1_ptes_2 <= 64'h0;
      entries_1_ptes_3 <= 64'h0;
      entries_1_ptes_4 <= 64'h0;
      entries_1_ptes_5 <= 64'h0;
      entries_1_ptes_6 <= 64'h0;
      entries_1_ptes_7 <= 64'h0;
      entries_1_cfs_0 <= 1'h0;
      entries_1_cfs_1 <= 1'h0;
      entries_1_cfs_2 <= 1'h0;
      entries_1_cfs_3 <= 1'h0;
      entries_1_cfs_4 <= 1'h0;
      entries_1_cfs_5 <= 1'h0;
      entries_1_cfs_6 <= 1'h0;
      entries_1_cfs_7 <= 1'h0;
      entries_2_req_info_vpn <= 38'h0;
      entries_2_req_info_s2xlate <= 2'h0;
      entries_2_req_info_source <= 2'h0;
      entries_2_ppn <= 44'h0;
      entries_2_wait_id <= 3'h0;
      entries_2_af <= 1'h0;
      entries_2_hptw_resp_entry_tag <= 38'h0;
      entries_2_hptw_resp_entry_vmid <= 14'h0;
      entries_2_hptw_resp_entry_n <= 1'h0;
      entries_2_hptw_resp_entry_pbmt <= 2'h0;
      entries_2_hptw_resp_entry_ppn <= 38'h0;
      entries_2_hptw_resp_entry_perm_d <= 1'h0;
      entries_2_hptw_resp_entry_perm_a <= 1'h0;
      entries_2_hptw_resp_entry_perm_g <= 1'h0;
      entries_2_hptw_resp_entry_perm_u <= 1'h0;
      entries_2_hptw_resp_entry_perm_x <= 1'h0;
      entries_2_hptw_resp_entry_perm_w <= 1'h0;
      entries_2_hptw_resp_entry_perm_r <= 1'h0;
      entries_2_hptw_resp_entry_level <= 2'h0;
      entries_2_hptw_resp_gpf <= 1'h0;
      entries_2_hptw_resp_gaf <= 1'h0;
      entries_2_first_s2xlate_fault <= 1'h0;
      entries_2_cf <= 1'h0;
      entries_2_from_l0 <= 1'h0;
      entries_2_way_info <= 4'h0;
      entries_2_jmp_bitmap_check <= 1'h0;
      entries_2_n <= 1'h0;
      entries_2_ptes_0 <= 64'h0;
      entries_2_ptes_1 <= 64'h0;
      entries_2_ptes_2 <= 64'h0;
      entries_2_ptes_3 <= 64'h0;
      entries_2_ptes_4 <= 64'h0;
      entries_2_ptes_5 <= 64'h0;
      entries_2_ptes_6 <= 64'h0;
      entries_2_ptes_7 <= 64'h0;
      entries_2_cfs_0 <= 1'h0;
      entries_2_cfs_1 <= 1'h0;
      entries_2_cfs_2 <= 1'h0;
      entries_2_cfs_3 <= 1'h0;
      entries_2_cfs_4 <= 1'h0;
      entries_2_cfs_5 <= 1'h0;
      entries_2_cfs_6 <= 1'h0;
      entries_2_cfs_7 <= 1'h0;
      entries_3_req_info_vpn <= 38'h0;
      entries_3_req_info_s2xlate <= 2'h0;
      entries_3_req_info_source <= 2'h0;
      entries_3_ppn <= 44'h0;
      entries_3_wait_id <= 3'h0;
      entries_3_af <= 1'h0;
      entries_3_hptw_resp_entry_tag <= 38'h0;
      entries_3_hptw_resp_entry_vmid <= 14'h0;
      entries_3_hptw_resp_entry_n <= 1'h0;
      entries_3_hptw_resp_entry_pbmt <= 2'h0;
      entries_3_hptw_resp_entry_ppn <= 38'h0;
      entries_3_hptw_resp_entry_perm_d <= 1'h0;
      entries_3_hptw_resp_entry_perm_a <= 1'h0;
      entries_3_hptw_resp_entry_perm_g <= 1'h0;
      entries_3_hptw_resp_entry_perm_u <= 1'h0;
      entries_3_hptw_resp_entry_perm_x <= 1'h0;
      entries_3_hptw_resp_entry_perm_w <= 1'h0;
      entries_3_hptw_resp_entry_perm_r <= 1'h0;
      entries_3_hptw_resp_entry_level <= 2'h0;
      entries_3_hptw_resp_gpf <= 1'h0;
      entries_3_hptw_resp_gaf <= 1'h0;
      entries_3_first_s2xlate_fault <= 1'h0;
      entries_3_cf <= 1'h0;
      entries_3_from_l0 <= 1'h0;
      entries_3_way_info <= 4'h0;
      entries_3_jmp_bitmap_check <= 1'h0;
      entries_3_n <= 1'h0;
      entries_3_ptes_0 <= 64'h0;
      entries_3_ptes_1 <= 64'h0;
      entries_3_ptes_2 <= 64'h0;
      entries_3_ptes_3 <= 64'h0;
      entries_3_ptes_4 <= 64'h0;
      entries_3_ptes_5 <= 64'h0;
      entries_3_ptes_6 <= 64'h0;
      entries_3_ptes_7 <= 64'h0;
      entries_3_cfs_0 <= 1'h0;
      entries_3_cfs_1 <= 1'h0;
      entries_3_cfs_2 <= 1'h0;
      entries_3_cfs_3 <= 1'h0;
      entries_3_cfs_4 <= 1'h0;
      entries_3_cfs_5 <= 1'h0;
      entries_3_cfs_6 <= 1'h0;
      entries_3_cfs_7 <= 1'h0;
      entries_4_req_info_vpn <= 38'h0;
      entries_4_req_info_s2xlate <= 2'h0;
      entries_4_req_info_source <= 2'h0;
      entries_4_ppn <= 44'h0;
      entries_4_wait_id <= 3'h0;
      entries_4_af <= 1'h0;
      entries_4_hptw_resp_entry_tag <= 38'h0;
      entries_4_hptw_resp_entry_vmid <= 14'h0;
      entries_4_hptw_resp_entry_n <= 1'h0;
      entries_4_hptw_resp_entry_pbmt <= 2'h0;
      entries_4_hptw_resp_entry_ppn <= 38'h0;
      entries_4_hptw_resp_entry_perm_d <= 1'h0;
      entries_4_hptw_resp_entry_perm_a <= 1'h0;
      entries_4_hptw_resp_entry_perm_g <= 1'h0;
      entries_4_hptw_resp_entry_perm_u <= 1'h0;
      entries_4_hptw_resp_entry_perm_x <= 1'h0;
      entries_4_hptw_resp_entry_perm_w <= 1'h0;
      entries_4_hptw_resp_entry_perm_r <= 1'h0;
      entries_4_hptw_resp_entry_level <= 2'h0;
      entries_4_hptw_resp_gpf <= 1'h0;
      entries_4_hptw_resp_gaf <= 1'h0;
      entries_4_first_s2xlate_fault <= 1'h0;
      entries_4_cf <= 1'h0;
      entries_4_from_l0 <= 1'h0;
      entries_4_way_info <= 4'h0;
      entries_4_jmp_bitmap_check <= 1'h0;
      entries_4_n <= 1'h0;
      entries_4_ptes_0 <= 64'h0;
      entries_4_ptes_1 <= 64'h0;
      entries_4_ptes_2 <= 64'h0;
      entries_4_ptes_3 <= 64'h0;
      entries_4_ptes_4 <= 64'h0;
      entries_4_ptes_5 <= 64'h0;
      entries_4_ptes_6 <= 64'h0;
      entries_4_ptes_7 <= 64'h0;
      entries_4_cfs_0 <= 1'h0;
      entries_4_cfs_1 <= 1'h0;
      entries_4_cfs_2 <= 1'h0;
      entries_4_cfs_3 <= 1'h0;
      entries_4_cfs_4 <= 1'h0;
      entries_4_cfs_5 <= 1'h0;
      entries_4_cfs_6 <= 1'h0;
      entries_4_cfs_7 <= 1'h0;
      entries_5_req_info_vpn <= 38'h0;
      entries_5_req_info_s2xlate <= 2'h0;
      entries_5_req_info_source <= 2'h0;
      entries_5_ppn <= 44'h0;
      entries_5_wait_id <= 3'h0;
      entries_5_af <= 1'h0;
      entries_5_hptw_resp_entry_tag <= 38'h0;
      entries_5_hptw_resp_entry_vmid <= 14'h0;
      entries_5_hptw_resp_entry_n <= 1'h0;
      entries_5_hptw_resp_entry_pbmt <= 2'h0;
      entries_5_hptw_resp_entry_ppn <= 38'h0;
      entries_5_hptw_resp_entry_perm_d <= 1'h0;
      entries_5_hptw_resp_entry_perm_a <= 1'h0;
      entries_5_hptw_resp_entry_perm_g <= 1'h0;
      entries_5_hptw_resp_entry_perm_u <= 1'h0;
      entries_5_hptw_resp_entry_perm_x <= 1'h0;
      entries_5_hptw_resp_entry_perm_w <= 1'h0;
      entries_5_hptw_resp_entry_perm_r <= 1'h0;
      entries_5_hptw_resp_entry_level <= 2'h0;
      entries_5_hptw_resp_gpf <= 1'h0;
      entries_5_hptw_resp_gaf <= 1'h0;
      entries_5_first_s2xlate_fault <= 1'h0;
      entries_5_cf <= 1'h0;
      entries_5_from_l0 <= 1'h0;
      entries_5_way_info <= 4'h0;
      entries_5_jmp_bitmap_check <= 1'h0;
      entries_5_n <= 1'h0;
      entries_5_ptes_0 <= 64'h0;
      entries_5_ptes_1 <= 64'h0;
      entries_5_ptes_2 <= 64'h0;
      entries_5_ptes_3 <= 64'h0;
      entries_5_ptes_4 <= 64'h0;
      entries_5_ptes_5 <= 64'h0;
      entries_5_ptes_6 <= 64'h0;
      entries_5_ptes_7 <= 64'h0;
      entries_5_cfs_0 <= 1'h0;
      entries_5_cfs_1 <= 1'h0;
      entries_5_cfs_2 <= 1'h0;
      entries_5_cfs_3 <= 1'h0;
      entries_5_cfs_4 <= 1'h0;
      entries_5_cfs_5 <= 1'h0;
      entries_5_cfs_6 <= 1'h0;
      entries_5_cfs_7 <= 1'h0;
      state_0 <= 4'h0;
      state_1 <= 4'h0;
      state_2 <= 4'h0;
      state_3 <= 4'h0;
      state_4 <= 4'h0;
      state_5 <= 4'h0;
      mem_resp_hit_0 <= 1'h0;
      mem_resp_hit_1 <= 1'h0;
      mem_resp_hit_2 <= 1'h0;
      mem_resp_hit_3 <= 1'h0;
      mem_resp_hit_4 <= 1'h0;
      mem_resp_hit_5 <= 1'h0;
      need_addr_check_last_REG <= 1'h0;
    end
    else begin
      if (_GEN_91) begin
        entries_0_req_info_vpn <= io_in_bits_req_info_vpn;
        entries_0_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
        entries_0_req_info_source <= io_in_bits_req_info_source;
      end
      if (_GEN_165) begin
        entries_0_ppn <=
          {_GEN_151, _GEN_146 ? {_GEN_153[35:4], entries_0_req_info_vpn[3:0]} : _GEN_153};
        entries_0_n <= _GEN_146;
      end
      else if (_GEN_84) begin
        entries_0_ppn <= _GEN_103;
        entries_0_n <= _entries_ppn_WIRE_1[63];
      end
      else if (_GEN_66) begin
        entries_0_ppn <= _entries_ppn_T_2;
        entries_0_n <= _GEN_41;
      end
      if (~(io_hptw_resp_valid & _GEN_235) | _GEN_236) begin
        if (_GEN_219)
          entries_0_wait_id <= _bitmap_arb_io_chosen;
        else if (_GEN_212)
          entries_0_wait_id <= _hyper_arb2_io_chosen;
        else if (_GEN_124)
          entries_0_wait_id <= _mem_arb_io_chosen;
        else if (_GEN_106)
          entries_0_wait_id <= _hyper_arb1_io_chosen;
        else if (_GEN_84)
          entries_0_wait_id <= enq_ptr;
        else if (_GEN_66) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_0_wait_id <= _mem_arb_io_chosen;
            else
              entries_0_wait_id <= _wait_id_T_4;
          end
          else
            entries_0_wait_id <= enq_ptr;
        end
      end
      else if (|{need_to_waiting_vec_0,
                 need_to_waiting_vec_1,
                 need_to_waiting_vec_2,
                 need_to_waiting_vec_3,
                 need_to_waiting_vec_4,
                 need_to_waiting_vec_5})
        entries_0_wait_id <=
          (need_to_waiting_vec_0 ? entries_0_wait_id : 3'h0)
          | (need_to_waiting_vec_1 ? entries_1_wait_id : 3'h0)
          | (need_to_waiting_vec_2 ? entries_2_wait_id : 3'h0)
          | (need_to_waiting_vec_3 ? entries_3_wait_id : 3'h0)
          | (need_to_waiting_vec_4 ? entries_4_wait_id : 3'h0)
          | (need_to_waiting_vec_5 ? entries_5_wait_id : 3'h0);
      if (_GEN_118)
        entries_0_af <= accessFault_1;
      else if (_GEN_112)
        entries_0_af <= accessFault;
      else if (_GEN_83)
        entries_0_af <= ~_GEN_90 & entries_0_af;
      else
        entries_0_af <= ~_GEN_66 & entries_0_af;
      if (io_hptw_resp_valid & (_GEN_237 | _GEN_235)) begin
        entries_0_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
        entries_0_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
        entries_0_hptw_resp_entry_n <= io_hptw_resp_bits_h_resp_entry_n;
        entries_0_hptw_resp_entry_pbmt <= io_hptw_resp_bits_h_resp_entry_pbmt;
        entries_0_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
        entries_0_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
        entries_0_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
        entries_0_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
        entries_0_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
        entries_0_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
        entries_0_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
        entries_0_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
        entries_0_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
        entries_0_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
      end
      else if (_GEN_124) begin
        entries_0_hptw_resp_entry_tag <= _GEN_125;
        entries_0_hptw_resp_entry_vmid <= _GEN_126;
        entries_0_hptw_resp_entry_n <= _GEN_127;
        entries_0_hptw_resp_entry_pbmt <= _GEN_128;
        entries_0_hptw_resp_entry_ppn <= _GEN_129;
        entries_0_hptw_resp_entry_perm_d <= _GEN_130;
        entries_0_hptw_resp_entry_perm_a <= _GEN_131;
        entries_0_hptw_resp_entry_perm_g <= _GEN_132;
        entries_0_hptw_resp_entry_perm_u <= _GEN_133;
        entries_0_hptw_resp_entry_perm_x <= _GEN_134;
        entries_0_hptw_resp_entry_perm_w <= _GEN_135;
        entries_0_hptw_resp_entry_perm_r <= _GEN_136;
        entries_0_hptw_resp_entry_level <= _GEN_137;
        entries_0_hptw_resp_gaf <= _GEN_139;
      end
      else if (_GEN_66) begin
        if (to_last_hptw_req) begin
          entries_0_hptw_resp_entry_tag <= _GEN_0[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_vmid <= _GEN_1[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_n <= _GEN_2[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_pbmt <= _GEN_3[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_ppn <= _GEN_4[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_perm_d <= _GEN_5[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_perm_a <= _GEN_6[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_perm_g <= _GEN_7[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_perm_u <= _GEN_8[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_perm_x <= _GEN_9[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_perm_w <= _GEN_10[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_perm_r <= _GEN_11[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_level <= _GEN_12[io_mem_resp_bits_id];
          entries_0_hptw_resp_gaf <= _GEN_14[io_mem_resp_bits_id];
        end
        else if (to_wait) begin
          entries_0_hptw_resp_entry_tag <= _GEN_0[wait_id];
          entries_0_hptw_resp_entry_vmid <= _GEN_1[wait_id];
          entries_0_hptw_resp_entry_n <= _GEN_2[wait_id];
          entries_0_hptw_resp_entry_pbmt <= _GEN_3[wait_id];
          entries_0_hptw_resp_entry_ppn <= _GEN_4[wait_id];
          entries_0_hptw_resp_entry_perm_d <= _GEN_5[wait_id];
          entries_0_hptw_resp_entry_perm_a <= _GEN_6[wait_id];
          entries_0_hptw_resp_entry_perm_g <= _GEN_7[wait_id];
          entries_0_hptw_resp_entry_perm_u <= _GEN_8[wait_id];
          entries_0_hptw_resp_entry_perm_x <= _GEN_9[wait_id];
          entries_0_hptw_resp_entry_perm_w <= _GEN_10[wait_id];
          entries_0_hptw_resp_entry_perm_r <= _GEN_11[wait_id];
          entries_0_hptw_resp_entry_level <= _GEN_12[wait_id];
          entries_0_hptw_resp_gaf <= _GEN_14[wait_id];
        end
        else begin
          entries_0_hptw_resp_entry_tag <= _GEN_0[enq_ptr];
          entries_0_hptw_resp_entry_vmid <= _GEN_1[enq_ptr];
          entries_0_hptw_resp_entry_n <= _GEN_2[enq_ptr];
          entries_0_hptw_resp_entry_pbmt <= _GEN_3[enq_ptr];
          entries_0_hptw_resp_entry_ppn <= _GEN_4[enq_ptr];
          entries_0_hptw_resp_entry_perm_d <= _GEN_5[enq_ptr];
          entries_0_hptw_resp_entry_perm_a <= _GEN_6[enq_ptr];
          entries_0_hptw_resp_entry_perm_g <= _GEN_7[enq_ptr];
          entries_0_hptw_resp_entry_perm_u <= _GEN_8[enq_ptr];
          entries_0_hptw_resp_entry_perm_x <= _GEN_9[enq_ptr];
          entries_0_hptw_resp_entry_perm_w <= _GEN_10[enq_ptr];
          entries_0_hptw_resp_entry_perm_r <= _GEN_11[enq_ptr];
          entries_0_hptw_resp_entry_level <= _GEN_12[enq_ptr];
          entries_0_hptw_resp_gaf <= _GEN_14[enq_ptr];
        end
      end
      if (io_hptw_resp_valid) begin
        if (_GEN_237)
          entries_0_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_235)
          entries_0_hptw_resp_gpf <=
            _GEN_236 & check_g_perm_fail | io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_165)
          entries_0_hptw_resp_gpf <= _entries_0_hptw_resp_gpf_T_1;
        else if (_GEN_124)
          entries_0_hptw_resp_gpf <= _GEN_138;
        else if (_GEN_77)
          entries_0_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_242)
          entries_1_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_240)
          entries_1_hptw_resp_gpf <=
            _GEN_241 & check_g_perm_fail_1 | io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_174)
          entries_1_hptw_resp_gpf <= _entries_1_hptw_resp_gpf_T_1;
        else if (_GEN_140)
          entries_1_hptw_resp_gpf <= _GEN_138;
        else if (_GEN_78)
          entries_1_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_247)
          entries_2_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_245)
          entries_2_hptw_resp_gpf <=
            _GEN_246 & check_g_perm_fail_2 | io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_183)
          entries_2_hptw_resp_gpf <= _entries_2_hptw_resp_gpf_T_1;
        else if (_GEN_141)
          entries_2_hptw_resp_gpf <= _GEN_138;
        else if (_GEN_79)
          entries_2_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_252)
          entries_3_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_250)
          entries_3_hptw_resp_gpf <=
            _GEN_251 & check_g_perm_fail_3 | io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_192)
          entries_3_hptw_resp_gpf <= _entries_3_hptw_resp_gpf_T_1;
        else if (_GEN_142)
          entries_3_hptw_resp_gpf <= _GEN_138;
        else if (_GEN_80)
          entries_3_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_257)
          entries_4_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_255)
          entries_4_hptw_resp_gpf <=
            _GEN_256 & check_g_perm_fail_4 | io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_201)
          entries_4_hptw_resp_gpf <= _entries_4_hptw_resp_gpf_T_1;
        else if (_GEN_143)
          entries_4_hptw_resp_gpf <= _GEN_138;
        else if (_GEN_81)
          entries_4_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_262)
          entries_5_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_260)
          entries_5_hptw_resp_gpf <=
            _GEN_261 & check_g_perm_fail_5 | io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_210)
          entries_5_hptw_resp_gpf <= _entries_5_hptw_resp_gpf_T_1;
        else if (_GEN_144)
          entries_5_hptw_resp_gpf <= _GEN_138;
        else if (_GEN_82)
          entries_5_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
      end
      else begin
        if (_GEN_165)
          entries_0_hptw_resp_gpf <= _entries_0_hptw_resp_gpf_T_1;
        else if (_GEN_124)
          entries_0_hptw_resp_gpf <= _GEN_138;
        else if (_GEN_77)
          entries_0_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_174)
          entries_1_hptw_resp_gpf <= _entries_1_hptw_resp_gpf_T_1;
        else if (_GEN_140)
          entries_1_hptw_resp_gpf <= _GEN_138;
        else if (_GEN_78)
          entries_1_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_183)
          entries_2_hptw_resp_gpf <= _entries_2_hptw_resp_gpf_T_1;
        else if (_GEN_141)
          entries_2_hptw_resp_gpf <= _GEN_138;
        else if (_GEN_79)
          entries_2_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_192)
          entries_3_hptw_resp_gpf <= _entries_3_hptw_resp_gpf_T_1;
        else if (_GEN_142)
          entries_3_hptw_resp_gpf <= _GEN_138;
        else if (_GEN_80)
          entries_3_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_201)
          entries_4_hptw_resp_gpf <= _entries_4_hptw_resp_gpf_T_1;
        else if (_GEN_143)
          entries_4_hptw_resp_gpf <= _GEN_138;
        else if (_GEN_81)
          entries_4_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_210)
          entries_5_hptw_resp_gpf <= _entries_5_hptw_resp_gpf_T_1;
        else if (_GEN_144)
          entries_5_hptw_resp_gpf <= _GEN_138;
        else if (_GEN_82)
          entries_5_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
      end
      if (io_hptw_resp_valid & _GEN_235 & _GEN_236)
        entries_0_first_s2xlate_fault <=
          io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf | check_g_perm_fail;
      else if (_GEN_83)
        entries_0_first_s2xlate_fault <= ~_GEN_90 & entries_0_first_s2xlate_fault;
      else
        entries_0_first_s2xlate_fault <= ~_GEN_66 & entries_0_first_s2xlate_fault;
      if (_GEN_226) begin
        entries_0_cf <= io_bitmap_resp_bits_cf;
        entries_0_cfs_0 <= io_bitmap_resp_bits_cfs_0;
        entries_0_cfs_1 <= io_bitmap_resp_bits_cfs_1;
        entries_0_cfs_2 <= io_bitmap_resp_bits_cfs_2;
        entries_0_cfs_3 <= io_bitmap_resp_bits_cfs_3;
        entries_0_cfs_4 <= io_bitmap_resp_bits_cfs_4;
        entries_0_cfs_5 <= io_bitmap_resp_bits_cfs_5;
        entries_0_cfs_6 <= io_bitmap_resp_bits_cfs_6;
        entries_0_cfs_7 <= io_bitmap_resp_bits_cfs_7;
      end
      else begin
        if (_GEN_83)
          entries_0_cf <= ~_GEN_90 & entries_0_cf;
        else
          entries_0_cf <= ~_GEN_66 & entries_0_cf;
        if (_GEN_91) begin
          entries_0_cfs_0 <= io_in_bits_bitmapCheck_cfs_0;
          entries_0_cfs_1 <= io_in_bits_bitmapCheck_cfs_1;
          entries_0_cfs_2 <= io_in_bits_bitmapCheck_cfs_2;
          entries_0_cfs_3 <= io_in_bits_bitmapCheck_cfs_3;
          entries_0_cfs_4 <= io_in_bits_bitmapCheck_cfs_4;
          entries_0_cfs_5 <= io_in_bits_bitmapCheck_cfs_5;
          entries_0_cfs_6 <= io_in_bits_bitmapCheck_cfs_6;
          entries_0_cfs_7 <= io_in_bits_bitmapCheck_cfs_7;
        end
      end
      entries_0_from_l0 <= _GEN_84 | ~_GEN_66 & entries_0_from_l0;
      if (_GEN_84) begin
        entries_0_way_info <= io_in_bits_bitmapCheck_hitway;
        entries_0_jmp_bitmap_check <= io_in_bits_bitmapCheck_jmp_bitmap_check;
        entries_0_ptes_0 <= io_in_bits_bitmapCheck_ptes_0;
        entries_0_ptes_1 <= io_in_bits_bitmapCheck_ptes_1;
        entries_0_ptes_2 <= io_in_bits_bitmapCheck_ptes_2;
        entries_0_ptes_3 <= io_in_bits_bitmapCheck_ptes_3;
        entries_0_ptes_4 <= io_in_bits_bitmapCheck_ptes_4;
        entries_0_ptes_5 <= io_in_bits_bitmapCheck_ptes_5;
        entries_0_ptes_6 <= io_in_bits_bitmapCheck_ptes_6;
        entries_0_ptes_7 <= io_in_bits_bitmapCheck_ptes_7;
      end
      else begin
        if (_GEN_66) begin
          entries_0_way_info <= 4'h0;
          entries_0_ptes_0 <= 64'h0;
          entries_0_ptes_1 <= 64'h0;
          entries_0_ptes_2 <= 64'h0;
          entries_0_ptes_3 <= 64'h0;
          entries_0_ptes_4 <= 64'h0;
          entries_0_ptes_5 <= 64'h0;
          entries_0_ptes_6 <= 64'h0;
          entries_0_ptes_7 <= 64'h0;
        end
        entries_0_jmp_bitmap_check <= ~_GEN_66 & entries_0_jmp_bitmap_check;
      end
      if (_GEN_93) begin
        entries_1_req_info_vpn <= io_in_bits_req_info_vpn;
        entries_1_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
        entries_1_req_info_source <= io_in_bits_req_info_source;
      end
      if (_GEN_174) begin
        entries_1_ppn <=
          {_GEN_168, _GEN_166 ? {_GEN_169[35:4], entries_1_req_info_vpn[3:0]} : _GEN_169};
        entries_1_n <= _GEN_166;
      end
      else if (_GEN_85) begin
        entries_1_ppn <= _GEN_103;
        entries_1_n <= _entries_ppn_WIRE_1[63];
      end
      else if (_GEN_68) begin
        entries_1_ppn <= _entries_ppn_T_2;
        entries_1_n <= _GEN_41;
      end
      if (~(io_hptw_resp_valid & _GEN_240) | _GEN_241) begin
        if (_GEN_220)
          entries_1_wait_id <= _bitmap_arb_io_chosen;
        else if (_GEN_213)
          entries_1_wait_id <= _hyper_arb2_io_chosen;
        else if (_GEN_140)
          entries_1_wait_id <= _mem_arb_io_chosen;
        else if (_GEN_107)
          entries_1_wait_id <= _hyper_arb1_io_chosen;
        else if (_GEN_85)
          entries_1_wait_id <= enq_ptr;
        else if (_GEN_68) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_1_wait_id <= _mem_arb_io_chosen;
            else
              entries_1_wait_id <= _wait_id_T_4;
          end
          else
            entries_1_wait_id <= enq_ptr;
        end
      end
      else if (|{need_to_waiting_vec_0_1,
                 need_to_waiting_vec_1_1,
                 need_to_waiting_vec_2_1,
                 need_to_waiting_vec_3_1,
                 need_to_waiting_vec_4_1,
                 need_to_waiting_vec_5_1})
        entries_1_wait_id <=
          (need_to_waiting_vec_0_1 ? entries_0_wait_id : 3'h0)
          | (need_to_waiting_vec_1_1 ? entries_1_wait_id : 3'h0)
          | (need_to_waiting_vec_2_1 ? entries_2_wait_id : 3'h0)
          | (need_to_waiting_vec_3_1 ? entries_3_wait_id : 3'h0)
          | (need_to_waiting_vec_4_1 ? entries_4_wait_id : 3'h0)
          | (need_to_waiting_vec_5_1 ? entries_5_wait_id : 3'h0);
      if (_GEN_119)
        entries_1_af <= accessFault_1;
      else if (_GEN_113)
        entries_1_af <= accessFault;
      else if (_GEN_83)
        entries_1_af <= ~_GEN_92 & entries_1_af;
      else
        entries_1_af <= ~_GEN_68 & entries_1_af;
      if (io_hptw_resp_valid & (_GEN_242 | _GEN_240)) begin
        entries_1_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
        entries_1_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
        entries_1_hptw_resp_entry_n <= io_hptw_resp_bits_h_resp_entry_n;
        entries_1_hptw_resp_entry_pbmt <= io_hptw_resp_bits_h_resp_entry_pbmt;
        entries_1_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
        entries_1_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
        entries_1_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
        entries_1_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
        entries_1_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
        entries_1_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
        entries_1_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
        entries_1_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
        entries_1_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
        entries_1_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
      end
      else if (_GEN_140) begin
        entries_1_hptw_resp_entry_tag <= _GEN_125;
        entries_1_hptw_resp_entry_vmid <= _GEN_126;
        entries_1_hptw_resp_entry_n <= _GEN_127;
        entries_1_hptw_resp_entry_pbmt <= _GEN_128;
        entries_1_hptw_resp_entry_ppn <= _GEN_129;
        entries_1_hptw_resp_entry_perm_d <= _GEN_130;
        entries_1_hptw_resp_entry_perm_a <= _GEN_131;
        entries_1_hptw_resp_entry_perm_g <= _GEN_132;
        entries_1_hptw_resp_entry_perm_u <= _GEN_133;
        entries_1_hptw_resp_entry_perm_x <= _GEN_134;
        entries_1_hptw_resp_entry_perm_w <= _GEN_135;
        entries_1_hptw_resp_entry_perm_r <= _GEN_136;
        entries_1_hptw_resp_entry_level <= _GEN_137;
        entries_1_hptw_resp_gaf <= _GEN_139;
      end
      else if (_GEN_68) begin
        if (to_last_hptw_req) begin
          entries_1_hptw_resp_entry_tag <= _GEN_0[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_vmid <= _GEN_1[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_n <= _GEN_2[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_pbmt <= _GEN_3[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_ppn <= _GEN_4[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_perm_d <= _GEN_5[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_perm_a <= _GEN_6[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_perm_g <= _GEN_7[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_perm_u <= _GEN_8[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_perm_x <= _GEN_9[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_perm_w <= _GEN_10[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_perm_r <= _GEN_11[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_level <= _GEN_12[io_mem_resp_bits_id];
          entries_1_hptw_resp_gaf <= _GEN_14[io_mem_resp_bits_id];
        end
        else if (to_wait) begin
          entries_1_hptw_resp_entry_tag <= _GEN_0[wait_id];
          entries_1_hptw_resp_entry_vmid <= _GEN_1[wait_id];
          entries_1_hptw_resp_entry_n <= _GEN_2[wait_id];
          entries_1_hptw_resp_entry_pbmt <= _GEN_3[wait_id];
          entries_1_hptw_resp_entry_ppn <= _GEN_4[wait_id];
          entries_1_hptw_resp_entry_perm_d <= _GEN_5[wait_id];
          entries_1_hptw_resp_entry_perm_a <= _GEN_6[wait_id];
          entries_1_hptw_resp_entry_perm_g <= _GEN_7[wait_id];
          entries_1_hptw_resp_entry_perm_u <= _GEN_8[wait_id];
          entries_1_hptw_resp_entry_perm_x <= _GEN_9[wait_id];
          entries_1_hptw_resp_entry_perm_w <= _GEN_10[wait_id];
          entries_1_hptw_resp_entry_perm_r <= _GEN_11[wait_id];
          entries_1_hptw_resp_entry_level <= _GEN_12[wait_id];
          entries_1_hptw_resp_gaf <= _GEN_14[wait_id];
        end
        else begin
          entries_1_hptw_resp_entry_tag <= _GEN_0[enq_ptr];
          entries_1_hptw_resp_entry_vmid <= _GEN_1[enq_ptr];
          entries_1_hptw_resp_entry_n <= _GEN_2[enq_ptr];
          entries_1_hptw_resp_entry_pbmt <= _GEN_3[enq_ptr];
          entries_1_hptw_resp_entry_ppn <= _GEN_4[enq_ptr];
          entries_1_hptw_resp_entry_perm_d <= _GEN_5[enq_ptr];
          entries_1_hptw_resp_entry_perm_a <= _GEN_6[enq_ptr];
          entries_1_hptw_resp_entry_perm_g <= _GEN_7[enq_ptr];
          entries_1_hptw_resp_entry_perm_u <= _GEN_8[enq_ptr];
          entries_1_hptw_resp_entry_perm_x <= _GEN_9[enq_ptr];
          entries_1_hptw_resp_entry_perm_w <= _GEN_10[enq_ptr];
          entries_1_hptw_resp_entry_perm_r <= _GEN_11[enq_ptr];
          entries_1_hptw_resp_entry_level <= _GEN_12[enq_ptr];
          entries_1_hptw_resp_gaf <= _GEN_14[enq_ptr];
        end
      end
      if (io_hptw_resp_valid & _GEN_240 & _GEN_241)
        entries_1_first_s2xlate_fault <=
          io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf
          | check_g_perm_fail_1;
      else if (_GEN_83)
        entries_1_first_s2xlate_fault <= ~_GEN_92 & entries_1_first_s2xlate_fault;
      else
        entries_1_first_s2xlate_fault <= ~_GEN_68 & entries_1_first_s2xlate_fault;
      if (_GEN_227) begin
        entries_1_cf <= io_bitmap_resp_bits_cf;
        entries_1_cfs_0 <= io_bitmap_resp_bits_cfs_0;
        entries_1_cfs_1 <= io_bitmap_resp_bits_cfs_1;
        entries_1_cfs_2 <= io_bitmap_resp_bits_cfs_2;
        entries_1_cfs_3 <= io_bitmap_resp_bits_cfs_3;
        entries_1_cfs_4 <= io_bitmap_resp_bits_cfs_4;
        entries_1_cfs_5 <= io_bitmap_resp_bits_cfs_5;
        entries_1_cfs_6 <= io_bitmap_resp_bits_cfs_6;
        entries_1_cfs_7 <= io_bitmap_resp_bits_cfs_7;
      end
      else begin
        if (_GEN_83)
          entries_1_cf <= ~_GEN_92 & entries_1_cf;
        else
          entries_1_cf <= ~_GEN_68 & entries_1_cf;
        if (_GEN_93) begin
          entries_1_cfs_0 <= io_in_bits_bitmapCheck_cfs_0;
          entries_1_cfs_1 <= io_in_bits_bitmapCheck_cfs_1;
          entries_1_cfs_2 <= io_in_bits_bitmapCheck_cfs_2;
          entries_1_cfs_3 <= io_in_bits_bitmapCheck_cfs_3;
          entries_1_cfs_4 <= io_in_bits_bitmapCheck_cfs_4;
          entries_1_cfs_5 <= io_in_bits_bitmapCheck_cfs_5;
          entries_1_cfs_6 <= io_in_bits_bitmapCheck_cfs_6;
          entries_1_cfs_7 <= io_in_bits_bitmapCheck_cfs_7;
        end
      end
      entries_1_from_l0 <= _GEN_85 | ~_GEN_68 & entries_1_from_l0;
      if (_GEN_85) begin
        entries_1_way_info <= io_in_bits_bitmapCheck_hitway;
        entries_1_jmp_bitmap_check <= io_in_bits_bitmapCheck_jmp_bitmap_check;
        entries_1_ptes_0 <= io_in_bits_bitmapCheck_ptes_0;
        entries_1_ptes_1 <= io_in_bits_bitmapCheck_ptes_1;
        entries_1_ptes_2 <= io_in_bits_bitmapCheck_ptes_2;
        entries_1_ptes_3 <= io_in_bits_bitmapCheck_ptes_3;
        entries_1_ptes_4 <= io_in_bits_bitmapCheck_ptes_4;
        entries_1_ptes_5 <= io_in_bits_bitmapCheck_ptes_5;
        entries_1_ptes_6 <= io_in_bits_bitmapCheck_ptes_6;
        entries_1_ptes_7 <= io_in_bits_bitmapCheck_ptes_7;
      end
      else begin
        if (_GEN_68) begin
          entries_1_way_info <= 4'h0;
          entries_1_ptes_0 <= 64'h0;
          entries_1_ptes_1 <= 64'h0;
          entries_1_ptes_2 <= 64'h0;
          entries_1_ptes_3 <= 64'h0;
          entries_1_ptes_4 <= 64'h0;
          entries_1_ptes_5 <= 64'h0;
          entries_1_ptes_6 <= 64'h0;
          entries_1_ptes_7 <= 64'h0;
        end
        entries_1_jmp_bitmap_check <= ~_GEN_68 & entries_1_jmp_bitmap_check;
      end
      if (_GEN_95) begin
        entries_2_req_info_vpn <= io_in_bits_req_info_vpn;
        entries_2_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
        entries_2_req_info_source <= io_in_bits_req_info_source;
      end
      if (_GEN_183) begin
        entries_2_ppn <=
          {_GEN_177, _GEN_175 ? {_GEN_178[35:4], entries_2_req_info_vpn[3:0]} : _GEN_178};
        entries_2_n <= _GEN_175;
      end
      else if (_GEN_86) begin
        entries_2_ppn <= _GEN_103;
        entries_2_n <= _entries_ppn_WIRE_1[63];
      end
      else if (_GEN_70) begin
        entries_2_ppn <= _entries_ppn_T_2;
        entries_2_n <= _GEN_41;
      end
      if (~(io_hptw_resp_valid & _GEN_245) | _GEN_246) begin
        if (_GEN_221)
          entries_2_wait_id <= _bitmap_arb_io_chosen;
        else if (_GEN_214)
          entries_2_wait_id <= _hyper_arb2_io_chosen;
        else if (_GEN_141)
          entries_2_wait_id <= _mem_arb_io_chosen;
        else if (_GEN_108)
          entries_2_wait_id <= _hyper_arb1_io_chosen;
        else if (_GEN_86)
          entries_2_wait_id <= enq_ptr;
        else if (_GEN_70) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_2_wait_id <= _mem_arb_io_chosen;
            else
              entries_2_wait_id <= _wait_id_T_4;
          end
          else
            entries_2_wait_id <= enq_ptr;
        end
      end
      else if (|{need_to_waiting_vec_0_2,
                 need_to_waiting_vec_1_2,
                 need_to_waiting_vec_2_2,
                 need_to_waiting_vec_3_2,
                 need_to_waiting_vec_4_2,
                 need_to_waiting_vec_5_2})
        entries_2_wait_id <=
          (need_to_waiting_vec_0_2 ? entries_0_wait_id : 3'h0)
          | (need_to_waiting_vec_1_2 ? entries_1_wait_id : 3'h0)
          | (need_to_waiting_vec_2_2 ? entries_2_wait_id : 3'h0)
          | (need_to_waiting_vec_3_2 ? entries_3_wait_id : 3'h0)
          | (need_to_waiting_vec_4_2 ? entries_4_wait_id : 3'h0)
          | (need_to_waiting_vec_5_2 ? entries_5_wait_id : 3'h0);
      if (_GEN_120)
        entries_2_af <= accessFault_1;
      else if (_GEN_114)
        entries_2_af <= accessFault;
      else if (_GEN_83)
        entries_2_af <= ~_GEN_94 & entries_2_af;
      else
        entries_2_af <= ~_GEN_70 & entries_2_af;
      if (io_hptw_resp_valid & (_GEN_247 | _GEN_245)) begin
        entries_2_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
        entries_2_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
        entries_2_hptw_resp_entry_n <= io_hptw_resp_bits_h_resp_entry_n;
        entries_2_hptw_resp_entry_pbmt <= io_hptw_resp_bits_h_resp_entry_pbmt;
        entries_2_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
        entries_2_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
        entries_2_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
        entries_2_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
        entries_2_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
        entries_2_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
        entries_2_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
        entries_2_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
        entries_2_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
        entries_2_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
      end
      else if (_GEN_141) begin
        entries_2_hptw_resp_entry_tag <= _GEN_125;
        entries_2_hptw_resp_entry_vmid <= _GEN_126;
        entries_2_hptw_resp_entry_n <= _GEN_127;
        entries_2_hptw_resp_entry_pbmt <= _GEN_128;
        entries_2_hptw_resp_entry_ppn <= _GEN_129;
        entries_2_hptw_resp_entry_perm_d <= _GEN_130;
        entries_2_hptw_resp_entry_perm_a <= _GEN_131;
        entries_2_hptw_resp_entry_perm_g <= _GEN_132;
        entries_2_hptw_resp_entry_perm_u <= _GEN_133;
        entries_2_hptw_resp_entry_perm_x <= _GEN_134;
        entries_2_hptw_resp_entry_perm_w <= _GEN_135;
        entries_2_hptw_resp_entry_perm_r <= _GEN_136;
        entries_2_hptw_resp_entry_level <= _GEN_137;
        entries_2_hptw_resp_gaf <= _GEN_139;
      end
      else if (_GEN_70) begin
        if (to_last_hptw_req) begin
          entries_2_hptw_resp_entry_tag <= _GEN_0[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_vmid <= _GEN_1[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_n <= _GEN_2[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_pbmt <= _GEN_3[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_ppn <= _GEN_4[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_perm_d <= _GEN_5[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_perm_a <= _GEN_6[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_perm_g <= _GEN_7[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_perm_u <= _GEN_8[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_perm_x <= _GEN_9[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_perm_w <= _GEN_10[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_perm_r <= _GEN_11[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_level <= _GEN_12[io_mem_resp_bits_id];
          entries_2_hptw_resp_gaf <= _GEN_14[io_mem_resp_bits_id];
        end
        else if (to_wait) begin
          entries_2_hptw_resp_entry_tag <= _GEN_0[wait_id];
          entries_2_hptw_resp_entry_vmid <= _GEN_1[wait_id];
          entries_2_hptw_resp_entry_n <= _GEN_2[wait_id];
          entries_2_hptw_resp_entry_pbmt <= _GEN_3[wait_id];
          entries_2_hptw_resp_entry_ppn <= _GEN_4[wait_id];
          entries_2_hptw_resp_entry_perm_d <= _GEN_5[wait_id];
          entries_2_hptw_resp_entry_perm_a <= _GEN_6[wait_id];
          entries_2_hptw_resp_entry_perm_g <= _GEN_7[wait_id];
          entries_2_hptw_resp_entry_perm_u <= _GEN_8[wait_id];
          entries_2_hptw_resp_entry_perm_x <= _GEN_9[wait_id];
          entries_2_hptw_resp_entry_perm_w <= _GEN_10[wait_id];
          entries_2_hptw_resp_entry_perm_r <= _GEN_11[wait_id];
          entries_2_hptw_resp_entry_level <= _GEN_12[wait_id];
          entries_2_hptw_resp_gaf <= _GEN_14[wait_id];
        end
        else begin
          entries_2_hptw_resp_entry_tag <= _GEN_0[enq_ptr];
          entries_2_hptw_resp_entry_vmid <= _GEN_1[enq_ptr];
          entries_2_hptw_resp_entry_n <= _GEN_2[enq_ptr];
          entries_2_hptw_resp_entry_pbmt <= _GEN_3[enq_ptr];
          entries_2_hptw_resp_entry_ppn <= _GEN_4[enq_ptr];
          entries_2_hptw_resp_entry_perm_d <= _GEN_5[enq_ptr];
          entries_2_hptw_resp_entry_perm_a <= _GEN_6[enq_ptr];
          entries_2_hptw_resp_entry_perm_g <= _GEN_7[enq_ptr];
          entries_2_hptw_resp_entry_perm_u <= _GEN_8[enq_ptr];
          entries_2_hptw_resp_entry_perm_x <= _GEN_9[enq_ptr];
          entries_2_hptw_resp_entry_perm_w <= _GEN_10[enq_ptr];
          entries_2_hptw_resp_entry_perm_r <= _GEN_11[enq_ptr];
          entries_2_hptw_resp_entry_level <= _GEN_12[enq_ptr];
          entries_2_hptw_resp_gaf <= _GEN_14[enq_ptr];
        end
      end
      if (io_hptw_resp_valid & _GEN_245 & _GEN_246)
        entries_2_first_s2xlate_fault <=
          io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf
          | check_g_perm_fail_2;
      else if (_GEN_83)
        entries_2_first_s2xlate_fault <= ~_GEN_94 & entries_2_first_s2xlate_fault;
      else
        entries_2_first_s2xlate_fault <= ~_GEN_70 & entries_2_first_s2xlate_fault;
      if (_GEN_228) begin
        entries_2_cf <= io_bitmap_resp_bits_cf;
        entries_2_cfs_0 <= io_bitmap_resp_bits_cfs_0;
        entries_2_cfs_1 <= io_bitmap_resp_bits_cfs_1;
        entries_2_cfs_2 <= io_bitmap_resp_bits_cfs_2;
        entries_2_cfs_3 <= io_bitmap_resp_bits_cfs_3;
        entries_2_cfs_4 <= io_bitmap_resp_bits_cfs_4;
        entries_2_cfs_5 <= io_bitmap_resp_bits_cfs_5;
        entries_2_cfs_6 <= io_bitmap_resp_bits_cfs_6;
        entries_2_cfs_7 <= io_bitmap_resp_bits_cfs_7;
      end
      else begin
        if (_GEN_83)
          entries_2_cf <= ~_GEN_94 & entries_2_cf;
        else
          entries_2_cf <= ~_GEN_70 & entries_2_cf;
        if (_GEN_95) begin
          entries_2_cfs_0 <= io_in_bits_bitmapCheck_cfs_0;
          entries_2_cfs_1 <= io_in_bits_bitmapCheck_cfs_1;
          entries_2_cfs_2 <= io_in_bits_bitmapCheck_cfs_2;
          entries_2_cfs_3 <= io_in_bits_bitmapCheck_cfs_3;
          entries_2_cfs_4 <= io_in_bits_bitmapCheck_cfs_4;
          entries_2_cfs_5 <= io_in_bits_bitmapCheck_cfs_5;
          entries_2_cfs_6 <= io_in_bits_bitmapCheck_cfs_6;
          entries_2_cfs_7 <= io_in_bits_bitmapCheck_cfs_7;
        end
      end
      entries_2_from_l0 <= _GEN_86 | ~_GEN_70 & entries_2_from_l0;
      if (_GEN_86) begin
        entries_2_way_info <= io_in_bits_bitmapCheck_hitway;
        entries_2_jmp_bitmap_check <= io_in_bits_bitmapCheck_jmp_bitmap_check;
        entries_2_ptes_0 <= io_in_bits_bitmapCheck_ptes_0;
        entries_2_ptes_1 <= io_in_bits_bitmapCheck_ptes_1;
        entries_2_ptes_2 <= io_in_bits_bitmapCheck_ptes_2;
        entries_2_ptes_3 <= io_in_bits_bitmapCheck_ptes_3;
        entries_2_ptes_4 <= io_in_bits_bitmapCheck_ptes_4;
        entries_2_ptes_5 <= io_in_bits_bitmapCheck_ptes_5;
        entries_2_ptes_6 <= io_in_bits_bitmapCheck_ptes_6;
        entries_2_ptes_7 <= io_in_bits_bitmapCheck_ptes_7;
      end
      else begin
        if (_GEN_70) begin
          entries_2_way_info <= 4'h0;
          entries_2_ptes_0 <= 64'h0;
          entries_2_ptes_1 <= 64'h0;
          entries_2_ptes_2 <= 64'h0;
          entries_2_ptes_3 <= 64'h0;
          entries_2_ptes_4 <= 64'h0;
          entries_2_ptes_5 <= 64'h0;
          entries_2_ptes_6 <= 64'h0;
          entries_2_ptes_7 <= 64'h0;
        end
        entries_2_jmp_bitmap_check <= ~_GEN_70 & entries_2_jmp_bitmap_check;
      end
      if (_GEN_97) begin
        entries_3_req_info_vpn <= io_in_bits_req_info_vpn;
        entries_3_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
        entries_3_req_info_source <= io_in_bits_req_info_source;
      end
      if (_GEN_192) begin
        entries_3_ppn <=
          {_GEN_186, _GEN_184 ? {_GEN_187[35:4], entries_3_req_info_vpn[3:0]} : _GEN_187};
        entries_3_n <= _GEN_184;
      end
      else if (_GEN_87) begin
        entries_3_ppn <= _GEN_103;
        entries_3_n <= _entries_ppn_WIRE_1[63];
      end
      else if (_GEN_72) begin
        entries_3_ppn <= _entries_ppn_T_2;
        entries_3_n <= _GEN_41;
      end
      if (~(io_hptw_resp_valid & _GEN_250) | _GEN_251) begin
        if (_GEN_222)
          entries_3_wait_id <= _bitmap_arb_io_chosen;
        else if (_GEN_215)
          entries_3_wait_id <= _hyper_arb2_io_chosen;
        else if (_GEN_142)
          entries_3_wait_id <= _mem_arb_io_chosen;
        else if (_GEN_109)
          entries_3_wait_id <= _hyper_arb1_io_chosen;
        else if (_GEN_87)
          entries_3_wait_id <= enq_ptr;
        else if (_GEN_72) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_3_wait_id <= _mem_arb_io_chosen;
            else
              entries_3_wait_id <= _wait_id_T_4;
          end
          else
            entries_3_wait_id <= enq_ptr;
        end
      end
      else if (|{need_to_waiting_vec_0_3,
                 need_to_waiting_vec_1_3,
                 need_to_waiting_vec_2_3,
                 need_to_waiting_vec_3_3,
                 need_to_waiting_vec_4_3,
                 need_to_waiting_vec_5_3})
        entries_3_wait_id <=
          (need_to_waiting_vec_0_3 ? entries_0_wait_id : 3'h0)
          | (need_to_waiting_vec_1_3 ? entries_1_wait_id : 3'h0)
          | (need_to_waiting_vec_2_3 ? entries_2_wait_id : 3'h0)
          | (need_to_waiting_vec_3_3 ? entries_3_wait_id : 3'h0)
          | (need_to_waiting_vec_4_3 ? entries_4_wait_id : 3'h0)
          | (need_to_waiting_vec_5_3 ? entries_5_wait_id : 3'h0);
      if (_GEN_121)
        entries_3_af <= accessFault_1;
      else if (_GEN_115)
        entries_3_af <= accessFault;
      else if (_GEN_83)
        entries_3_af <= ~_GEN_96 & entries_3_af;
      else
        entries_3_af <= ~_GEN_72 & entries_3_af;
      if (io_hptw_resp_valid & (_GEN_252 | _GEN_250)) begin
        entries_3_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
        entries_3_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
        entries_3_hptw_resp_entry_n <= io_hptw_resp_bits_h_resp_entry_n;
        entries_3_hptw_resp_entry_pbmt <= io_hptw_resp_bits_h_resp_entry_pbmt;
        entries_3_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
        entries_3_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
        entries_3_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
        entries_3_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
        entries_3_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
        entries_3_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
        entries_3_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
        entries_3_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
        entries_3_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
        entries_3_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
      end
      else if (_GEN_142) begin
        entries_3_hptw_resp_entry_tag <= _GEN_125;
        entries_3_hptw_resp_entry_vmid <= _GEN_126;
        entries_3_hptw_resp_entry_n <= _GEN_127;
        entries_3_hptw_resp_entry_pbmt <= _GEN_128;
        entries_3_hptw_resp_entry_ppn <= _GEN_129;
        entries_3_hptw_resp_entry_perm_d <= _GEN_130;
        entries_3_hptw_resp_entry_perm_a <= _GEN_131;
        entries_3_hptw_resp_entry_perm_g <= _GEN_132;
        entries_3_hptw_resp_entry_perm_u <= _GEN_133;
        entries_3_hptw_resp_entry_perm_x <= _GEN_134;
        entries_3_hptw_resp_entry_perm_w <= _GEN_135;
        entries_3_hptw_resp_entry_perm_r <= _GEN_136;
        entries_3_hptw_resp_entry_level <= _GEN_137;
        entries_3_hptw_resp_gaf <= _GEN_139;
      end
      else if (_GEN_72) begin
        if (to_last_hptw_req) begin
          entries_3_hptw_resp_entry_tag <= _GEN_0[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_vmid <= _GEN_1[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_n <= _GEN_2[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_pbmt <= _GEN_3[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_ppn <= _GEN_4[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_perm_d <= _GEN_5[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_perm_a <= _GEN_6[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_perm_g <= _GEN_7[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_perm_u <= _GEN_8[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_perm_x <= _GEN_9[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_perm_w <= _GEN_10[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_perm_r <= _GEN_11[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_level <= _GEN_12[io_mem_resp_bits_id];
          entries_3_hptw_resp_gaf <= _GEN_14[io_mem_resp_bits_id];
        end
        else if (to_wait) begin
          entries_3_hptw_resp_entry_tag <= _GEN_0[wait_id];
          entries_3_hptw_resp_entry_vmid <= _GEN_1[wait_id];
          entries_3_hptw_resp_entry_n <= _GEN_2[wait_id];
          entries_3_hptw_resp_entry_pbmt <= _GEN_3[wait_id];
          entries_3_hptw_resp_entry_ppn <= _GEN_4[wait_id];
          entries_3_hptw_resp_entry_perm_d <= _GEN_5[wait_id];
          entries_3_hptw_resp_entry_perm_a <= _GEN_6[wait_id];
          entries_3_hptw_resp_entry_perm_g <= _GEN_7[wait_id];
          entries_3_hptw_resp_entry_perm_u <= _GEN_8[wait_id];
          entries_3_hptw_resp_entry_perm_x <= _GEN_9[wait_id];
          entries_3_hptw_resp_entry_perm_w <= _GEN_10[wait_id];
          entries_3_hptw_resp_entry_perm_r <= _GEN_11[wait_id];
          entries_3_hptw_resp_entry_level <= _GEN_12[wait_id];
          entries_3_hptw_resp_gaf <= _GEN_14[wait_id];
        end
        else begin
          entries_3_hptw_resp_entry_tag <= _GEN_0[enq_ptr];
          entries_3_hptw_resp_entry_vmid <= _GEN_1[enq_ptr];
          entries_3_hptw_resp_entry_n <= _GEN_2[enq_ptr];
          entries_3_hptw_resp_entry_pbmt <= _GEN_3[enq_ptr];
          entries_3_hptw_resp_entry_ppn <= _GEN_4[enq_ptr];
          entries_3_hptw_resp_entry_perm_d <= _GEN_5[enq_ptr];
          entries_3_hptw_resp_entry_perm_a <= _GEN_6[enq_ptr];
          entries_3_hptw_resp_entry_perm_g <= _GEN_7[enq_ptr];
          entries_3_hptw_resp_entry_perm_u <= _GEN_8[enq_ptr];
          entries_3_hptw_resp_entry_perm_x <= _GEN_9[enq_ptr];
          entries_3_hptw_resp_entry_perm_w <= _GEN_10[enq_ptr];
          entries_3_hptw_resp_entry_perm_r <= _GEN_11[enq_ptr];
          entries_3_hptw_resp_entry_level <= _GEN_12[enq_ptr];
          entries_3_hptw_resp_gaf <= _GEN_14[enq_ptr];
        end
      end
      if (io_hptw_resp_valid & _GEN_250 & _GEN_251)
        entries_3_first_s2xlate_fault <=
          io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf
          | check_g_perm_fail_3;
      else if (_GEN_83)
        entries_3_first_s2xlate_fault <= ~_GEN_96 & entries_3_first_s2xlate_fault;
      else
        entries_3_first_s2xlate_fault <= ~_GEN_72 & entries_3_first_s2xlate_fault;
      if (_GEN_229) begin
        entries_3_cf <= io_bitmap_resp_bits_cf;
        entries_3_cfs_0 <= io_bitmap_resp_bits_cfs_0;
        entries_3_cfs_1 <= io_bitmap_resp_bits_cfs_1;
        entries_3_cfs_2 <= io_bitmap_resp_bits_cfs_2;
        entries_3_cfs_3 <= io_bitmap_resp_bits_cfs_3;
        entries_3_cfs_4 <= io_bitmap_resp_bits_cfs_4;
        entries_3_cfs_5 <= io_bitmap_resp_bits_cfs_5;
        entries_3_cfs_6 <= io_bitmap_resp_bits_cfs_6;
        entries_3_cfs_7 <= io_bitmap_resp_bits_cfs_7;
      end
      else begin
        if (_GEN_83)
          entries_3_cf <= ~_GEN_96 & entries_3_cf;
        else
          entries_3_cf <= ~_GEN_72 & entries_3_cf;
        if (_GEN_97) begin
          entries_3_cfs_0 <= io_in_bits_bitmapCheck_cfs_0;
          entries_3_cfs_1 <= io_in_bits_bitmapCheck_cfs_1;
          entries_3_cfs_2 <= io_in_bits_bitmapCheck_cfs_2;
          entries_3_cfs_3 <= io_in_bits_bitmapCheck_cfs_3;
          entries_3_cfs_4 <= io_in_bits_bitmapCheck_cfs_4;
          entries_3_cfs_5 <= io_in_bits_bitmapCheck_cfs_5;
          entries_3_cfs_6 <= io_in_bits_bitmapCheck_cfs_6;
          entries_3_cfs_7 <= io_in_bits_bitmapCheck_cfs_7;
        end
      end
      entries_3_from_l0 <= _GEN_87 | ~_GEN_72 & entries_3_from_l0;
      if (_GEN_87) begin
        entries_3_way_info <= io_in_bits_bitmapCheck_hitway;
        entries_3_jmp_bitmap_check <= io_in_bits_bitmapCheck_jmp_bitmap_check;
        entries_3_ptes_0 <= io_in_bits_bitmapCheck_ptes_0;
        entries_3_ptes_1 <= io_in_bits_bitmapCheck_ptes_1;
        entries_3_ptes_2 <= io_in_bits_bitmapCheck_ptes_2;
        entries_3_ptes_3 <= io_in_bits_bitmapCheck_ptes_3;
        entries_3_ptes_4 <= io_in_bits_bitmapCheck_ptes_4;
        entries_3_ptes_5 <= io_in_bits_bitmapCheck_ptes_5;
        entries_3_ptes_6 <= io_in_bits_bitmapCheck_ptes_6;
        entries_3_ptes_7 <= io_in_bits_bitmapCheck_ptes_7;
      end
      else begin
        if (_GEN_72) begin
          entries_3_way_info <= 4'h0;
          entries_3_ptes_0 <= 64'h0;
          entries_3_ptes_1 <= 64'h0;
          entries_3_ptes_2 <= 64'h0;
          entries_3_ptes_3 <= 64'h0;
          entries_3_ptes_4 <= 64'h0;
          entries_3_ptes_5 <= 64'h0;
          entries_3_ptes_6 <= 64'h0;
          entries_3_ptes_7 <= 64'h0;
        end
        entries_3_jmp_bitmap_check <= ~_GEN_72 & entries_3_jmp_bitmap_check;
      end
      if (_GEN_99) begin
        entries_4_req_info_vpn <= io_in_bits_req_info_vpn;
        entries_4_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
        entries_4_req_info_source <= io_in_bits_req_info_source;
      end
      if (_GEN_201) begin
        entries_4_ppn <=
          {_GEN_195, _GEN_193 ? {_GEN_196[35:4], entries_4_req_info_vpn[3:0]} : _GEN_196};
        entries_4_n <= _GEN_193;
      end
      else if (_GEN_88) begin
        entries_4_ppn <= _GEN_103;
        entries_4_n <= _entries_ppn_WIRE_1[63];
      end
      else if (_GEN_74) begin
        entries_4_ppn <= _entries_ppn_T_2;
        entries_4_n <= _GEN_41;
      end
      if (~(io_hptw_resp_valid & _GEN_255) | _GEN_256) begin
        if (_GEN_223)
          entries_4_wait_id <= _bitmap_arb_io_chosen;
        else if (_GEN_216)
          entries_4_wait_id <= _hyper_arb2_io_chosen;
        else if (_GEN_143)
          entries_4_wait_id <= _mem_arb_io_chosen;
        else if (_GEN_110)
          entries_4_wait_id <= _hyper_arb1_io_chosen;
        else if (_GEN_88)
          entries_4_wait_id <= enq_ptr;
        else if (_GEN_74) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_4_wait_id <= _mem_arb_io_chosen;
            else
              entries_4_wait_id <= _wait_id_T_4;
          end
          else
            entries_4_wait_id <= enq_ptr;
        end
      end
      else if (|{need_to_waiting_vec_0_4,
                 need_to_waiting_vec_1_4,
                 need_to_waiting_vec_2_4,
                 need_to_waiting_vec_3_4,
                 need_to_waiting_vec_4_4,
                 need_to_waiting_vec_5_4})
        entries_4_wait_id <=
          (need_to_waiting_vec_0_4 ? entries_0_wait_id : 3'h0)
          | (need_to_waiting_vec_1_4 ? entries_1_wait_id : 3'h0)
          | (need_to_waiting_vec_2_4 ? entries_2_wait_id : 3'h0)
          | (need_to_waiting_vec_3_4 ? entries_3_wait_id : 3'h0)
          | (need_to_waiting_vec_4_4 ? entries_4_wait_id : 3'h0)
          | (need_to_waiting_vec_5_4 ? entries_5_wait_id : 3'h0);
      if (_GEN_122)
        entries_4_af <= accessFault_1;
      else if (_GEN_116)
        entries_4_af <= accessFault;
      else if (_GEN_83)
        entries_4_af <= ~_GEN_98 & entries_4_af;
      else
        entries_4_af <= ~_GEN_74 & entries_4_af;
      if (io_hptw_resp_valid & (_GEN_257 | _GEN_255)) begin
        entries_4_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
        entries_4_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
        entries_4_hptw_resp_entry_n <= io_hptw_resp_bits_h_resp_entry_n;
        entries_4_hptw_resp_entry_pbmt <= io_hptw_resp_bits_h_resp_entry_pbmt;
        entries_4_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
        entries_4_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
        entries_4_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
        entries_4_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
        entries_4_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
        entries_4_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
        entries_4_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
        entries_4_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
        entries_4_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
        entries_4_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
      end
      else if (_GEN_143) begin
        entries_4_hptw_resp_entry_tag <= _GEN_125;
        entries_4_hptw_resp_entry_vmid <= _GEN_126;
        entries_4_hptw_resp_entry_n <= _GEN_127;
        entries_4_hptw_resp_entry_pbmt <= _GEN_128;
        entries_4_hptw_resp_entry_ppn <= _GEN_129;
        entries_4_hptw_resp_entry_perm_d <= _GEN_130;
        entries_4_hptw_resp_entry_perm_a <= _GEN_131;
        entries_4_hptw_resp_entry_perm_g <= _GEN_132;
        entries_4_hptw_resp_entry_perm_u <= _GEN_133;
        entries_4_hptw_resp_entry_perm_x <= _GEN_134;
        entries_4_hptw_resp_entry_perm_w <= _GEN_135;
        entries_4_hptw_resp_entry_perm_r <= _GEN_136;
        entries_4_hptw_resp_entry_level <= _GEN_137;
        entries_4_hptw_resp_gaf <= _GEN_139;
      end
      else if (_GEN_74) begin
        if (to_last_hptw_req) begin
          entries_4_hptw_resp_entry_tag <= _GEN_0[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_vmid <= _GEN_1[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_n <= _GEN_2[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_pbmt <= _GEN_3[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_ppn <= _GEN_4[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_perm_d <= _GEN_5[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_perm_a <= _GEN_6[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_perm_g <= _GEN_7[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_perm_u <= _GEN_8[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_perm_x <= _GEN_9[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_perm_w <= _GEN_10[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_perm_r <= _GEN_11[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_level <= _GEN_12[io_mem_resp_bits_id];
          entries_4_hptw_resp_gaf <= _GEN_14[io_mem_resp_bits_id];
        end
        else if (to_wait) begin
          entries_4_hptw_resp_entry_tag <= _GEN_0[wait_id];
          entries_4_hptw_resp_entry_vmid <= _GEN_1[wait_id];
          entries_4_hptw_resp_entry_n <= _GEN_2[wait_id];
          entries_4_hptw_resp_entry_pbmt <= _GEN_3[wait_id];
          entries_4_hptw_resp_entry_ppn <= _GEN_4[wait_id];
          entries_4_hptw_resp_entry_perm_d <= _GEN_5[wait_id];
          entries_4_hptw_resp_entry_perm_a <= _GEN_6[wait_id];
          entries_4_hptw_resp_entry_perm_g <= _GEN_7[wait_id];
          entries_4_hptw_resp_entry_perm_u <= _GEN_8[wait_id];
          entries_4_hptw_resp_entry_perm_x <= _GEN_9[wait_id];
          entries_4_hptw_resp_entry_perm_w <= _GEN_10[wait_id];
          entries_4_hptw_resp_entry_perm_r <= _GEN_11[wait_id];
          entries_4_hptw_resp_entry_level <= _GEN_12[wait_id];
          entries_4_hptw_resp_gaf <= _GEN_14[wait_id];
        end
        else begin
          entries_4_hptw_resp_entry_tag <= _GEN_0[enq_ptr];
          entries_4_hptw_resp_entry_vmid <= _GEN_1[enq_ptr];
          entries_4_hptw_resp_entry_n <= _GEN_2[enq_ptr];
          entries_4_hptw_resp_entry_pbmt <= _GEN_3[enq_ptr];
          entries_4_hptw_resp_entry_ppn <= _GEN_4[enq_ptr];
          entries_4_hptw_resp_entry_perm_d <= _GEN_5[enq_ptr];
          entries_4_hptw_resp_entry_perm_a <= _GEN_6[enq_ptr];
          entries_4_hptw_resp_entry_perm_g <= _GEN_7[enq_ptr];
          entries_4_hptw_resp_entry_perm_u <= _GEN_8[enq_ptr];
          entries_4_hptw_resp_entry_perm_x <= _GEN_9[enq_ptr];
          entries_4_hptw_resp_entry_perm_w <= _GEN_10[enq_ptr];
          entries_4_hptw_resp_entry_perm_r <= _GEN_11[enq_ptr];
          entries_4_hptw_resp_entry_level <= _GEN_12[enq_ptr];
          entries_4_hptw_resp_gaf <= _GEN_14[enq_ptr];
        end
      end
      if (io_hptw_resp_valid & _GEN_255 & _GEN_256)
        entries_4_first_s2xlate_fault <=
          io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf
          | check_g_perm_fail_4;
      else if (_GEN_83)
        entries_4_first_s2xlate_fault <= ~_GEN_98 & entries_4_first_s2xlate_fault;
      else
        entries_4_first_s2xlate_fault <= ~_GEN_74 & entries_4_first_s2xlate_fault;
      if (_GEN_230) begin
        entries_4_cf <= io_bitmap_resp_bits_cf;
        entries_4_cfs_0 <= io_bitmap_resp_bits_cfs_0;
        entries_4_cfs_1 <= io_bitmap_resp_bits_cfs_1;
        entries_4_cfs_2 <= io_bitmap_resp_bits_cfs_2;
        entries_4_cfs_3 <= io_bitmap_resp_bits_cfs_3;
        entries_4_cfs_4 <= io_bitmap_resp_bits_cfs_4;
        entries_4_cfs_5 <= io_bitmap_resp_bits_cfs_5;
        entries_4_cfs_6 <= io_bitmap_resp_bits_cfs_6;
        entries_4_cfs_7 <= io_bitmap_resp_bits_cfs_7;
      end
      else begin
        if (_GEN_83)
          entries_4_cf <= ~_GEN_98 & entries_4_cf;
        else
          entries_4_cf <= ~_GEN_74 & entries_4_cf;
        if (_GEN_99) begin
          entries_4_cfs_0 <= io_in_bits_bitmapCheck_cfs_0;
          entries_4_cfs_1 <= io_in_bits_bitmapCheck_cfs_1;
          entries_4_cfs_2 <= io_in_bits_bitmapCheck_cfs_2;
          entries_4_cfs_3 <= io_in_bits_bitmapCheck_cfs_3;
          entries_4_cfs_4 <= io_in_bits_bitmapCheck_cfs_4;
          entries_4_cfs_5 <= io_in_bits_bitmapCheck_cfs_5;
          entries_4_cfs_6 <= io_in_bits_bitmapCheck_cfs_6;
          entries_4_cfs_7 <= io_in_bits_bitmapCheck_cfs_7;
        end
      end
      entries_4_from_l0 <= _GEN_88 | ~_GEN_74 & entries_4_from_l0;
      if (_GEN_88) begin
        entries_4_way_info <= io_in_bits_bitmapCheck_hitway;
        entries_4_jmp_bitmap_check <= io_in_bits_bitmapCheck_jmp_bitmap_check;
        entries_4_ptes_0 <= io_in_bits_bitmapCheck_ptes_0;
        entries_4_ptes_1 <= io_in_bits_bitmapCheck_ptes_1;
        entries_4_ptes_2 <= io_in_bits_bitmapCheck_ptes_2;
        entries_4_ptes_3 <= io_in_bits_bitmapCheck_ptes_3;
        entries_4_ptes_4 <= io_in_bits_bitmapCheck_ptes_4;
        entries_4_ptes_5 <= io_in_bits_bitmapCheck_ptes_5;
        entries_4_ptes_6 <= io_in_bits_bitmapCheck_ptes_6;
        entries_4_ptes_7 <= io_in_bits_bitmapCheck_ptes_7;
      end
      else begin
        if (_GEN_74) begin
          entries_4_way_info <= 4'h0;
          entries_4_ptes_0 <= 64'h0;
          entries_4_ptes_1 <= 64'h0;
          entries_4_ptes_2 <= 64'h0;
          entries_4_ptes_3 <= 64'h0;
          entries_4_ptes_4 <= 64'h0;
          entries_4_ptes_5 <= 64'h0;
          entries_4_ptes_6 <= 64'h0;
          entries_4_ptes_7 <= 64'h0;
        end
        entries_4_jmp_bitmap_check <= ~_GEN_74 & entries_4_jmp_bitmap_check;
      end
      if (_GEN_101) begin
        entries_5_req_info_vpn <= io_in_bits_req_info_vpn;
        entries_5_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
        entries_5_req_info_source <= io_in_bits_req_info_source;
      end
      if (_GEN_210) begin
        entries_5_ppn <=
          {_GEN_204, _GEN_202 ? {_GEN_205[35:4], entries_5_req_info_vpn[3:0]} : _GEN_205};
        entries_5_n <= _GEN_202;
      end
      else if (_GEN_89) begin
        entries_5_ppn <= _GEN_103;
        entries_5_n <= _entries_ppn_WIRE_1[63];
      end
      else if (_GEN_76) begin
        entries_5_ppn <= _entries_ppn_T_2;
        entries_5_n <= _GEN_41;
      end
      if (~(io_hptw_resp_valid & _GEN_260) | _GEN_261) begin
        if (_GEN_224)
          entries_5_wait_id <= _bitmap_arb_io_chosen;
        else if (_GEN_217)
          entries_5_wait_id <= _hyper_arb2_io_chosen;
        else if (_GEN_144)
          entries_5_wait_id <= _mem_arb_io_chosen;
        else if (_GEN_111)
          entries_5_wait_id <= _hyper_arb1_io_chosen;
        else if (_GEN_89)
          entries_5_wait_id <= enq_ptr;
        else if (_GEN_76) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_5_wait_id <= _mem_arb_io_chosen;
            else
              entries_5_wait_id <= _wait_id_T_4;
          end
          else
            entries_5_wait_id <= enq_ptr;
        end
      end
      else if (|{need_to_waiting_vec_0_5,
                 need_to_waiting_vec_1_5,
                 need_to_waiting_vec_2_5,
                 need_to_waiting_vec_3_5,
                 need_to_waiting_vec_4_5,
                 need_to_waiting_vec_5_5})
        entries_5_wait_id <=
          (need_to_waiting_vec_0_5 ? entries_0_wait_id : 3'h0)
          | (need_to_waiting_vec_1_5 ? entries_1_wait_id : 3'h0)
          | (need_to_waiting_vec_2_5 ? entries_2_wait_id : 3'h0)
          | (need_to_waiting_vec_3_5 ? entries_3_wait_id : 3'h0)
          | (need_to_waiting_vec_4_5 ? entries_4_wait_id : 3'h0)
          | (need_to_waiting_vec_5_5 ? entries_5_wait_id : 3'h0);
      if (_GEN_123)
        entries_5_af <= accessFault_1;
      else if (_GEN_117)
        entries_5_af <= accessFault;
      else if (_GEN_83)
        entries_5_af <= ~_GEN_100 & entries_5_af;
      else
        entries_5_af <= ~_GEN_76 & entries_5_af;
      if (io_hptw_resp_valid & (_GEN_262 | _GEN_260)) begin
        entries_5_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
        entries_5_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
        entries_5_hptw_resp_entry_n <= io_hptw_resp_bits_h_resp_entry_n;
        entries_5_hptw_resp_entry_pbmt <= io_hptw_resp_bits_h_resp_entry_pbmt;
        entries_5_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
        entries_5_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
        entries_5_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
        entries_5_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
        entries_5_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
        entries_5_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
        entries_5_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
        entries_5_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
        entries_5_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
        entries_5_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
      end
      else if (_GEN_144) begin
        entries_5_hptw_resp_entry_tag <= _GEN_125;
        entries_5_hptw_resp_entry_vmid <= _GEN_126;
        entries_5_hptw_resp_entry_n <= _GEN_127;
        entries_5_hptw_resp_entry_pbmt <= _GEN_128;
        entries_5_hptw_resp_entry_ppn <= _GEN_129;
        entries_5_hptw_resp_entry_perm_d <= _GEN_130;
        entries_5_hptw_resp_entry_perm_a <= _GEN_131;
        entries_5_hptw_resp_entry_perm_g <= _GEN_132;
        entries_5_hptw_resp_entry_perm_u <= _GEN_133;
        entries_5_hptw_resp_entry_perm_x <= _GEN_134;
        entries_5_hptw_resp_entry_perm_w <= _GEN_135;
        entries_5_hptw_resp_entry_perm_r <= _GEN_136;
        entries_5_hptw_resp_entry_level <= _GEN_137;
        entries_5_hptw_resp_gaf <= _GEN_139;
      end
      else if (_GEN_76) begin
        if (to_last_hptw_req) begin
          entries_5_hptw_resp_entry_tag <= _GEN_0[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_vmid <= _GEN_1[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_n <= _GEN_2[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_pbmt <= _GEN_3[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_ppn <= _GEN_4[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_perm_d <= _GEN_5[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_perm_a <= _GEN_6[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_perm_g <= _GEN_7[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_perm_u <= _GEN_8[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_perm_x <= _GEN_9[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_perm_w <= _GEN_10[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_perm_r <= _GEN_11[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_level <= _GEN_12[io_mem_resp_bits_id];
          entries_5_hptw_resp_gaf <= _GEN_14[io_mem_resp_bits_id];
        end
        else if (to_wait) begin
          entries_5_hptw_resp_entry_tag <= _GEN_0[wait_id];
          entries_5_hptw_resp_entry_vmid <= _GEN_1[wait_id];
          entries_5_hptw_resp_entry_n <= _GEN_2[wait_id];
          entries_5_hptw_resp_entry_pbmt <= _GEN_3[wait_id];
          entries_5_hptw_resp_entry_ppn <= _GEN_4[wait_id];
          entries_5_hptw_resp_entry_perm_d <= _GEN_5[wait_id];
          entries_5_hptw_resp_entry_perm_a <= _GEN_6[wait_id];
          entries_5_hptw_resp_entry_perm_g <= _GEN_7[wait_id];
          entries_5_hptw_resp_entry_perm_u <= _GEN_8[wait_id];
          entries_5_hptw_resp_entry_perm_x <= _GEN_9[wait_id];
          entries_5_hptw_resp_entry_perm_w <= _GEN_10[wait_id];
          entries_5_hptw_resp_entry_perm_r <= _GEN_11[wait_id];
          entries_5_hptw_resp_entry_level <= _GEN_12[wait_id];
          entries_5_hptw_resp_gaf <= _GEN_14[wait_id];
        end
        else begin
          entries_5_hptw_resp_entry_tag <= _GEN_0[enq_ptr];
          entries_5_hptw_resp_entry_vmid <= _GEN_1[enq_ptr];
          entries_5_hptw_resp_entry_n <= _GEN_2[enq_ptr];
          entries_5_hptw_resp_entry_pbmt <= _GEN_3[enq_ptr];
          entries_5_hptw_resp_entry_ppn <= _GEN_4[enq_ptr];
          entries_5_hptw_resp_entry_perm_d <= _GEN_5[enq_ptr];
          entries_5_hptw_resp_entry_perm_a <= _GEN_6[enq_ptr];
          entries_5_hptw_resp_entry_perm_g <= _GEN_7[enq_ptr];
          entries_5_hptw_resp_entry_perm_u <= _GEN_8[enq_ptr];
          entries_5_hptw_resp_entry_perm_x <= _GEN_9[enq_ptr];
          entries_5_hptw_resp_entry_perm_w <= _GEN_10[enq_ptr];
          entries_5_hptw_resp_entry_perm_r <= _GEN_11[enq_ptr];
          entries_5_hptw_resp_entry_level <= _GEN_12[enq_ptr];
          entries_5_hptw_resp_gaf <= _GEN_14[enq_ptr];
        end
      end
      if (io_hptw_resp_valid & _GEN_260 & _GEN_261)
        entries_5_first_s2xlate_fault <=
          io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf
          | check_g_perm_fail_5;
      else if (_GEN_83)
        entries_5_first_s2xlate_fault <= ~_GEN_100 & entries_5_first_s2xlate_fault;
      else
        entries_5_first_s2xlate_fault <= ~_GEN_76 & entries_5_first_s2xlate_fault;
      if (_GEN_231) begin
        entries_5_cf <= io_bitmap_resp_bits_cf;
        entries_5_cfs_0 <= io_bitmap_resp_bits_cfs_0;
        entries_5_cfs_1 <= io_bitmap_resp_bits_cfs_1;
        entries_5_cfs_2 <= io_bitmap_resp_bits_cfs_2;
        entries_5_cfs_3 <= io_bitmap_resp_bits_cfs_3;
        entries_5_cfs_4 <= io_bitmap_resp_bits_cfs_4;
        entries_5_cfs_5 <= io_bitmap_resp_bits_cfs_5;
        entries_5_cfs_6 <= io_bitmap_resp_bits_cfs_6;
        entries_5_cfs_7 <= io_bitmap_resp_bits_cfs_7;
      end
      else begin
        if (_GEN_83)
          entries_5_cf <= ~_GEN_100 & entries_5_cf;
        else
          entries_5_cf <= ~_GEN_76 & entries_5_cf;
        if (_GEN_101) begin
          entries_5_cfs_0 <= io_in_bits_bitmapCheck_cfs_0;
          entries_5_cfs_1 <= io_in_bits_bitmapCheck_cfs_1;
          entries_5_cfs_2 <= io_in_bits_bitmapCheck_cfs_2;
          entries_5_cfs_3 <= io_in_bits_bitmapCheck_cfs_3;
          entries_5_cfs_4 <= io_in_bits_bitmapCheck_cfs_4;
          entries_5_cfs_5 <= io_in_bits_bitmapCheck_cfs_5;
          entries_5_cfs_6 <= io_in_bits_bitmapCheck_cfs_6;
          entries_5_cfs_7 <= io_in_bits_bitmapCheck_cfs_7;
        end
      end
      entries_5_from_l0 <= _GEN_89 | ~_GEN_76 & entries_5_from_l0;
      if (_GEN_89) begin
        entries_5_way_info <= io_in_bits_bitmapCheck_hitway;
        entries_5_jmp_bitmap_check <= io_in_bits_bitmapCheck_jmp_bitmap_check;
        entries_5_ptes_0 <= io_in_bits_bitmapCheck_ptes_0;
        entries_5_ptes_1 <= io_in_bits_bitmapCheck_ptes_1;
        entries_5_ptes_2 <= io_in_bits_bitmapCheck_ptes_2;
        entries_5_ptes_3 <= io_in_bits_bitmapCheck_ptes_3;
        entries_5_ptes_4 <= io_in_bits_bitmapCheck_ptes_4;
        entries_5_ptes_5 <= io_in_bits_bitmapCheck_ptes_5;
        entries_5_ptes_6 <= io_in_bits_bitmapCheck_ptes_6;
        entries_5_ptes_7 <= io_in_bits_bitmapCheck_ptes_7;
      end
      else begin
        if (_GEN_76) begin
          entries_5_way_info <= 4'h0;
          entries_5_ptes_0 <= 64'h0;
          entries_5_ptes_1 <= 64'h0;
          entries_5_ptes_2 <= 64'h0;
          entries_5_ptes_3 <= 64'h0;
          entries_5_ptes_4 <= 64'h0;
          entries_5_ptes_5 <= 64'h0;
          entries_5_ptes_6 <= 64'h0;
          entries_5_ptes_7 <= 64'h0;
        end
        entries_5_jmp_bitmap_check <= ~_GEN_76 & entries_5_jmp_bitmap_check;
      end
      if (flush | _GEN_264 & cache_ptr == 3'h0 | _GEN_263 & mem_ptr == 3'h0)
        state_0 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_237)
          state_0 <= 4'h6;
        else if (_GEN_235) begin
          if (_GEN_236)
            state_0 <= 4'h6;
          else if (|{need_to_waiting_vec_0,
                     need_to_waiting_vec_1,
                     need_to_waiting_vec_2,
                     need_to_waiting_vec_3,
                     need_to_waiting_vec_4,
                     need_to_waiting_vec_5})
            state_0 <= 4'h5;
          else
            state_0 <= 4'h3;
        end
        else if (_GEN_226)
          state_0 <= 4'h6;
        else if (_GEN_219)
          state_0 <= 4'hB;
        else if (_GEN_212)
          state_0 <= 4'h8;
        else if (_GEN_165)
          state_0 <= _state_0_T_10;
        else if (_GEN_124)
          state_0 <= 4'h5;
        else if (_GEN_118)
          state_0 <= _state_T_1;
        else if (_GEN_112)
          state_0 <= _state_T;
        else if (_GEN_106)
          state_0 <= 4'h2;
        else if (_GEN_84)
          state_0 <= 4'hA;
        else if (_GEN_66) begin
          if (_enq_state_T_2)
            state_0 <= 4'h0;
          else if (to_mem_out)
            state_0 <= 4'h6;
          else if (to_bitmap_req)
            state_0 <= 4'hA;
          else if (to_last_hptw_req)
            state_0 <= 4'h7;
          else if (to_wait)
            state_0 <= 4'h5;
          else if (to_cache)
            state_0 <= 4'h9;
          else
            state_0 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_226)
        state_0 <= 4'h6;
      else if (_GEN_219)
        state_0 <= 4'hB;
      else if (_GEN_212)
        state_0 <= 4'h8;
      else if (_GEN_165)
        state_0 <= _state_0_T_10;
      else if (_GEN_124)
        state_0 <= 4'h5;
      else if (_GEN_118)
        state_0 <= _state_T_1;
      else if (_GEN_112)
        state_0 <= _state_T;
      else if (_GEN_106)
        state_0 <= 4'h2;
      else if (_GEN_84)
        state_0 <= 4'hA;
      else if (_GEN_66) begin
        if (_enq_state_T_2)
          state_0 <= 4'h0;
        else if (to_mem_out)
          state_0 <= 4'h6;
        else if (to_bitmap_req)
          state_0 <= 4'hA;
        else if (to_last_hptw_req)
          state_0 <= 4'h7;
        else if (to_wait)
          state_0 <= 4'h5;
        else if (to_cache)
          state_0 <= 4'h9;
        else
          state_0 <= _enq_state_normal_T;
      end
      if (flush | _GEN_264 & cache_ptr == 3'h1 | _GEN_263 & mem_ptr == 3'h1)
        state_1 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_242)
          state_1 <= 4'h6;
        else if (_GEN_240) begin
          if (_GEN_241)
            state_1 <= 4'h6;
          else if (|{need_to_waiting_vec_0_1,
                     need_to_waiting_vec_1_1,
                     need_to_waiting_vec_2_1,
                     need_to_waiting_vec_3_1,
                     need_to_waiting_vec_4_1,
                     need_to_waiting_vec_5_1})
            state_1 <= 4'h5;
          else
            state_1 <= 4'h3;
        end
        else if (_GEN_227)
          state_1 <= 4'h6;
        else if (_GEN_220)
          state_1 <= 4'hB;
        else if (_GEN_213)
          state_1 <= 4'h8;
        else if (_GEN_174)
          state_1 <= _state_1_T_10;
        else if (_GEN_140)
          state_1 <= 4'h5;
        else if (_GEN_119)
          state_1 <= _state_T_1;
        else if (_GEN_113)
          state_1 <= _state_T;
        else if (_GEN_107)
          state_1 <= 4'h2;
        else if (_GEN_85)
          state_1 <= 4'hA;
        else if (_GEN_68) begin
          if (_enq_state_T_2)
            state_1 <= 4'h0;
          else if (to_mem_out)
            state_1 <= 4'h6;
          else if (to_bitmap_req)
            state_1 <= 4'hA;
          else if (to_last_hptw_req)
            state_1 <= 4'h7;
          else if (to_wait)
            state_1 <= 4'h5;
          else if (to_cache)
            state_1 <= 4'h9;
          else
            state_1 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_227)
        state_1 <= 4'h6;
      else if (_GEN_220)
        state_1 <= 4'hB;
      else if (_GEN_213)
        state_1 <= 4'h8;
      else if (_GEN_174)
        state_1 <= _state_1_T_10;
      else if (_GEN_140)
        state_1 <= 4'h5;
      else if (_GEN_119)
        state_1 <= _state_T_1;
      else if (_GEN_113)
        state_1 <= _state_T;
      else if (_GEN_107)
        state_1 <= 4'h2;
      else if (_GEN_85)
        state_1 <= 4'hA;
      else if (_GEN_68) begin
        if (_enq_state_T_2)
          state_1 <= 4'h0;
        else if (to_mem_out)
          state_1 <= 4'h6;
        else if (to_bitmap_req)
          state_1 <= 4'hA;
        else if (to_last_hptw_req)
          state_1 <= 4'h7;
        else if (to_wait)
          state_1 <= 4'h5;
        else if (to_cache)
          state_1 <= 4'h9;
        else
          state_1 <= _enq_state_normal_T;
      end
      if (flush | _GEN_264 & cache_ptr == 3'h2 | _GEN_263 & mem_ptr == 3'h2)
        state_2 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_247)
          state_2 <= 4'h6;
        else if (_GEN_245) begin
          if (_GEN_246)
            state_2 <= 4'h6;
          else if (|{need_to_waiting_vec_0_2,
                     need_to_waiting_vec_1_2,
                     need_to_waiting_vec_2_2,
                     need_to_waiting_vec_3_2,
                     need_to_waiting_vec_4_2,
                     need_to_waiting_vec_5_2})
            state_2 <= 4'h5;
          else
            state_2 <= 4'h3;
        end
        else if (_GEN_228)
          state_2 <= 4'h6;
        else if (_GEN_221)
          state_2 <= 4'hB;
        else if (_GEN_214)
          state_2 <= 4'h8;
        else if (_GEN_183)
          state_2 <= _state_2_T_10;
        else if (_GEN_141)
          state_2 <= 4'h5;
        else if (_GEN_120)
          state_2 <= _state_T_1;
        else if (_GEN_114)
          state_2 <= _state_T;
        else if (_GEN_108)
          state_2 <= 4'h2;
        else if (_GEN_86)
          state_2 <= 4'hA;
        else if (_GEN_70) begin
          if (_enq_state_T_2)
            state_2 <= 4'h0;
          else if (to_mem_out)
            state_2 <= 4'h6;
          else if (to_bitmap_req)
            state_2 <= 4'hA;
          else if (to_last_hptw_req)
            state_2 <= 4'h7;
          else if (to_wait)
            state_2 <= 4'h5;
          else if (to_cache)
            state_2 <= 4'h9;
          else
            state_2 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_228)
        state_2 <= 4'h6;
      else if (_GEN_221)
        state_2 <= 4'hB;
      else if (_GEN_214)
        state_2 <= 4'h8;
      else if (_GEN_183)
        state_2 <= _state_2_T_10;
      else if (_GEN_141)
        state_2 <= 4'h5;
      else if (_GEN_120)
        state_2 <= _state_T_1;
      else if (_GEN_114)
        state_2 <= _state_T;
      else if (_GEN_108)
        state_2 <= 4'h2;
      else if (_GEN_86)
        state_2 <= 4'hA;
      else if (_GEN_70) begin
        if (_enq_state_T_2)
          state_2 <= 4'h0;
        else if (to_mem_out)
          state_2 <= 4'h6;
        else if (to_bitmap_req)
          state_2 <= 4'hA;
        else if (to_last_hptw_req)
          state_2 <= 4'h7;
        else if (to_wait)
          state_2 <= 4'h5;
        else if (to_cache)
          state_2 <= 4'h9;
        else
          state_2 <= _enq_state_normal_T;
      end
      if (flush | _GEN_264 & cache_ptr == 3'h3 | _GEN_263 & mem_ptr == 3'h3)
        state_3 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_252)
          state_3 <= 4'h6;
        else if (_GEN_250) begin
          if (_GEN_251)
            state_3 <= 4'h6;
          else if (|{need_to_waiting_vec_0_3,
                     need_to_waiting_vec_1_3,
                     need_to_waiting_vec_2_3,
                     need_to_waiting_vec_3_3,
                     need_to_waiting_vec_4_3,
                     need_to_waiting_vec_5_3})
            state_3 <= 4'h5;
          else
            state_3 <= 4'h3;
        end
        else if (_GEN_229)
          state_3 <= 4'h6;
        else if (_GEN_222)
          state_3 <= 4'hB;
        else if (_GEN_215)
          state_3 <= 4'h8;
        else if (_GEN_192)
          state_3 <= _state_3_T_10;
        else if (_GEN_142)
          state_3 <= 4'h5;
        else if (_GEN_121)
          state_3 <= _state_T_1;
        else if (_GEN_115)
          state_3 <= _state_T;
        else if (_GEN_109)
          state_3 <= 4'h2;
        else if (_GEN_87)
          state_3 <= 4'hA;
        else if (_GEN_72) begin
          if (_enq_state_T_2)
            state_3 <= 4'h0;
          else if (to_mem_out)
            state_3 <= 4'h6;
          else if (to_bitmap_req)
            state_3 <= 4'hA;
          else if (to_last_hptw_req)
            state_3 <= 4'h7;
          else if (to_wait)
            state_3 <= 4'h5;
          else if (to_cache)
            state_3 <= 4'h9;
          else
            state_3 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_229)
        state_3 <= 4'h6;
      else if (_GEN_222)
        state_3 <= 4'hB;
      else if (_GEN_215)
        state_3 <= 4'h8;
      else if (_GEN_192)
        state_3 <= _state_3_T_10;
      else if (_GEN_142)
        state_3 <= 4'h5;
      else if (_GEN_121)
        state_3 <= _state_T_1;
      else if (_GEN_115)
        state_3 <= _state_T;
      else if (_GEN_109)
        state_3 <= 4'h2;
      else if (_GEN_87)
        state_3 <= 4'hA;
      else if (_GEN_72) begin
        if (_enq_state_T_2)
          state_3 <= 4'h0;
        else if (to_mem_out)
          state_3 <= 4'h6;
        else if (to_bitmap_req)
          state_3 <= 4'hA;
        else if (to_last_hptw_req)
          state_3 <= 4'h7;
        else if (to_wait)
          state_3 <= 4'h5;
        else if (to_cache)
          state_3 <= 4'h9;
        else
          state_3 <= _enq_state_normal_T;
      end
      if (flush | _GEN_264 & cache_ptr == 3'h4 | _GEN_263 & mem_ptr == 3'h4)
        state_4 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_257)
          state_4 <= 4'h6;
        else if (_GEN_255) begin
          if (_GEN_256)
            state_4 <= 4'h6;
          else if (|{need_to_waiting_vec_0_4,
                     need_to_waiting_vec_1_4,
                     need_to_waiting_vec_2_4,
                     need_to_waiting_vec_3_4,
                     need_to_waiting_vec_4_4,
                     need_to_waiting_vec_5_4})
            state_4 <= 4'h5;
          else
            state_4 <= 4'h3;
        end
        else if (_GEN_230)
          state_4 <= 4'h6;
        else if (_GEN_223)
          state_4 <= 4'hB;
        else if (_GEN_216)
          state_4 <= 4'h8;
        else if (_GEN_201)
          state_4 <= _state_4_T_10;
        else if (_GEN_143)
          state_4 <= 4'h5;
        else if (_GEN_122)
          state_4 <= _state_T_1;
        else if (_GEN_116)
          state_4 <= _state_T;
        else if (_GEN_110)
          state_4 <= 4'h2;
        else if (_GEN_88)
          state_4 <= 4'hA;
        else if (_GEN_74) begin
          if (_enq_state_T_2)
            state_4 <= 4'h0;
          else if (to_mem_out)
            state_4 <= 4'h6;
          else if (to_bitmap_req)
            state_4 <= 4'hA;
          else if (to_last_hptw_req)
            state_4 <= 4'h7;
          else if (to_wait)
            state_4 <= 4'h5;
          else if (to_cache)
            state_4 <= 4'h9;
          else
            state_4 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_230)
        state_4 <= 4'h6;
      else if (_GEN_223)
        state_4 <= 4'hB;
      else if (_GEN_216)
        state_4 <= 4'h8;
      else if (_GEN_201)
        state_4 <= _state_4_T_10;
      else if (_GEN_143)
        state_4 <= 4'h5;
      else if (_GEN_122)
        state_4 <= _state_T_1;
      else if (_GEN_116)
        state_4 <= _state_T;
      else if (_GEN_110)
        state_4 <= 4'h2;
      else if (_GEN_88)
        state_4 <= 4'hA;
      else if (_GEN_74) begin
        if (_enq_state_T_2)
          state_4 <= 4'h0;
        else if (to_mem_out)
          state_4 <= 4'h6;
        else if (to_bitmap_req)
          state_4 <= 4'hA;
        else if (to_last_hptw_req)
          state_4 <= 4'h7;
        else if (to_wait)
          state_4 <= 4'h5;
        else if (to_cache)
          state_4 <= 4'h9;
        else
          state_4 <= _enq_state_normal_T;
      end
      if (flush | _GEN_264 & cache_ptr == 3'h5 | _GEN_263 & mem_ptr == 3'h5)
        state_5 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_262)
          state_5 <= 4'h6;
        else if (_GEN_260) begin
          if (_GEN_261)
            state_5 <= 4'h6;
          else if (|{need_to_waiting_vec_0_5,
                     need_to_waiting_vec_1_5,
                     need_to_waiting_vec_2_5,
                     need_to_waiting_vec_3_5,
                     need_to_waiting_vec_4_5,
                     need_to_waiting_vec_5_5})
            state_5 <= 4'h5;
          else
            state_5 <= 4'h3;
        end
        else if (_GEN_231)
          state_5 <= 4'h6;
        else if (_GEN_224)
          state_5 <= 4'hB;
        else if (_GEN_217)
          state_5 <= 4'h8;
        else if (_GEN_210)
          state_5 <= _state_5_T_10;
        else if (_GEN_144)
          state_5 <= 4'h5;
        else if (_GEN_123)
          state_5 <= _state_T_1;
        else if (_GEN_117)
          state_5 <= _state_T;
        else if (_GEN_111)
          state_5 <= 4'h2;
        else if (_GEN_89)
          state_5 <= 4'hA;
        else if (_GEN_76) begin
          if (_enq_state_T_2)
            state_5 <= 4'h0;
          else if (to_mem_out)
            state_5 <= 4'h6;
          else if (to_bitmap_req)
            state_5 <= 4'hA;
          else if (to_last_hptw_req)
            state_5 <= 4'h7;
          else if (to_wait)
            state_5 <= 4'h5;
          else if (to_cache)
            state_5 <= 4'h9;
          else
            state_5 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_231)
        state_5 <= 4'h6;
      else if (_GEN_224)
        state_5 <= 4'hB;
      else if (_GEN_217)
        state_5 <= 4'h8;
      else if (_GEN_210)
        state_5 <= _state_5_T_10;
      else if (_GEN_144)
        state_5 <= 4'h5;
      else if (_GEN_123)
        state_5 <= _state_T_1;
      else if (_GEN_117)
        state_5 <= _state_T;
      else if (_GEN_111)
        state_5 <= 4'h2;
      else if (_GEN_89)
        state_5 <= 4'hA;
      else if (_GEN_76) begin
        if (_enq_state_T_2)
          state_5 <= 4'h0;
        else if (to_mem_out)
          state_5 <= 4'h6;
        else if (to_bitmap_req)
          state_5 <= 4'hA;
        else if (to_last_hptw_req)
          state_5 <= 4'h7;
        else if (to_wait)
          state_5 <= 4'h5;
        else if (to_cache)
          state_5 <= 4'h9;
        else
          state_5 <= _enq_state_normal_T;
      end
      mem_resp_hit_0 <=
        ~mem_resp_hit_0
        & (_GEN_165 | ~_GEN_84 & (_GEN_66 ? _mem_resp_hit_T_1 : mem_resp_hit_0));
      mem_resp_hit_1 <=
        ~mem_resp_hit_1
        & (_GEN_174 | ~_GEN_85 & (_GEN_68 ? _mem_resp_hit_T_1 : mem_resp_hit_1));
      mem_resp_hit_2 <=
        ~mem_resp_hit_2
        & (_GEN_183 | ~_GEN_86 & (_GEN_70 ? _mem_resp_hit_T_1 : mem_resp_hit_2));
      mem_resp_hit_3 <=
        ~mem_resp_hit_3
        & (_GEN_192 | ~_GEN_87 & (_GEN_72 ? _mem_resp_hit_T_1 : mem_resp_hit_3));
      mem_resp_hit_4 <=
        ~mem_resp_hit_4
        & (_GEN_201 | ~_GEN_88 & (_GEN_74 ? _mem_resp_hit_T_1 : mem_resp_hit_4));
      mem_resp_hit_5 <=
        ~mem_resp_hit_5
        & (_GEN_210 | ~_GEN_89 & (_GEN_76 ? _mem_resp_hit_T_1 : mem_resp_hit_5));
      need_addr_check_last_REG <=
        (_enq_state_T_2 ? 4'h0 : enq_state_normal) == 4'h3 & perfEvents_0_2 & ~flush
        & ~io_in_bits_bitmapCheck_jmp_bitmap_check;
    end
  end // always @(posedge, posedge)
  wire [7:0][43:0] _GEN_265 =
    {{entries_0_ppn},
     {entries_0_ppn},
     {entries_5_ppn},
     {entries_4_ppn},
     {entries_3_ppn},
     {entries_2_ppn},
     {entries_1_ppn},
     {entries_0_ppn}};
  wire [38:0]      _gpaddr_T_3 =
    39'({_GEN_265[io_hptw_resp_bits_id][26:0], 12'h0}
        + {27'h0, _GEN_15[io_hptw_resp_bits_id][8:0], 3'h0});
  wire [3:0][37:0] _GEN_266 =
    {{{io_hptw_resp_bits_h_resp_entry_ppn[37:27], _gpaddr_T_3[38:12]}},
     {{io_hptw_resp_bits_h_resp_entry_ppn[37:18], _gpaddr_T_3[29:12]}},
     {{io_hptw_resp_bits_h_resp_entry_ppn[37:9], _gpaddr_T_3[20:12]}},
     {io_hptw_resp_bits_h_resp_entry_n
        ? {io_hptw_resp_bits_h_resp_entry_ppn[37:4], _gpaddr_T_3[15:12]}
        : io_hptw_resp_bits_h_resp_entry_ppn}};
  always @(posedge clock) begin
    enq_ptr_reg <= enq_ptr;
    hptw_resp_ptr_reg <= io_hptw_resp_bits_id;
    hptw_need_addr_check_REG <=
      (is_hptw_resp_0 | is_hptw_resp_1 | is_hptw_resp_2 | is_hptw_resp_3 | is_hptw_resp_4
       | is_hptw_resp_5) & io_hptw_resp_valid & ~flush;
    if (io_hptw_resp_valid)
      hpaddr <= {_GEN_266[io_hptw_resp_bits_h_resp_entry_level], _gpaddr_T_3[11:0]};
    if (perfEvents_0_2)
      addr <= {io_in_bits_ppn[35:0], io_in_bits_req_info_vpn[8:0], 3'h0};
    if (mem_resp_hit_0)
      way_info_0_r <= io_l0_way_info;
    if (mem_resp_hit_1)
      way_info_1_r <= io_l0_way_info;
    if (mem_resp_hit_2)
      way_info_2_r <= io_l0_way_info;
    if (mem_resp_hit_3)
      way_info_3_r <= io_l0_way_info;
    if (mem_resp_hit_4)
      way_info_4_r <= io_l0_way_info;
    if (mem_resp_hit_5)
      way_info_5_r <= io_l0_way_info;
    mem_refill_id <= io_mem_resp_bits_id;
    io_perf_0_value_REG <= perfEvents_0_2;
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <= io_in_valid & ~_full_T_4;
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
    io_perf_2_value_REG <= io_mem_req_ready & io_mem_req_valid_0;
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;
    io_perf_3_value_REG <=
      3'({1'h0,
          2'({1'h0, is_waiting_0} + 2'({1'h0, is_waiting_1} + {1'h0, is_waiting_2}))}
         + {1'h0,
            2'({1'h0, is_waiting_3} + 2'({1'h0, is_waiting_4} + {1'h0, is_waiting_5}))});
    io_perf_3_value_REG_1 <= io_perf_3_value_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:144];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [7:0] i = 8'h0; i < 8'h91; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        entries_0_req_info_vpn = {_RANDOM[8'h0], _RANDOM[8'h1][5:0]};
        entries_0_req_info_s2xlate = _RANDOM[8'h1][7:6];
        entries_0_req_info_source = _RANDOM[8'h1][9:8];
        entries_0_ppn = {_RANDOM[8'h1][31:10], _RANDOM[8'h2][21:0]};
        entries_0_wait_id = _RANDOM[8'h2][24:22];
        entries_0_af = _RANDOM[8'h2][25];
        entries_0_hptw_resp_entry_tag = {_RANDOM[8'h2][31:26], _RANDOM[8'h3]};
        entries_0_hptw_resp_entry_vmid = _RANDOM[8'h4][29:16];
        entries_0_hptw_resp_entry_n = _RANDOM[8'h4][30];
        entries_0_hptw_resp_entry_pbmt = {_RANDOM[8'h4][31], _RANDOM[8'h5][0]};
        entries_0_hptw_resp_entry_ppn = {_RANDOM[8'h5][31:1], _RANDOM[8'h6][6:0]};
        entries_0_hptw_resp_entry_perm_d = _RANDOM[8'h6][7];
        entries_0_hptw_resp_entry_perm_a = _RANDOM[8'h6][8];
        entries_0_hptw_resp_entry_perm_g = _RANDOM[8'h6][9];
        entries_0_hptw_resp_entry_perm_u = _RANDOM[8'h6][10];
        entries_0_hptw_resp_entry_perm_x = _RANDOM[8'h6][11];
        entries_0_hptw_resp_entry_perm_w = _RANDOM[8'h6][12];
        entries_0_hptw_resp_entry_perm_r = _RANDOM[8'h6][13];
        entries_0_hptw_resp_entry_level = _RANDOM[8'h6][15:14];
        entries_0_hptw_resp_gpf = _RANDOM[8'h6][18];
        entries_0_hptw_resp_gaf = _RANDOM[8'h6][19];
        entries_0_first_s2xlate_fault = _RANDOM[8'h6][20];
        entries_0_cf = _RANDOM[8'h6][21];
        entries_0_from_l0 = _RANDOM[8'h6][22];
        entries_0_way_info = _RANDOM[8'h6][26:23];
        entries_0_jmp_bitmap_check = _RANDOM[8'h6][27];
        entries_0_n = _RANDOM[8'h6][28];
        entries_0_ptes_0 = {_RANDOM[8'h6][31:29], _RANDOM[8'h7], _RANDOM[8'h8][28:0]};
        entries_0_ptes_1 = {_RANDOM[8'h8][31:29], _RANDOM[8'h9], _RANDOM[8'hA][28:0]};
        entries_0_ptes_2 = {_RANDOM[8'hA][31:29], _RANDOM[8'hB], _RANDOM[8'hC][28:0]};
        entries_0_ptes_3 = {_RANDOM[8'hC][31:29], _RANDOM[8'hD], _RANDOM[8'hE][28:0]};
        entries_0_ptes_4 = {_RANDOM[8'hE][31:29], _RANDOM[8'hF], _RANDOM[8'h10][28:0]};
        entries_0_ptes_5 = {_RANDOM[8'h10][31:29], _RANDOM[8'h11], _RANDOM[8'h12][28:0]};
        entries_0_ptes_6 = {_RANDOM[8'h12][31:29], _RANDOM[8'h13], _RANDOM[8'h14][28:0]};
        entries_0_ptes_7 = {_RANDOM[8'h14][31:29], _RANDOM[8'h15], _RANDOM[8'h16][28:0]};
        entries_0_cfs_0 = _RANDOM[8'h16][29];
        entries_0_cfs_1 = _RANDOM[8'h16][30];
        entries_0_cfs_2 = _RANDOM[8'h16][31];
        entries_0_cfs_3 = _RANDOM[8'h17][0];
        entries_0_cfs_4 = _RANDOM[8'h17][1];
        entries_0_cfs_5 = _RANDOM[8'h17][2];
        entries_0_cfs_6 = _RANDOM[8'h17][3];
        entries_0_cfs_7 = _RANDOM[8'h17][4];
        entries_1_req_info_vpn = {_RANDOM[8'h17][31:5], _RANDOM[8'h18][10:0]};
        entries_1_req_info_s2xlate = _RANDOM[8'h18][12:11];
        entries_1_req_info_source = _RANDOM[8'h18][14:13];
        entries_1_ppn = {_RANDOM[8'h18][31:15], _RANDOM[8'h19][26:0]};
        entries_1_wait_id = _RANDOM[8'h19][29:27];
        entries_1_af = _RANDOM[8'h19][30];
        entries_1_hptw_resp_entry_tag =
          {_RANDOM[8'h19][31], _RANDOM[8'h1A], _RANDOM[8'h1B][4:0]};
        entries_1_hptw_resp_entry_vmid = {_RANDOM[8'h1B][31:21], _RANDOM[8'h1C][2:0]};
        entries_1_hptw_resp_entry_n = _RANDOM[8'h1C][3];
        entries_1_hptw_resp_entry_pbmt = _RANDOM[8'h1C][5:4];
        entries_1_hptw_resp_entry_ppn = {_RANDOM[8'h1C][31:6], _RANDOM[8'h1D][11:0]};
        entries_1_hptw_resp_entry_perm_d = _RANDOM[8'h1D][12];
        entries_1_hptw_resp_entry_perm_a = _RANDOM[8'h1D][13];
        entries_1_hptw_resp_entry_perm_g = _RANDOM[8'h1D][14];
        entries_1_hptw_resp_entry_perm_u = _RANDOM[8'h1D][15];
        entries_1_hptw_resp_entry_perm_x = _RANDOM[8'h1D][16];
        entries_1_hptw_resp_entry_perm_w = _RANDOM[8'h1D][17];
        entries_1_hptw_resp_entry_perm_r = _RANDOM[8'h1D][18];
        entries_1_hptw_resp_entry_level = _RANDOM[8'h1D][20:19];
        entries_1_hptw_resp_gpf = _RANDOM[8'h1D][23];
        entries_1_hptw_resp_gaf = _RANDOM[8'h1D][24];
        entries_1_first_s2xlate_fault = _RANDOM[8'h1D][25];
        entries_1_cf = _RANDOM[8'h1D][26];
        entries_1_from_l0 = _RANDOM[8'h1D][27];
        entries_1_way_info = _RANDOM[8'h1D][31:28];
        entries_1_jmp_bitmap_check = _RANDOM[8'h1E][0];
        entries_1_n = _RANDOM[8'h1E][1];
        entries_1_ptes_0 = {_RANDOM[8'h1E][31:2], _RANDOM[8'h1F], _RANDOM[8'h20][1:0]};
        entries_1_ptes_1 = {_RANDOM[8'h20][31:2], _RANDOM[8'h21], _RANDOM[8'h22][1:0]};
        entries_1_ptes_2 = {_RANDOM[8'h22][31:2], _RANDOM[8'h23], _RANDOM[8'h24][1:0]};
        entries_1_ptes_3 = {_RANDOM[8'h24][31:2], _RANDOM[8'h25], _RANDOM[8'h26][1:0]};
        entries_1_ptes_4 = {_RANDOM[8'h26][31:2], _RANDOM[8'h27], _RANDOM[8'h28][1:0]};
        entries_1_ptes_5 = {_RANDOM[8'h28][31:2], _RANDOM[8'h29], _RANDOM[8'h2A][1:0]};
        entries_1_ptes_6 = {_RANDOM[8'h2A][31:2], _RANDOM[8'h2B], _RANDOM[8'h2C][1:0]};
        entries_1_ptes_7 = {_RANDOM[8'h2C][31:2], _RANDOM[8'h2D], _RANDOM[8'h2E][1:0]};
        entries_1_cfs_0 = _RANDOM[8'h2E][2];
        entries_1_cfs_1 = _RANDOM[8'h2E][3];
        entries_1_cfs_2 = _RANDOM[8'h2E][4];
        entries_1_cfs_3 = _RANDOM[8'h2E][5];
        entries_1_cfs_4 = _RANDOM[8'h2E][6];
        entries_1_cfs_5 = _RANDOM[8'h2E][7];
        entries_1_cfs_6 = _RANDOM[8'h2E][8];
        entries_1_cfs_7 = _RANDOM[8'h2E][9];
        entries_2_req_info_vpn = {_RANDOM[8'h2E][31:10], _RANDOM[8'h2F][15:0]};
        entries_2_req_info_s2xlate = _RANDOM[8'h2F][17:16];
        entries_2_req_info_source = _RANDOM[8'h2F][19:18];
        entries_2_ppn = {_RANDOM[8'h2F][31:20], _RANDOM[8'h30]};
        entries_2_wait_id = _RANDOM[8'h31][2:0];
        entries_2_af = _RANDOM[8'h31][3];
        entries_2_hptw_resp_entry_tag = {_RANDOM[8'h31][31:4], _RANDOM[8'h32][9:0]};
        entries_2_hptw_resp_entry_vmid = {_RANDOM[8'h32][31:26], _RANDOM[8'h33][7:0]};
        entries_2_hptw_resp_entry_n = _RANDOM[8'h33][8];
        entries_2_hptw_resp_entry_pbmt = _RANDOM[8'h33][10:9];
        entries_2_hptw_resp_entry_ppn = {_RANDOM[8'h33][31:11], _RANDOM[8'h34][16:0]};
        entries_2_hptw_resp_entry_perm_d = _RANDOM[8'h34][17];
        entries_2_hptw_resp_entry_perm_a = _RANDOM[8'h34][18];
        entries_2_hptw_resp_entry_perm_g = _RANDOM[8'h34][19];
        entries_2_hptw_resp_entry_perm_u = _RANDOM[8'h34][20];
        entries_2_hptw_resp_entry_perm_x = _RANDOM[8'h34][21];
        entries_2_hptw_resp_entry_perm_w = _RANDOM[8'h34][22];
        entries_2_hptw_resp_entry_perm_r = _RANDOM[8'h34][23];
        entries_2_hptw_resp_entry_level = _RANDOM[8'h34][25:24];
        entries_2_hptw_resp_gpf = _RANDOM[8'h34][28];
        entries_2_hptw_resp_gaf = _RANDOM[8'h34][29];
        entries_2_first_s2xlate_fault = _RANDOM[8'h34][30];
        entries_2_cf = _RANDOM[8'h34][31];
        entries_2_from_l0 = _RANDOM[8'h35][0];
        entries_2_way_info = _RANDOM[8'h35][4:1];
        entries_2_jmp_bitmap_check = _RANDOM[8'h35][5];
        entries_2_n = _RANDOM[8'h35][6];
        entries_2_ptes_0 = {_RANDOM[8'h35][31:7], _RANDOM[8'h36], _RANDOM[8'h37][6:0]};
        entries_2_ptes_1 = {_RANDOM[8'h37][31:7], _RANDOM[8'h38], _RANDOM[8'h39][6:0]};
        entries_2_ptes_2 = {_RANDOM[8'h39][31:7], _RANDOM[8'h3A], _RANDOM[8'h3B][6:0]};
        entries_2_ptes_3 = {_RANDOM[8'h3B][31:7], _RANDOM[8'h3C], _RANDOM[8'h3D][6:0]};
        entries_2_ptes_4 = {_RANDOM[8'h3D][31:7], _RANDOM[8'h3E], _RANDOM[8'h3F][6:0]};
        entries_2_ptes_5 = {_RANDOM[8'h3F][31:7], _RANDOM[8'h40], _RANDOM[8'h41][6:0]};
        entries_2_ptes_6 = {_RANDOM[8'h41][31:7], _RANDOM[8'h42], _RANDOM[8'h43][6:0]};
        entries_2_ptes_7 = {_RANDOM[8'h43][31:7], _RANDOM[8'h44], _RANDOM[8'h45][6:0]};
        entries_2_cfs_0 = _RANDOM[8'h45][7];
        entries_2_cfs_1 = _RANDOM[8'h45][8];
        entries_2_cfs_2 = _RANDOM[8'h45][9];
        entries_2_cfs_3 = _RANDOM[8'h45][10];
        entries_2_cfs_4 = _RANDOM[8'h45][11];
        entries_2_cfs_5 = _RANDOM[8'h45][12];
        entries_2_cfs_6 = _RANDOM[8'h45][13];
        entries_2_cfs_7 = _RANDOM[8'h45][14];
        entries_3_req_info_vpn = {_RANDOM[8'h45][31:15], _RANDOM[8'h46][20:0]};
        entries_3_req_info_s2xlate = _RANDOM[8'h46][22:21];
        entries_3_req_info_source = _RANDOM[8'h46][24:23];
        entries_3_ppn = {_RANDOM[8'h46][31:25], _RANDOM[8'h47], _RANDOM[8'h48][4:0]};
        entries_3_wait_id = _RANDOM[8'h48][7:5];
        entries_3_af = _RANDOM[8'h48][8];
        entries_3_hptw_resp_entry_tag = {_RANDOM[8'h48][31:9], _RANDOM[8'h49][14:0]};
        entries_3_hptw_resp_entry_vmid = {_RANDOM[8'h49][31], _RANDOM[8'h4A][12:0]};
        entries_3_hptw_resp_entry_n = _RANDOM[8'h4A][13];
        entries_3_hptw_resp_entry_pbmt = _RANDOM[8'h4A][15:14];
        entries_3_hptw_resp_entry_ppn = {_RANDOM[8'h4A][31:16], _RANDOM[8'h4B][21:0]};
        entries_3_hptw_resp_entry_perm_d = _RANDOM[8'h4B][22];
        entries_3_hptw_resp_entry_perm_a = _RANDOM[8'h4B][23];
        entries_3_hptw_resp_entry_perm_g = _RANDOM[8'h4B][24];
        entries_3_hptw_resp_entry_perm_u = _RANDOM[8'h4B][25];
        entries_3_hptw_resp_entry_perm_x = _RANDOM[8'h4B][26];
        entries_3_hptw_resp_entry_perm_w = _RANDOM[8'h4B][27];
        entries_3_hptw_resp_entry_perm_r = _RANDOM[8'h4B][28];
        entries_3_hptw_resp_entry_level = _RANDOM[8'h4B][30:29];
        entries_3_hptw_resp_gpf = _RANDOM[8'h4C][1];
        entries_3_hptw_resp_gaf = _RANDOM[8'h4C][2];
        entries_3_first_s2xlate_fault = _RANDOM[8'h4C][3];
        entries_3_cf = _RANDOM[8'h4C][4];
        entries_3_from_l0 = _RANDOM[8'h4C][5];
        entries_3_way_info = _RANDOM[8'h4C][9:6];
        entries_3_jmp_bitmap_check = _RANDOM[8'h4C][10];
        entries_3_n = _RANDOM[8'h4C][11];
        entries_3_ptes_0 = {_RANDOM[8'h4C][31:12], _RANDOM[8'h4D], _RANDOM[8'h4E][11:0]};
        entries_3_ptes_1 = {_RANDOM[8'h4E][31:12], _RANDOM[8'h4F], _RANDOM[8'h50][11:0]};
        entries_3_ptes_2 = {_RANDOM[8'h50][31:12], _RANDOM[8'h51], _RANDOM[8'h52][11:0]};
        entries_3_ptes_3 = {_RANDOM[8'h52][31:12], _RANDOM[8'h53], _RANDOM[8'h54][11:0]};
        entries_3_ptes_4 = {_RANDOM[8'h54][31:12], _RANDOM[8'h55], _RANDOM[8'h56][11:0]};
        entries_3_ptes_5 = {_RANDOM[8'h56][31:12], _RANDOM[8'h57], _RANDOM[8'h58][11:0]};
        entries_3_ptes_6 = {_RANDOM[8'h58][31:12], _RANDOM[8'h59], _RANDOM[8'h5A][11:0]};
        entries_3_ptes_7 = {_RANDOM[8'h5A][31:12], _RANDOM[8'h5B], _RANDOM[8'h5C][11:0]};
        entries_3_cfs_0 = _RANDOM[8'h5C][12];
        entries_3_cfs_1 = _RANDOM[8'h5C][13];
        entries_3_cfs_2 = _RANDOM[8'h5C][14];
        entries_3_cfs_3 = _RANDOM[8'h5C][15];
        entries_3_cfs_4 = _RANDOM[8'h5C][16];
        entries_3_cfs_5 = _RANDOM[8'h5C][17];
        entries_3_cfs_6 = _RANDOM[8'h5C][18];
        entries_3_cfs_7 = _RANDOM[8'h5C][19];
        entries_4_req_info_vpn = {_RANDOM[8'h5C][31:20], _RANDOM[8'h5D][25:0]};
        entries_4_req_info_s2xlate = _RANDOM[8'h5D][27:26];
        entries_4_req_info_source = _RANDOM[8'h5D][29:28];
        entries_4_ppn = {_RANDOM[8'h5D][31:30], _RANDOM[8'h5E], _RANDOM[8'h5F][9:0]};
        entries_4_wait_id = _RANDOM[8'h5F][12:10];
        entries_4_af = _RANDOM[8'h5F][13];
        entries_4_hptw_resp_entry_tag = {_RANDOM[8'h5F][31:14], _RANDOM[8'h60][19:0]};
        entries_4_hptw_resp_entry_vmid = _RANDOM[8'h61][17:4];
        entries_4_hptw_resp_entry_n = _RANDOM[8'h61][18];
        entries_4_hptw_resp_entry_pbmt = _RANDOM[8'h61][20:19];
        entries_4_hptw_resp_entry_ppn = {_RANDOM[8'h61][31:21], _RANDOM[8'h62][26:0]};
        entries_4_hptw_resp_entry_perm_d = _RANDOM[8'h62][27];
        entries_4_hptw_resp_entry_perm_a = _RANDOM[8'h62][28];
        entries_4_hptw_resp_entry_perm_g = _RANDOM[8'h62][29];
        entries_4_hptw_resp_entry_perm_u = _RANDOM[8'h62][30];
        entries_4_hptw_resp_entry_perm_x = _RANDOM[8'h62][31];
        entries_4_hptw_resp_entry_perm_w = _RANDOM[8'h63][0];
        entries_4_hptw_resp_entry_perm_r = _RANDOM[8'h63][1];
        entries_4_hptw_resp_entry_level = _RANDOM[8'h63][3:2];
        entries_4_hptw_resp_gpf = _RANDOM[8'h63][6];
        entries_4_hptw_resp_gaf = _RANDOM[8'h63][7];
        entries_4_first_s2xlate_fault = _RANDOM[8'h63][8];
        entries_4_cf = _RANDOM[8'h63][9];
        entries_4_from_l0 = _RANDOM[8'h63][10];
        entries_4_way_info = _RANDOM[8'h63][14:11];
        entries_4_jmp_bitmap_check = _RANDOM[8'h63][15];
        entries_4_n = _RANDOM[8'h63][16];
        entries_4_ptes_0 = {_RANDOM[8'h63][31:17], _RANDOM[8'h64], _RANDOM[8'h65][16:0]};
        entries_4_ptes_1 = {_RANDOM[8'h65][31:17], _RANDOM[8'h66], _RANDOM[8'h67][16:0]};
        entries_4_ptes_2 = {_RANDOM[8'h67][31:17], _RANDOM[8'h68], _RANDOM[8'h69][16:0]};
        entries_4_ptes_3 = {_RANDOM[8'h69][31:17], _RANDOM[8'h6A], _RANDOM[8'h6B][16:0]};
        entries_4_ptes_4 = {_RANDOM[8'h6B][31:17], _RANDOM[8'h6C], _RANDOM[8'h6D][16:0]};
        entries_4_ptes_5 = {_RANDOM[8'h6D][31:17], _RANDOM[8'h6E], _RANDOM[8'h6F][16:0]};
        entries_4_ptes_6 = {_RANDOM[8'h6F][31:17], _RANDOM[8'h70], _RANDOM[8'h71][16:0]};
        entries_4_ptes_7 = {_RANDOM[8'h71][31:17], _RANDOM[8'h72], _RANDOM[8'h73][16:0]};
        entries_4_cfs_0 = _RANDOM[8'h73][17];
        entries_4_cfs_1 = _RANDOM[8'h73][18];
        entries_4_cfs_2 = _RANDOM[8'h73][19];
        entries_4_cfs_3 = _RANDOM[8'h73][20];
        entries_4_cfs_4 = _RANDOM[8'h73][21];
        entries_4_cfs_5 = _RANDOM[8'h73][22];
        entries_4_cfs_6 = _RANDOM[8'h73][23];
        entries_4_cfs_7 = _RANDOM[8'h73][24];
        entries_5_req_info_vpn = {_RANDOM[8'h73][31:25], _RANDOM[8'h74][30:0]};
        entries_5_req_info_s2xlate = {_RANDOM[8'h74][31], _RANDOM[8'h75][0]};
        entries_5_req_info_source = _RANDOM[8'h75][2:1];
        entries_5_ppn = {_RANDOM[8'h75][31:3], _RANDOM[8'h76][14:0]};
        entries_5_wait_id = _RANDOM[8'h76][17:15];
        entries_5_af = _RANDOM[8'h76][18];
        entries_5_hptw_resp_entry_tag = {_RANDOM[8'h76][31:19], _RANDOM[8'h77][24:0]};
        entries_5_hptw_resp_entry_vmid = _RANDOM[8'h78][22:9];
        entries_5_hptw_resp_entry_n = _RANDOM[8'h78][23];
        entries_5_hptw_resp_entry_pbmt = _RANDOM[8'h78][25:24];
        entries_5_hptw_resp_entry_ppn = {_RANDOM[8'h78][31:26], _RANDOM[8'h79]};
        entries_5_hptw_resp_entry_perm_d = _RANDOM[8'h7A][0];
        entries_5_hptw_resp_entry_perm_a = _RANDOM[8'h7A][1];
        entries_5_hptw_resp_entry_perm_g = _RANDOM[8'h7A][2];
        entries_5_hptw_resp_entry_perm_u = _RANDOM[8'h7A][3];
        entries_5_hptw_resp_entry_perm_x = _RANDOM[8'h7A][4];
        entries_5_hptw_resp_entry_perm_w = _RANDOM[8'h7A][5];
        entries_5_hptw_resp_entry_perm_r = _RANDOM[8'h7A][6];
        entries_5_hptw_resp_entry_level = _RANDOM[8'h7A][8:7];
        entries_5_hptw_resp_gpf = _RANDOM[8'h7A][11];
        entries_5_hptw_resp_gaf = _RANDOM[8'h7A][12];
        entries_5_first_s2xlate_fault = _RANDOM[8'h7A][13];
        entries_5_cf = _RANDOM[8'h7A][14];
        entries_5_from_l0 = _RANDOM[8'h7A][15];
        entries_5_way_info = _RANDOM[8'h7A][19:16];
        entries_5_jmp_bitmap_check = _RANDOM[8'h7A][20];
        entries_5_n = _RANDOM[8'h7A][21];
        entries_5_ptes_0 = {_RANDOM[8'h7A][31:22], _RANDOM[8'h7B], _RANDOM[8'h7C][21:0]};
        entries_5_ptes_1 = {_RANDOM[8'h7C][31:22], _RANDOM[8'h7D], _RANDOM[8'h7E][21:0]};
        entries_5_ptes_2 = {_RANDOM[8'h7E][31:22], _RANDOM[8'h7F], _RANDOM[8'h80][21:0]};
        entries_5_ptes_3 = {_RANDOM[8'h80][31:22], _RANDOM[8'h81], _RANDOM[8'h82][21:0]};
        entries_5_ptes_4 = {_RANDOM[8'h82][31:22], _RANDOM[8'h83], _RANDOM[8'h84][21:0]};
        entries_5_ptes_5 = {_RANDOM[8'h84][31:22], _RANDOM[8'h85], _RANDOM[8'h86][21:0]};
        entries_5_ptes_6 = {_RANDOM[8'h86][31:22], _RANDOM[8'h87], _RANDOM[8'h88][21:0]};
        entries_5_ptes_7 = {_RANDOM[8'h88][31:22], _RANDOM[8'h89], _RANDOM[8'h8A][21:0]};
        entries_5_cfs_0 = _RANDOM[8'h8A][22];
        entries_5_cfs_1 = _RANDOM[8'h8A][23];
        entries_5_cfs_2 = _RANDOM[8'h8A][24];
        entries_5_cfs_3 = _RANDOM[8'h8A][25];
        entries_5_cfs_4 = _RANDOM[8'h8A][26];
        entries_5_cfs_5 = _RANDOM[8'h8A][27];
        entries_5_cfs_6 = _RANDOM[8'h8A][28];
        entries_5_cfs_7 = _RANDOM[8'h8A][29];
        state_0 = {_RANDOM[8'h8A][31:30], _RANDOM[8'h8B][1:0]};
        state_1 = _RANDOM[8'h8B][5:2];
        state_2 = _RANDOM[8'h8B][9:6];
        state_3 = _RANDOM[8'h8B][13:10];
        state_4 = _RANDOM[8'h8B][17:14];
        state_5 = _RANDOM[8'h8B][21:18];
        mem_resp_hit_0 = _RANDOM[8'h8B][23];
        mem_resp_hit_1 = _RANDOM[8'h8B][24];
        mem_resp_hit_2 = _RANDOM[8'h8B][25];
        mem_resp_hit_3 = _RANDOM[8'h8B][26];
        mem_resp_hit_4 = _RANDOM[8'h8B][27];
        mem_resp_hit_5 = _RANDOM[8'h8B][28];
        enq_ptr_reg = _RANDOM[8'h8B][31:29];
        need_addr_check_last_REG = _RANDOM[8'h8C][0];
        hptw_resp_ptr_reg = _RANDOM[8'h8C][3:1];
        hptw_need_addr_check_REG = _RANDOM[8'h8C][4];
        hpaddr = {_RANDOM[8'h8C][31:5], _RANDOM[8'h8D][22:0]};
        addr = {_RANDOM[8'h8D][31:23], _RANDOM[8'h8E], _RANDOM[8'h8F][6:0]};
        way_info_0_r = _RANDOM[8'h8F][10:7];
        way_info_1_r = _RANDOM[8'h8F][14:11];
        way_info_2_r = _RANDOM[8'h8F][18:15];
        way_info_3_r = _RANDOM[8'h8F][22:19];
        way_info_4_r = _RANDOM[8'h8F][26:23];
        way_info_5_r = _RANDOM[8'h8F][30:27];
        mem_refill_id = {_RANDOM[8'h8F][31], _RANDOM[8'h90][1:0]};
        io_perf_0_value_REG = _RANDOM[8'h90][2];
        io_perf_0_value_REG_1 = _RANDOM[8'h90][3];
        io_perf_1_value_REG = _RANDOM[8'h90][4];
        io_perf_1_value_REG_1 = _RANDOM[8'h90][5];
        io_perf_2_value_REG = _RANDOM[8'h90][6];
        io_perf_2_value_REG_1 = _RANDOM[8'h90][7];
        io_perf_3_value_REG = _RANDOM[8'h90][10:8];
        io_perf_3_value_REG_1 = _RANDOM[8'h90][13:11];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        entries_0_req_info_vpn = 38'h0;
        entries_0_req_info_s2xlate = 2'h0;
        entries_0_req_info_source = 2'h0;
        entries_0_ppn = 44'h0;
        entries_0_wait_id = 3'h0;
        entries_0_af = 1'h0;
        entries_0_hptw_resp_entry_tag = 38'h0;
        entries_0_hptw_resp_entry_vmid = 14'h0;
        entries_0_hptw_resp_entry_n = 1'h0;
        entries_0_hptw_resp_entry_pbmt = 2'h0;
        entries_0_hptw_resp_entry_ppn = 38'h0;
        entries_0_hptw_resp_entry_perm_d = 1'h0;
        entries_0_hptw_resp_entry_perm_a = 1'h0;
        entries_0_hptw_resp_entry_perm_g = 1'h0;
        entries_0_hptw_resp_entry_perm_u = 1'h0;
        entries_0_hptw_resp_entry_perm_x = 1'h0;
        entries_0_hptw_resp_entry_perm_w = 1'h0;
        entries_0_hptw_resp_entry_perm_r = 1'h0;
        entries_0_hptw_resp_entry_level = 2'h0;
        entries_0_hptw_resp_gpf = 1'h0;
        entries_0_hptw_resp_gaf = 1'h0;
        entries_0_first_s2xlate_fault = 1'h0;
        entries_0_cf = 1'h0;
        entries_0_from_l0 = 1'h0;
        entries_0_way_info = 4'h0;
        entries_0_jmp_bitmap_check = 1'h0;
        entries_0_n = 1'h0;
        entries_0_ptes_0 = 64'h0;
        entries_0_ptes_1 = 64'h0;
        entries_0_ptes_2 = 64'h0;
        entries_0_ptes_3 = 64'h0;
        entries_0_ptes_4 = 64'h0;
        entries_0_ptes_5 = 64'h0;
        entries_0_ptes_6 = 64'h0;
        entries_0_ptes_7 = 64'h0;
        entries_0_cfs_0 = 1'h0;
        entries_0_cfs_1 = 1'h0;
        entries_0_cfs_2 = 1'h0;
        entries_0_cfs_3 = 1'h0;
        entries_0_cfs_4 = 1'h0;
        entries_0_cfs_5 = 1'h0;
        entries_0_cfs_6 = 1'h0;
        entries_0_cfs_7 = 1'h0;
        entries_1_req_info_vpn = 38'h0;
        entries_1_req_info_s2xlate = 2'h0;
        entries_1_req_info_source = 2'h0;
        entries_1_ppn = 44'h0;
        entries_1_wait_id = 3'h0;
        entries_1_af = 1'h0;
        entries_1_hptw_resp_entry_tag = 38'h0;
        entries_1_hptw_resp_entry_vmid = 14'h0;
        entries_1_hptw_resp_entry_n = 1'h0;
        entries_1_hptw_resp_entry_pbmt = 2'h0;
        entries_1_hptw_resp_entry_ppn = 38'h0;
        entries_1_hptw_resp_entry_perm_d = 1'h0;
        entries_1_hptw_resp_entry_perm_a = 1'h0;
        entries_1_hptw_resp_entry_perm_g = 1'h0;
        entries_1_hptw_resp_entry_perm_u = 1'h0;
        entries_1_hptw_resp_entry_perm_x = 1'h0;
        entries_1_hptw_resp_entry_perm_w = 1'h0;
        entries_1_hptw_resp_entry_perm_r = 1'h0;
        entries_1_hptw_resp_entry_level = 2'h0;
        entries_1_hptw_resp_gpf = 1'h0;
        entries_1_hptw_resp_gaf = 1'h0;
        entries_1_first_s2xlate_fault = 1'h0;
        entries_1_cf = 1'h0;
        entries_1_from_l0 = 1'h0;
        entries_1_way_info = 4'h0;
        entries_1_jmp_bitmap_check = 1'h0;
        entries_1_n = 1'h0;
        entries_1_ptes_0 = 64'h0;
        entries_1_ptes_1 = 64'h0;
        entries_1_ptes_2 = 64'h0;
        entries_1_ptes_3 = 64'h0;
        entries_1_ptes_4 = 64'h0;
        entries_1_ptes_5 = 64'h0;
        entries_1_ptes_6 = 64'h0;
        entries_1_ptes_7 = 64'h0;
        entries_1_cfs_0 = 1'h0;
        entries_1_cfs_1 = 1'h0;
        entries_1_cfs_2 = 1'h0;
        entries_1_cfs_3 = 1'h0;
        entries_1_cfs_4 = 1'h0;
        entries_1_cfs_5 = 1'h0;
        entries_1_cfs_6 = 1'h0;
        entries_1_cfs_7 = 1'h0;
        entries_2_req_info_vpn = 38'h0;
        entries_2_req_info_s2xlate = 2'h0;
        entries_2_req_info_source = 2'h0;
        entries_2_ppn = 44'h0;
        entries_2_wait_id = 3'h0;
        entries_2_af = 1'h0;
        entries_2_hptw_resp_entry_tag = 38'h0;
        entries_2_hptw_resp_entry_vmid = 14'h0;
        entries_2_hptw_resp_entry_n = 1'h0;
        entries_2_hptw_resp_entry_pbmt = 2'h0;
        entries_2_hptw_resp_entry_ppn = 38'h0;
        entries_2_hptw_resp_entry_perm_d = 1'h0;
        entries_2_hptw_resp_entry_perm_a = 1'h0;
        entries_2_hptw_resp_entry_perm_g = 1'h0;
        entries_2_hptw_resp_entry_perm_u = 1'h0;
        entries_2_hptw_resp_entry_perm_x = 1'h0;
        entries_2_hptw_resp_entry_perm_w = 1'h0;
        entries_2_hptw_resp_entry_perm_r = 1'h0;
        entries_2_hptw_resp_entry_level = 2'h0;
        entries_2_hptw_resp_gpf = 1'h0;
        entries_2_hptw_resp_gaf = 1'h0;
        entries_2_first_s2xlate_fault = 1'h0;
        entries_2_cf = 1'h0;
        entries_2_from_l0 = 1'h0;
        entries_2_way_info = 4'h0;
        entries_2_jmp_bitmap_check = 1'h0;
        entries_2_n = 1'h0;
        entries_2_ptes_0 = 64'h0;
        entries_2_ptes_1 = 64'h0;
        entries_2_ptes_2 = 64'h0;
        entries_2_ptes_3 = 64'h0;
        entries_2_ptes_4 = 64'h0;
        entries_2_ptes_5 = 64'h0;
        entries_2_ptes_6 = 64'h0;
        entries_2_ptes_7 = 64'h0;
        entries_2_cfs_0 = 1'h0;
        entries_2_cfs_1 = 1'h0;
        entries_2_cfs_2 = 1'h0;
        entries_2_cfs_3 = 1'h0;
        entries_2_cfs_4 = 1'h0;
        entries_2_cfs_5 = 1'h0;
        entries_2_cfs_6 = 1'h0;
        entries_2_cfs_7 = 1'h0;
        entries_3_req_info_vpn = 38'h0;
        entries_3_req_info_s2xlate = 2'h0;
        entries_3_req_info_source = 2'h0;
        entries_3_ppn = 44'h0;
        entries_3_wait_id = 3'h0;
        entries_3_af = 1'h0;
        entries_3_hptw_resp_entry_tag = 38'h0;
        entries_3_hptw_resp_entry_vmid = 14'h0;
        entries_3_hptw_resp_entry_n = 1'h0;
        entries_3_hptw_resp_entry_pbmt = 2'h0;
        entries_3_hptw_resp_entry_ppn = 38'h0;
        entries_3_hptw_resp_entry_perm_d = 1'h0;
        entries_3_hptw_resp_entry_perm_a = 1'h0;
        entries_3_hptw_resp_entry_perm_g = 1'h0;
        entries_3_hptw_resp_entry_perm_u = 1'h0;
        entries_3_hptw_resp_entry_perm_x = 1'h0;
        entries_3_hptw_resp_entry_perm_w = 1'h0;
        entries_3_hptw_resp_entry_perm_r = 1'h0;
        entries_3_hptw_resp_entry_level = 2'h0;
        entries_3_hptw_resp_gpf = 1'h0;
        entries_3_hptw_resp_gaf = 1'h0;
        entries_3_first_s2xlate_fault = 1'h0;
        entries_3_cf = 1'h0;
        entries_3_from_l0 = 1'h0;
        entries_3_way_info = 4'h0;
        entries_3_jmp_bitmap_check = 1'h0;
        entries_3_n = 1'h0;
        entries_3_ptes_0 = 64'h0;
        entries_3_ptes_1 = 64'h0;
        entries_3_ptes_2 = 64'h0;
        entries_3_ptes_3 = 64'h0;
        entries_3_ptes_4 = 64'h0;
        entries_3_ptes_5 = 64'h0;
        entries_3_ptes_6 = 64'h0;
        entries_3_ptes_7 = 64'h0;
        entries_3_cfs_0 = 1'h0;
        entries_3_cfs_1 = 1'h0;
        entries_3_cfs_2 = 1'h0;
        entries_3_cfs_3 = 1'h0;
        entries_3_cfs_4 = 1'h0;
        entries_3_cfs_5 = 1'h0;
        entries_3_cfs_6 = 1'h0;
        entries_3_cfs_7 = 1'h0;
        entries_4_req_info_vpn = 38'h0;
        entries_4_req_info_s2xlate = 2'h0;
        entries_4_req_info_source = 2'h0;
        entries_4_ppn = 44'h0;
        entries_4_wait_id = 3'h0;
        entries_4_af = 1'h0;
        entries_4_hptw_resp_entry_tag = 38'h0;
        entries_4_hptw_resp_entry_vmid = 14'h0;
        entries_4_hptw_resp_entry_n = 1'h0;
        entries_4_hptw_resp_entry_pbmt = 2'h0;
        entries_4_hptw_resp_entry_ppn = 38'h0;
        entries_4_hptw_resp_entry_perm_d = 1'h0;
        entries_4_hptw_resp_entry_perm_a = 1'h0;
        entries_4_hptw_resp_entry_perm_g = 1'h0;
        entries_4_hptw_resp_entry_perm_u = 1'h0;
        entries_4_hptw_resp_entry_perm_x = 1'h0;
        entries_4_hptw_resp_entry_perm_w = 1'h0;
        entries_4_hptw_resp_entry_perm_r = 1'h0;
        entries_4_hptw_resp_entry_level = 2'h0;
        entries_4_hptw_resp_gpf = 1'h0;
        entries_4_hptw_resp_gaf = 1'h0;
        entries_4_first_s2xlate_fault = 1'h0;
        entries_4_cf = 1'h0;
        entries_4_from_l0 = 1'h0;
        entries_4_way_info = 4'h0;
        entries_4_jmp_bitmap_check = 1'h0;
        entries_4_n = 1'h0;
        entries_4_ptes_0 = 64'h0;
        entries_4_ptes_1 = 64'h0;
        entries_4_ptes_2 = 64'h0;
        entries_4_ptes_3 = 64'h0;
        entries_4_ptes_4 = 64'h0;
        entries_4_ptes_5 = 64'h0;
        entries_4_ptes_6 = 64'h0;
        entries_4_ptes_7 = 64'h0;
        entries_4_cfs_0 = 1'h0;
        entries_4_cfs_1 = 1'h0;
        entries_4_cfs_2 = 1'h0;
        entries_4_cfs_3 = 1'h0;
        entries_4_cfs_4 = 1'h0;
        entries_4_cfs_5 = 1'h0;
        entries_4_cfs_6 = 1'h0;
        entries_4_cfs_7 = 1'h0;
        entries_5_req_info_vpn = 38'h0;
        entries_5_req_info_s2xlate = 2'h0;
        entries_5_req_info_source = 2'h0;
        entries_5_ppn = 44'h0;
        entries_5_wait_id = 3'h0;
        entries_5_af = 1'h0;
        entries_5_hptw_resp_entry_tag = 38'h0;
        entries_5_hptw_resp_entry_vmid = 14'h0;
        entries_5_hptw_resp_entry_n = 1'h0;
        entries_5_hptw_resp_entry_pbmt = 2'h0;
        entries_5_hptw_resp_entry_ppn = 38'h0;
        entries_5_hptw_resp_entry_perm_d = 1'h0;
        entries_5_hptw_resp_entry_perm_a = 1'h0;
        entries_5_hptw_resp_entry_perm_g = 1'h0;
        entries_5_hptw_resp_entry_perm_u = 1'h0;
        entries_5_hptw_resp_entry_perm_x = 1'h0;
        entries_5_hptw_resp_entry_perm_w = 1'h0;
        entries_5_hptw_resp_entry_perm_r = 1'h0;
        entries_5_hptw_resp_entry_level = 2'h0;
        entries_5_hptw_resp_gpf = 1'h0;
        entries_5_hptw_resp_gaf = 1'h0;
        entries_5_first_s2xlate_fault = 1'h0;
        entries_5_cf = 1'h0;
        entries_5_from_l0 = 1'h0;
        entries_5_way_info = 4'h0;
        entries_5_jmp_bitmap_check = 1'h0;
        entries_5_n = 1'h0;
        entries_5_ptes_0 = 64'h0;
        entries_5_ptes_1 = 64'h0;
        entries_5_ptes_2 = 64'h0;
        entries_5_ptes_3 = 64'h0;
        entries_5_ptes_4 = 64'h0;
        entries_5_ptes_5 = 64'h0;
        entries_5_ptes_6 = 64'h0;
        entries_5_ptes_7 = 64'h0;
        entries_5_cfs_0 = 1'h0;
        entries_5_cfs_1 = 1'h0;
        entries_5_cfs_2 = 1'h0;
        entries_5_cfs_3 = 1'h0;
        entries_5_cfs_4 = 1'h0;
        entries_5_cfs_5 = 1'h0;
        entries_5_cfs_6 = 1'h0;
        entries_5_cfs_7 = 1'h0;
        state_0 = 4'h0;
        state_1 = 4'h0;
        state_2 = 4'h0;
        state_3 = 4'h0;
        state_4 = 4'h0;
        state_5 = 4'h0;
        mem_resp_hit_0 = 1'h0;
        mem_resp_hit_1 = 1'h0;
        mem_resp_hit_2 = 1'h0;
        mem_resp_hit_3 = 1'h0;
        mem_resp_hit_4 = 1'h0;
        mem_resp_hit_5 = 1'h0;
        need_addr_check_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RRArbiterInit_1 mem_arb (
    .clock                              (clock),
    .reset                              (reset),
    .io_in_0_valid                      (state_0 == 4'h4 & ~io_mem_req_mask_0),
    .io_in_0_bits_req_info_vpn          (entries_0_req_info_vpn),
    .io_in_0_bits_req_info_s2xlate      (entries_0_req_info_s2xlate),
    .io_in_0_bits_req_info_source       (entries_0_req_info_source),
    .io_in_0_bits_ppn                   (entries_0_ppn),
    .io_in_0_bits_hptw_resp_entry_n     (entries_0_hptw_resp_entry_n),
    .io_in_0_bits_hptw_resp_entry_ppn   (entries_0_hptw_resp_entry_ppn),
    .io_in_0_bits_hptw_resp_entry_level (entries_0_hptw_resp_entry_level),
    .io_in_1_valid                      (state_1 == 4'h4 & ~io_mem_req_mask_1),
    .io_in_1_bits_req_info_vpn          (entries_1_req_info_vpn),
    .io_in_1_bits_req_info_s2xlate      (entries_1_req_info_s2xlate),
    .io_in_1_bits_req_info_source       (entries_1_req_info_source),
    .io_in_1_bits_ppn                   (entries_1_ppn),
    .io_in_1_bits_hptw_resp_entry_n     (entries_1_hptw_resp_entry_n),
    .io_in_1_bits_hptw_resp_entry_ppn   (entries_1_hptw_resp_entry_ppn),
    .io_in_1_bits_hptw_resp_entry_level (entries_1_hptw_resp_entry_level),
    .io_in_2_valid                      (state_2 == 4'h4 & ~io_mem_req_mask_2),
    .io_in_2_bits_req_info_vpn          (entries_2_req_info_vpn),
    .io_in_2_bits_req_info_s2xlate      (entries_2_req_info_s2xlate),
    .io_in_2_bits_req_info_source       (entries_2_req_info_source),
    .io_in_2_bits_ppn                   (entries_2_ppn),
    .io_in_2_bits_hptw_resp_entry_n     (entries_2_hptw_resp_entry_n),
    .io_in_2_bits_hptw_resp_entry_ppn   (entries_2_hptw_resp_entry_ppn),
    .io_in_2_bits_hptw_resp_entry_level (entries_2_hptw_resp_entry_level),
    .io_in_3_valid                      (state_3 == 4'h4 & ~io_mem_req_mask_3),
    .io_in_3_bits_req_info_vpn          (entries_3_req_info_vpn),
    .io_in_3_bits_req_info_s2xlate      (entries_3_req_info_s2xlate),
    .io_in_3_bits_req_info_source       (entries_3_req_info_source),
    .io_in_3_bits_ppn                   (entries_3_ppn),
    .io_in_3_bits_hptw_resp_entry_n     (entries_3_hptw_resp_entry_n),
    .io_in_3_bits_hptw_resp_entry_ppn   (entries_3_hptw_resp_entry_ppn),
    .io_in_3_bits_hptw_resp_entry_level (entries_3_hptw_resp_entry_level),
    .io_in_4_valid                      (state_4 == 4'h4 & ~io_mem_req_mask_4),
    .io_in_4_bits_req_info_vpn          (entries_4_req_info_vpn),
    .io_in_4_bits_req_info_s2xlate      (entries_4_req_info_s2xlate),
    .io_in_4_bits_req_info_source       (entries_4_req_info_source),
    .io_in_4_bits_ppn                   (entries_4_ppn),
    .io_in_4_bits_hptw_resp_entry_n     (entries_4_hptw_resp_entry_n),
    .io_in_4_bits_hptw_resp_entry_ppn   (entries_4_hptw_resp_entry_ppn),
    .io_in_4_bits_hptw_resp_entry_level (entries_4_hptw_resp_entry_level),
    .io_in_5_valid                      (state_5 == 4'h4 & ~io_mem_req_mask_5),
    .io_in_5_bits_req_info_vpn          (entries_5_req_info_vpn),
    .io_in_5_bits_req_info_s2xlate      (entries_5_req_info_s2xlate),
    .io_in_5_bits_req_info_source       (entries_5_req_info_source),
    .io_in_5_bits_ppn                   (entries_5_ppn),
    .io_in_5_bits_hptw_resp_entry_n     (entries_5_hptw_resp_entry_n),
    .io_in_5_bits_hptw_resp_entry_ppn   (entries_5_hptw_resp_entry_ppn),
    .io_in_5_bits_hptw_resp_entry_level (entries_5_hptw_resp_entry_level),
    .io_out_ready                       (io_mem_req_ready),
    .io_out_valid                       (_mem_arb_io_out_valid),
    .io_out_bits_req_info_vpn           (_mem_arb_io_out_bits_req_info_vpn),
    .io_out_bits_req_info_s2xlate       (_mem_arb_io_out_bits_req_info_s2xlate),
    .io_out_bits_req_info_source        (/* unused */),
    .io_out_bits_ppn                    (_mem_arb_io_out_bits_ppn),
    .io_out_bits_hptw_resp_entry_n      (_mem_arb_io_out_bits_hptw_resp_entry_n),
    .io_out_bits_hptw_resp_entry_ppn    (_mem_arb_io_out_bits_hptw_resp_entry_ppn),
    .io_out_bits_hptw_resp_entry_level  (_mem_arb_io_out_bits_hptw_resp_entry_level),
    .io_chosen                          (_mem_arb_io_chosen)
  );
  RRArbiterInit_1 hyper_arb1 (
    .clock                              (clock),
    .reset                              (reset),
    .io_in_0_valid
      (is_hptw_req_0
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_0_bits_req_info_vpn          (entries_0_req_info_vpn),
    .io_in_0_bits_req_info_s2xlate      (entries_0_req_info_s2xlate),
    .io_in_0_bits_req_info_source       (entries_0_req_info_source),
    .io_in_0_bits_ppn                   (entries_0_ppn),
    .io_in_0_bits_hptw_resp_entry_n     (entries_0_hptw_resp_entry_n),
    .io_in_0_bits_hptw_resp_entry_ppn   (entries_0_hptw_resp_entry_ppn),
    .io_in_0_bits_hptw_resp_entry_level (entries_0_hptw_resp_entry_level),
    .io_in_1_valid
      (is_hptw_req_1
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_1_bits_req_info_vpn          (entries_1_req_info_vpn),
    .io_in_1_bits_req_info_s2xlate      (entries_1_req_info_s2xlate),
    .io_in_1_bits_req_info_source       (entries_1_req_info_source),
    .io_in_1_bits_ppn                   (entries_1_ppn),
    .io_in_1_bits_hptw_resp_entry_n     (entries_1_hptw_resp_entry_n),
    .io_in_1_bits_hptw_resp_entry_ppn   (entries_1_hptw_resp_entry_ppn),
    .io_in_1_bits_hptw_resp_entry_level (entries_1_hptw_resp_entry_level),
    .io_in_2_valid
      (is_hptw_req_2
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_2_bits_req_info_vpn          (entries_2_req_info_vpn),
    .io_in_2_bits_req_info_s2xlate      (entries_2_req_info_s2xlate),
    .io_in_2_bits_req_info_source       (entries_2_req_info_source),
    .io_in_2_bits_ppn                   (entries_2_ppn),
    .io_in_2_bits_hptw_resp_entry_n     (entries_2_hptw_resp_entry_n),
    .io_in_2_bits_hptw_resp_entry_ppn   (entries_2_hptw_resp_entry_ppn),
    .io_in_2_bits_hptw_resp_entry_level (entries_2_hptw_resp_entry_level),
    .io_in_3_valid
      (is_hptw_req_3
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_3_bits_req_info_vpn          (entries_3_req_info_vpn),
    .io_in_3_bits_req_info_s2xlate      (entries_3_req_info_s2xlate),
    .io_in_3_bits_req_info_source       (entries_3_req_info_source),
    .io_in_3_bits_ppn                   (entries_3_ppn),
    .io_in_3_bits_hptw_resp_entry_n     (entries_3_hptw_resp_entry_n),
    .io_in_3_bits_hptw_resp_entry_ppn   (entries_3_hptw_resp_entry_ppn),
    .io_in_3_bits_hptw_resp_entry_level (entries_3_hptw_resp_entry_level),
    .io_in_4_valid
      (is_hptw_req_4
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_4_bits_req_info_vpn          (entries_4_req_info_vpn),
    .io_in_4_bits_req_info_s2xlate      (entries_4_req_info_s2xlate),
    .io_in_4_bits_req_info_source       (entries_4_req_info_source),
    .io_in_4_bits_ppn                   (entries_4_ppn),
    .io_in_4_bits_hptw_resp_entry_n     (entries_4_hptw_resp_entry_n),
    .io_in_4_bits_hptw_resp_entry_ppn   (entries_4_hptw_resp_entry_ppn),
    .io_in_4_bits_hptw_resp_entry_level (entries_4_hptw_resp_entry_level),
    .io_in_5_valid
      (is_hptw_req_5
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_5_bits_req_info_vpn          (entries_5_req_info_vpn),
    .io_in_5_bits_req_info_s2xlate      (entries_5_req_info_s2xlate),
    .io_in_5_bits_req_info_source       (entries_5_req_info_source),
    .io_in_5_bits_ppn                   (entries_5_ppn),
    .io_in_5_bits_hptw_resp_entry_n     (entries_5_hptw_resp_entry_n),
    .io_in_5_bits_hptw_resp_entry_ppn   (entries_5_hptw_resp_entry_ppn),
    .io_in_5_bits_hptw_resp_entry_level (entries_5_hptw_resp_entry_level),
    .io_out_ready                       (_hptw_req_arb_io_in_0_ready),
    .io_out_valid                       (_hyper_arb1_io_out_valid),
    .io_out_bits_req_info_vpn           (/* unused */),
    .io_out_bits_req_info_s2xlate       (/* unused */),
    .io_out_bits_req_info_source        (_hyper_arb1_io_out_bits_req_info_source),
    .io_out_bits_ppn                    (_hyper_arb1_io_out_bits_ppn),
    .io_out_bits_hptw_resp_entry_n      (/* unused */),
    .io_out_bits_hptw_resp_entry_ppn    (/* unused */),
    .io_out_bits_hptw_resp_entry_level  (/* unused */),
    .io_chosen                          (_hyper_arb1_io_chosen)
  );
  RRArbiterInit_1 hyper_arb2 (
    .clock                              (clock),
    .reset                              (reset),
    .io_in_0_valid
      (is_last_hptw_req_0
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_0_bits_req_info_vpn          (entries_0_req_info_vpn),
    .io_in_0_bits_req_info_s2xlate      (entries_0_req_info_s2xlate),
    .io_in_0_bits_req_info_source       (entries_0_req_info_source),
    .io_in_0_bits_ppn                   (entries_0_ppn),
    .io_in_0_bits_hptw_resp_entry_n     (entries_0_hptw_resp_entry_n),
    .io_in_0_bits_hptw_resp_entry_ppn   (entries_0_hptw_resp_entry_ppn),
    .io_in_0_bits_hptw_resp_entry_level (entries_0_hptw_resp_entry_level),
    .io_in_1_valid
      (is_last_hptw_req_1
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_1_bits_req_info_vpn          (entries_1_req_info_vpn),
    .io_in_1_bits_req_info_s2xlate      (entries_1_req_info_s2xlate),
    .io_in_1_bits_req_info_source       (entries_1_req_info_source),
    .io_in_1_bits_ppn                   (entries_1_ppn),
    .io_in_1_bits_hptw_resp_entry_n     (entries_1_hptw_resp_entry_n),
    .io_in_1_bits_hptw_resp_entry_ppn   (entries_1_hptw_resp_entry_ppn),
    .io_in_1_bits_hptw_resp_entry_level (entries_1_hptw_resp_entry_level),
    .io_in_2_valid
      (is_last_hptw_req_2
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_2_bits_req_info_vpn          (entries_2_req_info_vpn),
    .io_in_2_bits_req_info_s2xlate      (entries_2_req_info_s2xlate),
    .io_in_2_bits_req_info_source       (entries_2_req_info_source),
    .io_in_2_bits_ppn                   (entries_2_ppn),
    .io_in_2_bits_hptw_resp_entry_n     (entries_2_hptw_resp_entry_n),
    .io_in_2_bits_hptw_resp_entry_ppn   (entries_2_hptw_resp_entry_ppn),
    .io_in_2_bits_hptw_resp_entry_level (entries_2_hptw_resp_entry_level),
    .io_in_3_valid
      (is_last_hptw_req_3
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_3_bits_req_info_vpn          (entries_3_req_info_vpn),
    .io_in_3_bits_req_info_s2xlate      (entries_3_req_info_s2xlate),
    .io_in_3_bits_req_info_source       (entries_3_req_info_source),
    .io_in_3_bits_ppn                   (entries_3_ppn),
    .io_in_3_bits_hptw_resp_entry_n     (entries_3_hptw_resp_entry_n),
    .io_in_3_bits_hptw_resp_entry_ppn   (entries_3_hptw_resp_entry_ppn),
    .io_in_3_bits_hptw_resp_entry_level (entries_3_hptw_resp_entry_level),
    .io_in_4_valid
      (is_last_hptw_req_4
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_4_bits_req_info_vpn          (entries_4_req_info_vpn),
    .io_in_4_bits_req_info_s2xlate      (entries_4_req_info_s2xlate),
    .io_in_4_bits_req_info_source       (entries_4_req_info_source),
    .io_in_4_bits_ppn                   (entries_4_ppn),
    .io_in_4_bits_hptw_resp_entry_n     (entries_4_hptw_resp_entry_n),
    .io_in_4_bits_hptw_resp_entry_ppn   (entries_4_hptw_resp_entry_ppn),
    .io_in_4_bits_hptw_resp_entry_level (entries_4_hptw_resp_entry_level),
    .io_in_5_valid
      (is_last_hptw_req_5
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_5_bits_req_info_vpn          (entries_5_req_info_vpn),
    .io_in_5_bits_req_info_s2xlate      (entries_5_req_info_s2xlate),
    .io_in_5_bits_req_info_source       (entries_5_req_info_source),
    .io_in_5_bits_ppn                   (entries_5_ppn),
    .io_in_5_bits_hptw_resp_entry_n     (entries_5_hptw_resp_entry_n),
    .io_in_5_bits_hptw_resp_entry_ppn   (entries_5_hptw_resp_entry_ppn),
    .io_in_5_bits_hptw_resp_entry_level (entries_5_hptw_resp_entry_level),
    .io_out_ready                       (_hptw_req_arb_io_in_1_ready),
    .io_out_valid                       (_hyper_arb2_io_out_valid),
    .io_out_bits_req_info_vpn           (/* unused */),
    .io_out_bits_req_info_s2xlate       (/* unused */),
    .io_out_bits_req_info_source        (_hyper_arb2_io_out_bits_req_info_source),
    .io_out_bits_ppn                    (_hyper_arb2_io_out_bits_ppn),
    .io_out_bits_hptw_resp_entry_n      (/* unused */),
    .io_out_bits_hptw_resp_entry_ppn    (/* unused */),
    .io_out_bits_hptw_resp_entry_level  (/* unused */),
    .io_chosen                          (_hyper_arb2_io_chosen)
  );
  RRArbiterInit_4 bitmap_arb (
    .clock                 (clock),
    .reset                 (reset),
    .io_in_0_valid         (is_bitmap_req_0),
    .io_in_0_bits_bmppn    (entries_0_ppn[35:0]),
    .io_in_0_bits_vpn      (entries_0_req_info_vpn),
    .io_in_0_bits_way_info (entries_0_from_l0 ? entries_0_way_info : way_info_0),
    .io_in_0_bits_s2xlate  (entries_0_req_info_s2xlate),
    .io_in_0_bits_n        (entries_0_n),
    .io_in_1_valid         (is_bitmap_req_1),
    .io_in_1_bits_bmppn    (entries_1_ppn[35:0]),
    .io_in_1_bits_vpn      (entries_1_req_info_vpn),
    .io_in_1_bits_way_info (entries_1_from_l0 ? entries_1_way_info : way_info_1),
    .io_in_1_bits_s2xlate  (entries_1_req_info_s2xlate),
    .io_in_1_bits_n        (entries_1_n),
    .io_in_2_valid         (is_bitmap_req_2),
    .io_in_2_bits_bmppn    (entries_2_ppn[35:0]),
    .io_in_2_bits_vpn      (entries_2_req_info_vpn),
    .io_in_2_bits_way_info (entries_2_from_l0 ? entries_2_way_info : way_info_2),
    .io_in_2_bits_s2xlate  (entries_2_req_info_s2xlate),
    .io_in_2_bits_n        (entries_2_n),
    .io_in_3_valid         (is_bitmap_req_3),
    .io_in_3_bits_bmppn    (entries_3_ppn[35:0]),
    .io_in_3_bits_vpn      (entries_3_req_info_vpn),
    .io_in_3_bits_way_info (entries_3_from_l0 ? entries_3_way_info : way_info_3),
    .io_in_3_bits_s2xlate  (entries_3_req_info_s2xlate),
    .io_in_3_bits_n        (entries_3_n),
    .io_in_4_valid         (is_bitmap_req_4),
    .io_in_4_bits_bmppn    (entries_4_ppn[35:0]),
    .io_in_4_bits_vpn      (entries_4_req_info_vpn),
    .io_in_4_bits_way_info (entries_4_from_l0 ? entries_4_way_info : way_info_4),
    .io_in_4_bits_s2xlate  (entries_4_req_info_s2xlate),
    .io_in_4_bits_n        (entries_4_n),
    .io_in_5_valid         (is_bitmap_req_5),
    .io_in_5_bits_bmppn    (entries_5_ppn[35:0]),
    .io_in_5_bits_vpn      (entries_5_req_info_vpn),
    .io_in_5_bits_way_info (entries_5_from_l0 ? entries_5_way_info : way_info_5),
    .io_in_5_bits_s2xlate  (entries_5_req_info_s2xlate),
    .io_in_5_bits_n        (entries_5_n),
    .io_out_ready          (io_bitmap_req_ready),
    .io_out_valid          (_bitmap_arb_io_out_valid),
    .io_out_bits_bmppn     (_bitmap_arb_io_out_bits_bmppn),
    .io_out_bits_vpn       (io_bitmap_req_bits_vpn),
    .io_out_bits_way_info  (io_bitmap_req_bits_way_info),
    .io_out_bits_s2xlate   (io_bitmap_req_bits_s2xlate),
    .io_out_bits_n         (io_bitmap_req_bits_n),
    .io_chosen             (_bitmap_arb_io_chosen)
  );
  Arbiter2_LLPTW_Anon hptw_req_arb (
    .io_in_0_ready       (_hptw_req_arb_io_in_0_ready),
    .io_in_0_valid       (_hyper_arb1_io_out_valid),
    .io_in_0_bits_source (_hyper_arb1_io_out_bits_req_info_source),
    .io_in_0_bits_id     (_hyper_arb1_io_chosen),
    .io_in_0_bits_ppn    (_hyper_arb1_io_out_bits_ppn),
    .io_in_1_ready       (_hptw_req_arb_io_in_1_ready),
    .io_in_1_valid       (_hyper_arb2_io_out_valid),
    .io_in_1_bits_source (_hyper_arb2_io_out_bits_req_info_source),
    .io_in_1_bits_id     (_hyper_arb2_io_chosen),
    .io_in_1_bits_ppn    (_hyper_arb2_io_out_bits_ppn),
    .io_out_ready        (io_hptw_req_ready),
    .io_out_valid        (_hptw_req_arb_io_out_valid),
    .io_out_bits_source  (io_hptw_req_bits_source),
    .io_out_bits_id      (io_hptw_req_bits_id),
    .io_out_bits_ppn     (io_hptw_req_bits_gvpn)
  );
  assign io_in_ready = _full_T_4;
  assign io_out_valid = _io_out_valid_T_4;
  assign io_out_bits_req_info_vpn = _GEN_15[mem_ptr];
  assign io_out_bits_req_info_s2xlate = _GEN[mem_ptr];
  assign io_out_bits_req_info_source = _GEN_16[mem_ptr];
  assign io_out_bits_id = {1'h0, mem_ptr};
  assign io_out_bits_h_resp_entry_tag = _GEN_0[mem_ptr];
  assign io_out_bits_h_resp_entry_vmid = _GEN_1[mem_ptr];
  assign io_out_bits_h_resp_entry_n = _GEN_2[mem_ptr];
  assign io_out_bits_h_resp_entry_pbmt = _GEN_3[mem_ptr];
  assign io_out_bits_h_resp_entry_ppn = _GEN_4[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_d = _GEN_5[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_a = _GEN_6[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_g = _GEN_7[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_u = _GEN_8[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_x = _GEN_9[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_w = _GEN_10[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_r = _GEN_11[mem_ptr];
  assign io_out_bits_h_resp_entry_level = _GEN_12[mem_ptr];
  assign io_out_bits_h_resp_gpf = _GEN_13[mem_ptr];
  assign io_out_bits_h_resp_gaf = _GEN_14[mem_ptr];
  assign io_out_bits_first_s2xlate_fault = _GEN_18[mem_ptr];
  assign io_out_bits_af = bitmap_enable & _GEN_19[mem_ptr] | _GEN_17[mem_ptr];
  assign io_out_bits_bitmapCheck_jmp_bitmap_check = _GEN_20[mem_ptr];
  assign io_out_bits_bitmapCheck_ptes_0 = _GEN_21[mem_ptr];
  assign io_out_bits_bitmapCheck_ptes_1 = _GEN_22[mem_ptr];
  assign io_out_bits_bitmapCheck_ptes_2 = _GEN_23[mem_ptr];
  assign io_out_bits_bitmapCheck_ptes_3 = _GEN_24[mem_ptr];
  assign io_out_bits_bitmapCheck_ptes_4 = _GEN_25[mem_ptr];
  assign io_out_bits_bitmapCheck_ptes_5 = _GEN_26[mem_ptr];
  assign io_out_bits_bitmapCheck_ptes_6 = _GEN_27[mem_ptr];
  assign io_out_bits_bitmapCheck_ptes_7 = _GEN_28[mem_ptr];
  assign io_out_bits_bitmapCheck_cfs_0 = _GEN_29[mem_ptr];
  assign io_out_bits_bitmapCheck_cfs_1 = _GEN_30[mem_ptr];
  assign io_out_bits_bitmapCheck_cfs_2 = _GEN_31[mem_ptr];
  assign io_out_bits_bitmapCheck_cfs_3 = _GEN_32[mem_ptr];
  assign io_out_bits_bitmapCheck_cfs_4 = _GEN_33[mem_ptr];
  assign io_out_bits_bitmapCheck_cfs_5 = _GEN_34[mem_ptr];
  assign io_out_bits_bitmapCheck_cfs_6 = _GEN_35[mem_ptr];
  assign io_out_bits_bitmapCheck_cfs_7 = _GEN_36[mem_ptr];
  assign io_mem_req_valid = io_mem_req_valid_0;
  assign io_mem_req_bits_addr =
    {(&_mem_arb_io_out_bits_req_info_s2xlate)
       ? _GEN_37[_mem_arb_io_out_bits_hptw_resp_entry_level][35:0]
       : _mem_arb_io_out_bits_ppn[35:0],
     _mem_arb_io_out_bits_req_info_vpn[8:0],
     3'h0};
  assign io_mem_req_bits_id = {1'h0, _mem_arb_io_chosen};
  assign io_mem_enq_ptr = enq_ptr;
  assign io_mem_buffer_it_0 = mem_resp_hit_0;
  assign io_mem_buffer_it_1 = mem_resp_hit_1;
  assign io_mem_buffer_it_2 = mem_resp_hit_2;
  assign io_mem_buffer_it_3 = mem_resp_hit_3;
  assign io_mem_buffer_it_4 = mem_resp_hit_4;
  assign io_mem_buffer_it_5 = mem_resp_hit_5;
  assign io_mem_refill_vpn = _GEN_15[mem_refill_id];
  assign io_mem_refill_s2xlate = _GEN[mem_refill_id];
  assign io_mem_refill_source = _GEN_16[mem_refill_id];
  assign io_cache_valid = |_io_cache_valid_T;
  assign io_cache_bits_vpn = _io_cache_bits_T_26[41:4];
  assign io_cache_bits_s2xlate = _io_cache_bits_T_26[3:2];
  assign io_cache_bits_source = _io_cache_bits_T_26[1:0];
  assign io_pmp_0_req_bits_addr = addr;
  assign io_pmp_1_req_bits_addr = hpaddr[47:0];
  assign io_hptw_req_valid = io_hptw_req_ready & _hptw_req_arb_io_out_valid & ~flush;
  assign io_bitmap_req_valid = _bitmap_arb_io_out_valid & ~flush;
  assign io_bitmap_req_bits_bmppn = _bitmap_arb_io_out_bits_bmppn;
  assign io_bitmap_req_bits_id = _bitmap_arb_io_chosen;
  assign io_bitmap_resp_ready = has_bitmap_resp;
  assign io_perf_0_value = {5'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {5'h0, io_perf_1_value_REG_1};
  assign io_perf_2_value = {5'h0, io_perf_2_value_REG_1};
  assign io_perf_3_value = {3'h0, io_perf_3_value_REG_1};
endmodule

