# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FSM_jk.srcs/sources_1/new/FSM_jk.vhd" \

# Do not sort compile order
nosort
