$date
  Thu Mar 13 10:22:13 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module recognizer_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # busy $end
$var reg 1 $ start $end
$var reg 4 % command[3:0] $end
$scope module g1 $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$var reg 4 ( command[3:0] $end
$var reg 1 ) busy $end
$var reg 1 * start $end
$comment present_state is not handled $end
$comment next_state is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
bXXXX %
0&
0'
bXXXX (
0)
0*
#10000000
1!
1&
#20000000
0!
0&
#30000000
1!
1#
bXXX1 %
1&
bXXX1 (
1)
#40000000
0!
0&
#50000000
1!
bXX11 %
1&
bXX11 (
#60000000
0!
0&
#70000000
1!
bX011 %
1&
bX011 (
#80000000
0!
0&
#90000000
1!
0#
1$
b1011 %
1&
b1011 (
0)
1*
#100000000
0!
0&
#110000000
1!
0$
b0000 %
1&
b0000 (
0*
#120000000
0!
0&
#130000000
1!
1&
#140000000
0!
0&
#150000000
1!
1&
#160000000
0!
0&
#170000000
1!
1&
#180000000
0!
0&
#190000000
1!
1&
#200000000
0!
0&
#210000000
1!
1&
#220000000
0!
0&
#230000000
1!
1&
#240000000
0!
0&
#250000000
1!
1&
#260000000
0!
0&
#270000000
1!
1&
#280000000
0!
0&
#290000000
1!
1&
#300000000
0!
0&
