,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/TILOS-AI-Institute/MacroPlacement.git,2022-05-05 22:46:47+00:00,"Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source",35,TILOS-AI-Institute/MacroPlacement,489147019,Verilog,MacroPlacement,684304,193,2024-04-10 10:56:22+00:00,[],https://api.github.com/licenses/bsd-3-clause
1,https://github.com/gzzyyxh/Quafu.git,2022-05-01 05:43:15+00:00,A small SoC with a pipeline 32-bit RISC-V CPU.,2,gzzyyxh/Quafu,487455827,Verilog,Quafu,514,56,2024-04-09 02:49:52+00:00,"['cpu', 'processor', 'risc-v', 'sopc', 'verilog', 'fpga', 'riscv']",https://api.github.com/licenses/mit
2,https://github.com/ZiyangYE/General-Slow-DDR3-Interface.git,2022-05-19 16:07:11+00:00,A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.,8,ZiyangYE/General-Slow-DDR3-Interface,494141537,Verilog,General-Slow-DDR3-Interface,20,34,2024-03-03 14:00:05+00:00,[],https://api.github.com/licenses/bsd-3-clause
3,https://github.com/christoph-weiser/mpw6.git,2022-05-02 20:27:54+00:00,submission repository for efabless mpw6 shuttle,5,christoph-weiser/mpw6,487981411,Verilog,mpw6,45403,26,2024-02-27 21:27:32+00:00,[],https://api.github.com/licenses/gpl-3.0
4,https://github.com/eimtechnology/STEPFPGA-MXO2Core.git,2022-05-10 23:11:31+00:00,The codes accompanied with STEPFPGA tutorial book,5,eimtechnology/STEPFPGA-MXO2Core,490887847,Verilog,STEPFPGA-MXO2Core,3274,25,2024-03-04 05:30:23+00:00,"['digitalcircuit', 'fpga', 'logicgates', 'stepfpga']",None
5,https://github.com/suisuisi/basic_systemverilog.git,2022-05-01 15:13:07+00:00,Must-have verilog systemverilog modules,7,suisuisi/basic_systemverilog,487568919,Verilog,basic_systemverilog,15051,22,2024-03-16 05:15:05+00:00,[],https://api.github.com/licenses/mit
6,https://github.com/myriadrf/LimeSDR-Mini-v2_GW.git,2022-05-11 15:30:17+00:00,LimeSDR Mini v2 gateware project,5,myriadrf/LimeSDR-Mini-v2_GW,491169855,Verilog,LimeSDR-Mini-v2_GW,40757,20,2024-03-04 06:26:37+00:00,[],https://api.github.com/licenses/apache-2.0
7,https://github.com/lydiawunan/LOSTIN.git,2022-05-06 06:11:29+00:00,LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models,3,lydiawunan/LOSTIN,489237475,Verilog,LOSTIN,407008,17,2024-03-05 21:00:30+00:00,[],None
8,https://github.com/kerryliukk/NTHU-ICLAB.git,2022-05-16 12:33:21+00:00,Ê∏ÖËèØÂ§ßÂ≠∏ | Á©çÈ´îÈõªË∑ØË®≠Ë®àÂØ¶È©ó (IC LAB) | 110‰∏ä,11,kerryliukk/NTHU-ICLAB,492827091,,NTHU-ICLAB,48780,15,2023-12-11 03:04:33+00:00,[],None
9,https://github.com/ZiyangYE/LicheeTang20K_DDR_Test.git,2022-05-14 05:02:15+00:00,The DDR Test Firmware for LicheeTang20K.,2,ZiyangYE/LicheeTang20K_DDR_Test,492116991,Verilog,LicheeTang20K_DDR_Test,763,15,2024-03-03 21:20:30+00:00,[],https://api.github.com/licenses/bsd-3-clause
10,https://github.com/mattvenn/instrumented_adder.git,2022-05-17 15:03:06+00:00,Instrumenting adders to measure speed,3,mattvenn/instrumented_adder,493300329,Verilog,instrumented_adder,13723,12,2023-12-01 07:29:56+00:00,"['adder', 'asic', 'hardware', 'ngspice', 'simulation', 'sky130']",https://api.github.com/licenses/apache-2.0
11,https://github.com/imocanu/riscv-ml.git,2022-05-08 15:23:28+00:00,Machine Learning project using RISC-V and NVDLA on Linux,7,imocanu/riscv-ml,489980666,Verilog,riscv-ml,209248,11,2024-03-25 21:16:06+00:00,[],https://api.github.com/licenses/apache-2.0
12,https://github.com/skiphansen/panog2_ldr.git,2022-05-16 13:39:33+00:00,Network based loader and flasher for Pano G2 devices,1,skiphansen/panog2_ldr,492851699,Verilog,panog2_ldr,10814,11,2024-04-06 09:33:33+00:00,"['bootloader', 'flasher', 'fpga', 'pano-logic']",None
13,https://github.com/badgeteam/mch2022-firmware-ice40.git,2022-05-08 13:39:09+00:00,,8,badgeteam/mch2022-firmware-ice40,489954058,Verilog,mch2022-firmware-ice40,1947,10,2024-04-10 14:05:59+00:00,[],
14,https://github.com/x402/rv32cpu-bk0717a.git,2022-05-12 10:54:17+00:00,A simple CPU design based on RV32I instruction set and Xilinx FPGA,0,x402/rv32cpu-bk0717a,491474748,Verilog,rv32cpu-bk0717a,35,10,2022-08-09 08:24:41+00:00,[],https://api.github.com/licenses/mit
15,https://github.com/RPTU-EIS/RISCV-Core.git,2022-05-11 11:18:05+00:00,"5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany",6,RPTU-EIS/RISCV-Core,491077781,Verilog,RISCV-Core,330,10,2024-02-12 02:08:29+00:00,"['computer-architecture', 'pipeline', 'risc-v', 'teaching']",None
16,https://github.com/hyupupup/conv_systolic_array.git,2022-05-09 05:49:21+00:00,(Verilog) A simple convolution layer implementation with systolic array structure,0,hyupupup/conv_systolic_array,490151200,Verilog,conv_systolic_array,39,10,2024-01-25 06:13:37+00:00,[],None
17,https://github.com/xddcore/NutShellTeam.git,2022-05-07 14:51:51+00:00,ÊûúÂ£≥Â§ÑÁêÜÂô®Á†îÁ©∂Â∞èÁªÑ(Topic:Âü∫‰∫éRISCV64ÊûúÊ†∏Â§ÑÁêÜÂô®ÁöÑÂç∑ÁßØÁ•ûÁªèÁΩëÁªúÂä†ÈÄüÂô®Á†îÁ©∂),1,xddcore/NutShellTeam,489702084,Verilog,NutShellTeam,38724,7,2023-01-16 11:27:16+00:00,[],None
18,https://github.com/Ghanshu03101997/Ring-Oscillator-RO-PUF-.git,2022-05-12 14:09:15+00:00,,2,Ghanshu03101997/Ring-Oscillator-RO-PUF-,491540697,Verilog,Ring-Oscillator-RO-PUF-,61,7,2024-04-08 09:04:48+00:00,[],None
19,https://github.com/ad-astra-et-ultra/RISC-V-CPU-Core.git,2022-05-11 11:38:58+00:00,A single cycle MIPS RISC-V CPU Core using Verilog,1,ad-astra-et-ultra/RISC-V-CPU-Core,491084450,Verilog,RISC-V-CPU-Core,387,6,2024-03-14 05:58:45+00:00,"['computer-architecture', 'cpu', 'microprocessor', 'risc-v', 'xilinx-vivado', 'verilog']",https://api.github.com/licenses/apache-2.0
20,https://github.com/zona8815/Arbiter-PUF.git,2022-05-04 15:49:11+00:00,"Use Verilog to design Arbiter PUF, then do Floorplan to make inter-variation approach 50%. ",0,zona8815/Arbiter-PUF,488650445,Verilog,Arbiter-PUF,12,6,2024-01-25 07:03:07+00:00,[],https://api.github.com/licenses/bsd-2-clause
21,https://github.com/Qazalbash/Processor-on-Verilog.git,2022-05-17 13:38:59+00:00,üëæ Implementation of Single Cycle and Pipeline Processors on Verilog,3,Qazalbash/Processor-on-Verilog,493267244,Verilog,Processor-on-Verilog,200,6,2024-03-28 07:15:19+00:00,"['assembly', 'emulation', 'hardware', 'low-level', 'processor', 'systemverilog', 'verilog']",https://api.github.com/licenses/apache-2.0
22,https://github.com/BambooWhispering/FPGA-histogram_equalization.git,2022-05-14 07:27:10+00:00,FPGAÁõ¥ÊñπÂõæÂùáË°°Âåñ,2,BambooWhispering/FPGA-histogram_equalization,492143787,Verilog,FPGA-histogram_equalization,2643,6,2024-04-11 09:43:40+00:00,[],None
23,https://github.com/SkylerYCW/NCTU_2022_Spring_ICLab.git,2022-05-10 06:04:25+00:00,NCTU 2022 Spring Integrated Circuit Design Laboratory,0,SkylerYCW/NCTU_2022_Spring_ICLab,490562609,Verilog,NCTU_2022_Spring_ICLab,45411,5,2024-01-17 05:22:42+00:00,[],None
24,https://github.com/cpyhal3515/Simple_RISC.git,2022-05-09 03:00:19+00:00,Â§èÂÆáÈóª Verilog Êï∞Â≠óÁ≥ªÁªüËÆæËÆ°ÊïôÁ®ãÁÆÄÂåñÁöÑ RISC_CPU ËÆæËÆ°,0,cpyhal3515/Simple_RISC,490116048,Verilog,Simple_RISC,258,5,2023-12-21 03:47:15+00:00,[],None
25,https://github.com/yonghaekim/AOS-RISC-V.git,2022-05-10 19:22:19+00:00,,1,yonghaekim/AOS-RISC-V,490832459,Verilog,AOS-RISC-V,58032,5,2023-12-14 06:30:22+00:00,[],None
26,https://github.com/HexSDR/UDP_GPSDO_FOR_SDRPI.git,2022-05-09 15:30:35+00:00,Files for supportting of GPSDO and UDP/IP stack for SDRPi board.,1,HexSDR/UDP_GPSDO_FOR_SDRPI,490341269,Verilog,UDP_GPSDO_FOR_SDRPI,864,5,2023-06-20 12:07:25+00:00,[],None
27,https://github.com/msiddalingaiah/Centurion.git,2022-05-10 13:48:22+00:00,Centurion Minicomputer,0,msiddalingaiah/Centurion,490716708,Verilog,Centurion,17119,5,2023-05-03 14:20:55+00:00,[],https://api.github.com/licenses/mit
28,https://github.com/bjonnh/ulx3s-synth.git,2022-05-02 03:20:26+00:00,Playing with FPGAs to make a midi-synth,0,bjonnh/ulx3s-synth,487703879,Verilog,ulx3s-synth,766,4,2024-03-13 05:37:41+00:00,[],None
29,https://github.com/griffin9k/ProDOS-NVRAMCard-CPLD.git,2022-05-01 11:47:12+00:00,ProDOS Flash Disk for Apple II,1,griffin9k/ProDOS-NVRAMCard-CPLD,487523047,Verilog,ProDOS-NVRAMCard-CPLD,6837,4,2023-10-25 07:14:56+00:00,[],https://api.github.com/licenses/mit
30,https://github.com/smunaut/mch2022-ice40.git,2022-05-08 13:40:04+00:00,MCH2022 badge FPGA experiments,0,smunaut/mch2022-ice40,489954269,Verilog,mch2022-ice40,291,4,2022-08-28 21:05:54+00:00,[],
31,https://github.com/j-cyoung/miniRV-1.git,2022-05-08 09:00:46+00:00,,0,j-cyoung/miniRV-1,489893880,Verilog,miniRV-1,5349,4,2023-07-14 09:15:08+00:00,[],None
32,https://github.com/kx-Huang/MIPS-simulator.git,2022-05-10 10:31:42+00:00,Simple simulator of MIPS CPU written in Verilog,1,kx-Huang/MIPS-simulator,490649362,Verilog,MIPS-simulator,1171,4,2023-09-02 16:03:10+00:00,"['mips', 'verilog']",https://api.github.com/licenses/mit
33,https://github.com/AnandNag003/1X3-Router-design-verification-and-code-coverage.git,2022-05-17 09:21:03+00:00,"A router is one of the most important communication back bone in NoC. In technological era, VLSI industry found a paradigm called SOC but after seeking major disadvantages in SOC like underutilization of cores, poor reusability, high complexity, poor scalability, etc., they found a new paradigm called NOC (Network-on-chip) to overcome the disadvantages of SOC. Router is a device that forwards data packets between computer networks. It is an OSI layer 3 routing device. It drives an incoming packet to an output channel based on the address field contained in the packet header. A router is a networking device that forwards data packets between computer networks.  A router is connected to two or more data lines from different networks (as opposed to a network switch, which connects data lines from one single network).  When a data packet comes in on one of the lines, the router reads the address information in the packet to determine its ultimate destination. Then, using information in its routing table or routing  policy,  it  directs  the  packet  to  the  next  network  on  its  journey.  This creates an overlay internetwork. Routers perform the ""traffic directing"" functions on the Internet. A data packet is typically forwarded from one router to another through the networks that constitute the internetwork until it reaches its destination node.",0,AnandNag003/1X3-Router-design-verification-and-code-coverage,493180119,Verilog,1X3-Router-design-verification-and-code-coverage,180,4,2024-02-01 07:50:23+00:00,[],None
34,https://github.com/abdelazeem201/Cordic-Algorithm-ASIC-chip.git,2022-05-12 07:58:56+00:00,Verilog implementation of a Cordic Algorithm ASIC chip based on SMIC 180nm standard digital technology. Fulfill the conversion from Rectangular to Polar Coordinates for arbitrary coordinate on RTL level.,1,abdelazeem201/Cordic-Algorithm-ASIC-chip,491417932,Verilog,Cordic-Algorithm-ASIC-chip,6,4,2023-05-30 17:10:26+00:00,[],https://api.github.com/licenses/mit
35,https://github.com/lycfly/EasyNPU.git,2022-05-05 08:34:41+00:00,A small Neural Network Processor for Edge devices.,0,lycfly/EasyNPU,488892086,Verilog,EasyNPU,2813,4,2023-05-22 12:48:05+00:00,[],None
36,https://github.com/apahm/sata3.git,2022-05-03 12:37:43+00:00,,0,apahm/sata3,488204243,Verilog,sata3,23625,3,2023-12-01 18:08:19+00:00,[],None
37,https://github.com/rosmarinocc/CPU54.git,2022-05-11 14:40:04+00:00,ËÆ°ÁªÑËØæËÆæÔºåMIPS 54Êù°Êåá‰ª§cpu,0,rosmarinocc/CPU54,491150978,Verilog,CPU54,4443,3,2024-02-29 00:10:53+00:00,[],None
38,https://github.com/BambooWhispering/FPGA-Sobel_edge_detect.git,2022-05-14 07:44:10+00:00,FPGA SobelËæπÁºòÊ£ÄÊµã,1,BambooWhispering/FPGA-Sobel_edge_detect,492147188,Verilog,FPGA-Sobel_edge_detect,2712,3,2024-03-20 03:49:29+00:00,[],None
39,https://github.com/MiSTer-devel/Arcade-SNK_TripleZ80_MiSTer.git,2022-05-09 21:59:57+00:00,,3,MiSTer-devel/Arcade-SNK_TripleZ80_MiSTer,490456910,Verilog,Arcade-SNK_TripleZ80_MiSTer,18643,3,2023-11-20 20:18:16+00:00,[],https://api.github.com/licenses/gpl-2.0
40,https://github.com/JohnBagshaw/SoC-FPGA-Interface-Peripherals.git,2022-05-17 22:42:26+00:00,SoC FPGA interface HDL codes,2,JohnBagshaw/SoC-FPGA-Interface-Peripherals,493434729,Verilog,SoC-FPGA-Interface-Peripherals,13,3,2022-08-01 05:35:03+00:00,[],https://api.github.com/licenses/mit
41,https://github.com/oamin12/AES.git,2022-05-07 00:00:26+00:00,Advanced Encryption Standard (AES) using Verilog for logic 2 course project,0,oamin12/AES,489523687,Verilog,AES,15,3,2024-01-04 09:34:46+00:00,[],None
42,https://github.com/ShannonM-code/floating-point-multiplication.git,2022-05-16 19:14:23+00:00,Floating point multiplier with booth encoded Wallace tree multiplier,0,ShannonM-code/floating-point-multiplication,492968382,Verilog,floating-point-multiplication,7,3,2023-08-29 12:01:23+00:00,[],None
43,https://github.com/AnasMations/MIPS-Processor.git,2022-05-12 11:47:02+00:00,,0,AnasMations/MIPS-Processor,491491037,Verilog,MIPS-Processor,1441,3,2023-05-31 12:19:46+00:00,[],None
44,https://github.com/captain-amygdala/huidu-hd-d16.git,2022-05-14 06:01:15+00:00,Reversing the Huidu HD-D16 LED controller ,1,captain-amygdala/huidu-hd-d16,492127006,Verilog,huidu-hd-d16,78398,3,2024-02-17 08:50:44+00:00,[],None
45,https://github.com/jfw225/mnist-cnn-fpga.git,2022-05-13 22:07:05+00:00,,0,jfw225/mnist-cnn-fpga,492052179,Verilog,mnist-cnn-fpga,175462,3,2024-03-16 10:30:49+00:00,[],None
46,https://github.com/phuvg/apb_protocol.git,2022-05-18 12:14:59+00:00,,0,phuvg/apb_protocol,493648968,Verilog,apb_protocol,282,2,2023-09-07 14:17:44+00:00,[],None
47,https://github.com/SykpeWookal/RPS.git,2022-05-13 09:09:28+00:00,,0,SykpeWookal/RPS,491831039,Verilog,RPS,416,2,2022-06-05 05:37:34+00:00,[],None
48,https://github.com/NaitikSanas/efinix_demos.git,2022-05-14 07:12:30+00:00,,0,NaitikSanas/efinix_demos,492140857,Verilog,efinix_demos,223449,2,2022-07-23 11:47:29+00:00,[],None
49,https://github.com/yoonhyeonjoon/ChiselGuide.git,2022-05-11 08:25:29+00:00,,0,yoonhyeonjoon/ChiselGuide,491021109,Verilog,ChiselGuide,3602,2,2024-03-19 05:19:06+00:00,[],None
50,https://github.com/FrancesoM/HDL_FFT.git,2022-05-19 14:59:09+00:00,"Simple HDL implementation of FFT algorithm. Less customization in code, for a greater ease of use. ",0,FrancesoM/HDL_FFT,494117590,Verilog,HDL_FFT,14,2,2023-04-11 12:17:47+00:00,[],https://api.github.com/licenses/mit
51,https://github.com/ekiwi/comparing-random-testing-and-bmc.git,2022-05-19 20:53:08+00:00,,0,ekiwi/comparing-random-testing-and-bmc,494226220,Verilog,comparing-random-testing-and-bmc,79093,2,2023-03-26 08:24:39+00:00,[],None
52,https://github.com/kmakhno/ad9648_ll_ip.git,2022-05-06 10:27:12+00:00,Low-level core for AD9648 adc,0,kmakhno/ad9648_ll_ip,489311655,Verilog,ad9648_ll_ip,37,2,2023-04-21 09:25:31+00:00,[],None
53,https://github.com/suwesh/32-bit-RISC-Processor-.git,2022-05-04 17:36:52+00:00,32-bit RISC Processor design using Harvard Architecture in Verilog.,0,suwesh/32-bit-RISC-Processor-,488685842,Verilog,32-bit-RISC-Processor-,23,2,2022-05-05 04:38:06+00:00,[],None
54,https://github.com/pingzhili/Computer_Architecture_22SP.git,2022-05-08 08:06:33+00:00,"a repo for computer architecture course code, at USTC, 2022 spring",0,pingzhili/Computer_Architecture_22SP,489882892,Verilog,Computer_Architecture_22SP,11995,2,2023-06-06 00:40:10+00:00,[],None
55,https://github.com/wintermelon008/FINAL-CPU-RISCV.git,2022-05-05 05:39:33+00:00,,0,wintermelon008/FINAL-CPU-RISCV,488845284,Verilog,FINAL-CPU-RISCV,242,2,2024-03-12 06:39:00+00:00,[],None
56,https://github.com/elvislzy/rv32imzicsr_pipeline.git,2022-05-09 00:02:02+00:00,,0,elvislzy/rv32imzicsr_pipeline,490083218,Verilog,rv32imzicsr_pipeline,217,2,2023-10-19 13:15:02+00:00,[],None
57,https://github.com/Pinguparty/FPGA_Pong.git,2022-05-05 11:13:31+00:00,,0,Pinguparty/FPGA_Pong,488940388,Verilog,FPGA_Pong,43255,2,2022-08-02 23:33:41+00:00,[],None
58,https://github.com/anmol109/AMBA-AXI4-Lite.git,2022-05-05 17:57:36+00:00,An implementation of AMBA AXI4Lite on an FPGA using verilog,1,anmol109/AMBA-AXI4-Lite,489075769,Verilog,AMBA-AXI4-Lite,28107,2,2023-09-26 09:47:31+00:00,"['amba', 'axi', 'fpga', 'rtl', 'verilog']",https://api.github.com/licenses/mit
59,https://github.com/lachuy/ImageProcessing.git,2022-05-16 01:51:00+00:00,Using Verilog HDL and Altera ModelSim - MATLAB tool to process Salt-pepper noise pics with median filter algorithm ,0,lachuy/ImageProcessing,492651917,Verilog,ImageProcessing,4,2,2023-04-26 08:06:37+00:00,[],None
60,https://github.com/Fluuuegel/USTC-COD-Lab-2022.git,2022-05-15 13:35:17+00:00,,1,Fluuuegel/USTC-COD-Lab-2022,492496812,Verilog,USTC-COD-Lab-2022,54,2,2024-03-06 15:51:04+00:00,[],None
61,https://github.com/zona8815/AES_System_with_Arbiter_PUF.git,2022-05-04 16:19:11+00:00,,0,zona8815/AES_System_with_Arbiter_PUF,488660558,Verilog,AES_System_with_Arbiter_PUF,27,2,2024-04-09 10:45:16+00:00,[],https://api.github.com/licenses/bsd-2-clause
62,https://github.com/sitongzhai/firrtlsynthesis.git,2022-05-16 22:38:34+00:00,A Fast and Extensible Primitive-Based FIRRTL Synthesis Tool,0,sitongzhai/firrtlsynthesis,493019833,Verilog,firrtlsynthesis,7336,1,2022-05-19 17:04:44+00:00,[],https://api.github.com/licenses/mit
63,https://github.com/QiaoHui7/FFT_Radix_6.git,2022-05-11 12:44:31+00:00,A FFT Radix-6 design using spinalHDL to generate Verilog/VHDL,1,QiaoHui7/FFT_Radix_6,491107123,Verilog,FFT_Radix_6,20,1,2022-05-12 06:28:05+00:00,[],None
64,https://github.com/AndrianDevFPGA/Full-Adder-.git,2022-05-07 17:19:06+00:00,,0,AndrianDevFPGA/Full-Adder-,489737377,Verilog,Full-Adder-,12,1,2022-05-08 16:43:00+00:00,[],None
65,https://github.com/razibShahadat/FPGA---Verilog-.git,2022-05-14 09:32:58+00:00,Altera Cyclone IV development board based Tutorials,0,razibShahadat/FPGA---Verilog-,492170531,Verilog,FPGA---Verilog-,12377,1,2023-10-29 11:58:49+00:00,[],None
66,https://github.com/Inory-Megumi/fir_top.git,2022-05-03 07:27:21+00:00,nothing,0,Inory-Megumi/fir_top,488114909,Verilog,fir_top,453,1,2022-05-23 09:32:39+00:00,[],None
67,https://github.com/Zach-Bravo/CompArch_Project_Final.git,2022-05-03 16:03:39+00:00,,0,Zach-Bravo/CompArch_Project_Final,488275929,Verilog,CompArch_Project_Final,14,1,2023-10-05 17:20:23+00:00,[],None
68,https://github.com/AndrianDevFPGA/SequenceNumberDetector.git,2022-05-13 12:43:03+00:00,,0,AndrianDevFPGA/SequenceNumberDetector,491893499,Verilog,SequenceNumberDetector,3,1,2022-05-13 12:50:29+00:00,[],None
69,https://github.com/Ghanshu03101997/RAM-Verilog-Code.git,2022-05-12 17:47:24+00:00,,0,Ghanshu03101997/RAM-Verilog-Code,491613864,Verilog,RAM-Verilog-Code,41,1,2022-05-16 14:04:05+00:00,[],None
70,https://github.com/f-castello/ms.14_dlx.git,2022-05-11 22:49:11+00:00,DLX final project for the Microelectronic Systems MSc course @ the Polytechnic University of Turin (A.Y. 2021/2022).,0,f-castello/ms.14_dlx,491293837,Verilog,ms.14_dlx,82839,1,2023-01-27 21:28:32+00:00,[],None
71,https://github.com/sinemckontas/cse3038-project2.git,2022-05-16 19:44:37+00:00,Extended MIPS single-cycle implementation by implementing two additional instructions using Verilog in ModelSim.,0,sinemckontas/cse3038-project2,492977268,Verilog,cse3038-project2,200,1,2023-06-01 09:58:55+00:00,"['mips', 'verilog']",None
72,https://github.com/smabbasht/Pedometer-RISC-V-Research.git,2022-05-17 08:42:36+00:00,,0,smabbasht/Pedometer-RISC-V-Research,493166958,Verilog,Pedometer-RISC-V-Research,2406,1,2023-04-01 21:36:08+00:00,[],None
73,https://github.com/nimamaguale/hw5.git,2022-05-19 13:30:26+00:00,,0,nimamaguale/hw5,494084076,Verilog,hw5,3,1,2022-05-20 04:06:17+00:00,[],None
74,https://github.com/FGranda2/Time-Synchronization.git,2022-05-11 04:02:58+00:00,Implementation of time synchronization for sensors with FPGA Xilinx board.,0,FGranda2/Time-Synchronization,490951031,Verilog,Time-Synchronization,14,1,2023-05-28 07:50:08+00:00,[],None
75,https://github.com/kmakhno/axis_packet_generator.git,2022-05-07 18:37:00+00:00,Packet AXI-Stream generator for testing purposes,1,kmakhno/axis_packet_generator,489754105,Verilog,axis_packet_generator,21,1,2023-11-23 10:56:34+00:00,[],None
76,https://github.com/Woomou/validator.git,2022-05-09 13:41:10+00:00,The validative debugger is a inverse generative neural network method.,0,Woomou/validator,490299936,Verilog,validator,691,1,2022-05-13 05:11:37+00:00,[],https://api.github.com/licenses/mit
77,https://github.com/Ghanshu03101997/4-bit-carry-look-Ahed-Adder-verilog-code.git,2022-05-12 17:20:57+00:00,,0,Ghanshu03101997/4-bit-carry-look-Ahed-Adder-verilog-code,491606132,Verilog,4-bit-carry-look-Ahed-Adder-verilog-code,30,1,2022-05-16 14:04:04+00:00,[],None
78,https://github.com/sandeep260301/RISC-V.git,2022-05-18 08:16:01+00:00,,1,sandeep260301/RISC-V,493570740,Verilog,RISC-V,9,1,2022-05-21 06:56:15+00:00,[],None
79,https://github.com/idkname4048228/Digital-Design-vivado.git,2022-05-17 08:34:33+00:00,,0,idkname4048228/Digital-Design-vivado,493164353,Verilog,Digital-Design-vivado,1408,1,2022-05-28 14:59:45+00:00,[],None
80,https://github.com/GyeongHoKim/riscv_core.git,2022-05-09 05:27:21+00:00,building 32bit risc-v core and Machine Learning for Branch Prediction,1,GyeongHoKim/riscv_core,490146507,Verilog,riscv_core,6846,1,2024-04-07 13:55:18+00:00,"['fpga', 'risc-v', 'verilog']",None
81,https://github.com/gjghlinix/IP.git,2022-05-02 14:18:00+00:00,IPÊ†∏ÁöÑË∞ÉÁî®,0,gjghlinix/IP,487872024,Verilog,IP,135,1,2022-05-30 07:10:43+00:00,[],None
82,https://github.com/AndrianDevFPGA/Packetization-.git,2022-05-10 07:58:39+00:00,,0,AndrianDevFPGA/Packetization-,490598001,Verilog,Packetization-,9,1,2022-05-13 12:50:32+00:00,[],None
83,https://github.com/windgod31202/PRPG_3bitsLFSR.git,2022-05-15 18:43:11+00:00,,0,windgod31202/PRPG_3bitsLFSR,492573812,Verilog,PRPG_3bitsLFSR,3,1,2022-05-16 08:59:17+00:00,[],None
84,https://github.com/BrenoRev/Projeto-Forno-Microondas.git,2022-05-08 20:22:34+00:00,Projeto de Forno de Microondas da disciplina de Sistemas Digitais da UFPE.,1,BrenoRev/Projeto-Forno-Microondas,490046888,Verilog,Projeto-Forno-Microondas,39,1,2022-05-10 20:16:39+00:00,[],None
85,https://github.com/vishwas1101/CS-F342-Computer-Architecture.git,2022-05-08 07:08:34+00:00,All the labs and assignment solutions for the course. ,2,vishwas1101/CS-F342-Computer-Architecture,489872041,Verilog,CS-F342-Computer-Architecture,10829,1,2023-12-06 12:24:49+00:00,[],None
86,https://github.com/mattvenn/caravel_walkthrough.git,2022-05-11 13:22:07+00:00,,0,mattvenn/caravel_walkthrough,491120667,Verilog,caravel_walkthrough,52447,1,2022-07-02 23:06:48+00:00,[],https://api.github.com/licenses/apache-2.0
87,https://github.com/AndrianDevFPGA/comparator.git,2022-05-11 11:48:30+00:00,,0,AndrianDevFPGA/comparator,491087690,Verilog,comparator,5,1,2022-05-13 12:50:31+00:00,[],None
88,https://github.com/hansollasido/verilog-FPGA.git,2022-05-13 17:57:49+00:00,,0,hansollasido/verilog-FPGA,491993646,Verilog,verilog-FPGA,56,1,2022-06-10 09:17:33+00:00,[],None
89,https://github.com/AndrianDevFPGA/BRAM-.git,2022-05-08 16:25:04+00:00,Verilog code for BRAM ,0,AndrianDevFPGA/BRAM-,489995759,Verilog,BRAM-,3,1,2022-05-08 16:42:58+00:00,[],None
90,https://github.com/Ghanshu03101997/3-to-8-Decoder_Verilog-code.git,2022-05-12 18:00:28+00:00,,0,Ghanshu03101997/3-to-8-Decoder_Verilog-code,491617825,Verilog,3-to-8-Decoder_Verilog-code,31,1,2022-05-16 14:16:45+00:00,[],None
91,https://github.com/FaithGriffin/CSARCH1_HDLProject1.git,2022-05-18 06:22:08+00:00,Verilog behavioral model HDL program,0,FaithGriffin/CSARCH1_HDLProject1,493534871,Verilog,CSARCH1_HDLProject1,61,1,2023-03-25 16:22:27+00:00,"['hardware-description-language', 'hdl', 'verilog', 'verilog-hdl', 'verilog-project']",None
92,https://github.com/a-mehrotra/EECE3324-Computer-Architecture.git,2022-05-10 13:52:57+00:00,,0,a-mehrotra/EECE3324-Computer-Architecture,490718585,Verilog,EECE3324-Computer-Architecture,2859,1,2024-01-18 21:30:26+00:00,[],None
93,https://github.com/windgod31202/BCD_upper.git,2022-05-02 02:15:26+00:00,,0,windgod31202/BCD_upper,487692214,Verilog,BCD_upper,3,1,2022-05-02 19:35:02+00:00,[],None
94,https://github.com/jayyoon1218/4-bit-CPU.git,2022-05-06 17:58:30+00:00,ECE 251 Computer Architecture Final Project,0,jayyoon1218/4-bit-CPU,489448225,Verilog,4-bit-CPU,1014,1,2023-11-06 10:21:33+00:00,[],None
95,https://github.com/yasnakateb/ChiselNotes.git,2022-05-12 09:09:28+00:00,Chisel3 examples,0,yasnakateb/ChiselNotes,491441424,Verilog,ChiselNotes,60,1,2022-06-03 16:37:22+00:00,"['chisel', 'chisel3', 'examples', 'sbt', 'scala']",None
96,https://github.com/ToddRenn/SIMON64_128.git,2022-05-07 14:48:34+00:00,Verilog implementation of SIMON64/128,0,ToddRenn/SIMON64_128,489701197,Verilog,SIMON64_128,1847,1,2022-05-17 02:51:35+00:00,[],None
97,https://github.com/Nimausfi/LED_Driver.git,2022-05-02 15:22:18+00:00,,0,Nimausfi/LED_Driver,487894100,Verilog,LED_Driver,44,1,2023-11-25 07:51:55+00:00,[],None
98,https://github.com/fangjh21/ic_course.git,2022-05-07 07:36:31+00:00,some verilog module,0,fangjh21/ic_course,489604357,Verilog,ic_course,6410,1,2022-12-05 14:50:42+00:00,[],None
99,https://github.com/rosmarinocc/cpu89.git,2022-05-13 08:35:19+00:00,Á≥ªÁªüÂÆûÈ™åËØæËÆæ1Ôºå89Êù°Êåá‰ª§ÁöÑMIPSÊµÅÊ∞¥Á∫øcpu,0,rosmarinocc/cpu89,491820353,Verilog,cpu89,12376,1,2024-04-02 08:26:31+00:00,[],None
100,https://github.com/AnyTask2001/whu_elc_lab.git,2022-05-18 14:35:42+00:00,ÁîµÂ≠êÁ∫øË∑ØÂÆû‰π†,0,AnyTask2001/whu_elc_lab,493701189,Verilog,whu_elc_lab,11194,1,2023-09-15 09:21:19+00:00,[],None
101,https://github.com/Fluuuegel/USTC-COD-HW-2022.git,2022-05-13 06:54:38+00:00,,1,Fluuuegel/USTC-COD-HW-2022,491789788,Verilog,USTC-COD-HW-2022,80062,1,2023-06-15 10:35:13+00:00,[],None
102,https://github.com/ThanforeHarich/CNN-calculator-in-verilog.git,2022-05-07 12:34:58+00:00,,0,ThanforeHarich/CNN-calculator-in-verilog,489668832,Verilog,CNN-calculator-in-verilog,10,1,2022-05-21 00:35:36+00:00,[],None
103,https://github.com/BrandondonChi/Valid-Ready-Handshake.git,2022-05-04 08:12:22+00:00,,0,BrandondonChi/Valid-Ready-Handshake,488504492,Verilog,Valid-Ready-Handshake,226,1,2022-11-01 03:03:51+00:00,[],None
104,https://github.com/AndrianDevFPGA/Clock-Divider.git,2022-05-03 19:23:44+00:00,Verilog program for clock divider,0,AndrianDevFPGA/Clock-Divider,488336589,Verilog,Clock-Divider,2,1,2022-05-08 16:43:04+00:00,[],None
105,https://github.com/imuguruza/gdg_talk_material.git,2022-05-14 15:42:30+00:00,"GDG Meeting presentation examples, code and links",0,imuguruza/gdg_talk_material,492257860,Verilog,gdg_talk_material,1057,1,2022-05-24 20:40:29+00:00,[],None
106,https://github.com/Jazzel/HU-CA-Project.git,2022-05-07 15:42:15+00:00,,1,Jazzel/HU-CA-Project,489714588,Verilog,HU-CA-Project,1598,1,2022-05-10 13:53:36+00:00,[],None
107,https://github.com/Ghanshu03101997/4-Bit-Ripple-Carry-Adder-Verilog-Code.git,2022-05-12 17:23:16+00:00,,0,Ghanshu03101997/4-Bit-Ripple-Carry-Adder-Verilog-Code,491606814,Verilog,4-Bit-Ripple-Carry-Adder-Verilog-Code,32,1,2022-05-16 14:04:08+00:00,[],None
108,https://github.com/youwei0505/IC_Contest.git,2022-05-02 09:08:24+00:00,,0,youwei0505/IC_Contest,487781111,Verilog,IC_Contest,3293,1,2022-08-02 07:30:43+00:00,[],None
109,https://github.com/Hetsoni2002/booth-multiplier.git,2022-05-18 08:06:51+00:00,booth multiplier algorithm is implemented in a redix-2 and a redix-4 manner. the radix-4 is called modified booth. ,0,Hetsoni2002/booth-multiplier,493567909,Verilog,booth-multiplier,194,1,2022-06-06 12:19:57+00:00,[],None
110,https://github.com/ganeshtmvs/EE5332_Project-.git,2022-05-16 17:11:46+00:00,Course Project based on FIR Filters for the course EE5332 - Mapping DSP Algorithms to Architectures,0,ganeshtmvs/EE5332_Project-,492929469,Verilog,EE5332_Project-,305,1,2024-01-30 03:41:16+00:00,[],None
111,https://github.com/HEDEZ44/EYANTRA2021-SOIL_MONITORING_BOT.git,2022-05-05 09:30:28+00:00,,2,HEDEZ44/EYANTRA2021-SOIL_MONITORING_BOT,488909340,Verilog,EYANTRA2021-SOIL_MONITORING_BOT,135464,1,2022-11-09 13:11:29+00:00,[],None
112,https://github.com/AndrianDevFPGA/Trigger-Signal.git,2022-05-09 18:25:05+00:00,,0,AndrianDevFPGA/Trigger-Signal,490399250,Verilog,Trigger-Signal,3,1,2022-05-13 12:50:34+00:00,[],None
113,https://github.com/jschuster1203/VerilogToDimacs.git,2022-05-06 16:59:43+00:00,"Python file that takes in a verilog file and translates it into the proper dimacs file. The dimac file is then run using minisat to solve for reachability. When calling the python file, the user states the file name, the number of unrollings, and the desired state",0,jschuster1203/VerilogToDimacs,489431780,Verilog,VerilogToDimacs,22,1,2023-10-11 12:53:02+00:00,[],None
114,https://github.com/AndrianDevFPGA/state-Machine-example.git,2022-05-11 19:01:30+00:00,,0,AndrianDevFPGA/state-Machine-example,491238935,Verilog,state-Machine-example,2,1,2022-05-13 12:50:31+00:00,[],None
115,https://github.com/eroor8/fccm2022demo_concept_drift.git,2022-05-15 20:39:15+00:00,Demo of online training with concept drift for FCCM 2022 demo night,0,eroor8/fccm2022demo_concept_drift,492598827,Verilog,fccm2022demo_concept_drift,7660,1,2022-06-25 08:01:27+00:00,[],None
116,https://github.com/p76061425/DIC_TrafficLight.git,2022-05-15 14:23:25+00:00,DIC_TrafficLight,0,p76061425/DIC_TrafficLight,492509276,Verilog,DIC_TrafficLight,3,1,2022-08-02 07:54:33+00:00,[],None
117,https://github.com/LAMPA23/ModelSim.git,2022-05-16 09:25:55+00:00,,0,LAMPA23/ModelSim,492766689,Verilog,ModelSim,2414,1,2022-06-15 19:15:45+00:00,[],None
118,https://github.com/vtkhatri/fpu-verification.git,2022-05-18 04:07:31+00:00,,1,vtkhatri/fpu-verification,493503487,Verilog,fpu-verification,75,1,2022-06-04 03:55:33+00:00,[],None
119,https://github.com/geekifan/mips-design.git,2022-05-12 15:39:35+00:00,MIPS Á°¨‰ª∂ËÆæËÆ°ÂÆûÈ™åËØæ Ôºà2021ÔºâÁöÑËØæÁ®ãÂ§ß‰Ωú‰∏ö,0,geekifan/mips-design,491573622,Verilog,mips-design,12,1,2023-05-17 02:30:52+00:00,[],https://api.github.com/licenses/mit
120,https://github.com/dinasmh/8b10b.git,2022-05-19 13:41:53+00:00,source code of the 8b10b encoder and decoder (verilog) + testbench (systemverilog),0,dinasmh/8b10b,494088301,Verilog,8b10b,3,1,2022-05-26 17:51:53+00:00,[],None
121,https://github.com/liuly0322/riscv32-ustc-codh-lab6.git,2022-05-05 08:42:34+00:00,USTC 2022 Êò•Â≠£Â≠¶Êúü CODH ËØæÁ®ãÁªºÂêàÂÆûÈ™å,0,liuly0322/riscv32-ustc-codh-lab6,488894374,Verilog,riscv32-ustc-codh-lab6,4757,1,2024-02-22 03:33:39+00:00,"['branch-prediction', 'cpu', 'pipeline', 'risc-v', 'rv32i', 'vga']",https://api.github.com/licenses/mit
122,https://github.com/Ghanshu03101997/8-Bit-Skip-By-3-Counter-Verilog-code.git,2022-05-16 13:24:18+00:00,,0,Ghanshu03101997/8-Bit-Skip-By-3-Counter-Verilog-code,492845867,Verilog,8-Bit-Skip-By-3-Counter-Verilog-code,36,1,2022-05-16 13:59:09+00:00,[],None
123,https://github.com/Agusgal/EV22.git,2022-05-12 19:32:34+00:00,A 16-bit RISC high performance processor. ,0,Agusgal/EV22,491643929,Verilog,EV22,147984,1,2023-12-04 23:52:23+00:00,[],None
124,https://github.com/aliasgharchakera/RISC-V-pipelined-processor.git,2022-05-04 09:10:47+00:00,This is a 5-stage pipelined RISC V processor capable of running the RISC-V instruction set.,0,aliasgharchakera/RISC-V-pipelined-processor,488521589,Verilog,RISC-V-pipelined-processor,9055,1,2023-12-26 19:07:25+00:00,"['assembly-language', 'risc-v']",None
125,https://github.com/ajoshantony/FPGA_Mario.git,2022-05-11 20:25:18+00:00,ECE 385 Final Project,0,ajoshantony/FPGA_Mario,491261961,Verilog,FPGA_Mario,278519,1,2023-04-10 23:14:43+00:00,[],None
126,https://github.com/Splasher1804/Spartan3E-RGB-Generated-Pattern.git,2022-05-14 16:05:46+00:00,In this project I generated an RGB Pattern which changes colors of the rows if Switch_0 is activated. The project is written in Verilong HDL and simulated in Xilinx 14.7.,0,Splasher1804/Spartan3E-RGB-Generated-Pattern,492263484,Verilog,Spartan3E-RGB-Generated-Pattern,6,1,2022-05-14 16:16:15+00:00,[],None
127,https://github.com/nimamaguale/hw3.git,2022-05-19 11:05:56+00:00,,0,nimamaguale/hw3,494035764,Verilog,hw3,3,1,2022-05-20 04:06:18+00:00,[],None
128,https://github.com/lachuy/ImageProcessing1.git,2022-05-16 01:58:46+00:00,Using Verilog HDL and Altera ModelSim to process RGB image to Gray. ,1,lachuy/ImageProcessing1,492653478,Verilog,ImageProcessing1,2,1,2022-05-25 06:03:21+00:00,[],None
129,https://github.com/zhangkesjtu/AXI_bus_handshake.git,2022-05-03 12:59:48+00:00,,0,zhangkesjtu/AXI_bus_handshake,488211392,Verilog,AXI_bus_handshake,371,1,2022-07-04 02:49:27+00:00,[],None
130,https://github.com/AndrianDevFPGA/trafficLight.git,2022-05-12 19:02:32+00:00,,0,AndrianDevFPGA/trafficLight,491635858,Verilog,trafficLight,1,1,2022-05-13 12:50:30+00:00,[],None
131,https://github.com/Ghanshu03101997/Frequency-divider-with-50-Duty-CycleVerilog-Code.git,2022-05-16 14:18:32+00:00,,0,Ghanshu03101997/Frequency-divider-with-50-Duty-CycleVerilog-Code,492867013,Verilog,Frequency-divider-with-50-Duty-CycleVerilog-Code,31,1,2022-06-02 03:33:36+00:00,[],None
132,https://github.com/HummusPrince/PseudoCPU.git,2022-05-07 22:04:15+00:00,Stein's algorithm in hardware for educational needs.,1,HummusPrince/PseudoCPU,489790801,Verilog,PseudoCPU,60,1,2023-11-16 13:51:31+00:00,[],https://api.github.com/licenses/mit
133,https://github.com/Nimausfi/HDMI_Out.git,2022-05-02 18:21:52+00:00,,0,Nimausfi/HDMI_Out,487947388,Verilog,HDMI_Out,105,1,2023-11-25 06:21:01+00:00,[],None
134,https://github.com/eymay/Corg2022Spring.git,2022-05-06 17:20:20+00:00,,0,eymay/Corg2022Spring,489437697,Verilog,Corg2022Spring,2007,1,2024-03-09 21:48:02+00:00,[],None
135,https://github.com/xianmie/Internet-project.git,2022-05-05 08:00:00+00:00,"sdram,ov5640,vga,sobel,uart,ect..",0,xianmie/Internet-project,488881876,Verilog,Internet-project,27365,1,2023-05-10 09:30:56+00:00,[],None
136,https://github.com/Splasher1804/DW03-Bictr-Decode.git,2022-05-14 16:20:12+00:00,In this project I have programmed in Verilog HDL an up/down counter whose outputs are binary decoded. It has the simulation files that I used in ModelSim6.6.,0,Splasher1804/DW03-Bictr-Decode,492266834,Verilog,DW03-Bictr-Decode,269,1,2022-05-14 16:25:34+00:00,[],None
137,https://github.com/kmakhno/ad9648_axi_wrapper_1.0.git,2022-05-14 14:37:29+00:00,AXI wrapper for AD9648 low-level controller,0,kmakhno/ad9648_axi_wrapper_1.0,492241502,Verilog,ad9648_axi_wrapper_1.0,56,1,2022-08-13 04:26:25+00:00,[],None
138,https://github.com/Ghanshu03101997/Frequency-Divide-BY-3-Verilog.git,2022-05-16 14:06:25+00:00,,0,Ghanshu03101997/Frequency-Divide-BY-3-Verilog,492862261,Verilog,Frequency-Divide-BY-3-Verilog,35,1,2022-05-16 14:17:13+00:00,[],None
139,https://github.com/dzx-dzx/Handshake.git,2022-05-19 02:50:05+00:00,,0,dzx-dzx/Handshake,493898240,Verilog,Handshake,58,1,2023-03-10 07:15:08+00:00,[],None
140,https://github.com/mattvenn/caravel_tutorial.git,2022-05-11 10:43:11+00:00,,0,mattvenn/caravel_tutorial,491066807,Verilog,caravel_tutorial,51889,1,2022-07-02 23:06:52+00:00,[],https://api.github.com/licenses/apache-2.0
141,https://github.com/AndrianDevFPGA/PWM-Generator.git,2022-05-04 07:50:56+00:00,This code is used to generate PWM signal ,0,AndrianDevFPGA/PWM-Generator,488498432,Verilog,PWM-Generator,6,1,2022-05-08 16:43:02+00:00,[],None
142,https://github.com/AndrianDevFPGA/Half-Adder.git,2022-05-07 17:10:02+00:00,Verilog code for half Adder ,0,AndrianDevFPGA/Half-Adder,489735258,Verilog,Half-Adder,4,1,2022-05-08 16:43:01+00:00,[],None
143,https://github.com/briansune/CS42448-Verilog-Example.git,2022-05-09 00:40:00+00:00,CS42448 FPGA Verilog Loop Back Example,0,briansune/CS42448-Verilog-Example,490088950,Verilog,CS42448-Verilog-Example,12,1,2022-06-23 18:45:27+00:00,"['codec', 'fpga', 'adc', 'audio', 'dac', 'verilog']",https://api.github.com/licenses/mit
144,https://github.com/yolanda10202/CSM152A_lab4.git,2022-05-16 19:41:59+00:00,,0,yolanda10202/CSM152A_lab4,492976518,Verilog,CSM152A_lab4,380,1,2022-06-03 03:57:22+00:00,[],None
145,https://github.com/Ghanshu03101997/SR-Flip-Flop-Verilog-Code.git,2022-05-12 17:41:33+00:00,,0,Ghanshu03101997/SR-Flip-Flop-Verilog-Code,491612103,Verilog,SR-Flip-Flop-Verilog-Code,42,1,2022-05-16 14:04:07+00:00,[],None
146,https://github.com/coleblackman/FABulousTG.git,2022-05-17 16:12:15+00:00,"Testing of the FABulous FPGA fabric generator. Specifications occur in 6 different files, resulting in varying RTL outputs",0,coleblackman/FABulousTG,493325441,Verilog,FABulousTG,3354,1,2023-12-04 01:35:23+00:00,[],None
147,https://github.com/skynatepro/MIPS32.git,2022-05-08 05:10:11+00:00,Design of 32-bit MIPS Processor,1,skynatepro/MIPS32,489851696,Verilog,MIPS32,5977,1,2024-02-21 15:12:06+00:00,"['verilog-code', 'verilog-project', 'vlsi-design']",None
148,https://github.com/liby6/iic_driver.git,2022-05-19 07:45:30+00:00,iic„ÄÅ eeprom„ÄÅ pmbus,0,liby6/iic_driver,493971390,Verilog,iic_driver,3,1,2024-04-05 14:46:30+00:00,[],None
149,https://github.com/jonathanmorenofarias/GroupProject.git,2022-05-19 02:44:33+00:00,,0,jonathanmorenofarias/GroupProject,493896946,Verilog,GroupProject,9642,0,2023-01-21 00:14:39+00:00,[],None
150,https://github.com/Entropy-xcy/saed_demo.git,2022-05-16 21:15:03+00:00,,0,Entropy-xcy/saed_demo,493001838,Verilog,saed_demo,9,0,2023-02-01 07:00:17+00:00,[],None
151,https://github.com/AirsFyp/caravel_FPU_Single_Precision.git,2022-05-18 04:57:56+00:00,This repository contain the Single Precision Floating Point Unit Integrated into Caravel,1,AirsFyp/caravel_FPU_Single_Precision,493514142,Verilog,caravel_FPU_Single_Precision,33672,0,2022-05-18 04:58:08+00:00,[],https://api.github.com/licenses/apache-2.0
152,https://github.com/MajFontana/verilog-things.git,2022-05-17 16:30:23+00:00,,0,MajFontana/verilog-things,493331294,Verilog,verilog-things,14,0,2022-05-17 16:46:38+00:00,[],https://api.github.com/licenses/mit
153,https://github.com/s1410932002/0517.git,2022-05-17 14:03:16+00:00,,0,s1410932002/0517,493276661,Verilog,0517,1,0,2022-05-17 14:03:46+00:00,[],None
154,https://github.com/alexblue0329/PRNG.git,2022-05-19 08:05:44+00:00,,0,alexblue0329/PRNG,493977822,Verilog,PRNG,1,0,2022-05-19 08:06:13+00:00,[],None
155,https://github.com/phuc-to/ARM.git,2022-05-10 06:11:36+00:00,,0,phuc-to/ARM,490564460,Verilog,ARM,20,0,2022-05-10 06:12:03+00:00,[],None
156,https://github.com/Msembgli/caravel.git,2022-05-09 11:12:43+00:00,,0,Msembgli/caravel,490249221,Verilog,caravel,51834,0,2022-05-09 14:26:13+00:00,[],https://api.github.com/licenses/apache-2.0
157,https://github.com/satyamsharma24/double_precesion_floating_multiplier.git,2022-05-08 06:28:50+00:00,,0,satyamsharma24/double_precesion_floating_multiplier,489864950,Verilog,double_precesion_floating_multiplier,11,0,2022-05-08 09:37:23+00:00,[],None
158,https://github.com/Csiegelion/-.git,2022-05-08 09:43:36+00:00,ÊÄªÁ∫øÊè°ÊâãÂú∫ÊôØÊèèËø∞Ôºö a) ÊÄªÁ∫ømasterÂèëÂá∫data‰ø°Âè∑ÔºåÂêåÊó∂masterÁî®valid‰ø°Âè∑ÊãâÈ´òË°®Á§∫dataÊúâÊïàÔºõ b) ÊÄªÁ∫øslaveÂèëÂá∫ready‰ø°Âè∑Ôºåready‰ø°Âè∑ÊãâÈ´òË°®Á§∫slaveÂèØ‰ª•Êé•Êî∂Êï∞ÊçÆÔºõ c) ÂΩìvalidÂíåslaveÂêåÊó∂‰∏∫È´òÊó∂ÔºåË°®Á§∫data‰ø°Âè∑‰ªémasterÂà∞slaveÂèëÈÄÅÊé•Êî∂ÊàêÂäü„ÄÇ  ÊÄªÁ∫øËØ¶ÁªÜÊèèËø∞ËßÅÈôÑ‰ª∂ÊñáÊ°£„ÄÇ È°πÁõÆË¶ÅÊ±ÇÔºö 1) ÂÆûÁé∞‰∏äËø∞ÊÄªÁ∫øÂêåÊ≠•Êè°ÊâãÂú∫ÊôØÔºå‰∏çËÄÉËôëÂºÇÊ≠•Âú∫ÊôØÔºõ 2) ÂÅáÂÆömasterÁöÑvalid‰ø°Âè∑‰∏çÊª°Ë∂≥Êó∂Â∫èË¶ÅÊ±ÇÔºåË¶ÅÂØπvalid‰ø°Âè∑Áî®ÂØÑÂ≠òÂô®Êâì‰∏ÄÊãçÔºåÂÆûÁé∞ËØ•ÊÄªÁ∫øÊè°ÊâãÂú∫ÊôØÔºõ 3) ÂÅáÂÆöslaveÁöÑready‰ø°Âè∑‰∏çÊª°Ë∂≥Êó∂Â∫èË¶ÅÊ±ÇÔºåË¶ÅÂØπready‰ø°Âè∑Áî®ÂØÑÂ≠òÂô®Êâì‰∏ÄÊãçÔºåÂÆûÁé∞ËØ•ÊÄªÁ∫øÊè°ÊâãÂú∫ÊôØÔºõ 4) ÂÅáÂÆövalidÂíåready‰ø°Âè∑ÈÉΩ‰∏çÊª°Ë∂≥Êó∂Â∫èË¶ÅÊ±ÇÔºåÈÉΩÈúÄË¶ÅÁî®ÂØÑÂ≠òÂô®Êâì‰∏ÄÊãçÔºåÂÆûÁé∞ËØ•ÊÄªÁ∫øÊè°ÊâãÂú∫ÊôØÔºõ,0,Csiegelion/-,489902595,Verilog,-,550,0,2022-05-08 09:44:20+00:00,[],None
159,https://github.com/leunknown/5-Stage-MIPS-32.git,2022-05-08 16:18:02+00:00,Programmed a functional 5 stage FPGA based on the xc7k70tfbc676-1,0,leunknown/5-Stage-MIPS-32,489994042,Verilog,5-Stage-MIPS-32,20,0,2022-05-08 16:24:57+00:00,[],None
160,https://github.com/YanYuTu/BCD_To_7.git,2022-05-05 17:12:43+00:00,,0,YanYuTu/BCD_To_7,489062109,Verilog,BCD_To_7,3,0,2022-05-05 17:22:34+00:00,[],None
161,https://github.com/marasc36/finalProject_compach.git,2022-05-06 03:57:56+00:00,,0,marasc36/finalProject_compach,489208619,Verilog,finalProject_compach,9,0,2022-05-06 04:01:16+00:00,[],None
162,https://github.com/CatincaO/ac-maze.git,2022-05-11 14:30:43+00:00,,0,CatincaO/ac-maze,491147416,Verilog,ac-maze,8,0,2022-05-11 14:32:29+00:00,[],None
163,https://github.com/vtudn/simple_decorative_leds.git,2022-05-14 12:45:33+00:00,Logic Design project,0,vtudn/simple_decorative_leds,492213907,Verilog,simple_decorative_leds,1602,0,2023-07-08 11:26:07+00:00,[],https://api.github.com/licenses/mit
164,https://github.com/anthony-schmidt/Typing_Test.git,2022-05-13 20:12:51+00:00,,0,anthony-schmidt/Typing_Test,492028609,Verilog,Typing_Test,8,0,2022-05-13 20:15:28+00:00,[],None
165,https://github.com/DECAfpga/Other_Cores.git,2022-05-14 09:47:14+00:00,This repository contains sample and little cores to not overpopulate the list of repositories.,0,DECAfpga/Other_Cores,492173915,Verilog,Other_Cores,3049,0,2022-05-14 10:06:20+00:00,"['fpga', 'others']",None
166,https://github.com/thedrippster/FinalProject.git,2022-05-04 03:26:33+00:00,,0,thedrippster/FinalProject,488439670,Verilog,FinalProject,2,0,2022-05-04 05:06:41+00:00,[],None
167,https://github.com/georgerennie/d2.git,2022-05-06 14:35:41+00:00,,0,georgerennie/d2,489387518,Verilog,d2,55,0,2022-05-06 14:36:53+00:00,[],None
168,https://github.com/homelith/dockerized-gowin-template.git,2022-05-06 14:50:06+00:00,template gowin FPGA project supporting multiple tool version and devboard with docker recipes for installing and running gowin tools on various linux distros,1,homelith/dockerized-gowin-template,489392257,Verilog,dockerized-gowin-template,41,0,2022-05-06 14:51:06+00:00,[],https://api.github.com/licenses/mit
169,https://github.com/hunterxhunt1/CompE-475---Microprocessors.git,2022-05-05 20:12:43+00:00,,0,hunterxhunt1/CompE-475---Microprocessors,489113031,Verilog,CompE-475---Microprocessors,41,0,2022-05-05 20:17:48+00:00,[],None
170,https://github.com/PHITRUONG2304/boundFlasher.git,2022-05-05 10:52:17+00:00,,0,PHITRUONG2304/boundFlasher,488934267,Verilog,boundFlasher,10193,0,2022-05-05 13:59:37+00:00,[],None
171,https://github.com/0x504B0304/FPGA_Cymometer.git,2022-05-01 19:07:54+00:00,,0,0x504B0304/FPGA_Cymometer,487620193,Verilog,FPGA_Cymometer,15748,0,2022-05-01 19:25:37+00:00,[],None
172,https://github.com/1929sofiaArceo/Practica4_PIPELINE.git,2022-05-04 02:00:23+00:00,,0,1929sofiaArceo/Practica4_PIPELINE,488422329,Verilog,Practica4_PIPELINE,5915,0,2022-05-04 02:02:34+00:00,[],None
173,https://github.com/birdybro/AlphaMission.git,2022-05-04 20:49:04+00:00,Alpha Mission and clones FPGA core for MiSTer,0,birdybro/AlphaMission,488739248,Verilog,AlphaMission,9034,0,2022-05-06 18:17:02+00:00,[],https://api.github.com/licenses/gpl-3.0
174,https://github.com/NishantSahay123/FIFO.git,2022-05-02 06:28:51+00:00,,0,NishantSahay123/FIFO,487739736,Verilog,FIFO,2,0,2022-05-02 06:29:18+00:00,[],None
175,https://github.com/mfurga-cs/fpga-summul.git,2022-05-02 08:23:06+00:00,[PROJEKT] Technika cyfrowa.,0,mfurga-cs/fpga-summul,487768789,Verilog,fpga-summul,1290,0,2022-11-02 10:42:21+00:00,['semester-4'],None
176,https://github.com/vananh09/BOUND_FLASHER_LSI_DESIGN.git,2022-05-12 11:45:33+00:00,,0,vananh09/BOUND_FLASHER_LSI_DESIGN,491490563,Verilog,BOUND_FLASHER_LSI_DESIGN,509,0,2022-05-13 05:46:02+00:00,[],None
177,https://github.com/JohnZDictator/FPGA_LAB.git,2022-05-14 20:02:48+00:00,,0,JohnZDictator/FPGA_LAB,492314017,Verilog,FPGA_LAB,6,0,2022-05-14 20:18:39+00:00,[],None
178,https://github.com/ollie0626/verilog.git,2022-05-13 08:23:48+00:00,digital circuit design and tips note,0,ollie0626/verilog,491816568,Verilog,verilog,504,0,2022-05-13 08:25:28+00:00,[],https://api.github.com/licenses/mit
179,https://github.com/hirokiwa/hdl.git,2022-05-09 06:32:38+00:00,,0,hirokiwa/hdl,490162501,Verilog,hdl,14,0,2022-05-09 06:34:30+00:00,[],None
180,https://github.com/hishamelreedy/Gesture-Recognition-Accelerator-RTL.git,2022-05-08 16:19:24+00:00,,0,hishamelreedy/Gesture-Recognition-Accelerator-RTL,489994352,Verilog,Gesture-Recognition-Accelerator-RTL,29026,0,2022-05-08 16:26:58+00:00,[],https://api.github.com/licenses/mit
181,https://github.com/derrick-yu1/4-Bit-CPU.git,2022-05-08 20:08:15+00:00,,0,derrick-yu1/4-Bit-CPU,490044222,Verilog,4-Bit-CPU,182,0,2022-05-14 01:55:17+00:00,[],None
182,https://github.com/adamdunc/whs_2022.git,2022-05-16 02:53:56+00:00,,0,adamdunc/whs_2022,492664428,Verilog,whs_2022,5469,0,2022-05-16 02:56:05+00:00,[],None
183,https://github.com/G1Y2Z3/HW5.git,2022-05-19 03:07:00+00:00,,0,G1Y2Z3/HW5,493902143,Verilog,HW5,2,0,2022-05-19 03:07:48+00:00,[],None
184,https://github.com/Yen-Jen-Lo/weektwelve.git,2022-05-19 06:38:45+00:00,,0,Yen-Jen-Lo/weektwelve,493950575,Verilog,weektwelve,2,0,2022-05-19 06:39:39+00:00,[],None
185,https://github.com/anshangPro/CPUProj.git,2022-05-19 13:41:23+00:00,,0,anshangPro/CPUProj,494088117,Verilog,CPUProj,33217,0,2022-07-19 15:12:52+00:00,[],None
186,https://github.com/TanItech/Stack-Queue-Verilog.git,2022-05-19 03:23:31+00:00,,0,TanItech/Stack-Queue-Verilog,493905850,Verilog,Stack-Queue-Verilog,60,0,2022-05-19 03:30:18+00:00,[],None
187,https://github.com/frank355325/homework4.git,2022-05-19 12:20:32+00:00,,0,frank355325/homework4,494059430,Verilog,homework4,4,0,2022-05-19 12:22:00+00:00,[],None
188,https://github.com/harikrishnadarapuneni/Test_demo.git,2022-05-18 11:03:46+00:00,,0,harikrishnadarapuneni/Test_demo,493626124,Verilog,Test_demo,0,0,2022-05-18 11:08:52+00:00,[],None
189,https://github.com/Orbin-Ahmed/VLSI_lab_task-cse460-.git,2022-05-18 16:43:49+00:00,,0,Orbin-Ahmed/VLSI_lab_task-cse460-,493746803,Verilog,VLSI_lab_task-cse460-,6804,0,2022-05-18 16:45:52+00:00,[],None
190,https://github.com/JiangJHBoyS/1410932020_20220513.git,2022-05-18 16:04:30+00:00,,0,JiangJHBoyS/1410932020_20220513,493733767,Verilog,1410932020_20220513,3,0,2022-05-18 16:06:59+00:00,[],None
191,https://github.com/Wwtfly89/prandom.git,2022-05-18 16:26:27+00:00,,0,Wwtfly89/prandom,493741251,Verilog,prandom,2,0,2022-05-18 16:28:28+00:00,[],None
192,https://github.com/AndrianDevFPGA/PassthroughIP.git,2022-05-18 08:04:55+00:00,,0,AndrianDevFPGA/PassthroughIP,493567277,Verilog,PassthroughIP,2,0,2022-05-18 08:06:51+00:00,[],None
193,https://github.com/soooch/1-Hz-CPU.git,2022-05-14 08:33:16+00:00,A RISC-V CPU in SystemVerilog,0,soooch/1-Hz-CPU,492157558,Verilog,1-Hz-CPU,2502,0,2022-05-14 08:45:00+00:00,[],None
194,https://github.com/atl1502/FPGA_Tank_Trouble.git,2022-05-14 17:56:43+00:00,,0,atl1502/FPGA_Tank_Trouble,492288465,Verilog,FPGA_Tank_Trouble,42746,0,2022-05-14 17:59:52+00:00,[],None
195,https://github.com/JAYJUN0125/Digital-Logio-Design-homework5.git,2022-05-14 17:52:41+00:00,,0,JAYJUN0125/Digital-Logio-Design-homework5,492287603,Verilog,Digital-Logio-Design-homework5,2,0,2022-05-14 17:53:15+00:00,[],None
196,https://github.com/hirenkhurana/RISC_Machine.git,2022-05-04 23:14:58+00:00,A Simple RISC Machine in Verilog ,0,hirenkhurana/RISC_Machine,488769310,Verilog,RISC_Machine,12,0,2022-05-04 23:20:06+00:00,[],None
197,https://github.com/lospo109/dldp4.git,2022-05-05 17:13:24+00:00,,0,lospo109/dldp4,489062300,Verilog,dldp4,4,0,2022-05-05 17:14:11+00:00,[],None
198,https://github.com/EmbeddedSystemsLearningProject/Test_1.git,2022-05-15 00:32:19+00:00,,0,EmbeddedSystemsLearningProject/Test_1,492353805,Verilog,Test_1,3,0,2022-05-15 02:24:21+00:00,[],None
199,https://github.com/merajhasan88/automatic-car-lane-changer-simple.git,2022-05-02 09:23:06+00:00,"Programmed in Verilog, this takes in the position and velocity of other cars and then changes lane taking care to avoid any crashes with other vehicles",0,merajhasan88/automatic-car-lane-changer-simple,487785082,Verilog,automatic-car-lane-changer-simple,15,0,2023-06-18 14:18:09+00:00,[],None
200,https://github.com/tonminhce/fifo-buffer.git,2022-05-02 09:15:22+00:00,b√†i t·∫≠p l·ªõn m√¥n Logic Design with HDL,0,tonminhce/fifo-buffer,487782947,Verilog,fifo-buffer,194,0,2022-07-14 08:03:28+00:00,[],None
201,https://github.com/hbiucewfg4o/bus_hand.git,2022-05-01 10:03:45+00:00,,0,hbiucewfg4o/bus_hand,487502511,Verilog,bus_hand,168,0,2022-05-01 10:11:10+00:00,[],None
202,https://github.com/tyleryouk/analyzingwaveforms.git,2022-05-03 02:00:04+00:00,,0,tyleryouk/analyzingwaveforms,488049175,Verilog,analyzingwaveforms,5028,0,2022-05-03 02:04:02+00:00,[],None
203,https://github.com/Namu-Lee/comorg_lab2.git,2022-05-01 11:47:04+00:00,2022 Computer Organization Lab2,0,Namu-Lee/comorg_lab2,487523010,Verilog,comorg_lab2,2049,0,2022-05-08 09:11:10+00:00,[],None
204,https://github.com/Bio-HO/MCP3008_test.git,2022-05-04 00:21:19+00:00,,0,Bio-HO/MCP3008_test,488402450,Verilog,MCP3008_test,4,0,2022-05-04 00:24:12+00:00,[],None
205,https://github.com/s1410932004/hw4.git,2022-05-05 08:31:15+00:00,,0,s1410932004/hw4,488891099,Verilog,hw4,2,0,2022-05-05 08:33:22+00:00,[],None
206,https://github.com/Kento-yang/LP_CMOS_IC_proc.git,2022-05-07 14:01:43+00:00,"LP CMOS IC project,design an async adder,use Muller C unit computing 8bit a+b+c result",0,Kento-yang/LP_CMOS_IC_proc,489689198,Verilog,LP_CMOS_IC_proc,2,0,2022-05-07 14:04:14+00:00,[],None
207,https://github.com/shiyuanyuanwin/handshake.git,2022-05-01 14:43:34+00:00,A simp;e handshake in verilog,0,shiyuanyuanwin/handshake,487561975,Verilog,handshake,121,0,2022-05-01 15:49:48+00:00,[],None
208,https://github.com/ShoichiroKitano/verilog.git,2022-05-02 11:50:37+00:00,,0,ShoichiroKitano/verilog,487825097,Verilog,verilog,8,0,2022-05-05 10:33:30+00:00,[],None
209,https://github.com/Gozzman/Matrix-display-controller.git,2022-05-04 06:52:25+00:00,"Model of a logic device combining the functional nodes of a 1 kHz frequency divider, a button contact rattle filter and a sequence generator state machine.",0,Gozzman/Matrix-display-controller,488482526,Verilog,Matrix-display-controller,23,0,2022-05-04 10:02:18+00:00,[],https://api.github.com/licenses/mit
210,https://github.com/frank355325/homework5.git,2022-05-19 13:52:59+00:00,,0,frank355325/homework5,494092695,Verilog,homework5,3,0,2022-05-19 13:58:36+00:00,[],None
211,https://github.com/Ahmed0100/ethernet_packet_detector_ip_verilog.git,2022-05-09 16:43:39+00:00,,1,Ahmed0100/ethernet_packet_detector_ip_verilog,490366561,Verilog,ethernet_packet_detector_ip_verilog,1200,0,2022-05-09 16:45:44+00:00,[],None
212,https://github.com/alexvetsavong/ECE411---MPs.git,2022-05-17 17:23:04+00:00,,0,alexvetsavong/ECE411---MPs,493348093,Verilog,ECE411---MPs,4208,0,2022-05-17 17:23:43+00:00,[],None
213,https://github.com/alex0652/HW5.git,2022-05-18 02:19:49+00:00,,0,alex0652/HW5,493479152,Verilog,HW5,2,0,2022-05-18 02:20:25+00:00,[],None
214,https://github.com/joongyeoncho0823/8-bit-cpu.git,2022-05-16 06:34:59+00:00,,0,joongyeoncho0823/8-bit-cpu,492711629,Verilog,8-bit-cpu,365,0,2022-05-16 06:35:12+00:00,[],None
215,https://github.com/tanviPDX/ECE-593-MIPS32-Pipeline-Verification.git,2022-05-19 18:40:15+00:00,,1,tanviPDX/ECE-593-MIPS32-Pipeline-Verification,494190246,Verilog,ECE-593-MIPS32-Pipeline-Verification,2572,0,2022-05-19 21:22:23+00:00,[],None
216,https://github.com/sminnaar123/camouse.git,2022-05-17 09:20:29+00:00,An FPGA based camera mouse,0,sminnaar123/camouse,493179924,Verilog,camouse,19287,0,2022-07-08 20:59:02+00:00,[],None
217,https://github.com/praveenbr2002/ComputerArchitecture-CourseWork.git,2022-05-17 11:11:15+00:00,,0,praveenbr2002/ComputerArchitecture-CourseWork,493215797,Verilog,ComputerArchitecture-CourseWork,443,0,2022-05-17 11:12:35+00:00,[],None
218,https://github.com/Samaksh36/Open-Source_VLSI-Design-Flow.git,2022-05-16 16:45:34+00:00,,1,Samaksh36/Open-Source_VLSI-Design-Flow,492920950,Verilog,Open-Source_VLSI-Design-Flow,62773,0,2022-05-19 18:34:32+00:00,[],None
219,https://github.com/FIUSCIS-CDA/Test.git,2022-05-18 21:14:54+00:00,Module with test functions,0,FIUSCIS-CDA/Test,493827111,Verilog,Test,3,0,2022-05-18 21:17:30+00:00,[],https://api.github.com/licenses/mit
220,https://github.com/lospo109/dldp5.git,2022-05-19 06:45:26+00:00,,0,lospo109/dldp5,493952643,Verilog,dldp5,2,0,2022-05-19 06:45:57+00:00,[],None
221,https://github.com/Paul-Twist/Paul-Twist.git,2022-05-03 22:06:44+00:00,Config files for my GitHub profile.,1,Paul-Twist/Paul-Twist,488376363,Verilog,Paul-Twist,105,0,2022-05-03 22:46:54+00:00,"['config', 'github-config']",None
222,https://github.com/Ramdoo/git_conflic_bak.git,2022-05-01 03:26:11+00:00,,0,Ramdoo/git_conflic_bak,487435676,Verilog,git_conflic_bak,3,0,2022-05-01 03:27:38+00:00,[],None
223,https://github.com/QuaATran/comp_arch_lab_8.git,2022-05-03 03:03:22+00:00,,0,QuaATran/comp_arch_lab_8,488061423,Verilog,comp_arch_lab_8,116,0,2022-05-03 03:04:48+00:00,[],None
224,https://github.com/0907yF/HW4.git,2022-05-05 07:21:32+00:00,,0,0907yF/HW4,488870704,Verilog,HW4,4,0,2022-05-05 07:24:24+00:00,[],None
225,https://github.com/TangChiaHui/Homework4.git,2022-05-05 08:31:20+00:00,,0,TangChiaHui/Homework4,488891118,Verilog,Homework4,3,0,2022-05-05 08:52:17+00:00,[],None
226,https://github.com/qqo60710/bcd.git,2022-05-05 20:09:28+00:00,,0,qqo60710/bcd,489112252,Verilog,bcd,2,0,2022-05-05 20:09:54+00:00,[],None
227,https://github.com/koppe-pan/verilog.git,2022-05-06 03:01:19+00:00,,0,koppe-pan/verilog,489197032,Verilog,verilog,795,0,2023-03-02 06:54:57+00:00,[],None
228,https://github.com/Ideasay/hdlbits_exercise.git,2022-05-06 06:26:29+00:00,,0,Ideasay/hdlbits_exercise,489241432,Verilog,hdlbits_exercise,8,0,2022-05-06 06:34:33+00:00,[],None
229,https://github.com/BiprarshiD/Design-of-Single-Cycle-CPU-in-Verilog.git,2022-05-11 12:49:55+00:00,Design of Single Cycle CPU in Verilog,0,BiprarshiD/Design-of-Single-Cycle-CPU-in-Verilog,491109046,Verilog,Design-of-Single-Cycle-CPU-in-Verilog,423,0,2022-05-11 12:53:58+00:00,[],None
230,https://github.com/BeatrizA2/Projeto-de-SD.git,2022-05-06 18:04:40+00:00,,0,BeatrizA2/Projeto-de-SD,489449904,Verilog,Projeto-de-SD,1,0,2023-02-24 02:10:20+00:00,[],None
231,https://github.com/IMMarcus09/Fpga-Music-Player.git,2022-05-07 05:32:00+00:00,Plays music with your DE1-SOC ,0,IMMarcus09/Fpga-Music-Player,489578486,Verilog,Fpga-Music-Player,2982,0,2022-05-07 05:34:18+00:00,[],None
232,https://github.com/Ahmed0100/systolic_fft_verilog.git,2022-05-15 07:32:10+00:00,,0,Ahmed0100/systolic_fft_verilog,492418055,Verilog,systolic_fft_verilog,104,0,2022-05-15 07:32:47+00:00,[],None
233,https://github.com/01fe21mve005/Advance-digital-system-design.git,2022-05-13 11:14:02+00:00,,0,01fe21mve005/Advance-digital-system-design,491867003,Verilog,Advance-digital-system-design,4117,0,2022-05-18 08:48:18+00:00,[],None
234,https://github.com/vukasinn-vtool/lab3-jasper.git,2022-05-10 08:45:17+00:00,,0,vukasinn-vtool/lab3-jasper,490613881,Verilog,lab3-jasper,37,0,2022-05-10 08:46:50+00:00,[],None
235,https://github.com/gritvik/FPGA-garage-band.git,2022-05-08 15:42:43+00:00,"In this project, we attempt to make a rudimentary drum kit audio sequencer, in the vein of GarageBand, using solely the FPGA. The left two switches on the board can be used to select between 1 of 4 sounds, and the remaining 8 dictate the count at which they will be played. Pressing the top button on the FPGA saves this pattern to this sound. And you will immediately begin to hear it play. On the screen, there is a grid of 4x8 colored cells that show the current pattern for each sound at the same time, and as the audio loops across the 8 counts, a yellow bar scrolls across the screen to show you where in the loop you are playing. When you want to reset all, press the bottom button on the FPGA and start all over again.",0,gritvik/FPGA-garage-band,489985424,Verilog,FPGA-garage-band,49865,0,2022-05-21 18:29:39+00:00,[],None
236,https://github.com/MihaiN99/Square-Root-Calculator.git,2022-05-08 17:53:35+00:00,,0,MihaiN99/Square-Root-Calculator,490016492,Verilog,Square-Root-Calculator,3,0,2022-05-08 17:54:04+00:00,[],None
237,https://github.com/shikye/sel_risc.git,2022-05-09 00:10:18+00:00,,0,shikye/sel_risc,490084346,Verilog,sel_risc,801,0,2022-05-09 00:21:01+00:00,[],None
238,https://github.com/miaochenlu/MCPU.git,2022-05-16 05:54:14+00:00,tomasulo algorithm / cache / pipeline cpu / single cycle cpu,0,miaochenlu/MCPU,492701271,Verilog,MCPU,217,0,2022-06-15 05:31:36+00:00,[],None
239,https://github.com/sicajc/VLSI_LAB.git,2022-05-16 03:38:39+00:00,My introductory course in Digital VLSI design,0,sicajc/VLSI_LAB,492672976,Verilog,VLSI_LAB,1530,0,2022-05-16 03:39:40+00:00,[],None
240,https://github.com/Eduard2609/LDH-Etapa-4.git,2022-05-15 14:02:55+00:00,"Doua display-uri Vga, unul cu un fundal Magenta si un patrat Cyan, si unul cu fundal Albastru.",0,Eduard2609/LDH-Etapa-4,492504090,Verilog,LDH-Etapa-4,4,0,2022-05-15 14:05:22+00:00,[],None
241,https://github.com/nishata24/ECE-251-Computer-Architecture-Final-Project.git,2022-05-15 04:16:06+00:00,,0,nishata24/ECE-251-Computer-Architecture-Final-Project,492384986,Verilog,ECE-251-Computer-Architecture-Final-Project,123,0,2022-05-15 22:50:35+00:00,[],None
242,https://github.com/Venkateshcho/Final_Project.git,2022-05-15 03:09:41+00:00,,0,Venkateshcho/Final_Project,492374921,Verilog,Final_Project,1083,0,2022-05-15 03:12:19+00:00,[],None
243,https://github.com/Ahmed0100/img_inv_dma_uart_microblaze_soc.git,2022-05-12 10:14:00+00:00,,0,Ahmed0100/img_inv_dma_uart_microblaze_soc,491462495,Verilog,img_inv_dma_uart_microblaze_soc,29,0,2022-05-12 10:22:48+00:00,[],None
244,https://github.com/andrew-hsieh-ch/School_Verilog-lessons.git,2022-05-10 09:49:39+00:00,"Verilog lessons in school, NTUST TW.",0,andrew-hsieh-ch/School_Verilog-lessons,490636012,Verilog,School_Verilog-lessons,21625,0,2023-01-21 15:48:48+00:00,[],None
245,https://github.com/yumeow0122/Verilog-HDL.git,2022-05-08 12:30:23+00:00,,0,yumeow0122/Verilog-HDL,489937912,Verilog,Verilog-HDL,9,0,2023-01-05 13:36:01+00:00,[],None
246,https://github.com/Gaveroid/ECE09243-RISC-V_32_Processor.git,2022-05-04 23:41:57+00:00,"Final project for ECE09243, a RISC-V 32-bit processor. Written by Gavin Trutzenbach, Jesselyn Ablett, Manas Gupta.",0,Gaveroid/ECE09243-RISC-V_32_Processor,488774065,Verilog,ECE09243-RISC-V_32_Processor,8,0,2022-05-04 23:42:21+00:00,[],None
247,https://github.com/cuesta22/FINAL-PROJECT.git,2022-05-05 03:56:53+00:00,RISK V Processor,0,cuesta22/FINAL-PROJECT,488824776,Verilog,FINAL-PROJECT,2,0,2022-05-07 19:33:50+00:00,[],None
248,https://github.com/thanhloc2742/RealTimeClock.git,2022-05-05 12:45:07+00:00,,0,thanhloc2742/RealTimeClock,488968832,Verilog,RealTimeClock,272,0,2022-05-05 12:45:47+00:00,[],None
249,https://github.com/MarcusWheeler/CS271Final.git,2022-05-12 16:23:07+00:00,My portion of the final project for ECE 271,0,MarcusWheeler/CS271Final,491587900,Verilog,CS271Final,14913,0,2022-05-12 16:27:24+00:00,[],None
250,https://github.com/ianafp/PipelineCPU.git,2022-05-12 11:03:28+00:00,,0,ianafp/PipelineCPU,491477466,Verilog,PipelineCPU,47224,0,2022-09-22 02:05:51+00:00,[],None
251,https://github.com/Matthew-jyn666/Yingnan.git,2022-05-01 10:55:02+00:00,,0,Matthew-jyn666/Yingnan,487512485,Verilog,Yingnan,7415,0,2022-05-03 10:56:00+00:00,[],None
252,https://github.com/ardavast/hello6502_fpga.git,2022-05-01 08:05:20+00:00,,0,ardavast/hello6502_fpga,487479924,Verilog,hello6502_fpga,3,0,2022-05-01 08:06:46+00:00,[],https://api.github.com/licenses/mit
253,https://github.com/Amisha-Mathew/vending-machine.git,2022-05-05 13:26:05+00:00,A digital design and computer organisation project,0,Amisha-Mathew/vending-machine,488982741,Verilog,vending-machine,6,0,2022-05-05 13:30:30+00:00,[],None
254,https://github.com/jasonsogod/jasonsssssssssssssssssssss.git,2022-05-05 07:49:13+00:00,,0,jasonsogod/jasonsssssssssssssssssssss,488878689,Verilog,jasonsssssssssssssssssssss,4,0,2022-05-05 07:49:51+00:00,[],None
255,https://github.com/537Cheese/FINALLAB.git,2022-05-05 04:10:56+00:00,,0,537Cheese/FINALLAB,488827650,Verilog,FINALLAB,4,0,2022-05-05 04:13:26+00:00,[],None
256,https://github.com/Palacios1337/FinalLabCompArch.git,2022-05-04 20:33:48+00:00,,0,Palacios1337/FinalLabCompArch,488735683,Verilog,FinalLabCompArch,9,0,2022-05-04 20:34:58+00:00,[],None
257,https://github.com/JYDbeg/Seminar.git,2022-05-08 11:36:17+00:00,,0,JYDbeg/Seminar,489925804,Verilog,Seminar,3,0,2022-05-08 11:37:33+00:00,[],None
258,https://github.com/theintrigued/12Bit-CPU.git,2022-05-16 05:43:36+00:00,This project includes a self-made 12 bit CPU that can do all math functions for 3Bits and returns an output on the LED,0,theintrigued/12Bit-CPU,492698629,Verilog,12Bit-CPU,3,0,2022-05-16 06:45:27+00:00,[],None
259,https://github.com/javierespinoza09/Temporal_MicroProc.git,2022-05-16 16:04:04+00:00,,0,javierespinoza09/Temporal_MicroProc,492907063,Verilog,Temporal_MicroProc,43,0,2022-05-16 16:30:56+00:00,[],None
260,https://github.com/ChenxiLiao/Pseudo-Random-Pattern-Generator.git,2022-05-18 08:54:18+00:00,,0,ChenxiLiao/Pseudo-Random-Pattern-Generator,493583832,Verilog,Pseudo-Random-Pattern-Generator,2,0,2022-05-18 08:57:46+00:00,[],None
261,https://github.com/park-hyeonbeen/verilog_programming.git,2022-05-17 12:23:26+00:00,,0,park-hyeonbeen/verilog_programming,493239596,Verilog,verilog_programming,12512,0,2022-05-17 12:31:53+00:00,[],None
262,https://github.com/ShreedeviAngadi/codes.git,2022-05-17 08:18:19+00:00,,0,ShreedeviAngadi/codes,493158924,Verilog,codes,25,0,2022-05-17 08:48:42+00:00,[],None
263,https://github.com/shwetamutalikdesai/verilogcode.git,2022-05-17 10:41:36+00:00,Verilog Code Mtech ,0,shwetamutalikdesai/verilogcode,493206505,Verilog,verilogcode,319,0,2022-05-17 11:15:58+00:00,[],None
264,https://github.com/Joynercc/USTC_COD.git,2022-05-19 13:19:36+00:00,,0,Joynercc/USTC_COD,494079927,Verilog,USTC_COD,11,0,2022-05-19 13:27:00+00:00,[],None
265,https://github.com/hackme199/AlarmClk.git,2022-05-08 17:02:58+00:00,,0,hackme199/AlarmClk,490004755,Verilog,AlarmClk,6,0,2022-05-08 17:04:01+00:00,[],None
266,https://github.com/dbs261/Minor-Project.git,2022-05-08 07:46:17+00:00,,0,dbs261/Minor-Project,489878973,Verilog,Minor-Project,79,0,2022-05-08 09:22:23+00:00,[],None
267,https://github.com/Mr-Moore/BCD.git,2022-05-05 17:20:18+00:00,,0,Mr-Moore/BCD,489064341,Verilog,BCD,1,0,2022-05-05 17:21:10+00:00,[],None
268,https://github.com/0901122/bcd0506.git,2022-05-06 02:13:01+00:00,,0,0901122/bcd0506,489186430,Verilog,bcd0506,3,0,2022-05-06 02:15:12+00:00,[],None
269,https://github.com/Namerlok/Designing_digital_devices_on_FPGA.git,2022-05-06 01:14:35+00:00,,0,Namerlok/Designing_digital_devices_on_FPGA,489174368,Verilog,Designing_digital_devices_on_FPGA,10,0,2022-05-06 01:16:36+00:00,[],None
270,https://github.com/M-Kunkle/comp-design-final-project.git,2022-05-03 08:40:19+00:00,Matrix Solving TPU,0,M-Kunkle/comp-design-final-project,488134355,Verilog,comp-design-final-project,8,0,2022-05-03 18:19:39+00:00,[],None
271,https://github.com/wufei-png/ME.git,2022-05-04 07:27:09+00:00,,0,wufei-png/ME,488491750,Verilog,ME,66937,0,2022-05-04 07:40:25+00:00,[],None
272,https://github.com/alex0652/HW4.git,2022-05-04 12:34:23+00:00,,0,alex0652/HW4,488581434,Verilog,HW4,4,0,2022-05-04 12:35:35+00:00,[],None
273,https://github.com/NAvi349/rev-cla-16.git,2022-05-04 12:33:39+00:00,This documentation contains the implementation of a 16 - bit reversible logic carry look ahead adder,0,NAvi349/rev-cla-16,488581216,Verilog,rev-cla-16,37,0,2022-05-04 12:40:20+00:00,[],https://api.github.com/licenses/gpl-3.0
274,https://github.com/Goshisanniichi/Lab_7_CU.git,2022-05-04 03:12:12+00:00,,0,Goshisanniichi/Lab_7_CU,488436747,Verilog,Lab_7_CU,5,0,2022-05-04 03:16:04+00:00,[],None
275,https://github.com/ipgtestrepos/ipG.git,2022-05-10 21:00:47+00:00,test repo,0,ipgtestrepos/ipG,490859165,Verilog,ipG,155,0,2022-05-10 21:14:37+00:00,[],None
276,https://github.com/tima8816811/Tetris-.git,2022-05-11 02:57:36+00:00,terris on fpga,0,tima8816811/Tetris-,490936701,Verilog,Tetris-,58,0,2022-05-14 13:32:08+00:00,[],None
277,https://github.com/nusriz/Low-Latency-Successive-Cancellation-Polar-Decoder.git,2022-05-02 18:33:51+00:00,,0,nusriz/Low-Latency-Successive-Cancellation-Polar-Decoder,487950928,Verilog,Low-Latency-Successive-Cancellation-Polar-Decoder,242,0,2022-05-02 18:39:42+00:00,[],None
278,https://github.com/AndreiZamfira22/Maze-solver.git,2022-05-10 13:16:20+00:00,Project that finds the exit of a maze using the Wall-Following Algorithm.,0,AndreiZamfira22/Maze-solver,490704183,Verilog,Maze-solver,0,0,2022-05-10 13:20:29+00:00,[],None
279,https://github.com/Midorante/BCD_Counter.git,2022-05-01 08:06:18+00:00,,0,Midorante/BCD_Counter,487480092,Verilog,BCD_Counter,0,0,2022-05-01 08:09:05+00:00,[],None
280,https://github.com/Sanskruti51/FPGA.git,2022-05-02 05:26:50+00:00,,0,Sanskruti51/FPGA,487726441,Verilog,FPGA,6,0,2022-05-02 05:28:31+00:00,[],None
281,https://github.com/VasantJ3/6Bit-Floating-Point-Adder.git,2022-05-09 19:25:01+00:00,,1,VasantJ3/6Bit-Floating-Point-Adder,490416987,Verilog,6Bit-Floating-Point-Adder,4,0,2022-05-09 19:28:54+00:00,[],None
282,https://github.com/anuic3/pll.git,2022-05-03 17:40:07+00:00,,0,anuic3/pll,488306165,Verilog,pll,54,0,2022-05-03 17:40:13+00:00,[],https://api.github.com/licenses/apache-2.0
283,https://github.com/vijaybharath99/32-bit-RISC-processor-with-thermal-management-unit-and-flexible-5-stage-pipelining..git,2022-05-12 09:36:34+00:00,The verilog code for MIPS based 32 bit RISC processor with thermal management unit and flexible 5 stage pipelining is implemented.,0,vijaybharath99/32-bit-RISC-processor-with-thermal-management-unit-and-flexible-5-stage-pipelining.,491450458,Verilog,32-bit-RISC-processor-with-thermal-management-unit-and-flexible-5-stage-pipelining.,10,0,2022-05-15 03:55:02+00:00,[],None
284,https://github.com/AllanRegush/fpga_flip_flop.git,2022-05-19 02:33:14+00:00,FPGA Project Flip Flops and Switch Debounce,0,AllanRegush/fpga_flip_flop,493894289,Verilog,fpga_flip_flop,4,0,2022-05-19 02:33:27+00:00,[],None
285,https://github.com/vidyuthshashidhar/rom-verilog-code.git,2022-05-10 19:08:53+00:00,Config files for my GitHub profile.,0,vidyuthshashidhar/rom-verilog-code,490828354,Verilog,rom-verilog-code,3,0,2022-06-12 14:51:59+00:00,"['config', 'github-config']",None
286,https://github.com/Midlij/EE354-Project.git,2022-05-08 21:47:43+00:00,,0,Midlij/EE354-Project,490062287,Verilog,EE354-Project,61,0,2022-05-08 21:48:37+00:00,[],None
287,https://github.com/Yaoshangshang96/Approx_Mult.git,2022-05-08 06:25:06+00:00,,0,Yaoshangshang96/Approx_Mult,489864292,Verilog,Approx_Mult,133,0,2022-05-08 06:40:39+00:00,[],None
288,https://github.com/DouglasWWolf/hls_demo.git,2022-05-05 03:28:39+00:00,Demo code for various Vitis/Vivado HLS functionality,0,DouglasWWolf/hls_demo,488818935,Verilog,hls_demo,938,0,2022-05-05 03:32:07+00:00,[],None
289,https://github.com/Ly403/CPU.git,2022-05-04 03:07:11+00:00,MIPS ,0,Ly403/CPU,488435729,Verilog,CPU,36882,0,2022-06-08 02:08:29+00:00,[],None
290,https://github.com/kripanshukumar/Sequential--Logic-Design.git,2022-05-05 17:40:23+00:00,,0,kripanshukumar/Sequential--Logic-Design,489070378,Verilog,Sequential--Logic-Design,23652,0,2022-05-17 05:49:11+00:00,[],None
291,https://github.com/bcqsd/verilog_rtl.git,2022-05-09 02:36:21+00:00,,0,bcqsd/verilog_rtl,490111088,Verilog,verilog_rtl,25,0,2022-05-09 02:42:50+00:00,[],None
292,https://github.com/GaryBlackbourne/logterv-hf-2022.git,2022-05-04 13:39:08+00:00,,0,GaryBlackbourne/logterv-hf-2022,488603341,Verilog,logterv-hf-2022,3291,0,2022-05-04 13:40:05+00:00,[],None
293,https://github.com/wyi345/Im.git,2022-05-09 21:49:37+00:00,,0,wyi345/Im,490454686,Verilog,Im,2,0,2022-05-09 21:52:41+00:00,[],None
294,https://github.com/8G6/test_bench.git,2022-05-09 17:23:11+00:00,basic test benches in verilog ,0,8G6/test_bench,490379516,Verilog,test_bench,82,0,2022-05-09 17:23:49+00:00,[],None
295,https://github.com/gabriel-pimentel/microwave-verilog.git,2022-05-11 22:53:46+00:00,,0,gabriel-pimentel/microwave-verilog,491294671,Verilog,microwave-verilog,27669,0,2022-05-20 11:46:38+00:00,[],https://api.github.com/licenses/gpl-3.0
296,https://github.com/Abhilashsipu/8-bit-microcontroller-using-FPGA.git,2022-05-01 05:00:08+00:00,"Design, Implementation and Testing of an 8- bit microcontroller using Xilinx Spartan 6 FPGA Board",0,Abhilashsipu/8-bit-microcontroller-using-FPGA,487449303,Verilog,8-bit-microcontroller-using-FPGA,3050,0,2022-05-01 05:15:47+00:00,[],None
297,https://github.com/Danil1997Dev/LR1.git,2022-05-01 19:15:44+00:00,,0,Danil1997Dev/LR1,487621775,Verilog,LR1,17,0,2022-05-01 19:23:42+00:00,[],None
298,https://github.com/YehorKrapovnytskyi/HDL_speech_recognition.git,2022-05-01 21:48:39+00:00,,0,YehorKrapovnytskyi/HDL_speech_recognition,487649899,Verilog,HDL_speech_recognition,2325,0,2022-06-04 15:36:37+00:00,[],None
299,https://github.com/Jade-Lu18/BUShandshake.git,2022-05-02 03:00:32+00:00,IC-handshake,0,Jade-Lu18/BUShandshake,487700360,Verilog,BUShandshake,330,0,2022-05-02 04:28:19+00:00,[],None
300,https://github.com/handsomehh/ZJU-Computer-organization.git,2022-05-03 02:19:56+00:00,"This contains some vivado projects about ZJU's computer Computer Organization.further more, there are pipeline cpu ,singal cpu, and cache.",0,handsomehh/ZJU-Computer-organization,488053048,Verilog,ZJU-Computer-organization,17738,0,2023-07-24 02:11:50+00:00,[],None
301,https://github.com/AllenDBoston/NB_multiplier.git,2022-05-05 23:44:42+00:00,,0,AllenDBoston/NB_multiplier,489157545,Verilog,NB_multiplier,876,0,2022-06-03 02:25:59+00:00,[],None
302,https://github.com/JiangJHBoyS/1410932020_20220429.git,2022-05-05 08:08:34+00:00,,0,JiangJHBoyS/1410932020_20220429,488884513,Verilog,1410932020_20220429,3,0,2022-05-05 08:09:42+00:00,[],None
303,https://github.com/cccza/Digital-Logic-Design-Practice_-hw4.git,2022-05-05 10:31:26+00:00,,0,cccza/Digital-Logic-Design-Practice_-hw4,488928326,Verilog,Digital-Logic-Design-Practice_-hw4,4,0,2022-05-05 10:32:23+00:00,[],None
304,https://github.com/Seif2001/SimpleCalculator.git,2022-05-05 01:42:10+00:00,,0,Seif2001/SimpleCalculator,488796809,Verilog,SimpleCalculator,2790,0,2022-05-05 01:46:36+00:00,[],None
305,https://github.com/svhum/ltc2308-led.git,2022-05-13 03:22:49+00:00,,0,svhum/ltc2308-led,491743060,Verilog,ltc2308-led,40,0,2022-05-13 03:24:25+00:00,[],None
306,https://github.com/andrewchandlerramirez/Zynq-HCSR04-Disctance-Sensor-Project-with-Interrupts.git,2022-05-12 02:10:09+00:00,Made with Verilog in Vivado using the Zybo Z7 10 board,0,andrewchandlerramirez/Zynq-HCSR04-Disctance-Sensor-Project-with-Interrupts,491333550,Verilog,Zynq-HCSR04-Disctance-Sensor-Project-with-Interrupts,1975,0,2022-05-12 02:39:40+00:00,[],None
307,https://github.com/usmanali-rs/APB_Slave.git,2022-05-13 08:06:36+00:00,APB slave with a memory module as peripheral,0,usmanali-rs/APB_Slave,491811068,Verilog,APB_Slave,2,0,2022-05-13 08:07:46+00:00,[],None
308,https://github.com/qian160/OpenMIPS.git,2022-05-13 11:33:15+00:00,,0,qian160/OpenMIPS,491872323,Verilog,OpenMIPS,111,0,2023-07-30 15:33:34+00:00,[],None
309,https://github.com/r1ng0hacking/my_rvcore.git,2022-05-16 12:18:04+00:00,,0,r1ng0hacking/my_rvcore,492821808,Verilog,my_rvcore,10,0,2022-05-16 12:52:46+00:00,[],None
310,https://github.com/Jakub-Mroczek/ALU.git,2022-05-17 03:40:54+00:00,,0,Jakub-Mroczek/ALU,493083916,Verilog,ALU,29,0,2022-05-17 05:10:25+00:00,[],None
311,https://github.com/TzuHaoLi/digital-logic.git,2022-05-17 01:57:42+00:00,,0,TzuHaoLi/digital-logic,493060126,Verilog,digital-logic,9,0,2022-05-17 02:01:56+00:00,[],None
312,https://github.com/AllanRegush/fpga_sr_latch.git,2022-05-19 00:57:25+00:00,,0,AllanRegush/fpga_sr_latch,493873115,Verilog,fpga_sr_latch,3,0,2022-05-19 01:00:16+00:00,[],None
313,https://github.com/snaketail/Apd_Pulse_detection.git,2022-05-16 09:42:18+00:00,Based on Opal Kelly Fpga platform,0,snaketail/Apd_Pulse_detection,492772061,Verilog,Apd_Pulse_detection,715,0,2022-05-16 09:46:24+00:00,[],https://api.github.com/licenses/mit
314,https://github.com/praveenbr2002/VLSI-Systems-Design-CourseWork.git,2022-05-17 12:00:31+00:00,,0,praveenbr2002/VLSI-Systems-Design-CourseWork,493231783,Verilog,VLSI-Systems-Design-CourseWork,2182,0,2022-05-17 12:01:43+00:00,[],None
315,https://github.com/masachika-kamada/FPGA.git,2022-05-17 13:36:13+00:00,,0,masachika-kamada/FPGA,493266191,Verilog,FPGA,0,0,2023-05-06 01:25:39+00:00,[],None
316,https://github.com/ChengHanYeh/hw5.git,2022-05-19 23:14:41+00:00,,0,ChengHanYeh/hw5,494256043,Verilog,hw5,2,0,2022-05-19 23:15:09+00:00,[],None
317,https://github.com/YunghsiGu/DD_lab.git,2022-05-14 02:54:22+00:00,,0,YunghsiGu/DD_lab,492096638,Verilog,DD_lab,11991,0,2023-12-23 16:26:11+00:00,[],None
318,https://github.com/visionvlsi/yosys.git,2022-05-02 16:24:37+00:00,,0,visionvlsi/yosys,487913076,Verilog,yosys,4574,0,2022-11-13 16:26:54+00:00,[],None
319,https://github.com/MohammadTtay/CA_Proj.git,2022-05-06 12:09:39+00:00,Computer Architecture Project / Designing a CPU,0,MohammadTtay/CA_Proj,489340351,Verilog,CA_Proj,46,0,2024-01-16 16:27:58+00:00,[],None
320,https://github.com/nmoroze/wavy.git,2022-05-10 04:03:42+00:00,,0,nmoroze/wavy,490536110,Verilog,wavy,1,0,2022-05-10 04:03:55+00:00,[],None
321,https://github.com/Rentao-Wan/Whac-A-Mole-on-basys3.git,2022-05-10 02:36:15+00:00,An interesting game on basys3 board,0,Rentao-Wan/Whac-A-Mole-on-basys3,490516220,Verilog,Whac-A-Mole-on-basys3,24280,0,2022-05-10 02:52:00+00:00,[],None
322,https://github.com/jassieldeliz/Pipelined-MIPS-Processor.git,2022-05-11 13:59:33+00:00,,0,jassieldeliz/Pipelined-MIPS-Processor,491135068,Verilog,Pipelined-MIPS-Processor,97,0,2022-06-26 19:21:21+00:00,[],https://api.github.com/licenses/mit
323,https://github.com/jonnnhhh/PONG.git,2022-05-06 20:22:46+00:00,The recreation of the 1980's game of PONG using FPGA.,0,jonnnhhh/PONG,489484074,Verilog,PONG,41,0,2022-05-06 20:27:15+00:00,[],None
324,https://github.com/AkiLin7110/Verilog.git,2022-05-12 09:58:00+00:00,,0,AkiLin7110/Verilog,491457475,Verilog,Verilog,19107,0,2022-05-12 13:25:25+00:00,[],None
325,https://github.com/ygkim912/chipyard-vcs.git,2022-05-12 16:26:03+00:00,,0,ygkim912/chipyard-vcs,491588830,Verilog,chipyard-vcs,3860,0,2022-05-12 16:29:11+00:00,[],None
326,https://github.com/LjBLincoln/ComputerOrganization-MIPS.git,2022-05-03 02:06:27+00:00,Wuhan University - Computer Organization and Design course project,0,LjBLincoln/ComputerOrganization-MIPS,488050493,,ComputerOrganization-MIPS,9044,0,2020-08-26 23:24:26+00:00,[],https://api.github.com/licenses/gpl-3.0
327,https://github.com/CatMadSan/LAB_DIGITAL.git,2022-05-03 03:08:49+00:00,,0,CatMadSan/LAB_DIGITAL,488062417,Verilog,LAB_DIGITAL,47,0,2022-05-04 03:36:10+00:00,[],None
328,https://github.com/PublicRecordOfficeVictoria/V2Generator.git,2022-05-05 00:45:42+00:00,,0,PublicRecordOfficeVictoria/V2Generator,488785857,Verilog,V2Generator,2295,0,2022-05-05 00:46:10+00:00,[],None
329,https://github.com/hunson89123/DLDP_Homework4.git,2022-05-04 12:41:25+00:00,,0,hunson89123/DLDP_Homework4,488583739,Verilog,DLDP_Homework4,1,0,2022-05-04 12:42:45+00:00,[],None
330,https://github.com/Jason-Blanda/Final-Project.git,2022-05-05 02:53:09+00:00,,0,Jason-Blanda/Final-Project,488811544,Verilog,Final-Project,9,0,2022-05-05 02:57:57+00:00,[],None
331,https://github.com/Hubert-1102/CS202_Project.git,2022-05-14 07:08:32+00:00,,0,Hubert-1102/CS202_Project,492140037,Verilog,CS202_Project,281,0,2022-09-27 06:23:46+00:00,[],https://api.github.com/licenses/mit
332,https://github.com/sateigashira/Matrix-Multiplication-in-Hardware.git,2022-05-13 22:23:29+00:00,Implementing matrix multiplication in hardware allows us to take advantage of parallelism and  high  memory  bandwidth  to  improve  the  performance  significantly. This project utilizes the DE-10 Lite FPGA board for the implementation.,1,sateigashira/Matrix-Multiplication-in-Hardware,492054950,Verilog,Matrix-Multiplication-in-Hardware,7,0,2022-05-13 22:27:56+00:00,[],None
333,https://github.com/JAYJUN0125/Digital-Logio-Design-homework4.git,2022-05-10 20:51:59+00:00,,0,JAYJUN0125/Digital-Logio-Design-homework4,490857037,Verilog,Digital-Logio-Design-homework4,1,0,2022-05-10 20:52:45+00:00,[],None
334,https://github.com/arrke/systemy-wbudowane.git,2022-05-15 11:50:19+00:00,Zadania z System√≥w Wbudowanych,0,arrke/systemy-wbudowane,492471923,Verilog,systemy-wbudowane,5,0,2022-05-17 12:04:38+00:00,[],None
335,https://github.com/shiokuo/ca-final.git,2022-05-02 08:22:30+00:00,,0,shiokuo/ca-final,487768618,Verilog,ca-final,830,0,2022-05-02 08:26:14+00:00,[],None
336,https://github.com/Chi-you/FPGA_HW5.git,2022-05-15 04:20:37+00:00,,0,Chi-you/FPGA_HW5,492385624,Verilog,FPGA_HW5,706,0,2022-05-27 12:10:31+00:00,[],None
337,https://github.com/VELIDIPRADEEPKUMAR/BCM_STDP_USING_VERILOG.git,2022-05-15 04:36:28+00:00,,0,VELIDIPRADEEPKUMAR/BCM_STDP_USING_VERILOG,492387936,Verilog,BCM_STDP_USING_VERILOG,1592,0,2022-05-15 04:38:46+00:00,[],None
338,https://github.com/KarinCryptoDev/verilog.git,2022-05-15 18:53:39+00:00,"ÎîîÏûêÏù∏ (Verilog design), ÌÖåÏä§Ìä∏Î≤§Ïπò (Stimulus) Î∞è ÏãúÎÆ¨Î†àÏù¥ÏÖò Í≤∞Í≥º (Waveform) ",0,KarinCryptoDev/verilog,492576176,Verilog,verilog,11,0,2022-05-15 18:55:07+00:00,[],None
339,https://github.com/YassYe/GoBoardProjects.git,2022-05-19 05:15:11+00:00,Here resides my Verilog code for different projects implemented on the nandland Go Board. The credit for the base code goes to Russel and his amazing nandland project (https://github.com/nandland/nandland) . I have only extended some capabilities of the projects.,0,YassYe/GoBoardProjects,493929779,Verilog,GoBoardProjects,7,0,2022-05-19 05:18:59+00:00,[],None
340,https://github.com/TangChiaHui/Homework5.git,2022-05-19 08:33:10+00:00,,0,TangChiaHui/Homework5,493986620,Verilog,Homework5,3,0,2022-05-19 08:52:30+00:00,[],None
341,https://github.com/siliconcompiler/caravel_wrapper_heartbeat_example.git,2022-05-18 13:32:52+00:00,"This repository is a clone of efabless' ""caravel_user_project"" template. It contains a netlist and GDS file produced by a SiliconCompiler build flow, in a format that allows the MPW pre-tapeout checks to be run on the design.",0,siliconcompiler/caravel_wrapper_heartbeat_example,493676583,Verilog,caravel_wrapper_heartbeat_example,64736,0,2022-05-18 15:48:05+00:00,[],https://api.github.com/licenses/apache-2.0
342,https://github.com/Janavind/sel_set.git,2022-05-18 23:07:52+00:00,,0,Janavind/sel_set,493851698,Verilog,sel_set,174826,0,2022-05-18 23:37:42+00:00,[],https://api.github.com/licenses/apache-2.0
343,https://github.com/Tommywei0628/homework5.git,2022-05-19 03:42:40+00:00,,0,Tommywei0628/homework5,493909905,Verilog,homework5,3,0,2022-05-19 04:05:37+00:00,[],None
344,https://github.com/ChenxiLiao/Counts-up-BCD-to-7-segment-displays.git,2022-05-05 09:15:03+00:00,,0,ChenxiLiao/Counts-up-BCD-to-7-segment-displays,488904210,Verilog,Counts-up-BCD-to-7-segment-displays,4,0,2022-05-05 09:19:01+00:00,[],None
345,https://github.com/shen1005/BUAA_CO.git,2022-05-09 10:13:37+00:00,,0,shen1005/BUAA_CO,490231451,Verilog,BUAA_CO,24,0,2022-05-09 10:18:30+00:00,[],None
346,https://github.com/s1410932002/BCD_CODE.git,2022-05-04 10:28:26+00:00,,0,s1410932002/BCD_CODE,488544301,Verilog,BCD_CODE,2,0,2022-05-04 10:30:45+00:00,[],None
347,https://github.com/benginow/verilog_gpu.git,2022-05-07 20:52:17+00:00,Implementation of a programmable GPU in Verilog,2,benginow/verilog_gpu,489779362,Verilog,verilog_gpu,465,0,2022-08-25 04:25:21+00:00,[],None
348,https://github.com/rosmarinocc/FlappyBird.git,2022-05-11 12:38:37+00:00,Êï∞Â≠óÈÄªËæëËØæÁ®ãËÆæËÆ°ÔºåVGAÂíåÈîÆÁõòÂÆûÁé∞FlappyBird,0,rosmarinocc/FlappyBird,491104976,Verilog,FlappyBird,2464,0,2024-01-14 17:17:18+00:00,[],None
349,https://github.com/ipgtestrepos/ipF.git,2022-05-10 21:18:23+00:00,,0,ipgtestrepos/ipF,490863374,Verilog,ipF,31,0,2022-05-10 21:26:14+00:00,[],None
350,https://github.com/yyu233/Dual_Core_ML_Accelerator_for_Attention_Mechanism.git,2022-05-09 01:52:26+00:00,Support different clock domain data synchronization by FIFO,0,yyu233/Dual_Core_ML_Accelerator_for_Attention_Mechanism,490102065,Verilog,Dual_Core_ML_Accelerator_for_Attention_Mechanism,1246,0,2022-06-03 07:57:56+00:00,[],None
351,https://github.com/jake-ke/caravel_fast_ann_fieldious.git,2022-05-09 08:48:54+00:00,,2,jake-ke/caravel_fast_ann_fieldious,490203627,Verilog,caravel_fast_ann_fieldious,1023121,0,2022-05-18 00:38:14+00:00,[],https://api.github.com/licenses/apache-2.0
352,https://github.com/pransin/CompArch-Labs.git,2022-05-13 05:36:37+00:00,,0,pransin/CompArch-Labs,491770205,Verilog,CompArch-Labs,72,0,2022-05-13 05:37:12+00:00,[],None
353,https://github.com/Ahmed0100/booth_multiplier_verilog.git,2022-05-15 07:34:57+00:00,,0,Ahmed0100/booth_multiplier_verilog,492418553,Verilog,booth_multiplier_verilog,95,0,2022-05-15 07:37:15+00:00,[],None
354,https://github.com/MARTIAN-LY/MartianMIPS.git,2022-05-15 11:05:00+00:00,MipsÊåá‰ª§ÈõÜCPU,0,MARTIAN-LY/MartianMIPS,492462267,Verilog,MartianMIPS,31,0,2022-05-15 11:10:56+00:00,[],https://api.github.com/licenses/mit
355,https://github.com/OmarNashat01/AES-Encryption-verilog.git,2022-05-09 16:10:50+00:00,,0,OmarNashat01/AES-Encryption-verilog,490355749,Verilog,AES-Encryption-verilog,14161,0,2022-05-19 09:23:03+00:00,[],None
356,https://github.com/AmrMaged-H/Single-Cycle-MIPS-Processor.git,2022-05-08 21:04:29+00:00,32-bit single-cycle microarchitecture  MIPS processor based on Harvard Architecture. The single-cycle microarchitecture executes an  entire instruction in one cycle.,0,AmrMaged-H/Single-Cycle-MIPS-Processor,490054677,Verilog,Single-Cycle-MIPS-Processor,278,0,2022-05-08 22:18:45+00:00,[],None
357,https://github.com/itissalma/FPGA_Calculator.git,2022-05-11 15:53:03+00:00,Work in process but we created a Calculator using Verilog and implemented it onto a Basys3 Board. ,0,itissalma/FPGA_Calculator,491178173,Verilog,FPGA_Calculator,7,0,2022-05-11 15:53:47+00:00,[],None
358,https://github.com/Rentao-Wan/snake.git,2022-05-10 02:57:39+00:00,A FPGA game,0,Rentao-Wan/snake,490521242,Verilog,snake,36420,0,2022-05-10 02:59:43+00:00,[],None
359,https://github.com/Abhiram0908/verilog.git,2022-05-10 11:05:19+00:00,Here are some verilog codes for some circuits,0,Abhiram0908/verilog,490659726,Verilog,verilog,2,0,2022-05-10 11:09:26+00:00,[],None
360,https://github.com/shbz1998/8-BIT-COUNTER-and-AASD.git,2022-05-03 00:13:19+00:00,,0,shbz1998/8-BIT-COUNTER-and-AASD,488028871,Verilog,8-BIT-COUNTER-and-AASD,2,0,2022-05-03 00:15:16+00:00,[],None
361,https://github.com/abedk21/Functional-Hardware-Verification-Project.git,2022-05-03 00:29:08+00:00,,0,abedk21/Functional-Hardware-Verification-Project,488031879,Verilog,Functional-Hardware-Verification-Project,2393,0,2022-05-03 00:56:51+00:00,[],None
362,https://github.com/Vickyy2525/Lab.git,2022-05-14 03:06:57+00:00,,0,Vickyy2525/Lab,492098646,Verilog,Lab,16,0,2022-05-23 12:27:18+00:00,[],None
363,https://github.com/Nick24-fake/handshakes.git,2022-05-16 05:12:55+00:00,,0,Nick24-fake/handshakes,492691949,Verilog,handshakes,2727,0,2022-05-16 05:39:02+00:00,[],None
364,https://github.com/dev001hajipro/tang_primer_sandbox.git,2022-05-07 04:21:33+00:00,,0,dev001hajipro/tang_primer_sandbox,489566493,Verilog,tang_primer_sandbox,1382,0,2022-05-07 04:24:01+00:00,[],None
365,https://github.com/mohamedibrahem399/Chipions-Projects.git,2022-05-08 19:01:28+00:00,Projects which I have done during taking Chipions training.,0,mohamedibrahem399/Chipions-Projects,490031044,Verilog,Chipions-Projects,3946,0,2022-09-01 17:47:14+00:00,[],None
366,https://github.com/L-Aromatario/Frequency-generator.git,2022-05-10 14:17:41+00:00,,1,L-Aromatario/Frequency-generator,490728472,Verilog,Frequency-generator,16369,0,2022-05-15 14:58:24+00:00,[],None
367,https://github.com/DylanCoon99/CMPEN-331-Lab4.git,2022-05-09 19:52:32+00:00,Execution Stage of MIPS CPU Pipeline,0,DylanCoon99/CMPEN-331-Lab4,490424763,Verilog,CMPEN-331-Lab4,58,0,2022-05-09 19:53:25+00:00,[],None
368,https://github.com/vigneshi5617/Verilog_Labs.git,2022-05-16 11:25:35+00:00,,0,vigneshi5617/Verilog_Labs,492804491,Verilog,Verilog_Labs,13427,0,2022-05-16 11:45:28+00:00,[],None
369,https://github.com/s1410932004/hw5.git,2022-05-19 15:07:09+00:00,,0,s1410932004/hw5,494120438,Verilog,hw5,2,0,2022-05-19 15:10:10+00:00,[],None
370,https://github.com/frankie55688/kiwi.git,2022-05-19 16:01:52+00:00,,0,frankie55688/kiwi,494139725,Verilog,kiwi,2,0,2022-05-19 16:03:28+00:00,[],None
371,https://github.com/GGN-2015/MIPS-Lite4-Tomasulo.git,2022-05-17 07:17:17+00:00,Tomasulo machine for MIPS-Lite4,0,GGN-2015/MIPS-Lite4-Tomasulo,493138433,Verilog,MIPS-Lite4-Tomasulo,75,0,2023-10-01 07:40:38+00:00,[],https://api.github.com/licenses/mit
372,https://github.com/Ward-KUL/KUL-DS-final.git,2022-05-02 15:51:31+00:00,digitial systems final project,0,Ward-KUL/KUL-DS-final,487903004,Verilog,KUL-DS-final,37,0,2022-06-11 09:27:36+00:00,[],None
373,https://github.com/handsomeboy777/bcd_up_counter.git,2022-05-02 00:12:15+00:00,,0,handsomeboy777/bcd_up_counter,487671667,Verilog,bcd_up_counter,1,0,2022-05-02 00:14:49+00:00,[],None
374,https://github.com/andiconi/LTC2668-LTC2494.git,2022-05-04 02:33:00+00:00,Verilog interface for LTC2668-LTC2494,0,andiconi/LTC2668-LTC2494,488428927,Verilog,LTC2668-LTC2494,12927,0,2022-05-04 13:05:23+00:00,[],None
375,https://github.com/hggmarks/microwave-verilog.git,2022-05-05 04:48:49+00:00,,0,hggmarks/microwave-verilog,488835089,Verilog,microwave-verilog,17,0,2022-05-09 05:15:08+00:00,[],https://api.github.com/licenses/mit
376,https://github.com/Goshisanniichi/Datapath.git,2022-05-05 02:26:38+00:00,,0,Goshisanniichi/Datapath,488806102,Verilog,Datapath,27,0,2022-05-05 02:27:50+00:00,[],None
377,https://github.com/Avvco/Verilog.git,2022-05-05 12:33:08+00:00,,1,Avvco/Verilog,488964817,Verilog,Verilog,2165,0,2022-05-05 12:37:05+00:00,[],https://api.github.com/licenses/bsd-3-clause
378,https://github.com/Wwtfly89/seven_segment.git,2022-05-04 14:27:07+00:00,,0,Wwtfly89/seven_segment,488621546,Verilog,seven_segment,7,0,2022-05-04 15:59:58+00:00,[],None
379,https://github.com/s1410932049/HW4.git,2022-05-06 03:49:15+00:00,,0,s1410932049/HW4,489206900,Verilog,HW4,4,0,2022-05-06 03:55:17+00:00,[],None
380,https://github.com/ChengHanYeh/hw4.git,2022-05-06 01:43:25+00:00,,0,ChengHanYeh/hw4,489180134,Verilog,hw4,3,0,2022-05-06 01:45:56+00:00,[],None
381,https://github.com/ujjainidas/Brobot.git,2022-05-07 02:52:38+00:00,"a very cool Computer Architecture final project. Alternative names include: socially awkward bot, FinnesseBot, TechBrobot, Jaquavious Bartholomew IV, speedy boi B))). Contains speed control for two motors and an ADC interface for an analog proximity sensor. ",0,ujjainidas/Brobot,489550913,Verilog,Brobot,7998,0,2022-06-17 19:27:20+00:00,[],None
382,https://github.com/HornedHeck/Mithril_Verilog.git,2022-05-18 14:20:44+00:00,,0,HornedHeck/Mithril_Verilog,493695400,Verilog,Mithril_Verilog,8,0,2022-05-18 14:21:12+00:00,[],None
383,https://github.com/Ali-Sabir2/Example_code.git,2022-05-17 10:09:31+00:00,,0,Ali-Sabir2/Example_code,493196143,Verilog,Example_code,132,0,2022-11-15 17:49:47+00:00,[],None
384,https://github.com/antroseco/gb3.git,2022-05-17 10:59:13+00:00,University of Cambridge RISC-V project,0,antroseco/gb3,493212017,Verilog,gb3,145,0,2022-06-09 22:05:04+00:00,[],https://api.github.com/licenses/agpl-3.0
385,https://github.com/grifatron/CompArchFinalProject.git,2022-05-04 20:07:37+00:00,,0,grifatron/CompArchFinalProject,488729174,Verilog,CompArchFinalProject,8,0,2022-05-04 20:09:19+00:00,[],None
386,https://github.com/Torney32/CALab9.git,2022-05-03 00:41:32+00:00,,0,Torney32/CALab9,488034166,Verilog,CALab9,1,0,2022-05-03 00:44:19+00:00,[],None
387,https://github.com/yantong1775/5-stage-pipeline.git,2022-05-01 12:52:44+00:00,,0,yantong1775/5-stage-pipeline,487537210,Verilog,5-stage-pipeline,13,0,2023-06-01 05:46:06+00:00,[],None
388,https://github.com/BurakYildrm/Mini-MIPS-Processor.git,2022-05-02 14:38:51+00:00,A single-cycle MIPS processor using a 16-bit instruction set.,0,BurakYildrm/Mini-MIPS-Processor,487879241,Verilog,Mini-MIPS-Processor,192,0,2022-05-02 14:49:31+00:00,[],None
389,https://github.com/2021H1400158p/Moore-Machine-Design-using-Verilog.git,2022-05-02 09:37:04+00:00,,0,2021H1400158p/Moore-Machine-Design-using-Verilog,487789106,Verilog,Moore-Machine-Design-using-Verilog,5,0,2022-05-02 09:47:42+00:00,[],None
390,https://github.com/luiscarlos63/riscv_group8.git,2022-05-05 12:02:19+00:00,,0,luiscarlos63/riscv_group8,488955140,Verilog,riscv_group8,16,0,2022-05-05 12:02:31+00:00,[],None
391,https://github.com/Nagaraja-Sekhar/Design-of-Error-Compensation-MAC-unit-for-low-voltage-DNN-accelerators.git,2022-05-07 10:53:49+00:00,Verilog codes for the Error compensation MAC unit,1,Nagaraja-Sekhar/Design-of-Error-Compensation-MAC-unit-for-low-voltage-DNN-accelerators,489647509,Verilog,Design-of-Error-Compensation-MAC-unit-for-low-voltage-DNN-accelerators,449,0,2022-05-07 11:31:08+00:00,[],None
392,https://github.com/anonymized-compositional-verification/ICCAD22_submission.git,2022-05-06 22:25:45+00:00,,0,anonymized-compositional-verification/ICCAD22_submission,489508531,Verilog,ICCAD22_submission,4560,0,2022-06-06 02:42:55+00:00,[],None
393,https://github.com/Ahmed0100/imageInversion_soc_microblaze.git,2022-05-09 11:57:19+00:00,,0,Ahmed0100/imageInversion_soc_microblaze,490263095,Verilog,imageInversion_soc_microblaze,13,0,2022-05-09 12:16:36+00:00,[],None
394,https://github.com/quardinlyttle/Quardin-Clock_divider.git,2022-05-13 13:01:27+00:00,Simple Verilog Clock,0,quardinlyttle/Quardin-Clock_divider,491899301,Verilog,Quardin-Clock_divider,4,0,2022-05-13 13:01:37+00:00,[],None
395,https://github.com/karinsmguerrero/8-bit_RCAdder.git,2022-05-11 17:42:57+00:00,8 bit ripple carry adder implemented using Verilog,0,karinsmguerrero/8-bit_RCAdder,491214790,Verilog,8-bit_RCAdder,737,0,2022-12-05 18:10:29+00:00,[],None
396,https://github.com/Ahmed0100/uart_soc_microblaze.git,2022-05-11 19:34:55+00:00,,0,Ahmed0100/uart_soc_microblaze,491248573,Verilog,uart_soc_microblaze,18,0,2022-05-11 19:50:43+00:00,[],None
397,https://github.com/hitesh-anand/CS220_Assignments.git,2022-05-12 12:12:35+00:00,Assignments given in CS220 (Computer Organization) in 2021-22-II,0,hitesh-anand/CS220_Assignments,491499185,Verilog,CS220_Assignments,2172,0,2022-05-12 12:14:19+00:00,[],None
398,https://github.com/dylee0907/Labcode0907.git,2022-05-11 18:52:34+00:00,Digital clock,0,dylee0907/Labcode0907,491236321,Verilog,Labcode0907,2483,0,2022-06-26 15:58:01+00:00,[],None
399,https://github.com/SamuelOliveira14/Multi-cycle-Processor.git,2022-05-14 20:40:13+00:00,,0,SamuelOliveira14/Multi-cycle-Processor,492320830,Verilog,Multi-cycle-Processor,13,0,2023-09-26 20:48:19+00:00,[],None
400,https://github.com/minexo79/TianXuanVerilogCourse.git,2022-05-15 14:12:55+00:00,Â§©ÁíáÁöÑVerilogÊïôÂ≠∏,0,minexo79/TianXuanVerilogCourse,492506548,Verilog,TianXuanVerilogCourse,301,0,2022-05-29 16:50:04+00:00,[],None
401,https://github.com/Ahmed0100/fir_filters_verilog.git,2022-05-15 12:39:51+00:00,,0,Ahmed0100/fir_filters_verilog,492483329,Verilog,fir_filters_verilog,6,0,2022-05-15 12:41:36+00:00,[],None
402,https://github.com/Shingo8843/MIPS_Processor.git,2022-05-15 01:22:58+00:00,,0,Shingo8843/MIPS_Processor,492360141,Verilog,MIPS_Processor,18,0,2022-05-15 01:25:52+00:00,[],None
403,https://github.com/BambooWhispering/FPGA-mean_filter.git,2022-05-14 07:38:17+00:00,FPGAÂùáÂÄºÊª§Ê≥¢,0,BambooWhispering/FPGA-mean_filter,492145967,Verilog,FPGA-mean_filter,6230,0,2022-05-14 07:56:11+00:00,[],None
404,https://github.com/Ali-Sabir2/Example_Code_Workshop-.git,2022-05-17 10:14:32+00:00,,0,Ali-Sabir2/Example_Code_Workshop-,493197872,Verilog,Example_Code_Workshop-,145,0,2022-05-17 10:19:21+00:00,[],None
405,https://github.com/sandeep260301/Alarm-clk-in-verilog.git,2022-05-18 08:07:55+00:00,,0,sandeep260301/Alarm-clk-in-verilog,493568251,Verilog,Alarm-clk-in-verilog,5,0,2022-05-18 08:13:58+00:00,[],None
406,https://github.com/ramkumarravi49/Tomasulo.git,2022-05-16 13:04:54+00:00,Application of Tomasulo with Verilog and Python,0,ramkumarravi49/Tomasulo,492838355,Verilog,Tomasulo,1835,0,2022-05-16 13:20:04+00:00,[],None
407,https://github.com/aGeb1/ECE251-Final-Project.git,2022-05-15 15:54:04+00:00,A single-cycle computer with an 8-bit ALU and 24-bit instructions. Made by Ari Gebhardt and Hengnan Ma.,0,aGeb1/ECE251-Final-Project,492533088,Verilog,ECE251-Final-Project,52,0,2022-05-16 01:56:42+00:00,[],None
408,https://github.com/DanielSantiagoRobayo/ALU.git,2022-05-18 23:05:11+00:00,"The realization of an ALU in verilog, with an implementation for Nexys 4 DDR, contains the function addition, subtraction, multiplication, division, zero and shift.",0,DanielSantiagoRobayo/ALU,493851202,Verilog,ALU,5,0,2022-05-18 23:12:37+00:00,[],None
409,https://github.com/01fe21mve007/Advance-digital-system-design.git,2022-05-19 10:09:35+00:00,,0,01fe21mve007/Advance-digital-system-design,494018330,Verilog,Advance-digital-system-design,1770,0,2022-05-19 10:17:47+00:00,[],None
410,https://github.com/LIAOGUAN-WEI/Pseudo-Random-Pattern-Generator.git,2022-05-19 12:52:36+00:00,,0,LIAOGUAN-WEI/Pseudo-Random-Pattern-Generator,494070406,Verilog,Pseudo-Random-Pattern-Generator,0,0,2022-05-19 12:54:04+00:00,[],None
411,https://github.com/CJS1224/Verilog.git,2022-05-19 01:34:39+00:00,,0,CJS1224/Verilog,493881003,Verilog,Verilog,2,0,2022-05-19 01:35:42+00:00,[],None
412,https://github.com/tucanae47/wrapped_etpu.git,2022-05-08 17:42:54+00:00,,1,tucanae47/wrapped_etpu,490013975,Verilog,wrapped_etpu,63409,0,2022-05-08 17:42:59+00:00,[],https://api.github.com/licenses/apache-2.0
413,https://github.com/zafarali-rs/MPW1_fcb_jtag_subsystem.git,2022-05-09 10:34:17+00:00,,0,zafarali-rs/MPW1_fcb_jtag_subsystem,490237856,Verilog,MPW1_fcb_jtag_subsystem,31,0,2022-05-09 12:13:49+00:00,[],None
414,https://github.com/joeljvarghese/cocotb.git,2022-05-19 14:18:33+00:00,Test bench using Cocotb framework and Python,0,joeljvarghese/cocotb,494102358,Verilog,cocotb,1,0,2022-05-19 14:33:42+00:00,[],None
415,https://github.com/harshitjain17/5-Staged-CPU-with-Pipelining-Forwarding.git,2022-05-06 18:51:26+00:00,"Designed using Xilinx Vivado Design Package, a Verilog-based 5-stage 32-bit pipelined and forwarded CPU, which handles Load word, Add, and Jump MIPS format instructions with Forwarding and Writeback units to handle data hazards, reduce possible stalls, and improve performance by 10%.",0,harshitjain17/5-Staged-CPU-with-Pipelining-Forwarding,489462235,Verilog,5-Staged-CPU-with-Pipelining-Forwarding,596,0,2023-12-06 04:42:35+00:00,[],https://api.github.com/licenses/mit
416,https://github.com/arefin-abeed-216485435/Verilog-Reaction-Timer.git,2022-05-15 01:48:45+00:00,,0,arefin-abeed-216485435/Verilog-Reaction-Timer,492363527,Verilog,Verilog-Reaction-Timer,10,0,2022-05-15 01:53:47+00:00,[],https://api.github.com/licenses/epl-2.0
417,https://github.com/Lumonde-software/share.git,2022-05-15 11:50:28+00:00,,0,Lumonde-software/share,492471969,Verilog,share,159,0,2023-11-05 06:41:43+00:00,[],None
418,https://github.com/yifeis7/UIUC-ECE-385.git,2022-05-16 20:33:49+00:00,FPGA-based two-player video game design,0,yifeis7/UIUC-ECE-385,492991229,Verilog,UIUC-ECE-385,135164,0,2023-07-17 06:09:03+00:00,[],None
419,https://github.com/ShreedeviAngadi/adld_codes.git,2022-05-17 08:54:35+00:00,,0,ShreedeviAngadi/adld_codes,493170991,Verilog,adld_codes,2155,0,2022-05-17 09:06:43+00:00,[],None
420,https://github.com/yasnakateb/ChiselProcessor.git,2022-05-17 11:45:44+00:00,Multicycle processor in Chisel3,0,yasnakateb/ChiselProcessor,493226907,Verilog,ChiselProcessor,148,0,2022-05-19 11:42:49+00:00,"['chisel', 'chisel3', 'computer-architecture', 'cpu', 'mips', 'processor', 'sbt', 'scala']",None
421,https://github.com/sgauthamr2001/EE2003-Computer-Organisation.git,2022-05-17 11:16:08+00:00,"EE2003, Computer Organisation, Jul - Nov 2021",0,sgauthamr2001/EE2003-Computer-Organisation,493217337,Verilog,EE2003-Computer-Organisation,522,0,2022-05-17 12:23:42+00:00,[],None
422,https://github.com/xunthi2710/AES_128_DoAn.git,2022-05-18 14:19:20+00:00,ƒê·ªì √°n HK212,0,xunthi2710/AES_128_DoAn,493694849,Verilog,AES_128_DoAn,159206,0,2022-05-27 05:22:51+00:00,[],https://api.github.com/licenses/mit
423,https://github.com/bradcarthew1/EEE4120F_YODA_Group6.git,2022-05-16 11:25:57+00:00,YODA (Your Own Digital Accelerator) Project for EEE4120F (High Performance Embedded Systems) course at the University of Cape Town.,1,bradcarthew1/EEE4120F_YODA_Group6,492804614,Verilog,EEE4120F_YODA_Group6,23338,0,2022-05-19 08:26:02+00:00,[],https://api.github.com/licenses/gpl-3.0
424,https://github.com/tmg931/SARADC.git,2022-05-16 18:34:47+00:00,SAR Analog-to-Digital Converter,0,tmg931/SARADC,492956291,Verilog,SARADC,75,0,2022-05-16 18:38:55+00:00,[],None
425,https://github.com/richardhkbrown/xilinx.git,2022-05-15 17:41:57+00:00,,0,richardhkbrown/xilinx,492559634,Verilog,xilinx,11,0,2022-05-15 17:46:21+00:00,[],None
426,https://github.com/Midorante/Pseudo_Random_Pattern_Generator.git,2022-05-13 11:23:28+00:00,,0,Midorante/Pseudo_Random_Pattern_Generator,491869488,Verilog,Pseudo_Random_Pattern_Generator,0,0,2022-05-13 11:24:12+00:00,[],None
427,https://github.com/mliss26/mojo-microblaze-mcs.git,2022-05-19 16:29:01+00:00,MicroBlaze MCS based SoC for Mojo V3,0,mliss26/mojo-microblaze-mcs,494148647,Verilog,mojo-microblaze-mcs,442,0,2022-05-20 19:22:00+00:00,[],https://api.github.com/licenses/bsd-3-clause
428,https://github.com/ricardothadeu/Sistemas-Embarcados.git,2022-05-13 04:45:39+00:00,Arquivos Verilog feitos para a disciplina Sistemas Embarcados,0,ricardothadeu/Sistemas-Embarcados,491759481,Verilog,Sistemas-Embarcados,2,0,2022-05-13 04:50:30+00:00,[],None
429,https://github.com/CarlosChen1126/DCLab_final.git,2022-05-12 07:28:02+00:00,,0,CarlosChen1126/DCLab_final,491408446,Verilog,DCLab_final,34196,0,2023-10-22 12:39:36+00:00,[],None
430,https://github.com/hellowoe23/my-class.git,2022-05-17 08:01:09+00:00,SDU cyber security,0,hellowoe23/my-class,493153303,Verilog,my-class,1435,0,2023-01-09 06:24:46+00:00,[],None
431,https://github.com/Zach-Bravo/CompArch_Project.git,2022-05-02 21:00:38+00:00,,0,Zach-Bravo/CompArch_Project,487989605,Verilog,CompArch_Project,14,0,2022-05-02 21:02:02+00:00,[],None
432,https://github.com/mertcarabaci/BLG222E-Project1.git,2022-05-03 17:59:49+00:00,,1,mertcarabaci/BLG222E-Project1,488312310,Verilog,BLG222E-Project1,4655,0,2022-07-20 17:28:39+00:00,[],None
433,https://github.com/antonblaise/CAD-assignment-batch03.git,2022-05-10 00:52:45+00:00,CAD assignment - Batch 3,0,antonblaise/CAD-assignment-batch03,490492655,Verilog,CAD-assignment-batch03,11,0,2022-05-10 00:55:21+00:00,['verilog-hdl'],https://api.github.com/licenses/mit
434,https://github.com/CatMadSan/RISCV_MICROARQ.git,2022-05-11 06:57:26+00:00,,0,CatMadSan/RISCV_MICROARQ,490992492,Verilog,RISCV_MICROARQ,58,0,2022-05-12 00:26:39+00:00,[],None
435,https://github.com/ipgtestrepos/soc4.git,2022-05-10 21:29:10+00:00,,0,ipgtestrepos/soc4,490865817,Verilog,soc4,39,0,2022-05-11 01:35:14+00:00,[],None
436,https://github.com/MORROWWW/Risc_v.git,2022-05-11 19:40:10+00:00,JUST PLAY,0,MORROWWW/Risc_v,491250023,Verilog,Risc_v,9,0,2022-05-12 07:29:31+00:00,[],None
437,https://github.com/QuyLe-Minh/Digital-Clock.git,2022-05-06 10:29:39+00:00,Make a simple digital clock on arty-z7 20 board with 4 7-segment leds,0,QuyLe-Minh/Digital-Clock,489312310,Verilog,Digital-Clock,29,0,2022-05-06 10:48:32+00:00,[],None
438,https://github.com/Jason-Blanda/Lab-8.git,2022-05-06 19:56:22+00:00,,0,Jason-Blanda/Lab-8,489478089,Verilog,Lab-8,5,0,2022-05-06 19:58:17+00:00,[],None
439,https://github.com/saisrujanu/Cap_Project.git,2022-05-11 16:49:46+00:00,,0,saisrujanu/Cap_Project,491197394,Verilog,Cap_Project,52414,0,2022-05-22 12:53:02+00:00,[],None
440,https://github.com/SceneryInMirror/FlowMap-EE681.git,2022-05-01 05:10:05+00:00,,0,SceneryInMirror/FlowMap-EE681,487450804,Verilog,FlowMap-EE681,261,0,2022-05-01 05:17:47+00:00,[],None
441,https://github.com/gemini-v/flatoric.git,2022-05-01 10:19:36+00:00,Flat panel display for Oric-1/Atmos microcomputers.,0,gemini-v/flatoric,487505552,Verilog,flatoric,670,0,2022-05-01 10:27:13+00:00,[],https://api.github.com/licenses/mit
442,https://github.com/ChehKangMing/Stackeriffic.git,2022-05-01 11:31:43+00:00,,0,ChehKangMing/Stackeriffic,487519970,Verilog,Stackeriffic,2843,0,2022-05-08 00:10:55+00:00,[],None
443,https://github.com/jonathancagua/verilog.git,2022-05-01 17:16:43+00:00,,0,jonathancagua/verilog,487596742,Verilog,verilog,1,0,2022-05-01 19:01:51+00:00,[],None
444,https://github.com/Suyash3006/Traffic_light_controller_Verilog_HDL_design_.git,2022-05-06 09:35:50+00:00,-,0,Suyash3006/Traffic_light_controller_Verilog_HDL_design_,489296637,Verilog,Traffic_light_controller_Verilog_HDL_design_,97935,0,2022-05-11 11:06:07+00:00,[],None
445,https://github.com/noelsmithd/EE275_MAC.git,2022-05-07 06:17:58+00:00,,0,noelsmithd/EE275_MAC,489587442,Verilog,EE275_MAC,7,0,2022-05-07 06:40:03+00:00,[],None
446,https://github.com/kripanshukumar/ROUTER_1X3.git,2022-05-16 12:27:38+00:00,Packet Router,0,kripanshukumar/ROUTER_1X3,492825128,Verilog,ROUTER_1X3,30688,0,2024-01-07 15:38:29+00:00,[],None
447,https://github.com/RuralBrick/FPGA_Parking_Meter.git,2022-05-16 23:38:04+00:00,,0,RuralBrick/FPGA_Parking_Meter,493031594,Verilog,FPGA_Parking_Meter,54,0,2024-01-29 05:57:37+00:00,[],None
448,https://github.com/ResilientSpring/Verilog.git,2022-05-02 04:15:12+00:00,Perpetual practice (Starting to use Visual Code),0,ResilientSpring/Verilog,487713333,Verilog,Verilog,101,0,2022-05-02 04:25:23+00:00,[],None
449,https://github.com/Chengsong-Fu/EMD.git,2022-05-04 11:23:30+00:00,verilog,0,Chengsong-Fu/EMD,488559840,Verilog,EMD,30,0,2024-03-26 08:46:53+00:00,[],None
450,https://github.com/archanakatariya/AHB_PROTOCOL_Verilog.git,2022-05-03 10:51:44+00:00,,0,archanakatariya/AHB_PROTOCOL_Verilog,488171111,Verilog,AHB_PROTOCOL_Verilog,5,0,2023-03-10 02:53:19+00:00,[],None
451,https://github.com/YUVRAJg37/VGA.git,2022-05-03 15:29:27+00:00,,0,YUVRAJg37/VGA,488264347,Verilog,VGA,4,0,2022-05-03 15:29:34+00:00,[],None
452,https://github.com/agustincampeny/caravel_iee2433_opamp.git,2022-05-03 18:57:42+00:00,,0,agustincampeny/caravel_iee2433_opamp,488329388,Verilog,caravel_iee2433_opamp,54,0,2022-05-03 19:00:56+00:00,[],https://api.github.com/licenses/apache-2.0
453,https://github.com/Tommywei0628/homework4.git,2022-05-04 14:41:17+00:00,,0,Tommywei0628/homework4,488626703,Verilog,homework4,3,0,2022-05-04 14:49:37+00:00,[],None
454,https://github.com/xCEvans/optimsoc_security.git,2022-05-04 16:29:11+00:00,Optimsoc pipeline with some security policies thrown in,0,xCEvans/optimsoc_security,488663630,Verilog,optimsoc_security,145,0,2022-05-04 16:58:29+00:00,[],None
455,https://github.com/LIAOGUAN-WEI/BCD.git,2022-05-05 13:12:59+00:00,,0,LIAOGUAN-WEI/BCD,488978158,Verilog,BCD,3,0,2022-05-05 13:14:20+00:00,[],None
456,https://github.com/parastoo-gholami/computer_architecture.git,2022-05-04 20:02:00+00:00,,1,parastoo-gholami/computer_architecture,488727668,Verilog,computer_architecture,149,0,2022-06-19 20:57:24+00:00,[],None
457,https://github.com/AlexandeGomez/Proyecto_ALU.git,2022-05-10 00:34:51+00:00,,0,AlexandeGomez/Proyecto_ALU,490488778,Verilog,Proyecto_ALU,7,0,2022-06-24 22:09:33+00:00,[],None
458,https://github.com/BhavyaGarg8/Verilog-HDL-.git,2022-05-06 20:41:23+00:00,,0,BhavyaGarg8/Verilog-HDL-,489488497,Verilog,Verilog-HDL-,786,0,2022-05-06 20:52:08+00:00,[],None
459,https://github.com/Ersebreck/SED_Frogger.git,2022-05-11 02:12:21+00:00,C√≥digo en verilog para la implementaci√≥n de frogger en una FPGA,0,Ersebreck/SED_Frogger,490926083,Verilog,SED_Frogger,27993,0,2022-05-11 02:18:59+00:00,[],None
460,https://github.com/Nhan-Tong/Carry-Look-Ahead-Adder.git,2022-05-11 01:47:01+00:00,,0,Nhan-Tong/Carry-Look-Ahead-Adder,490920273,Verilog,Carry-Look-Ahead-Adder,7,0,2022-05-11 04:01:05+00:00,[],None
461,https://github.com/Rutuja-Mangle-07/mac.git,2022-05-01 18:31:42+00:00,,0,Rutuja-Mangle-07/mac,487612905,Verilog,mac,47,0,2022-05-01 18:37:49+00:00,[],None
462,https://github.com/KuiHouLiao/HW2.git,2022-05-02 02:47:46+00:00,,0,KuiHouLiao/HW2,487697970,Verilog,HW2,4,0,2022-05-02 03:07:21+00:00,[],None
463,https://github.com/ZZM11/datenlord_written_examination.git,2022-05-02 00:34:04+00:00,,0,ZZM11/datenlord_written_examination,487675137,Verilog,datenlord_written_examination,198,0,2022-05-02 00:35:20+00:00,[],None
464,https://github.com/shbz1998/SYNCRONOUS-FIFO.git,2022-05-03 00:16:59+00:00,,0,shbz1998/SYNCRONOUS-FIFO,488029518,Verilog,SYNCRONOUS-FIFO,3,0,2022-05-03 00:18:42+00:00,[],None
465,https://github.com/Palacios1337/Lab-8.git,2022-05-03 00:27:28+00:00,,0,Palacios1337/Lab-8,488031548,Verilog,Lab-8,8,0,2022-05-03 00:28:25+00:00,[],None
466,https://github.com/QuaATran/comp_arch_lab_9.git,2022-05-08 03:11:23+00:00,,0,QuaATran/comp_arch_lab_9,489833300,Verilog,comp_arch_lab_9,2,0,2022-05-08 03:21:51+00:00,[],None
467,https://github.com/BencsikDani/LogTervHF.git,2022-05-07 09:40:09+00:00,A Logikai tervez√©s h√°zi feladatom,0,BencsikDani/LogTervHF,489631656,Verilog,LogTervHF,207947,0,2022-06-29 11:41:47+00:00,[],None
468,https://github.com/homelith/wishbone-system.git,2022-05-07 10:31:05+00:00,,0,homelith/wishbone-system,489642764,Verilog,wishbone-system,17,0,2022-05-07 10:32:14+00:00,[],https://api.github.com/licenses/mit
469,https://github.com/Must-Hard/Patten-Water-Led.git,2022-05-15 05:02:30+00:00,"Four kings of led flashing mode ,changed by four keys",1,Must-Hard/Patten-Water-Led,492391907,Verilog,Patten-Water-Led,5,0,2023-06-03 07:25:38+00:00,[],None
470,https://github.com/growly/lut-tests.git,2022-05-18 22:45:22+00:00,,0,growly/lut-tests,493847347,Verilog,lut-tests,17,0,2022-05-18 22:48:10+00:00,[],https://api.github.com/licenses/apache-2.0
471,https://github.com/jargonized/caravel_walkthrough.git,2022-05-19 15:05:03+00:00,,0,jargonized/caravel_walkthrough,494119687,Verilog,caravel_walkthrough,51892,0,2022-05-19 15:16:24+00:00,[],https://api.github.com/licenses/apache-2.0
472,https://github.com/SunrShine/100DaysToICDesigner.git,2022-05-19 02:16:46+00:00,,0,SunrShine/100DaysToICDesigner,493890473,Verilog,100DaysToICDesigner,655,0,2022-05-19 02:16:52+00:00,[],None
473,https://github.com/mousaq92/actions_test.git,2022-05-18 19:36:15+00:00,,0,mousaq92/actions_test,493801650,Verilog,actions_test,5,0,2022-05-18 19:48:03+00:00,[],https://api.github.com/licenses/bsd-3-clause
474,https://github.com/ashrakatkh/Activation-Lookup-Tables.git,2022-05-16 21:15:53+00:00,,0,ashrakatkh/Activation-Lookup-Tables,493002069,Verilog,Activation-Lookup-Tables,4,0,2022-05-16 21:17:53+00:00,[],None
475,https://github.com/Yash-Goklani/Traffic-Light-Controller-using-Verilog.git,2022-05-16 06:41:29+00:00,Here i designed a Traffic Light Controller using Verilog ,0,Yash-Goklani/Traffic-Light-Controller-using-Verilog,492713355,Verilog,Traffic-Light-Controller-using-Verilog,2,0,2022-05-29 05:39:46+00:00,[],None
476,https://github.com/jurevreca12/rvj1-caravel-soc.git,2022-05-16 09:54:17+00:00,,0,jurevreca12/rvj1-caravel-soc,492776038,Verilog,rvj1-caravel-soc,318198,0,2022-05-16 10:37:03+00:00,[],https://api.github.com/licenses/apache-2.0
477,https://github.com/BiprarshiD/32-Bit-Floating-Point-Adder.git,2022-05-11 15:29:15+00:00,Design a floating point adder that takes two 32 bit single precision floating point input values that come serially with a time difference of 8 clock cycles between two inputs and stores the resultant value into eight RAMs. Perform the addition operation for 8 sets of input values,0,BiprarshiD/32-Bit-Floating-Point-Adder,491169488,Verilog,32-Bit-Floating-Point-Adder,386,0,2022-05-11 15:30:02+00:00,[],None
478,https://github.com/Niels5931/patmos-caravel-project.git,2022-05-06 10:13:27+00:00,,0,Niels5931/patmos-caravel-project,489307854,Verilog,patmos-caravel-project,53400,0,2022-05-06 10:18:31+00:00,[],https://api.github.com/licenses/apache-2.0
479,https://github.com/JMarshalB/AudioRecorder-FPGA-FinalProject.git,2022-05-05 15:52:40+00:00,,0,JMarshalB/AudioRecorder-FPGA-FinalProject,489036088,Verilog,AudioRecorder-FPGA-FinalProject,249,0,2022-05-05 16:21:08+00:00,[],None
480,https://github.com/Ahmed0100/jpeg_encoder_verilog.git,2022-05-15 07:39:56+00:00,,0,Ahmed0100/jpeg_encoder_verilog,492419538,Verilog,jpeg_encoder_verilog,104,0,2022-05-15 07:41:56+00:00,[],None
481,https://github.com/Eduard2609/LDH2V2.git,2022-05-13 13:47:29+00:00,O alta variatna la tema 2,0,Eduard2609/LDH2V2,491914690,Verilog,LDH2V2,1067,0,2022-05-13 18:25:37+00:00,[],None
482,https://github.com/tonminhce/logic_design_with_hdl_lab.git,2022-05-14 06:31:13+00:00,These labs are for reference purposes only,0,tonminhce/logic_design_with_hdl_lab,492132465,Verilog,logic_design_with_hdl_lab,1134,0,2022-05-14 06:46:23+00:00,[],None
483,https://github.com/alimorgaan/SBqM.git,2022-05-11 21:21:02+00:00,Queue monitor controller using Verilog,0,alimorgaan/SBqM,491275648,Verilog,SBqM,266,0,2022-05-11 21:23:14+00:00,[],None
484,https://github.com/alexvetsavong/ECE411---Final.git,2022-05-17 17:20:13+00:00,,0,alexvetsavong/ECE411---Final,493347242,Verilog,ECE411---Final,1678,0,2022-05-17 17:21:34+00:00,[],None
485,https://github.com/Archie-Mishra/Optimizing-Hardware-Accelerator-for-Image-Classification-on-FPGA.git,2022-05-01 18:37:53+00:00,,1,Archie-Mishra/Optimizing-Hardware-Accelerator-for-Image-Classification-on-FPGA,487614167,Verilog,Optimizing-Hardware-Accelerator-for-Image-Classification-on-FPGA,1547,0,2022-05-01 19:29:17+00:00,[],None
486,https://github.com/bombeo659/LSI_Design_BoundFlasher.git,2022-05-13 09:31:10+00:00,Learn basic HW design flow,0,bombeo659/LSI_Design_BoundFlasher,491837731,Verilog,LSI_Design_BoundFlasher,761,0,2022-05-13 09:40:37+00:00,[],None
487,https://github.com/AlexVUlyanov/FPGA.git,2022-05-15 06:31:57+00:00,Verilog,0,AlexVUlyanov/FPGA,492406684,Verilog,FPGA,56291,0,2022-11-06 11:47:22+00:00,[],None
488,https://github.com/MinyoungKimLAGCC/RoomDigitalCounter.git,2022-05-15 18:10:17+00:00,Spring Hackathon 2022 Room Digital Counter,0,MinyoungKimLAGCC/RoomDigitalCounter,492566376,Verilog,RoomDigitalCounter,6395,0,2022-05-15 18:14:41+00:00,[],None
489,https://github.com/hasanmutlu26/Mini-MIPS-Processor.git,2022-05-11 14:07:42+00:00,"This is a small version of MIPS processor, implemented in Structural Verilog. It supports 15 fundamental instructions. ",0,hasanmutlu26/Mini-MIPS-Processor,491138247,Verilog,Mini-MIPS-Processor,3563,0,2023-07-03 19:27:56+00:00,[],None
490,https://github.com/ThaisCampanac/AES-Verilog-Bonus.git,2022-05-11 18:47:27+00:00,This is a verilog program that is initiating the AES algorithm for 128 bits,0,ThaisCampanac/AES-Verilog-Bonus,491234760,Verilog,AES-Verilog-Bonus,376,0,2022-05-12 00:05:11+00:00,[],None
491,https://github.com/casperyue/CMPEN331.git,2022-05-05 16:55:14+00:00,CMPEN 331-Computer Organization and Design. Taylan Unal Fall 2019,0,casperyue/CMPEN331,489056557,,CMPEN331,18375,0,2021-11-28 00:05:49+00:00,[],https://api.github.com/licenses/mit
492,https://github.com/StevenShangkunZhuang/FPGA_Embedded_Systems_Deisgn.git,2022-05-06 00:26:05+00:00,,0,StevenShangkunZhuang/FPGA_Embedded_Systems_Deisgn,489165324,Verilog,FPGA_Embedded_Systems_Deisgn,19314,0,2022-05-06 00:48:10+00:00,[],None
493,https://github.com/nguyenducquang1212/Migen.git,2022-05-18 14:27:18+00:00,,0,nguyenducquang1212/Migen,493698027,Verilog,Migen,18497,0,2022-05-27 15:53:32+00:00,[],None
494,https://github.com/OmarBadr108/single_port_synchronous_RAM.git,2022-05-17 20:05:16+00:00,Implemention single port synchronous RAM  write/read and a testbench for it with pipelining ,0,OmarBadr108/single_port_synchronous_RAM,493397678,Verilog,single_port_synchronous_RAM,47,0,2023-05-07 10:36:37+00:00,"['config', 'github-config']",None
495,https://github.com/TokieSan/digitalCalculator.git,2022-05-18 21:42:39+00:00,,0,TokieSan/digitalCalculator,493833843,Verilog,digitalCalculator,3,0,2022-05-18 21:43:26+00:00,[],None
496,https://github.com/nsawant20/FPGA_Pac-Man.git,2022-05-13 18:30:47+00:00,,0,nsawant20/FPGA_Pac-Man,492002430,Verilog,FPGA_Pac-Man,39598,0,2022-05-13 18:32:44+00:00,[],None
497,https://github.com/onurkrts/RNG-SCROLL.git,2022-05-15 13:01:06+00:00,,0,onurkrts/RNG-SCROLL,492488382,Verilog,RNG-SCROLL,50550,0,2022-05-15 13:50:35+00:00,[],https://api.github.com/licenses/apache-2.0
498,https://github.com/Ahmed0100/ps2_keyboard_interface_verilog.git,2022-05-15 08:01:51+00:00,,0,Ahmed0100/ps2_keyboard_interface_verilog,492424018,Verilog,ps2_keyboard_interface_verilog,5,0,2022-05-15 08:03:13+00:00,[],None
499,https://github.com/Ahmed0100/ping_pong_game_obj_mapped_verilog.git,2022-05-15 07:57:48+00:00,,0,Ahmed0100/ping_pong_game_obj_mapped_verilog,492423174,Verilog,ping_pong_game_obj_mapped_verilog,7,0,2022-05-15 07:58:54+00:00,[],None
500,https://github.com/Shingo8843/TicTacToe_Basys3.git,2022-05-15 16:59:47+00:00,,0,Shingo8843/TicTacToe_Basys3,492549499,Verilog,TicTacToe_Basys3,11,0,2022-05-15 17:01:27+00:00,[],None
501,https://github.com/wheitman/project_code.git,2022-05-08 20:10:40+00:00,,0,wheitman/project_code,490044655,Verilog,project_code,12,0,2022-05-08 20:12:05+00:00,[],None
502,https://github.com/priyad374/FA.git,2022-05-01 10:36:01+00:00,,0,priyad374/FA,487508823,Verilog,FA,5,0,2022-05-01 10:36:12+00:00,[],None
503,https://github.com/ZanderPittari/EEET2162-HDMI_Project.git,2022-05-11 01:51:18+00:00,Advanced Digital Design  - HDMI processing and overlay Project,0,ZanderPittari/EEET2162-HDMI_Project,490921272,Verilog,EEET2162-HDMI_Project,427,0,2023-09-18 06:46:29+00:00,[],None
504,https://github.com/EthLyoWSU/proj8_9_10.git,2022-05-03 01:26:31+00:00,,0,EthLyoWSU/proj8_9_10,488042887,Verilog,proj8_9_10,12,0,2022-05-03 01:27:42+00:00,[],None
505,https://github.com/shbz1998/Scalable-Multiplexer.git,2022-05-03 00:07:05+00:00,,0,shbz1998/Scalable-Multiplexer,488027688,Verilog,Scalable-Multiplexer,2,0,2022-05-03 00:11:34+00:00,[],None
506,https://github.com/Sean1410932011/hw4.git,2022-05-05 16:00:20+00:00,,0,Sean1410932011/hw4,489038576,Verilog,hw4,2,0,2022-05-05 16:06:10+00:00,[],None
507,https://github.com/lootr5858/high-performance-asynchronous-cnn-accelerator-with-early-termination.git,2022-05-05 08:15:07+00:00,,1,lootr5858/high-performance-asynchronous-cnn-accelerator-with-early-termination,488886320,Verilog,high-performance-asynchronous-cnn-accelerator-with-early-termination,2780,0,2022-05-10 03:27:34+00:00,[],None
508,https://github.com/SerdarUnal132/openram_openmpw.git,2022-05-07 09:50:22+00:00,,1,SerdarUnal132/openram_openmpw,489633918,Verilog,openram_openmpw,226769,0,2022-05-07 09:57:46+00:00,[],https://api.github.com/licenses/apache-2.0
509,https://github.com/daniel-santos-7/leaf-mpw6.git,2022-05-13 17:45:49+00:00,Leaf on Caravel,2,daniel-santos-7/leaf-mpw6,491990249,Verilog,leaf-mpw6,110591,0,2022-05-13 22:06:59+00:00,[],https://api.github.com/licenses/apache-2.0
510,https://github.com/Jiangyhyyds/VerilogFiles.git,2022-05-18 15:04:58+00:00,Verilog Á°¨‰ª∂ÊèèËø∞ËØ≠Ë®Ä,0,Jiangyhyyds/VerilogFiles,493712303,Verilog,VerilogFiles,22,0,2022-05-18 15:39:35+00:00,[],None
511,https://github.com/mayankS1996/High-Speed-Multiplier.git,2022-05-12 09:49:52+00:00,The repository is a verilog implementation of a 16-bit counter using multi input counters. ,0,mayankS1996/High-Speed-Multiplier,491454835,Verilog,High-Speed-Multiplier,15,0,2022-05-12 12:59:50+00:00,[],None
512,https://github.com/MESS8/Part.git,2022-05-16 01:22:57+00:00,,0,MESS8/Part,492646392,Verilog,Part,1043,0,2022-05-16 01:23:10+00:00,[],None
513,https://github.com/tmg931/MIF.git,2022-05-16 18:39:48+00:00,"Python Memory Initialization File (MIF) Generator, and Verilog MIF Displayer",0,tmg931/MIF,492957908,Verilog,MIF,2,0,2022-05-16 18:46:19+00:00,[],None
514,https://github.com/kripanshukumar/Memory-Logic-Design.git,2022-05-16 18:57:52+00:00,RTL Memory desing,0,kripanshukumar/Memory-Logic-Design,492963383,Verilog,Memory-Logic-Design,23200,0,2022-05-17 05:46:12+00:00,[],None
515,https://github.com/aishwaryapatil26/ADLD.git,2022-05-19 02:38:26+00:00,,0,aishwaryapatil26/ADLD,493895506,Verilog,ADLD,137,0,2022-05-20 15:00:42+00:00,[],None
516,https://github.com/ALrEcompUefs/Sistemas_digitais-Comunicacao-serial-.git,2022-05-18 23:01:00+00:00,Repositorio do problema 2 do MI sistemas digitais,2,ALrEcompUefs/Sistemas_digitais-Comunicacao-serial-,493850445,Verilog,Sistemas_digitais-Comunicacao-serial-,533,0,2022-05-19 00:29:37+00:00,[],None
517,https://github.com/JahnabDutta/EVM.git,2022-05-03 18:09:03+00:00,verilog code for a Electronic Voting Machine,0,JahnabDutta/EVM,488315069,Verilog,EVM,2,0,2023-04-06 16:09:04+00:00,[],None
518,https://github.com/lxd19970830/Handshake_Protocol.git,2022-05-18 12:15:37+00:00,This is a test file.,0,lxd19970830/Handshake_Protocol,493649168,Verilog,Handshake_Protocol,15,0,2022-05-18 12:19:24+00:00,[],None
519,https://github.com/qqo60710/hw5.git,2022-05-19 15:43:31+00:00,,0,qqo60710/hw5,494133537,Verilog,hw5,12,0,2022-05-19 15:44:21+00:00,[],None
520,https://github.com/uf123/hw3.git,2022-05-19 11:15:09+00:00,,0,uf123/hw3,494038550,Verilog,hw3,3,0,2022-05-19 11:17:14+00:00,[],None
521,https://github.com/uf123/hw5.git,2022-05-19 13:41:28+00:00,,0,uf123/hw5,494088163,Verilog,hw5,3,0,2022-05-19 13:42:30+00:00,[],None
522,https://github.com/favrng/Verilog-Projects.git,2022-05-09 18:07:02+00:00,,0,favrng/Verilog-Projects,490393531,Verilog,Verilog-Projects,29,0,2022-05-09 19:02:25+00:00,[],None
523,https://github.com/MihaiN99/Maze_follower.git,2022-05-08 17:54:52+00:00,,0,MihaiN99/Maze_follower,490016778,Verilog,Maze_follower,5,0,2022-05-08 17:55:15+00:00,[],None
524,https://github.com/AmirhAp/Computer-Architecture.git,2022-05-09 02:57:42+00:00,CPU design,0,AmirhAp/Computer-Architecture,490115523,Verilog,Computer-Architecture,1768,0,2022-06-20 14:06:15+00:00,[],None
525,https://github.com/Yen-Jen-Lo/BCD_to_7_segment_display.git,2022-05-05 12:37:06+00:00,,0,Yen-Jen-Lo/BCD_to_7_segment_display,488966158,Verilog,BCD_to_7_segment_display,3,0,2022-05-05 12:37:56+00:00,[],None
526,https://github.com/qqo60710/segment.git,2022-05-05 20:10:30+00:00,,0,qqo60710/segment,489112505,Verilog,segment,3,0,2022-05-05 20:11:04+00:00,[],None
527,https://github.com/JosephQu68/2022FallCSOrganLab.git,2022-05-11 09:29:18+00:00,,0,JosephQu68/2022FallCSOrganLab,491043227,Verilog,2022FallCSOrganLab,34311,0,2022-05-11 09:31:38+00:00,[],None
528,https://github.com/Nhan-Tong/MD5-hash.git,2022-05-11 03:59:57+00:00,,0,Nhan-Tong/MD5-hash,490950306,Verilog,MD5-hash,18,0,2022-05-11 04:00:27+00:00,[],None
529,https://github.com/Trust04zh/riscv_cpu.git,2022-05-14 11:15:10+00:00,,0,Trust04zh/riscv_cpu,492193472,Verilog,riscv_cpu,102,0,2022-06-01 04:59:23+00:00,[],None
530,https://github.com/nguyenphuoc57/NoC3x3.git,2022-05-15 05:43:27+00:00,,0,nguyenphuoc57/NoC3x3,492398259,Verilog,NoC3x3,30,0,2022-05-15 06:00:18+00:00,[],None
531,https://github.com/nair-arjun/adler32.git,2022-05-01 04:16:25+00:00,,0,nair-arjun/adler32,487442978,Verilog,adler32,7,0,2022-05-01 04:17:48+00:00,[],None
532,https://github.com/Bharadwaj1720/CPU.git,2022-05-03 05:53:18+00:00,,0,Bharadwaj1720/CPU,488093047,Verilog,CPU,3552,0,2022-05-03 05:55:45+00:00,[],https://api.github.com/licenses/gpl-3.0
533,https://github.com/PonakLiu/RookieSoC.git,2022-05-16 07:39:07+00:00,,0,PonakLiu/RookieSoC,492730662,Verilog,RookieSoC,486,0,2022-05-16 07:50:52+00:00,[],None
534,https://github.com/Neginashi/Uart-test.git,2022-05-16 07:55:50+00:00,,0,Neginashi/Uart-test,492736012,Verilog,Uart-test,53,0,2022-05-16 07:56:38+00:00,[],None
535,https://github.com/hikaysici/Efabless_MPW6_riscduino.git,2022-05-16 06:07:41+00:00,This project is cloned from dineshannayya / riscduino Public,0,hikaysici/Efabless_MPW6_riscduino,492704601,Verilog,Efabless_MPW6_riscduino,165893,0,2022-05-16 07:23:20+00:00,[],https://api.github.com/licenses/apache-2.0
536,https://github.com/AndrianDevFPGA/FIFO-.git,2022-05-18 08:01:33+00:00,Synchronized FIFO,0,AndrianDevFPGA/FIFO-,493566238,Verilog,FIFO-,3,0,2022-05-18 08:02:33+00:00,[],None
537,https://github.com/lauramcdaniel006/RISC_SPM.git,2022-05-12 13:06:58+00:00,,0,lauramcdaniel006/RISC_SPM,491517758,Verilog,RISC_SPM,56,0,2022-05-12 14:54:57+00:00,[],None
538,https://github.com/01fe21mve011/sneha.git,2022-05-19 19:34:08+00:00,,0,01fe21mve011/sneha,494205434,Verilog,sneha,35,0,2022-05-20 11:10:13+00:00,[],None
539,https://github.com/Linty-Services/public-samples.git,2022-05-19 13:14:31+00:00,Public Samples,0,Linty-Services/public-samples,494078038,Verilog,public-samples,3,0,2022-05-19 13:23:02+00:00,[],None
540,https://github.com/celuk/picosoc-port-basys3.git,2022-05-09 20:39:02+00:00,Port of picosoc (picorv32) for BASYS3 FPGA BOARD,0,celuk/picosoc-port-basys3,490437644,Verilog,picosoc-port-basys3,32,0,2022-05-09 21:30:39+00:00,[],None
541,https://github.com/Haardik-Ravat/Digital-Locker.git,2022-05-04 13:49:05+00:00,Digital locker verilog code,0,Haardik-Ravat/Digital-Locker,488606910,Verilog,Digital-Locker,7,0,2022-06-11 16:12:00+00:00,[],None
542,https://github.com/mousaq92/myactions_test.git,2022-05-13 19:01:17+00:00,This is a repository to test openlane_run,0,mousaq92/myactions_test,492010655,Verilog,myactions_test,4,0,2022-05-13 20:46:49+00:00,[],None
543,https://github.com/DrFL3x/Pipeline_processor.git,2022-05-06 07:48:09+00:00,,0,DrFL3x/Pipeline_processor,489264326,Verilog,Pipeline_processor,4,0,2024-02-29 18:23:04+00:00,[],None
544,https://github.com/JoeSchmidtJr/Gitty.git,2022-05-16 02:27:52+00:00,Unfinished. ,0,JoeSchmidtJr/Gitty,492659244,Verilog,Gitty,34,0,2022-05-16 19:08:38+00:00,[],None
545,https://github.com/hariprakash6198/ee5332.git,2022-05-16 07:05:56+00:00,,0,hariprakash6198/ee5332,492720479,Verilog,ee5332,5,0,2022-05-16 07:09:09+00:00,[],None
546,https://github.com/0907yF/logichw0519.git,2022-05-19 02:54:02+00:00,,0,0907yF/logichw0519,493899171,Verilog,logichw0519,21,0,2022-05-19 02:55:53+00:00,[],None
547,https://github.com/jasonsogod/jason123.git,2022-05-19 03:24:06+00:00,,0,jasonsogod/jason123,493905974,Verilog,jason123,1,0,2022-05-19 03:24:53+00:00,[],None
548,https://github.com/Mr-Moore/LFSR.git,2022-05-19 06:41:19+00:00,,0,Mr-Moore/LFSR,493951337,Verilog,LFSR,1,0,2022-05-19 06:41:59+00:00,[],None
549,https://github.com/Allenaxe/Final-Project.git,2022-05-10 14:43:02+00:00,digital design lab,0,Allenaxe/Final-Project,490738998,Verilog,Final-Project,984,0,2022-05-10 15:01:10+00:00,[],None
550,https://github.com/AndrianDevFPGA/EncodingStateMachine.git,2022-05-16 10:56:18+00:00,,0,AndrianDevFPGA/EncodingStateMachine,492795320,Verilog,EncodingStateMachine,1,0,2022-05-16 11:19:29+00:00,[],None
551,https://github.com/nimamaguale/HW4.git,2022-05-19 12:09:35+00:00,,0,nimamaguale/HW4,494055866,Verilog,HW4,4,0,2022-05-19 12:10:30+00:00,[],None
552,https://github.com/AbhinayReddy10082003/HomeAutomation.git,2022-05-19 13:37:52+00:00,This project aims to automate home systems by  introducing a degree of computerized or automatic control over certain electrical and electronic systems in a home. This project aims to increase both security and comfort without human interference. This project uses Verilog HDL in Xilinx,0,AbhinayReddy10082003/HomeAutomation,494086847,Verilog,HomeAutomation,703,0,2022-05-19 14:08:24+00:00,[],None
553,https://github.com/AndalibN/Electrochemical-Water-Quality-Monitoring.git,2022-05-02 04:24:22+00:00,,0,AndalibN/Electrochemical-Water-Quality-Monitoring,487714880,Verilog,Electrochemical-Water-Quality-Monitoring,192251,0,2023-02-19 18:48:16+00:00,[],https://api.github.com/licenses/apache-2.0
554,https://github.com/shanyangS/Datenlord_interview.git,2022-05-02 07:35:29+00:00,A interview's code that handshake.,0,shanyangS/Datenlord_interview,487756262,Verilog,Datenlord_interview,15894,0,2022-05-02 07:37:11+00:00,[],None
555,https://github.com/epcole85/EP_SDR.git,2022-05-08 03:46:27+00:00,Final project EN525.742,0,epcole85/EP_SDR,489838680,Verilog,EP_SDR,567,0,2022-05-08 03:54:27+00:00,[],None
556,https://github.com/tristankthomas/rpn-calculator.git,2022-05-12 05:35:44+00:00,,0,tristankthomas/rpn-calculator,491377833,Verilog,rpn-calculator,90,0,2023-06-20 12:54:23+00:00,[],None
557,https://github.com/lootr5858/cpu_v0.git,2022-05-12 15:18:26+00:00,simple cpu design,0,lootr5858/cpu_v0,491566280,Verilog,cpu_v0,4745,0,2022-05-12 15:19:43+00:00,[],None
558,https://github.com/Chi-Hsin-Wu/subtrator.git,2022-05-12 18:19:46+00:00,,0,Chi-Hsin-Wu/subtrator,491623596,Verilog,subtrator,1,0,2022-05-12 18:20:49+00:00,[],None
559,https://github.com/shabu19/ec-228-computer-architecture-and-organization.git,2022-05-09 21:52:51+00:00,code files for Computer Architecture and Organization laboratory,0,shabu19/ec-228-computer-architecture-and-organization,490455382,Verilog,ec-228-computer-architecture-and-organization,4,0,2022-05-09 21:54:39+00:00,[],None
560,https://github.com/VladDushka/Final_Project_ECE520.git,2022-05-15 03:24:55+00:00,,0,VladDushka/Final_Project_ECE520,492377171,Verilog,Final_Project_ECE520,6,0,2022-05-15 03:28:13+00:00,[],None
561,https://github.com/FelipeOrdonezruiz/Proyecto-Frogger-grupo14.git,2022-05-14 11:56:56+00:00,Sistemas Electr√≥nicos Digitales,0,FelipeOrdonezruiz/Proyecto-Frogger-grupo14,492202681,Verilog,Proyecto-Frogger-grupo14,17,0,2022-05-14 12:05:34+00:00,[],None
562,https://github.com/shanyangS/Design-for-test-of-IPcore-s349-based-on-IEEE-P1500.git,2022-05-11 05:44:51+00:00,My undergraduate thesis project,0,shanyangS/Design-for-test-of-IPcore-s349-based-on-IEEE-P1500,490972788,Verilog,Design-for-test-of-IPcore-s349-based-on-IEEE-P1500,621,0,2022-05-16 07:14:11+00:00,[],None
563,https://github.com/3ab3at/Digital-Calculator.git,2022-05-15 21:09:04+00:00,A simple digital calculator that is implemented using Verilog Hardware Descriptive Lanaguage.,0,3ab3at/Digital-Calculator,492604545,Verilog,Digital-Calculator,12,0,2022-05-15 21:12:28+00:00,[],None
564,https://github.com/handsomeboy777/LFSR.git,2022-05-16 03:29:23+00:00,,0,handsomeboy777/LFSR,492671277,Verilog,LFSR,1,0,2022-05-16 03:30:51+00:00,[],None
565,https://github.com/zshell31/fpga_playground.git,2022-05-17 05:04:18+00:00,Nix-based playground for FPGA development,0,zshell31/fpga_playground,493102035,Verilog,fpga_playground,9084,0,2022-07-14 17:07:50+00:00,[],
566,https://github.com/juan230500/embebidos_proyecto_2.git,2022-05-11 02:57:15+00:00,,0,juan230500/embebidos_proyecto_2,490936627,Verilog,embebidos_proyecto_2,18840,0,2022-05-11 03:00:27+00:00,[],None
567,https://github.com/computerarch/cpu.git,2022-05-03 15:16:41+00:00,Computer architecture project,0,computerarch/cpu,488259932,Verilog,cpu,163,0,2022-05-05 09:37:41+00:00,[],None
568,https://github.com/Dhruv-Mahajan1/Digital-Locker.git,2022-05-03 22:53:10+00:00,The project digital locker aims to build a digital lock that can be unlocked by a 4 digit password. The user can input the password and based on the input the locker will function,0,Dhruv-Mahajan1/Digital-Locker,488385641,Verilog,Digital-Locker,434,0,2022-05-27 10:59:09+00:00,"['digital-design', 'verilog']",None
569,https://github.com/kripanshukumar/Verilog-Operators.git,2022-05-05 17:31:50+00:00,,0,kripanshukumar/Verilog-Operators,489067877,Verilog,Verilog-Operators,883,0,2022-05-17 05:48:47+00:00,[],None
570,https://github.com/bedantanath33/Verilog_Project.git,2022-05-06 06:58:26+00:00,,0,bedantanath33/Verilog_Project,489249852,Verilog,Verilog_Project,21,0,2022-05-06 07:05:23+00:00,[],None
571,https://github.com/hsiangchengfun/2020_University-College_IC_Design_Contest.git,2022-05-06 16:21:37+00:00,,0,hsiangchengfun/2020_University-College_IC_Design_Contest,489420989,Verilog,2020_University-College_IC_Design_Contest,502,0,2022-05-10 16:57:00+00:00,[],None
572,https://github.com/Jason-Blanda/Lab-9.git,2022-05-05 19:45:21+00:00,,0,Jason-Blanda/Lab-9,489106205,Verilog,Lab-9,2,0,2022-05-05 19:45:55+00:00,[],None
573,https://github.com/royerio/Proyecto-de-Verilog.git,2022-05-02 19:30:27+00:00,,0,royerio/Proyecto-de-Verilog,487966587,Verilog,Proyecto-de-Verilog,1923,0,2022-05-02 23:11:21+00:00,[],None
574,https://github.com/afshan-ahamad/CPU_implementation.git,2022-05-15 19:19:28+00:00,"This project is based on computer architecture.A  simple 8-bit single-cycle processor which includes an ALU, a register file and control logic using verilog.",0,afshan-ahamad/CPU_implementation,492581806,Verilog,CPU_implementation,15,0,2024-01-14 14:25:32+00:00,[],https://api.github.com/licenses/mit
575,https://github.com/ZiyangYE/Verilog_Print.git,2022-05-12 02:41:12+00:00,A simple Print written in verilog to help debug,1,ZiyangYE/Verilog_Print,491340191,Verilog,Verilog_Print,4,0,2023-05-24 06:42:34+00:00,[],https://api.github.com/licenses/bsd-3-clause
576,https://github.com/Crimmycakes69/EEE4120-Yoday-Project.git,2022-05-13 18:49:03+00:00,YODA project for the EEE4120F UCT course for 2022,0,Crimmycakes69/EEE4120-Yoday-Project,492007370,Verilog,EEE4120-Yoday-Project,33776,0,2022-05-18 22:07:59+00:00,[],https://api.github.com/licenses/gpl-3.0
577,https://github.com/mousaq92/Workflow.git,2022-05-13 21:29:29+00:00,,0,mousaq92/Workflow,492045452,Verilog,Workflow,8,0,2022-05-13 21:35:18+00:00,[],https://api.github.com/licenses/bsd-3-clause
578,https://github.com/Oxtin/PiplineCPU_with_Cache.git,2022-05-17 15:49:25+00:00,,0,Oxtin/PiplineCPU_with_Cache,493317628,Verilog,PiplineCPU_with_Cache,12,0,2022-05-17 15:50:24+00:00,[],None
579,https://github.com/G1Y2Z3/HW4.git,2022-05-05 05:40:56+00:00,,0,G1Y2Z3/HW4,488845580,Verilog,HW4,4,0,2022-05-05 05:47:08+00:00,[],None
580,https://github.com/Manthan-tech/google.hdltest.git,2022-05-09 16:04:45+00:00,,0,Manthan-tech/google.hdltest,490353569,Verilog,google.hdltest,1290,0,2022-05-09 16:12:46+00:00,[],None
581,https://github.com/alexblue0329/BCDto7segmentdisplay.git,2022-05-05 13:52:28+00:00,,0,alexblue0329/BCDto7segmentdisplay,488992140,Verilog,BCDto7segmentdisplay,1,0,2022-05-05 14:02:05+00:00,[],None
582,https://github.com/artmedia1/Modeling-Implementation-and-Validation.git,2022-05-02 22:47:46+00:00,,0,artmedia1/Modeling-Implementation-and-Validation,488012716,Verilog,Modeling-Implementation-and-Validation,80945,0,2022-05-02 22:55:16+00:00,[],None
583,https://github.com/erickserr125/eight_bit_microprocessor.git,2022-05-05 22:02:56+00:00,"In this project, I designed an eight-bit soft microprocessor. The microprocessor contained the following instructions:, Store",0,erickserr125/eight_bit_microprocessor,489138070,Verilog,eight_bit_microprocessor,320,0,2022-05-05 22:04:29+00:00,[],None
584,https://github.com/9898817/valid-ready.git,2022-05-06 04:51:40+00:00,,0,9898817/valid-ready,489219969,Verilog,valid-ready,21,0,2022-05-06 05:17:10+00:00,[],None
585,https://github.com/Laleet-KunaiCoder/Verilog_Project.git,2022-05-01 16:17:31+00:00,,0,Laleet-KunaiCoder/Verilog_Project,487583475,Verilog,Verilog_Project,3,0,2022-05-01 16:18:22+00:00,[],None
586,https://github.com/Bio-HO/simple-UART_TX.git,2022-05-04 00:34:45+00:00,,0,Bio-HO/simple-UART_TX,488405111,Verilog,simple-UART_TX,2,0,2022-05-04 00:35:05+00:00,[],None
587,https://github.com/akilan2001/wireless.git,2022-05-08 16:21:19+00:00,For wireless lab matlab code,0,akilan2001/wireless,489994827,Verilog,wireless,3136,0,2022-05-15 12:06:05+00:00,[],None
588,https://github.com/jesmanhtc/top_Ej_Decoder_3_to_8.git,2022-05-08 15:56:13+00:00,,0,jesmanhtc/top_Ej_Decoder_3_to_8,489988805,Verilog,top_Ej_Decoder_3_to_8,1,0,2022-05-08 15:56:23+00:00,[],None
589,https://github.com/DouglasWWolf/zcu104_demo.git,2022-05-08 21:58:16+00:00,Reference design for ZCU104 with HLS,0,DouglasWWolf/zcu104_demo,490064130,Verilog,zcu104_demo,2881,0,2022-05-08 22:18:16+00:00,[],None
590,https://github.com/zzz-x/MIPS_31.git,2022-05-02 07:23:58+00:00,,0,zzz-x/MIPS_31,487753187,Verilog,MIPS_31,9,0,2022-05-02 07:25:59+00:00,[],None
591,https://github.com/sinhoshow/pbl_sd_prob2.git,2022-05-02 13:10:39+00:00,,0,sinhoshow/pbl_sd_prob2,487849146,Verilog,pbl_sd_prob2,87,0,2022-05-02 13:12:00+00:00,[],None
592,https://github.com/GK3077/Single-Port-RAM.git,2022-05-01 07:45:33+00:00,,0,GK3077/Single-Port-RAM,487476344,Verilog,Single-Port-RAM,3,0,2022-05-01 07:46:41+00:00,[],None
593,https://github.com/shbz1998/Digital-Filtering-3LVL.git,2022-05-02 23:56:55+00:00,,0,shbz1998/Digital-Filtering-3LVL,488025741,Verilog,Digital-Filtering-3LVL,4,0,2022-05-03 00:00:41+00:00,[],None
594,https://github.com/tanersarptonay/Verilog.git,2022-05-16 15:39:36+00:00,Verilog codes from Logic Design course,0,tanersarptonay/Verilog,492898500,Verilog,Verilog,0,0,2022-05-16 15:41:05+00:00,[],None
595,https://github.com/pooria021/ece520-finalproject-trafficgenerator.git,2022-05-16 23:33:49+00:00,This is the repository for the final project in ECE520 ,0,pooria021/ece520-finalproject-trafficgenerator,493030811,Verilog,ece520-finalproject-trafficgenerator,16,0,2022-05-17 00:10:09+00:00,[],None
596,https://github.com/TejaUpanishad/ADLD-CODES.git,2022-05-17 08:24:05+00:00,,0,TejaUpanishad/ADLD-CODES,493160864,Verilog,ADLD-CODES,26,0,2022-05-17 09:44:47+00:00,[],None
597,https://github.com/DesSlayer/0520HW.git,2022-05-18 03:49:04+00:00,,0,DesSlayer/0520HW,493499524,Verilog,0520HW,5,0,2022-05-18 03:56:23+00:00,[],None
598,https://github.com/YanYuTu/Pseudo_Random_Pattern_Generator.git,2022-05-19 16:39:39+00:00,,0,YanYuTu/Pseudo_Random_Pattern_Generator,494152207,Verilog,Pseudo_Random_Pattern_Generator,2,0,2022-05-19 16:40:27+00:00,[],None
599,https://github.com/blablabla888/778899011.git,2022-05-19 07:31:17+00:00,,0,blablabla888/778899011,493966895,Verilog,778899011,2,0,2022-05-19 08:24:44+00:00,[],None
600,https://github.com/artmedia1/Digital-Logic-Design.git,2022-05-02 22:40:51+00:00,,0,artmedia1/Digital-Logic-Design,488011279,Verilog,Digital-Logic-Design,44605,0,2022-05-02 22:54:49+00:00,[],None
601,https://github.com/shbz1998/Register-File-Model.git,2022-05-02 23:50:52+00:00,,0,shbz1998/Register-File-Model,488024546,Verilog,Register-File-Model,2,0,2022-05-02 23:53:00+00:00,[],None
602,https://github.com/frankie55688/FFFFFF.git,2022-05-05 19:29:06+00:00,,0,frankie55688/FFFFFF,489101846,Verilog,FFFFFF,4,0,2022-05-05 19:30:55+00:00,[],None
603,https://github.com/splash5/cusb_logiana.git,2022-05-06 10:08:42+00:00,,1,splash5/cusb_logiana,489306513,Verilog,cusb_logiana,20,0,2022-05-07 09:03:08+00:00,[],https://api.github.com/licenses/mit
604,https://github.com/shunfan-shao/ECE411-MP4.git,2022-05-05 16:49:18+00:00,,0,shunfan-shao/ECE411-MP4,489054591,Verilog,ECE411-MP4,574,0,2022-05-29 17:49:38+00:00,[],None
605,https://github.com/Vasu-Eranki/EE271-Project-.git,2022-05-06 01:39:05+00:00,,0,Vasu-Eranki/EE271-Project-,489179300,Verilog,EE271-Project-,114,0,2022-05-30 23:47:30+00:00,"['arduino', 'fpga', 'verilog']",None
606,https://github.com/QuaATran/processor.git,2022-05-05 03:11:53+00:00,,0,QuaATran/processor,488815434,Verilog,processor,7,0,2022-05-05 03:14:36+00:00,[],None
607,https://github.com/DesSlayer/0506HW.git,2022-05-05 09:44:51+00:00,,0,DesSlayer/0506HW,488914049,Verilog,0506HW,2,0,2022-05-05 10:51:57+00:00,[],None
608,https://github.com/ipgtestrepos/reloadflow.git,2022-05-19 13:28:23+00:00,test for reloading with project root under source control,0,ipgtestrepos/reloadflow,494083258,Verilog,reloadflow,19,0,2022-05-19 13:46:30+00:00,[],None
609,https://github.com/mmac-pro/sc-processor.git,2022-05-19 20:31:07+00:00,,0,mmac-pro/sc-processor,494220551,Verilog,sc-processor,20,0,2022-05-19 20:35:10+00:00,[],None
610,https://github.com/lnestor/ckttools.git,2022-05-18 12:10:56+00:00,,0,lnestor/ckttools,493647657,Verilog,ckttools,313,0,2022-05-18 12:13:00+00:00,[],None
611,https://github.com/Madhur-katyayn/FNN_v1.1.git,2022-05-09 14:23:29+00:00,,0,Madhur-katyayn/FNN_v1.1,490316079,Verilog,FNN_v1.1,54,0,2022-05-09 14:25:00+00:00,[],https://api.github.com/licenses/mit
612,https://github.com/StrikerLeecy126/48Tap_8Folded_FIR_Filter.git,2022-05-15 03:41:58+00:00,"Course Project. 8-Fold 48-Tap, 12-bit Fixed Point FIR Filter Designed by myself using Verilog. ",0,StrikerLeecy126/48Tap_8Folded_FIR_Filter,492379763,Verilog,48Tap_8Folded_FIR_Filter,48,0,2022-05-15 04:16:28+00:00,[],None
613,https://github.com/York-Chen-Di-Lee/Instruction-Pipelining.git,2022-05-14 05:24:08+00:00,,0,York-Chen-Di-Lee/Instruction-Pipelining,492120501,Verilog,Instruction-Pipelining,8,0,2022-05-14 05:32:43+00:00,[],None
614,https://github.com/charrich97/CNN.git,2022-05-13 14:35:42+00:00,An Artificial Binary Neural Network with Fixed Weights and Filter Matrix,0,charrich97/CNN,491932047,Verilog,CNN,568,0,2022-05-13 14:38:06+00:00,[],None
615,https://github.com/unforgiven512/c5e_dev_golden_top.git,2022-05-15 14:45:34+00:00,"This is the ""golden"" project for the Altera Cyclone V E Development Kit, in Quartus 18.1, Verilog HDL.",0,unforgiven512/c5e_dev_golden_top,492515122,Verilog,c5e_dev_golden_top,20,0,2022-05-15 14:47:03+00:00,[],None
616,https://github.com/ruwinda-nanayakkara/16bit_multiplexer_verliog.git,2022-05-14 10:59:10+00:00,A simple 16 bit multiplexer with structural level design. Created with Verilog.,0,ruwinda-nanayakkara/16bit_multiplexer_verliog,492189998,Verilog,16bit_multiplexer_verliog,1,0,2022-05-14 11:00:27+00:00,[],None
617,https://github.com/Ahmed0100/arrays_merge_ip_soc.git,2022-05-15 06:17:37+00:00,,0,Ahmed0100/arrays_merge_ip_soc,492404124,Verilog,arrays_merge_ip_soc,35,0,2022-05-15 07:00:53+00:00,[],None
618,https://github.com/s1410932002/-_HW5.git,2022-05-17 13:53:44+00:00,,0,s1410932002/-_HW5,493272989,Verilog,-_HW5,0,0,2022-05-17 13:54:32+00:00,[],None
619,https://github.com/behcetmuhammed/FBU-RTL-Tasarim-projesi.git,2022-05-16 17:58:17+00:00,,0,behcetmuhammed/FBU-RTL-Tasarim-projesi,492944722,Verilog,FBU-RTL-Tasarim-projesi,3213,0,2022-05-16 19:01:35+00:00,[],None
620,https://github.com/ad153153/LegV8.git,2022-05-18 21:53:08+00:00,Pipelined CPU with Hazard Detection and Forwarding,0,ad153153/LegV8,493836209,Verilog,LegV8,9,0,2022-05-18 21:54:07+00:00,[],None
621,https://github.com/arvillion/pipeline-cpu.git,2022-05-17 05:50:40+00:00,,0,arvillion/pipeline-cpu,493112627,Verilog,pipeline-cpu,443,0,2023-03-02 07:35:28+00:00,[],None
622,https://github.com/funkycochise/AlphaMission.git,2022-05-07 05:22:10+00:00,Quartus project of Alpha Mission Core for MiSTer,0,funkycochise/AlphaMission,489576714,Verilog,AlphaMission,9145,0,2022-05-10 07:36:00+00:00,[],https://api.github.com/licenses/gpl-2.0
623,https://github.com/yousefosama654/Randomizer-PRBS.git,2022-05-07 04:58:30+00:00,,0,yousefosama654/Randomizer-PRBS,489572561,Verilog,Randomizer-PRBS,7420,0,2022-05-07 05:05:19+00:00,[],None
624,https://github.com/RicardoNid/Chainsaw2.git,2022-05-10 13:17:41+00:00,,0,RicardoNid/Chainsaw2,490704769,Verilog,Chainsaw2,69019,0,2023-09-05 03:11:45+00:00,[],None
625,https://github.com/skippynose2/CalculatorVhdl.git,2022-05-05 13:40:04+00:00,,0,skippynose2/CalculatorVhdl,488987609,Verilog,CalculatorVhdl,63,0,2022-05-05 13:41:16+00:00,[],None
626,https://github.com/kripanshukumar/Verilog-Syntax-Instantiation.git,2022-05-01 10:58:54+00:00,,0,kripanshukumar/Verilog-Syntax-Instantiation,487513214,Verilog,Verilog-Syntax-Instantiation,3703,0,2022-05-01 11:27:52+00:00,[],None
627,https://github.com/cuesta22/Lab-8.git,2022-05-02 04:19:26+00:00,Data Path,0,cuesta22/Lab-8,487714048,Verilog,Lab-8,3,0,2022-05-02 04:20:28+00:00,[],None
628,https://github.com/jodansweenman/ECE-544-Project-3.git,2022-05-11 23:58:00+00:00,,0,jodansweenman/ECE-544-Project-3,491306514,Verilog,ECE-544-Project-3,26950,0,2022-07-17 19:54:30+00:00,[],None
629,https://github.com/CatincaO/ac-baggage_drop.git,2022-05-11 14:24:49+00:00,,0,CatincaO/ac-baggage_drop,491145102,Verilog,ac-baggage_drop,53,0,2022-05-11 14:28:53+00:00,[],None
630,https://github.com/ljt1998/ljtysyx.git,2022-05-02 11:21:20+00:00,welcome,0,ljt1998/ljtysyx,487817032,Verilog,ljtysyx,21,0,2024-04-04 14:01:29+00:00,[],None
631,https://github.com/Chi-Yung/Chi-Yung.git,2022-05-09 14:47:31+00:00,Config files for my GitHub profile.,0,Chi-Yung/Chi-Yung,490325242,Verilog,Chi-Yung,31457,0,2023-08-17 07:40:31+00:00,"['config', 'github-config']",None
632,https://github.com/fahim1703061/Verilog-code.git,2022-05-07 17:56:25+00:00,,0,fahim1703061/Verilog-code,489745548,Verilog,Verilog-code,5,0,2022-05-07 19:29:23+00:00,[],None
633,https://github.com/dylankird/pwm-module-verilog.git,2022-05-07 17:15:15+00:00,A verilog module that produces a PWM signal with the duty cycle specified by the input,0,dylankird/pwm-module-verilog,489736505,Verilog,pwm-module-verilog,104,0,2022-05-07 17:38:32+00:00,[],None
634,https://github.com/hunson89123/DLDP_Homework5.git,2022-05-15 03:35:56+00:00,,0,hunson89123/DLDP_Homework5,492378898,Verilog,DLDP_Homework5,1,0,2022-05-15 03:36:56+00:00,[],None
635,https://github.com/Ahmed0100/ps2_mouse_interface_verilog.git,2022-05-15 07:45:41+00:00,,0,Ahmed0100/ps2_mouse_interface_verilog,492420730,Verilog,ps2_mouse_interface_verilog,8,0,2022-05-15 07:52:34+00:00,[],None
636,https://github.com/AndrianDevFPGA/AgreementUnit.git,2022-05-17 09:12:02+00:00,,0,AndrianDevFPGA/AgreementUnit,493176999,Verilog,AgreementUnit,2,0,2022-05-17 09:13:39+00:00,[],None
637,https://github.com/cccza/Digital-Logic-Design-Practice_-hw5.git,2022-05-19 14:09:31+00:00,,0,cccza/Digital-Logic-Design-Practice_-hw5,494098961,Verilog,Digital-Logic-Design-Practice_-hw5,2,0,2022-05-19 14:10:03+00:00,[],None
638,https://github.com/delfinoariel/CORDIC.git,2022-05-19 21:34:07+00:00,Desarrollo de una Arquitectura CORDIC para FPGA,0,delfinoariel/CORDIC,494235676,Verilog,CORDIC,18,0,2022-05-19 21:56:43+00:00,[],https://api.github.com/licenses/gpl-3.0
639,https://github.com/SahaDipto/ECE251_8BITCOMPUTER_DIPTO.git,2022-05-13 14:43:01+00:00,ECE251project,0,SahaDipto/ECE251_8BITCOMPUTER_DIPTO,491934675,Verilog,ECE251_8BITCOMPUTER_DIPTO,132,0,2022-07-16 21:29:49+00:00,[],https://api.github.com/licenses/mit
640,https://github.com/sanjueli/VSD-FPGA-Workshop.git,2022-05-14 06:23:00+00:00,,0,sanjueli/VSD-FPGA-Workshop,492130971,Verilog,VSD-FPGA-Workshop,1145,0,2022-05-14 06:36:59+00:00,[],None
641,https://github.com/YinChian/Normal_HW3.git,2022-05-02 12:47:59+00:00,,0,YinChian/Normal_HW3,487842003,Verilog,Normal_HW3,8232,0,2022-05-04 07:38:01+00:00,[],None
642,https://github.com/qinseshieryvlou/Handshake.git,2022-05-01 15:56:34+00:00,,0,qinseshieryvlou/Handshake,487578908,Verilog,Handshake,193,0,2022-05-01 16:19:50+00:00,[],None
643,https://github.com/BuzzingTaz/IPA-Course-Project-S22.git,2022-05-11 09:33:10+00:00,,0,BuzzingTaz/IPA-Course-Project-S22,491044463,Verilog,IPA-Course-Project-S22,2002,0,2022-05-11 09:33:52+00:00,[],None
644,https://github.com/rutvi1998/Exponential-and-Logarithmic-units.git,2022-05-11 14:41:33+00:00,,0,rutvi1998/Exponential-and-Logarithmic-units,491151566,Verilog,Exponential-and-Logarithmic-units,431,0,2022-05-11 14:50:06+00:00,[],None
645,https://github.com/freeelectron-ro/shoot-through-detector.git,2022-05-02 20:56:18+00:00,"This project allows to detect a shoot-through condition on digital drivers, using an FPGA",0,freeelectron-ro/shoot-through-detector,487988540,Verilog,shoot-through-detector,557,0,2022-05-02 23:24:52+00:00,[],None
646,https://github.com/shbz1998/ROM.git,2022-05-02 23:54:06+00:00,,0,shbz1998/ROM,488025188,Verilog,ROM,3,0,2022-05-02 23:55:03+00:00,[],None
647,https://github.com/deepan19/Hardware-Accelerated-Video-Compression-using-DCT.git,2022-05-05 17:43:01+00:00,"Individual Contributions to my team's CPEN 391 final project. I developed the video frame capture system for the D8M, created Avalon slaves for hardware-software interfacing and the DCT hardware accelerator",1,deepan19/Hardware-Accelerated-Video-Compression-using-DCT,489071204,Verilog,Hardware-Accelerated-Video-Compression-using-DCT,974,0,2022-05-05 18:32:06+00:00,"['avalon-bus', 'dct', 'de1-soc', 'embedded-systems', 'fpga', 'gpio-port', 'master-slave-architecture', 'verilog-hdl']",None
648,https://github.com/qqo60710/hw4.git,2022-05-07 05:14:42+00:00,,0,qqo60710/hw4,489575427,Verilog,hw4,3,0,2022-05-07 05:18:54+00:00,[],None
649,https://github.com/ZZcc217/Robitic_Education.git,2022-05-07 05:26:07+00:00,,0,ZZcc217/Robitic_Education,489577433,Verilog,Robitic_Education,74,0,2022-05-07 05:47:00+00:00,[],None
650,https://github.com/Gozzman/Locker.git,2022-05-04 07:21:31+00:00,Electric locker,0,Gozzman/Locker,488490114,Verilog,Locker,31,0,2022-05-04 18:12:58+00:00,[],https://api.github.com/licenses/gpl-3.0
651,https://github.com/jayhusemi/Open-Source-Network-on-Chip-Router-RTL.git,2022-05-03 22:00:05+00:00,,0,jayhusemi/Open-Source-Network-on-Chip-Router-RTL,488374861,Verilog,Open-Source-Network-on-Chip-Router-RTL,255,0,2022-05-03 22:00:21+00:00,[],None
652,https://github.com/Goshisanniichi/Final_project.git,2022-05-05 02:29:27+00:00,,0,Goshisanniichi/Final_project,488806702,Verilog,Final_project,20,0,2022-05-05 02:30:45+00:00,[],None
653,https://github.com/danzel-crazy/2022-computer-architecture.git,2022-05-07 06:46:33+00:00,Computer Architecture / Èô≥Ê∑ªÁ¶è,0,danzel-crazy/2022-computer-architecture,489593469,Verilog,2022-computer-architecture,12730,0,2022-06-28 07:52:00+00:00,[],None
654,https://github.com/nroy2/posit-project.git,2022-05-17 17:14:31+00:00,Posit Work for ECE397C,0,nroy2/posit-project,493345340,Verilog,posit-project,2788,0,2022-05-17 17:49:58+00:00,[],None
655,https://github.com/frank355325/homework3.git,2022-05-19 11:31:42+00:00,,0,frank355325/homework3,494043722,Verilog,homework3,3,0,2022-05-19 11:33:39+00:00,[],None
656,https://github.com/smk7758/HDL.git,2022-05-18 00:35:20+00:00,,0,smk7758/HDL,493456275,Verilog,HDL,456,0,2022-06-08 12:45:05+00:00,[],None
657,https://github.com/visionvlsi/Verification_Training.git,2022-05-19 09:04:22+00:00,,0,visionvlsi/Verification_Training,493996909,Verilog,Verification_Training,30695,0,2022-05-19 09:08:53+00:00,[],None
658,https://github.com/uf123/hw4.git,2022-05-19 12:29:27+00:00,,0,uf123/hw4,494062455,Verilog,hw4,4,0,2022-05-19 12:30:25+00:00,[],None
659,https://github.com/kylegeorge10/5-Stage-Pipelined-CPU.git,2022-05-08 04:50:49+00:00,"CPU programmed in Verilog, designed to run MIPS assembly instructions",0,kylegeorge10/5-Stage-Pipelined-CPU,489848457,Verilog,5-Stage-Pipelined-CPU,5024,0,2024-03-18 17:23:36+00:00,[],None
660,https://github.com/frankling2020/Some-Projects-Labs.git,2022-05-01 07:57:51+00:00,,0,frankling2020/Some-Projects-Labs,487478597,Verilog,Some-Projects-Labs,808,0,2022-05-03 03:12:55+00:00,[],https://api.github.com/licenses/mit
