library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use IEEE.std_logic_unsigned.all;

entity Antoine_Phan_clock_divider is
    port(
        enable, reset, clk: in std_logic;
        en_out: out std_logic
    );
end Antoine_Phan_clock_divider;

architecture arch of Antoine_Phan_Clock_Divider is
    -- constant T: time := 20 ns; -- T = 1/f = 1/50[MHz]
    -- constant f: frequency := 50 MHz;
    signal count: integer := 1;
    constant times: integer := 50000000;
begin
    process(clk)
    begin
        if rising_edge(clk) then
            if count = times then
                en_out <= '1';
                count <= '0';
            else
                en_out <= '0';
            end if;
            count <= count + 1;
        end if;
    end process;
end architecture arch;