$date
	Thu Aug 21 23:58:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_instruction_cycle_fsm $end
$var wire 1 ! fetch $end
$var wire 1 " execute $end
$var wire 1 # decode $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 2 & current_state [1:0] $end
$var reg 1 # decode $end
$var reg 1 " execute $end
$var reg 1 ! fetch $end
$var reg 2 ' next_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
b0 &
1%
0$
0#
0"
1!
$end
#5000
1$
#10000
0$
0%
#15000
b10 '
1#
0!
b1 &
1$
#20000
0$
#25000
1"
0#
b0 '
b10 &
1$
#30000
0$
#35000
b1 '
1!
0"
b0 &
1$
#40000
0$
#45000
1#
0!
b10 '
b1 &
1$
#50000
0$
#55000
b0 '
1"
0#
b10 &
1$
#60000
0$
#65000
1!
0"
b1 '
b0 &
1$
#70000
0$
#75000
b10 '
1#
0!
b1 &
1$
#80000
0$
#85000
1"
0#
b0 '
b10 &
1$
#90000
0$
#95000
b1 '
1!
0"
b0 &
1$
#100000
0$
#105000
1#
0!
b10 '
b1 &
1$
#110000
0$
#115000
b0 '
1"
0#
b10 &
1$
#120000
0$
#125000
1!
0"
b1 '
b0 &
1$
#130000
0$
#135000
b10 '
1#
0!
b1 &
1$
#140000
0$
#145000
1"
0#
b0 '
b10 &
1$
#150000
0$
#155000
b1 '
1!
0"
b0 &
1$
#160000
0$
#165000
1#
0!
b10 '
b1 &
1$
#170000
0$
#175000
b0 '
1"
0#
b10 &
1$
#180000
0$
#185000
1!
0"
b1 '
b0 &
1$
#190000
0$
#195000
b10 '
1#
0!
b1 &
1$
#200000
0$
#205000
1"
0#
b0 '
b10 &
1$
#210000
