Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 10 02:04:31 2019
| Host         : NGJINYEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file kociemba_no_coherent_wrapper_timing_summary_routed.rpt -pb kociemba_no_coherent_wrapper_timing_summary_routed.pb -rpx kociemba_no_coherent_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : kociemba_no_coherent_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.623        0.000                      0                29636        0.018        0.000                      0                29636        8.750        0.000                       0                 11180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          6.623        0.000                      0                29636        0.018        0.000                      0                29636        8.750        0.000                       0                 11180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.511ns  (logic 0.580ns (4.636%)  route 11.931ns (95.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 22.789 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.650     2.944    kociemba_no_coherent_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y92         FDRE                                         r  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.715     5.115    kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_rst_n
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.124     5.239 r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/could_multi_bursts.araddr_buf[31]_i_1/O
                         net (fo=1367, routed)       10.216    15.455    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/ap_rst_n_inv
    SLICE_X92Y21         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.610    22.789    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/ap_clk
    SLICE_X92Y21         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[0]/C
                         clock pessimism              0.115    22.904    
                         clock uncertainty           -0.302    22.602    
    SLICE_X92Y21         FDRE (Setup_fdre_C_R)       -0.524    22.078    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[0]
  -------------------------------------------------------------------
                         required time                         22.078    
                         arrival time                         -15.455    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 0.580ns (4.643%)  route 11.912ns (95.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.650     2.944    kociemba_no_coherent_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y92         FDRE                                         r  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.715     5.115    kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_rst_n
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.124     5.239 r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/could_multi_bursts.araddr_buf[31]_i_1/O
                         net (fo=1367, routed)       10.197    15.436    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_rst_n_inv
    SLICE_X94Y13         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.619    22.799    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_clk
    SLICE_X94Y13         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[23]/C
                         clock pessimism              0.115    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X94Y13         FDRE (Setup_fdre_C_R)       -0.524    22.087    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[23]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                         -15.436    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 0.580ns (4.643%)  route 11.912ns (95.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.650     2.944    kociemba_no_coherent_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y92         FDRE                                         r  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.715     5.115    kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_rst_n
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.124     5.239 r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/could_multi_bursts.araddr_buf[31]_i_1/O
                         net (fo=1367, routed)       10.197    15.436    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_rst_n_inv
    SLICE_X94Y13         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.619    22.799    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_clk
    SLICE_X94Y13         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[24]/C
                         clock pessimism              0.115    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X94Y13         FDRE (Setup_fdre_C_R)       -0.524    22.087    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[24]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                         -15.436    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 0.580ns (4.643%)  route 11.912ns (95.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.650     2.944    kociemba_no_coherent_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y92         FDRE                                         r  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.715     5.115    kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_rst_n
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.124     5.239 r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/could_multi_bursts.araddr_buf[31]_i_1/O
                         net (fo=1367, routed)       10.197    15.436    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_rst_n_inv
    SLICE_X94Y13         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.619    22.799    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_clk
    SLICE_X94Y13         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[25]/C
                         clock pessimism              0.115    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X94Y13         FDRE (Setup_fdre_C_R)       -0.524    22.087    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[25]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                         -15.436    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 0.580ns (4.643%)  route 11.912ns (95.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.650     2.944    kociemba_no_coherent_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y92         FDRE                                         r  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.715     5.115    kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_rst_n
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.124     5.239 r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/could_multi_bursts.araddr_buf[31]_i_1/O
                         net (fo=1367, routed)       10.197    15.436    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_rst_n_inv
    SLICE_X94Y13         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.619    22.799    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_clk
    SLICE_X94Y13         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[26]/C
                         clock pessimism              0.115    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X94Y13         FDRE (Setup_fdre_C_R)       -0.524    22.087    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[26]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                         -15.436    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 0.580ns (4.643%)  route 11.912ns (95.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.650     2.944    kociemba_no_coherent_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y92         FDRE                                         r  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.715     5.115    kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_rst_n
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.124     5.239 r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/could_multi_bursts.araddr_buf[31]_i_1/O
                         net (fo=1367, routed)       10.197    15.436    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_rst_n_inv
    SLICE_X95Y13         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.619    22.799    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_clk
    SLICE_X95Y13         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[22]/C
                         clock pessimism              0.115    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X95Y13         FDRE (Setup_fdre_C_R)       -0.429    22.182    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[22]
  -------------------------------------------------------------------
                         required time                         22.182    
                         arrival time                         -15.436    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.476ns  (logic 0.580ns (4.649%)  route 11.896ns (95.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 22.795 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.650     2.944    kociemba_no_coherent_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y92         FDRE                                         r  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.715     5.115    kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_rst_n
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.124     5.239 r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/could_multi_bursts.araddr_buf[31]_i_1/O
                         net (fo=1367, routed)       10.181    15.420    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/ap_rst_n_inv
    SLICE_X93Y15         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.616    22.795    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/ap_clk
    SLICE_X93Y15         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32]/C
                         clock pessimism              0.115    22.910    
                         clock uncertainty           -0.302    22.608    
    SLICE_X93Y15         FDRE (Setup_fdre_C_R)       -0.429    22.179    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32]
  -------------------------------------------------------------------
                         required time                         22.179    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                  6.759    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.261ns  (logic 0.580ns (4.730%)  route 11.681ns (95.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.650     2.944    kociemba_no_coherent_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y92         FDRE                                         r  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.715     5.115    kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_rst_n
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.124     5.239 r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/could_multi_bursts.araddr_buf[31]_i_1/O
                         net (fo=1367, routed)        9.966    15.205    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/ap_rst_n_inv
    SLICE_X14Y6          FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.580    22.760    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/ap_clk
    SLICE_X14Y6          FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[0]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X14Y6          FDRE (Setup_fdre_C_R)       -0.524    22.048    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[0]
  -------------------------------------------------------------------
                         required time                         22.048    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/solution_sdiv_32nkbM_U44/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.359ns  (logic 0.580ns (4.693%)  route 11.779ns (95.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.650     2.944    kociemba_no_coherent_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y92         FDRE                                         r  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.715     5.115    kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_rst_n
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.124     5.239 r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/could_multi_bursts.araddr_buf[31]_i_1/O
                         net (fo=1367, routed)       10.064    15.303    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/solution_sdiv_32nkbM_U44/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/ap_rst_n_inv
    SLICE_X93Y10         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/solution_sdiv_32nkbM_U44/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.620    22.799    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/solution_sdiv_32nkbM_U44/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/ap_clk
    SLICE_X93Y10         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/solution_sdiv_32nkbM_U44/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32]/C
                         clock pessimism              0.115    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X93Y10         FDRE (Setup_fdre_C_R)       -0.429    22.183    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/solution_sdiv_32nkbM_U44/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32]
  -------------------------------------------------------------------
                         required time                         22.183    
                         arrival time                         -15.303    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.274ns  (logic 0.580ns (4.726%)  route 11.694ns (95.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.650     2.944    kociemba_no_coherent_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y92         FDRE                                         r  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  kociemba_no_coherent_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.715     5.115    kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_rst_n
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.124     5.239 r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/could_multi_bursts.araddr_buf[31]_i_1/O
                         net (fo=1367, routed)        9.979    15.218    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_rst_n_inv
    SLICE_X88Y24         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       1.546    22.726    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_clk
    SLICE_X88Y24         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[5]/C
                         clock pessimism              0.115    22.840    
                         clock uncertainty           -0.302    22.538    
    SLICE_X88Y24         FDRE (Setup_fdre_C_R)       -0.429    22.109    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         22.109    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                                  6.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 kociemba_no_coherent_i/solution_0/inst/URtoUL_Move_reg_2204_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/sext2_cast_reg_2202_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.974%)  route 0.203ns (59.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.556     0.892    kociemba_no_coherent_i/solution_0/inst/ap_clk
    SLICE_X48Y52         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/URtoUL_Move_reg_2204_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  kociemba_no_coherent_i/solution_0/inst/URtoUL_Move_reg_2204_reg[26]/Q
                         net (fo=1, routed)           0.203     1.236    kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/URtoUL_Move_reg_2204_reg[30][26]
    SLICE_X52Y52         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/sext2_cast_reg_2202_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.821     1.187    kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X52Y52         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/sext2_cast_reg_2202_reg[26]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.066     1.218    kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/sext2_cast_reg_2202_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_UBtoDF_Move2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/UBtoDF_Move_reg_2199_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.239%)  route 0.191ns (53.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.557     0.893    kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X38Y50         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_UBtoDF_Move2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_UBtoDF_Move2_reg[24]/Q
                         net (fo=3, routed)           0.191     1.247    kociemba_no_coherent_i/solution_0/inst/UBtoDF_Move2[24]
    SLICE_X38Y49         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/UBtoDF_Move_reg_2199_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.830     1.196    kociemba_no_coherent_i/solution_0/inst/ap_clk
    SLICE_X38Y49         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/UBtoDF_Move_reg_2199_reg[23]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.063     1.229    kociemba_no_coherent_i/solution_0/inst/UBtoDF_Move_reg_2199_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_UBtoDF_Move2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/UBtoDF_Move_reg_2199_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.625%)  route 0.180ns (58.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.557     0.893    kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X37Y50         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_UBtoDF_Move2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_UBtoDF_Move2_reg[31]/Q
                         net (fo=3, routed)           0.180     1.200    kociemba_no_coherent_i/solution_0/inst/UBtoDF_Move2[31]
    SLICE_X38Y49         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/UBtoDF_Move_reg_2199_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.830     1.196    kociemba_no_coherent_i/solution_0/inst/ap_clk
    SLICE_X38Y49         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/UBtoDF_Move_reg_2199_reg[30]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.006     1.172    kociemba_no_coherent_i/solution_0/inst/UBtoDF_Move_reg_2199_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/Slice_URtoDF_Parity_38_reg_2525_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.291%)  route 0.146ns (36.709%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.562     0.898    kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X48Y49         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg[30]/Q
                         net (fo=1, routed)           0.146     1.185    kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg__0[30]
    SLICE_X51Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.230 r  kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/Slice_URtoDF_Parity_38_reg_2525[30]_i_4/O
                         net (fo=1, routed)           0.000     1.230    kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/search_URtoDF_0_U/totalDepth_searchncg_ram_U/sext9_cast_reg_2344_reg[28][2]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.296 r  kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/search_URtoDF_0_U/totalDepth_searchncg_ram_U/Slice_URtoDF_Parity_38_reg_2525_reg[30]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.296    kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/sum9_fu_1830_p2[30]
    SLICE_X51Y47         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/Slice_URtoDF_Parity_38_reg_2525_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.826     1.192    kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X51Y47         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/Slice_URtoDF_Parity_38_reg_2525_reg[30]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y47         FDRE (Hold_fdre_C_D)         0.105     1.262    kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/Slice_URtoDF_Parity_38_reg_2525_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_URtoUL_Move2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/URtoUL_Move_reg_2204_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.294%)  route 0.190ns (59.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.557     0.893    kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X41Y50         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_URtoUL_Move2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  kociemba_no_coherent_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_URtoUL_Move2_reg[19]/Q
                         net (fo=3, routed)           0.190     1.210    kociemba_no_coherent_i/solution_0/inst/URtoUL_Move2[19]
    SLICE_X42Y49         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/URtoUL_Move_reg_2204_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.830     1.196    kociemba_no_coherent_i/solution_0/inst/ap_clk
    SLICE_X42Y49         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/URtoUL_Move_reg_2204_reg[18]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.006     1.172    kociemba_no_coherent_i/solution_0/inst/URtoUL_Move_reg_2204_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/i_9_reg_2215_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/i_1_reg_736_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.916%)  route 0.221ns (61.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.584     0.920    kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X59Y49         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/i_9_reg_2215_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/i_9_reg_2215_reg[17]/Q
                         net (fo=1, routed)           0.221     1.282    kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/i_9_reg_2215__0[17]
    SLICE_X58Y50         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/i_1_reg_736_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.848     1.214    kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X58Y50         FDRE                                         r  kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/i_1_reg_736_reg[17]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.052     1.236    kociemba_no_coherent_i/solution_0/inst/grp_totalDepth_fu_1004/i_1_reg_736_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.593     0.929    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y37         FDRE                                         r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.229     1.299    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD0
    SLICE_X10Y37         RAMD32                                       r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.861     1.227    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X10Y37         RAMD32                                       r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.252    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.593     0.929    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y37         FDRE                                         r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.229     1.299    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD0
    SLICE_X10Y37         RAMD32                                       r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.861     1.227    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X10Y37         RAMD32                                       r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.252    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.593     0.929    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y37         FDRE                                         r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.229     1.299    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD0
    SLICE_X10Y37         RAMD32                                       r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.861     1.227    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X10Y37         RAMD32                                       r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.252    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.593     0.929    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y37         FDRE                                         r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.229     1.299    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD0
    SLICE_X10Y37         RAMD32                                       r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_no_coherent_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_no_coherent_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11187, routed)       0.861     1.227    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X10Y37         RAMD32                                       r  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.252    kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { kociemba_no_coherent_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y3    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y10   kociemba_no_coherent_i/solution_0/inst/tmp_221_reg_2644_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y11   kociemba_no_coherent_i/solution_0/inst/tmp_224_reg_2649_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y3    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y8    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X2Y6    kociemba_no_coherent_i/solution_0/inst/solution_mul_mul_Aem_U107/solution_mul_mul_Aem_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X4Y10   kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X2Y2    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_reg_1192_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X0Y2    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_reg_553_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X3Y2    kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg__1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X10Y37  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X10Y37  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X10Y37  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X10Y37  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X10Y37  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X10Y37  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X10Y37  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X10Y37  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X62Y43  kociemba_no_coherent_i/solution_0/inst/search_UBtoDF_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__37/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X62Y43  kociemba_no_coherent_i/solution_0/inst/search_UBtoDF_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__39/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y8   kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y8   kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y8   kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y8   kociemba_no_coherent_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_3_3/SP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y51  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y51  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y51  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y51  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y51  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y51  kociemba_no_coherent_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK



