vendor_name = ModelSim
source_file = 1, C:/fpga/workspace/test_design1/rtl/mxu2.v
source_file = 1, C:/fpga/workspace/test_design1/testbench/mxu2_tb.v
source_file = 1, C:/fpga/workspace/test_design1/proj/db/mxu2.cbx.xml
design_name = mxu2
instance = comp, \out~output , out~output, mxu2, 1
instance = comp, \sel~input , sel~input, mxu2, 1
instance = comp, \b~input , b~input, mxu2, 1
instance = comp, \a~input , a~input, mxu2, 1
instance = comp, \out~0 , out~0, mxu2, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
