Info: Generated by version: 19.4 build 64
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/s10_chip_id.ip --block-symbol-file --output-directory=/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/s10_chip_id --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/s10_chip_id.ip --synthesis=VERILOG --output-directory=/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/s10_chip_id --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: s10_chip_id: "Transforming system: s10_chip_id"
Info: s10_chip_id: "Naming system components in system: s10_chip_id"
Info: s10_chip_id: "Processing generation queue"
Info: s10_chip_id: "Generating: s10_chip_id"
Info: s10_chip_id: "Generating: s10_chip_id_altera_s10_chip_id_1911_iexnkcy"
Info: s10_chip_id: "Generating: altera_s10_chip_id_controller"
Info: s10_chip_id: "Generating: altera_config_stream_endpoint_wrapper"
Info: s10_chip_id: Done "s10_chip_id" with 4 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
