{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706204407252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706204407252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 20:40:07 2024 " "Processing started: Thu Jan 25 20:40:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706204407252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706204407252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706204407252 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1706204407660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/main_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706204407737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706204407737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/vga_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706204407741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706204407741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mammal.sv 1 1 " "Found 1 design units, including 1 entities, in source file mammal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mammal " "Found entity 1: mammal" {  } { { "mammal.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/mammal.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706204407745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706204407745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706204407749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706204407749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack main_module.sv(43) " "Verilog HDL Implicit Net warning at main_module.sv(43): created implicit net for \"ack\"" {  } { { "main_module.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/main_module.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706204407749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_module " "Elaborating entity \"main_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1706204407792 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "307 0 511 main_module.sv(88) " "Verilog HDL warning at main_module.sv(88): number of words (307) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "main_module.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/main_module.sv" 88 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1706204407815 "|main_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ground main_module.sv(5) " "Output port \"ground\" at main_module.sv(5) has no driver" {  } { { "main_module.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/main_module.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1706204407830 "|main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga\"" {  } { { "main_module.sv" "vga" { Text "C:/Users/TAHA/Desktop/HW3/main_module.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706204407974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(42) " "Verilog HDL assignment warning at vga_sync.sv(42): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/vga_sync.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204407975 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(45) " "Verilog HDL assignment warning at vga_sync.sv(45): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/vga_sync.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204407975 "|main_module|vga_sync:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mammal mammal:m1 " "Elaborating entity \"mammal\" for hierarchy \"mammal:m1\"" {  } { { "main_module.sv" "m1" { Text "C:/Users/TAHA/Desktop/HW3/main_module.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706204407994 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mammal.sv(56) " "Verilog HDL assignment warning at mammal.sv(56): truncated value with size 32 to match size of target (12)" {  } { { "mammal.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/mammal.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204408001 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mammal.sv(62) " "Verilog HDL assignment warning at mammal.sv(62): truncated value with size 32 to match size of target (12)" {  } { { "mammal.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/mammal.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204408001 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(107) " "Verilog HDL assignment warning at mammal.sv(107): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/mammal.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204408001 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(116) " "Verilog HDL assignment warning at mammal.sv(116): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/mammal.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204408001 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(131) " "Verilog HDL assignment warning at mammal.sv(131): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/mammal.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204408001 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(141) " "Verilog HDL assignment warning at mammal.sv(141): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/mammal.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204408001 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(156) " "Verilog HDL assignment warning at mammal.sv(156): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/mammal.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204408001 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(163) " "Verilog HDL assignment warning at mammal.sv(163): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/mammal.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204408001 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(176) " "Verilog HDL assignment warning at mammal.sv(176): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/mammal.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204408001 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(182) " "Verilog HDL assignment warning at mammal.sv(182): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/mammal.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204408001 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 mammal.sv(189) " "Verilog HDL assignment warning at mammal.sv(189): truncated value with size 16 to match size of target (12)" {  } { { "mammal.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/mammal.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204408001 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(264) " "Verilog HDL assignment warning at mammal.sv(264): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/mammal.sv" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204408001 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(265) " "Verilog HDL assignment warning at mammal.sv(265): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/mammal.sv" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204408001 "|main_module|mammal:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:kb " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:kb\"" {  } { { "main_module.sv" "kb" { Text "C:/Users/TAHA/Desktop/HW3/main_module.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706204408003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyboard.sv(54) " "Verilog HDL assignment warning at keyboard.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "keyboard.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/keyboard.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706204408004 "|main_module|keyboard:kb"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "main_module.sv" "memory" { Text "C:/Users/TAHA/Desktop/HW3/main_module.sv" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1706204408803 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1706204408803 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/TAHA/Desktop/HW3/db/final_project.ram0_main_module_7115dfaa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/TAHA/Desktop/HW3/db/final_project.ram0_main_module_7115dfaa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1706204409587 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ground GND " "Pin \"ground\" is stuck at GND" {  } { { "main_module.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/main_module.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706204422846 "|main_module|ground"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[0\] GND " "Pin \"rgb\[0\]\" is stuck at GND" {  } { { "main_module.sv" "" { Text "C:/Users/TAHA/Desktop/HW3/main_module.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706204422846 "|main_module|rgb[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1706204422846 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1706204423513 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1706204432564 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1706204433536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706204433536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16051 " "Implemented 16051 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1706204434925 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1706204434925 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16042 " "Implemented 16042 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1706204434925 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1706204434925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706204434950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 20:40:34 2024 " "Processing ended: Thu Jan 25 20:40:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706204434950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706204434950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706204434950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706204434950 ""}
