INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div_1/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div_1/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_top.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codeworkplace/VS-Code-V/project/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
