{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 14:18:40 2019 " "Info: Processing started: Thu Oct 24 14:18:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Combinational_Logic_Lab -c Combinational_Logic_Lab --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Combinational_Logic_Lab -c Combinational_Logic_Lab --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Q\$latch " "Warning: Node \"Q\$latch\" is a latch" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S " "Info: Assuming node \"S\" is a latch enable. Will not compute fmax for this pin." {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R " "Info: Assuming node \"R\" is a latch enable. Will not compute fmax for this pin." {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "EN " "Info: Assuming node \"EN\" is a latch enable. Will not compute fmax for this pin." {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Q~0 " "Info: Detected gated clock \"Q~0\" as buffer" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 -1 0 } } { "c:/temp/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/temp/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Q\$latch S S 3.308 ns register " "Info: tsu for register \"Q\$latch\" (data pin = \"S\", clock pin = \"S\") is 3.308 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.692 ns + Longest pin register " "Info: + Longest pin to register delay is 4.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns S 1 CLK PIN_AB10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 2; CLK Node = 'S'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.766 ns) + CELL(0.154 ns) 4.692 ns Q\$latch 2 REG LCCOMB_X25_Y3_N26 1 " "Info: 2: + IC(3.766 ns) + CELL(0.154 ns) = 4.692 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { S Q$latch } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.926 ns ( 19.74 % ) " "Info: Total cell delay = 0.926 ns ( 19.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.766 ns ( 80.26 % ) " "Info: Total interconnect delay = 3.766 ns ( 80.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { S Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { S {} S~combout {} Q$latch {} } { 0.000ns 0.000ns 3.766ns } { 0.000ns 0.772ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.574 ns + " "Info: + Micro setup delay of destination is 0.574 ns" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S destination 1.958 ns - Shortest register " "Info: - Shortest clock path from clock \"S\" to destination register is 1.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns S 1 CLK PIN_AB10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 2; CLK Node = 'S'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.053 ns) 1.707 ns Q~0 2 COMB LCCOMB_X25_Y3_N20 1 " "Info: 2: + IC(0.882 ns) + CELL(0.053 ns) = 1.707 ns; Loc. = LCCOMB_X25_Y3_N20; Fanout = 1; COMB Node = 'Q~0'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { S Q~0 } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 1.958 ns Q\$latch 3 REG LCCOMB_X25_Y3_N26 1 " "Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 1.958 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { Q~0 Q$latch } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.878 ns ( 44.84 % ) " "Info: Total cell delay = 0.878 ns ( 44.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.080 ns ( 55.16 % ) " "Info: Total interconnect delay = 1.080 ns ( 55.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { S Q~0 Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "1.958 ns" { S {} S~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 0.882ns 0.198ns } { 0.000ns 0.772ns 0.053ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { S Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { S {} S~combout {} Q$latch {} } { 0.000ns 0.000ns 3.766ns } { 0.000ns 0.772ns 0.154ns } "" } } { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { S Q~0 Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "1.958 ns" { S {} S~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 0.882ns 0.198ns } { 0.000ns 0.772ns 0.053ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "R Q Q\$latch 7.387 ns register " "Info: tco from clock \"R\" to destination pin \"Q\" through register \"Q\$latch\" is 7.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R source 2.923 ns + Longest register " "Info: + Longest clock path from clock \"R\" to source register is 2.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns R 1 CLK PIN_D10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 1; CLK Node = 'R'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.154 ns) 2.672 ns Q~0 2 COMB LCCOMB_X25_Y3_N20 1 " "Info: 2: + IC(1.756 ns) + CELL(0.154 ns) = 2.672 ns; Loc. = LCCOMB_X25_Y3_N20; Fanout = 1; COMB Node = 'Q~0'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { R Q~0 } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 2.923 ns Q\$latch 3 REG LCCOMB_X25_Y3_N26 1 " "Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 2.923 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { Q~0 Q$latch } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.969 ns ( 33.15 % ) " "Info: Total cell delay = 0.969 ns ( 33.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.954 ns ( 66.85 % ) " "Info: Total interconnect delay = 1.954 ns ( 66.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { R Q~0 Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "2.923 ns" { R {} R~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 1.756ns 0.198ns } { 0.000ns 0.762ns 0.154ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.464 ns + Longest register pin " "Info: + Longest register to pin delay is 4.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\$latch 1 REG LCCOMB_X25_Y3_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q$latch } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.320 ns) + CELL(2.144 ns) 4.464 ns Q 2 PIN PIN_L2 0 " "Info: 2: + IC(2.320 ns) + CELL(2.144 ns) = 4.464 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { Q$latch Q } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 48.03 % ) " "Info: Total cell delay = 2.144 ns ( 48.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.320 ns ( 51.97 % ) " "Info: Total interconnect delay = 2.320 ns ( 51.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { Q$latch Q } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { Q$latch {} Q {} } { 0.000ns 2.320ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { R Q~0 Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "2.923 ns" { R {} R~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 1.756ns 0.198ns } { 0.000ns 0.762ns 0.154ns 0.053ns } "" } } { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { Q$latch Q } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { Q$latch {} Q {} } { 0.000ns 2.320ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Q\$latch S R -1.769 ns register " "Info: th for register \"Q\$latch\" (data pin = \"S\", clock pin = \"R\") is -1.769 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R destination 2.923 ns + Longest register " "Info: + Longest clock path from clock \"R\" to destination register is 2.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns R 1 CLK PIN_D10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 1; CLK Node = 'R'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.154 ns) 2.672 ns Q~0 2 COMB LCCOMB_X25_Y3_N20 1 " "Info: 2: + IC(1.756 ns) + CELL(0.154 ns) = 2.672 ns; Loc. = LCCOMB_X25_Y3_N20; Fanout = 1; COMB Node = 'Q~0'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { R Q~0 } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 2.923 ns Q\$latch 3 REG LCCOMB_X25_Y3_N26 1 " "Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 2.923 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { Q~0 Q$latch } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.969 ns ( 33.15 % ) " "Info: Total cell delay = 0.969 ns ( 33.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.954 ns ( 66.85 % ) " "Info: Total interconnect delay = 1.954 ns ( 66.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { R Q~0 Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "2.923 ns" { R {} R~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 1.756ns 0.198ns } { 0.000ns 0.762ns 0.154ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.692 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns S 1 CLK PIN_AB10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 2; CLK Node = 'S'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.766 ns) + CELL(0.154 ns) 4.692 ns Q\$latch 2 REG LCCOMB_X25_Y3_N26 1 " "Info: 2: + IC(3.766 ns) + CELL(0.154 ns) = 4.692 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { S Q$latch } "NODE_NAME" } } { "SR_Latch_EN_Behavioral.vhd" "" { Text "C:/temp/NewCourseData/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/SR_Latch_EN_Behavioral.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.926 ns ( 19.74 % ) " "Info: Total cell delay = 0.926 ns ( 19.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.766 ns ( 80.26 % ) " "Info: Total interconnect delay = 3.766 ns ( 80.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { S Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { S {} S~combout {} Q$latch {} } { 0.000ns 0.000ns 3.766ns } { 0.000ns 0.772ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { R Q~0 Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "2.923 ns" { R {} R~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 1.756ns 0.198ns } { 0.000ns 0.762ns 0.154ns 0.053ns } "" } } { "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { S Q$latch } "NODE_NAME" } } { "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/temp/quarus/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { S {} S~combout {} Q$latch {} } { 0.000ns 0.000ns 3.766ns } { 0.000ns 0.772ns 0.154ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 14:18:41 2019 " "Info: Processing ended: Thu Oct 24 14:18:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
