Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Fri Apr 10 02:31:58 2020
| Host         : linux running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file WallClock_timing_summary_routed.rpt -rpx WallClock_timing_summary_routed.rpx
| Design       : WallClock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.086        0.000                      0                  150        0.101        0.000                      0                  150        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.086        0.000                      0                  150        0.101        0.000                      0                  150        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 SS_Driver1/SegmentDrivers_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.701ns (34.835%)  route 3.182ns (65.165%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.725     5.328    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y95          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDSE (Prop_fdse_C_Q)         0.456     5.784 f  SS_Driver1/SegmentDrivers_reg[5]/Q
                         net (fo=11, routed)          1.105     6.888    SS_Driver1/Q[3]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.149     7.037 r  SS_Driver1/SevenSegment__2/O
                         net (fo=1, routed)           0.580     7.618    SS_Driver1/SevenSegment__2_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.332     7.950 f  SS_Driver1/SevenSegment__3/O
                         net (fo=5, routed)           0.583     8.533    SS_Driver1/SevenSegment__3_n_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I3_O)        0.116     8.649 r  SS_Driver1/SS[3]_i_4/O
                         net (fo=2, routed)           0.440     9.089    SS_Driver1/SS[3]_i_4_n_0
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.322     9.411 r  SS_Driver1/SS[0]_i_2/O
                         net (fo=1, routed)           0.474     9.885    SS_Driver1/SS[0]_i_2_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.326    10.211 r  SS_Driver1/SS[0]_i_1/O
                         net (fo=1, routed)           0.000    10.211    SevenSegment[0]
    SLICE_X3Y95          FDRE                                         r  SS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  SS_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.029    15.296    SS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_nextState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.353ns (28.530%)  route 3.389ns (71.470%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  timer_reg[6]/Q
                         net (fo=3, routed)           0.822     6.569    timer_reg_n_0_[6]
    SLICE_X6Y97          LUT4 (Prop_lut4_I0_O)        0.299     6.868 f  FSM_sequential_nextState[2]_i_14/O
                         net (fo=2, routed)           0.602     7.470    FSM_sequential_nextState[2]_i_14_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I4_O)        0.124     7.594 f  FSM_sequential_nextState[2]_i_10/O
                         net (fo=3, routed)           1.091     8.685    FSM_sequential_nextState[2]_i_10_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I0_O)        0.156     8.841 r  FSM_sequential_nextState[2]_i_4/O
                         net (fo=3, routed)           0.874     9.715    nextState15_out
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.355    10.070 r  FSM_sequential_nextState[0]_i_1/O
                         net (fo=1, routed)           0.000    10.070    FSM_sequential_nextState[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  FSM_sequential_nextState_reg[0]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.079    15.345    FSM_sequential_nextState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.090ns (23.135%)  route 3.622ns (76.865%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  timer_reg[20]/Q
                         net (fo=3, routed)           0.986     6.733    timer_reg_n_0_[20]
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.299     7.032 r  FSM_sequential_nextState[2]_i_18/O
                         net (fo=1, routed)           0.855     7.887    FSM_sequential_nextState[2]_i_18_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I4_O)        0.124     8.011 r  FSM_sequential_nextState[2]_i_11/O
                         net (fo=4, routed)           0.629     8.640    FSM_sequential_nextState[2]_i_11_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  timer[26]_i_3/O
                         net (fo=27, routed)          1.151     9.915    timer[26]_i_3_n_0
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.124    10.039 r  timer[19]_i_1/O
                         net (fo=1, routed)           0.000    10.039    timer[19]
    SLICE_X4Y99          FDRE                                         r  timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.604    15.027    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  timer_reg[19]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)        0.029    15.321    timer_reg[19]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 SS_Driver1/SegmentDrivers_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.309ns (27.941%)  route 3.376ns (72.059%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.725     5.328    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y95          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDSE (Prop_fdse_C_Q)         0.456     5.784 f  SS_Driver1/SegmentDrivers_reg[5]/Q
                         net (fo=11, routed)          1.105     6.888    SS_Driver1/Q[3]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.149     7.037 r  SS_Driver1/SevenSegment__2/O
                         net (fo=1, routed)           0.580     7.618    SS_Driver1/SevenSegment__2_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.332     7.950 f  SS_Driver1/SevenSegment__3/O
                         net (fo=5, routed)           0.583     8.533    SS_Driver1/SevenSegment__3_n_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.124     8.657 r  SS_Driver1/SS[2]_i_7/O
                         net (fo=1, routed)           0.670     9.327    SS_Driver1/SS[2]_i_7_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     9.451 r  SS_Driver1/SS[2]_i_3/O
                         net (fo=1, routed)           0.437     9.889    SS_Driver1/SS[2]_i_3_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I1_O)        0.124    10.013 r  SS_Driver1/SS[2]_i_1/O
                         net (fo=1, routed)           0.000    10.013    SevenSegment[2]
    SLICE_X0Y96          FDRE                                         r  SS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  SS_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)        0.029    15.296    SS_reg[2]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.118ns (23.589%)  route 3.622ns (76.411%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  timer_reg[20]/Q
                         net (fo=3, routed)           0.986     6.733    timer_reg_n_0_[20]
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.299     7.032 r  FSM_sequential_nextState[2]_i_18/O
                         net (fo=1, routed)           0.855     7.887    FSM_sequential_nextState[2]_i_18_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I4_O)        0.124     8.011 r  FSM_sequential_nextState[2]_i_11/O
                         net (fo=4, routed)           0.629     8.640    FSM_sequential_nextState[2]_i_11_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  timer[26]_i_3/O
                         net (fo=27, routed)          1.151     9.915    timer[26]_i_3_n_0
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.152    10.067 r  timer[20]_i_1/O
                         net (fo=1, routed)           0.000    10.067    timer[20]
    SLICE_X4Y99          FDRE                                         r  timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.604    15.027    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  timer_reg[20]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)        0.075    15.367    timer_reg[20]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.090ns (23.907%)  route 3.469ns (76.093%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  timer_reg[20]/Q
                         net (fo=3, routed)           0.986     6.733    timer_reg_n_0_[20]
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.299     7.032 r  FSM_sequential_nextState[2]_i_18/O
                         net (fo=1, routed)           0.855     7.887    FSM_sequential_nextState[2]_i_18_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I4_O)        0.124     8.011 r  FSM_sequential_nextState[2]_i_11/O
                         net (fo=4, routed)           0.629     8.640    FSM_sequential_nextState[2]_i_11_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  timer[26]_i_3/O
                         net (fo=27, routed)          0.999     9.763    timer[26]_i_3_n_0
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.124     9.887 r  timer[15]_i_1/O
                         net (fo=1, routed)           0.000     9.887    timer[15]
    SLICE_X4Y97          FDRE                                         r  timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.604    15.027    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  timer_reg[15]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.029    15.296    timer_reg[15]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.118ns (24.372%)  route 3.469ns (75.628%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  timer_reg[20]/Q
                         net (fo=3, routed)           0.986     6.733    timer_reg_n_0_[20]
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.299     7.032 r  FSM_sequential_nextState[2]_i_18/O
                         net (fo=1, routed)           0.855     7.887    FSM_sequential_nextState[2]_i_18_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I4_O)        0.124     8.011 r  FSM_sequential_nextState[2]_i_11/O
                         net (fo=4, routed)           0.629     8.640    FSM_sequential_nextState[2]_i_11_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  timer[26]_i_3/O
                         net (fo=27, routed)          0.999     9.763    timer[26]_i_3_n_0
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.152     9.915 r  timer[6]_i_1/O
                         net (fo=1, routed)           0.000     9.915    timer[6]
    SLICE_X4Y97          FDRE                                         r  timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.604    15.027    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  timer_reg[6]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.075    15.342    timer_reg[6]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.090ns (23.932%)  route 3.465ns (76.068%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  timer_reg[20]/Q
                         net (fo=3, routed)           0.986     6.733    timer_reg_n_0_[20]
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.299     7.032 r  FSM_sequential_nextState[2]_i_18/O
                         net (fo=1, routed)           0.855     7.887    FSM_sequential_nextState[2]_i_18_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I4_O)        0.124     8.011 r  FSM_sequential_nextState[2]_i_11/O
                         net (fo=4, routed)           0.629     8.640    FSM_sequential_nextState[2]_i_11_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  timer[26]_i_3/O
                         net (fo=27, routed)          0.994     9.758    timer[26]_i_3_n_0
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.124     9.882 r  timer[22]_i_1/O
                         net (fo=1, routed)           0.000     9.882    timer[22]
    SLICE_X4Y99          FDRE                                         r  timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.604    15.027    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  timer_reg[22]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)        0.031    15.323    timer_reg[22]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 2.109ns (46.676%)  route 2.409ns (53.324%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  timer_reg[1]/Q
                         net (fo=6, routed)           1.266     7.050    timer_reg_n_0_[1]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.706 r  timer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.706    timer_reg[4]_i_2_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.820    timer_reg[8]_i_2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.934    timer_reg[12]_i_2_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.049    timer_reg[16]_i_2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.163 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.163    timer_reg[20]_i_2_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.402 r  timer_reg[24]_i_2/O[2]
                         net (fo=1, routed)           1.143     9.544    timer_reg[24]_i_2_n_5
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.302     9.846 r  timer[23]_i_1/O
                         net (fo=1, routed)           0.000     9.846    timer[23]
    SLICE_X4Y98          FDRE                                         r  timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.604    15.027    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  timer_reg[23]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)        0.031    15.298    timer_reg[23]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.120ns (24.430%)  route 3.465ns (75.570%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  timer_reg[20]/Q
                         net (fo=3, routed)           0.986     6.733    timer_reg_n_0_[20]
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.299     7.032 r  FSM_sequential_nextState[2]_i_18/O
                         net (fo=1, routed)           0.855     7.887    FSM_sequential_nextState[2]_i_18_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I4_O)        0.124     8.011 r  FSM_sequential_nextState[2]_i_11/O
                         net (fo=4, routed)           0.629     8.640    FSM_sequential_nextState[2]_i_11_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  timer[26]_i_3/O
                         net (fo=27, routed)          0.994     9.758    timer[26]_i_3_n_0
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.154     9.912 r  timer[2]_i_1/O
                         net (fo=1, routed)           0.000     9.912    timer[2]
    SLICE_X4Y99          FDRE                                         r  timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.604    15.027    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  timer_reg[2]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)        0.075    15.367    timer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                  5.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SS_Driver1/SegmentDrivers_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.091%)  route 0.298ns (67.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.604     1.523    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y95          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDSE (Prop_fdse_C_Q)         0.141     1.664 r  SS_Driver1/SegmentDrivers_reg[1]/Q
                         net (fo=11, routed)          0.298     1.963    SegmentDrivers[1]
    SLICE_X0Y101         FDRE                                         r  AN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  AN_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.070     1.861    AN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hours_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hours2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.937%)  route 0.120ns (46.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  hours_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  hours_reg[0]/Q
                         net (fo=7, routed)           0.120     1.786    hours_reg_n_0_[0]
    SLICE_X2Y96          FDRE                                         r  hours2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  hours2_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.059     1.598    hours2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SS_Driver1/SegmentDrivers_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.479%)  route 0.372ns (72.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.604     1.523    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y95          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDSE (Prop_fdse_C_Q)         0.141     1.664 r  SS_Driver1/SegmentDrivers_reg[6]/Q
                         net (fo=11, routed)          0.372     2.036    SegmentDrivers[6]
    SLICE_X5Y102         FDRE                                         r  AN_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.868     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  AN_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.059     1.847    AN_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secs2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.415%)  route 0.150ns (51.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  seconds_reg[0]/Q
                         net (fo=8, routed)           0.150     1.814    seconds_reg_n_0_[0]
    SLICE_X2Y96          FDRE                                         r  secs2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  secs2_reg[0]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.052     1.614    secs2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 SS_Driver1/SegmentDrivers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.592%)  route 0.149ns (51.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.604     1.523    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  SS_Driver1/SegmentDrivers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  SS_Driver1/SegmentDrivers_reg[0]/Q
                         net (fo=11, routed)          0.149     1.813    SS_Driver1/Q[0]
    SLICE_X0Y95          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.877     2.042    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y95          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y95          FDSE (Hold_fdse_C_D)         0.070     1.609    SS_Driver1/SegmentDrivers_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.138%)  route 0.158ns (45.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  seconds_reg[3]/Q
                         net (fo=10, routed)          0.158     1.821    seconds_reg_n_0_[3]
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  seconds[5]_i_3/O
                         net (fo=1, routed)           0.000     1.866    seconds[5]_i_3_n_0
    SLICE_X3Y96          FDRE                                         r  seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  seconds_reg[5]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.091     1.653    seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 minutes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutes_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.559%)  route 0.161ns (43.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  minutes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  minutes_reg[1]/Q
                         net (fo=10, routed)          0.161     1.847    minutes_reg_n_0_[1]
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.892 r  minutes[5]_i_3/O
                         net (fo=1, routed)           0.000     1.892    minutes[5]_i_3_n_0
    SLICE_X6Y94          FDRE                                         r  minutes_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.874     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  minutes_reg[5]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121     1.659    minutes_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secs2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.189ns (45.262%)  route 0.229ns (54.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  seconds_reg[3]/Q
                         net (fo=10, routed)          0.229     1.892    seconds_reg_n_0_[3]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.048     1.940 r  secs2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.940    secs2[2]_i_1_n_0
    SLICE_X2Y96          FDRE                                         r  secs2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  secs2_reg[2]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.131     1.693    secs2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_nextState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.540%)  route 0.197ns (51.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  FSM_sequential_currentState_reg[2]/Q
                         net (fo=7, routed)           0.197     1.861    currentState[2]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.045     1.906 r  FSM_sequential_nextState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.906    FSM_sequential_nextState[2]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.874     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  FSM_sequential_nextState_reg[2]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.120     1.658    FSM_sequential_nextState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 minutes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.212ns (52.774%)  route 0.190ns (47.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  minutes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  minutes_reg[0]/Q
                         net (fo=8, routed)           0.190     1.876    minutes_reg_n_0_[0]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.048     1.924 r  minutes[1]_i_1/O
                         net (fo=1, routed)           0.000     1.924    minutes[1]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  minutes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.874     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  minutes_reg[1]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.133     1.671    minutes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    AN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    AN_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     AN_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     AN_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y102    AN_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     AN_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     FSM_sequential_currentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    AN_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     FSM_sequential_currentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     FSM_sequential_nextState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     FSM_sequential_nextState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     FSM_sequential_nextState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     SS_Driver1/Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     SS_Driver1/Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     SS_Driver1/Count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    AN_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    AN_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     AN_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     AN_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     AN_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     AN_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    AN_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    AN_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     AN_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     AN_reg[7]/C



