;redcode
;assert 1
	SPL 0, <-2
	SPL 175, @-925
	MOV @-91, <-20
	ADD <171, 90
	SPL 300, 90
	SPL <500, #90
	MOV -17, <-20
	ADD 210, 30
	MOV -17, <-20
	DJN -1, @-20
	SUB #1, @-32
	MOV -51, <-20
	SUB #1, @-32
	SUB @121, <106
	SUB #1, @-32
	SUB @121, <106
	DJN <27, #106
	SUB @-117, @109
	SPL 0, <90
	SPL 0, <90
	SUB #30, 9
	SPL -17, #-320
	SPL -17, #-320
	SUB @121, 103
	SUB @-117, @109
	MOV -51, <-20
	ADD <171, 90
	SUB @121, <106
	SUB @-117, @109
	ADD @161, 102
	ADD <0, @2
	SPL <-117, #109
	MOV -17, <623
	ADD @561, 302
	ADD @561, 302
	SUB @121, 126
	SPL -17, #-329
	SPL -17, #-329
	SPL -17, #-329
	SPL -17, #-320
	SPL <500, #90
	SPL -17, #-320
	SPL 0, <-2
	SPL -17, #-320
	SPL 175, @-925
	SPL 0, <-2
	SPL 9, <90
	SPL 0, <-2
	SPL 9, <90
	SPL 175, @-925
	ADD <171, 90
	SPL 300, 90
	SPL <500, #90
	MOV -17, <-20
	ADD 210, 30
	MOV -17, <-20
	DJN -1, @-20
	SUB #1, @-32
	MOV -51, <-20
	SUB #1, @-32
	SUB @121, <106
	SUB #1, @-32
	SUB @121, <106
	DJN <27, #106
	SUB @-117, @109
	SPL 0, <90
