module transmitter_tb;
reg [7:0] data_in;
wire [15:0] transmitted_data;
wire [7:0] checksum;
wire [7:0] data_out;
transmitter uut1(data_in,transmitted_data,checksum);
receiver rv(transmitted_data,data_out,error_detected); 

initial begin
data_in=8'b10101010;
#10 data_in=8'b10011001;
#10 data_in=10000000;
#10;
end
endmodule
