## Clock signal
## Bank = 35, Pin name = IO_L12P_T1_MRCC_35,				Sch name = CLK100MHZ
set_property PACKAGE_PIN W5 [get_ports clk]							
	set_property IOSTANDARD LVCMOS33 [get_ports clk]
	create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
 


#VGA Connector
set_property PACKAGE_PIN G19 [get_ports {red[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {red[0]}]
set_property PACKAGE_PIN H19 [get_ports {red[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {red[1]}]
set_property PACKAGE_PIN J19 [get_ports {red[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {red[2]}]
set_property PACKAGE_PIN N19 [get_ports {red[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {red[3]}]
set_property PACKAGE_PIN N18 [get_ports {blue[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {blue[0]}]
set_property PACKAGE_PIN L18 [get_ports {blue[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {blue[1]}]
set_property PACKAGE_PIN K18 [get_ports {blue[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {blue[2]}]
set_property PACKAGE_PIN J18 [get_ports {blue[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {blue[3]}]
set_property PACKAGE_PIN J17 [get_ports {green[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {green[0]}]
set_property PACKAGE_PIN H17 [get_ports {green[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {green[1]}]
set_property PACKAGE_PIN G17 [get_ports {green[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {green[2]}]
set_property PACKAGE_PIN D17 [get_ports {green[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {green[3]}]
set_property PACKAGE_PIN P19 [get_ports hsync]
    set_property IOSTANDARD LVCMOS33 [get_ports hsync]
set_property PACKAGE_PIN R19 [get_ports vsync]
    set_property IOSTANDARD LVCMOS33 [get_ports vsync]
    
    

set_property PACKAGE_PIN T18 [get_ports keys1[0]]  	 	 	 	 	 
 	set_property IOSTANDARD LVCMOS33 [get_ports keys1[0]] 
set_property PACKAGE_PIN W19 [get_ports keys1[1]]  	 	 	 	 	 
 	set_property IOSTANDARD LVCMOS33 [get_ports keys1[1]] 
set_property PACKAGE_PIN T17 [get_ports keys2[0]]  	 	 	 	 	 
 	set_property IOSTANDARD LVCMOS33 [get_ports keys2[0]] 
set_property PACKAGE_PIN U17 [get_ports keys2[1]]  	 	 	 	 	 
 	set_property IOSTANDARD LVCMOS33 [get_ports keys2[1]] 
 

       	
 	
set_property PACKAGE_PIN W7 [get_ports {seg[0]}] 	 	 	 	 	 
      set_property IOSTANDARD LVCMOS33 [get_ports {seg[0]}] 
 set_property PACKAGE_PIN W6 [get_ports {seg[1]}]                          
      set_property IOSTANDARD LVCMOS33 [get_ports {seg[1]}] 
 set_property PACKAGE_PIN U8 [get_ports {seg[2]}]                          
      set_property IOSTANDARD LVCMOS33 [get_ports {seg[2]}] 
 set_property PACKAGE_PIN V8 [get_ports {seg[3]}]                          
      set_property IOSTANDARD LVCMOS33 [get_ports {seg[3]}] 
 set_property PACKAGE_PIN U5 [get_ports {seg[4]}]                          
      set_property IOSTANDARD LVCMOS33 [get_ports {seg[4]}] 
 set_property PACKAGE_PIN V5 [get_ports {seg[5]}]                          
      set_property IOSTANDARD LVCMOS33 [get_ports {seg[5]}] 
 set_property PACKAGE_PIN U7 [get_ports {seg[6]}]                          
      set_property IOSTANDARD LVCMOS33 [get_ports {seg[6]}] 
 set_property PACKAGE_PIN V7 [get_ports seg[7]]                       
      set_property IOSTANDARD LVCMOS33 [get_ports seg[7]] 
 set_property PACKAGE_PIN U2 [get_ports {an[0]}]                          
      set_property IOSTANDARD LVCMOS33 [get_ports {an[0]}] 
set_property PACKAGE_PIN U4 [get_ports {an[1]}] 	 	 	 	 	 
   set_property IOSTANDARD LVCMOS33 [get_ports {an[1]}] 
set_property PACKAGE_PIN V4 [get_ports {an[2]}]                          
   set_property IOSTANDARD LVCMOS33 [get_ports {an[2]}]
set_property PACKAGE_PIN W4 [get_ports {an[3]}]                          
    set_property IOSTANDARD LVCMOS33 [get_ports {an[3]}] 