Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu Sep 29 16:28:55 2016
| Host         : laic-ws1 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file spk_packet_rx_timing_summary_routed.rpt -rpx spk_packet_rx_timing_summary_routed.rpx
| Design       : spk_packet_rx
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 253 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 152 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.684        0.000                      0                 1193        0.097        0.000                      0                 1193        1.600        0.000                       0                   660  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.684        0.000                      0                 1193        0.097        0.000                      0                 1193        1.600        0.000                       0                   660  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.302ns (11.127%)  route 2.412ns (88.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 5.114 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.223     1.223    ap_clk
    SLICE_X56Y156        FDRE                                         r  ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y156        FDRE (Prop_fdre_C_Q)         0.259     1.482 r  ap_CS_fsm_reg[10]/Q
                         net (fo=113, routed)         1.939     3.421    spk_V_U/spk_packet_rx_spk_V_ram_U/Q[1]
    SLICE_X51Y167        LUT3 (Prop_lut3_I1_O)        0.043     3.464 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0_i_6/O
                         net (fo=1, routed)           0.473     3.937    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_d0[26]
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.114     5.114    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.200    
                         clock uncertainty           -0.035     5.164    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[26])
                                                     -0.543     4.621    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.621    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.302ns (11.243%)  route 2.384ns (88.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 5.114 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.223     1.223    ap_clk
    SLICE_X56Y156        FDRE                                         r  ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y156        FDRE (Prop_fdre_C_Q)         0.259     1.482 r  ap_CS_fsm_reg[10]/Q
                         net (fo=113, routed)         1.836     3.318    spk_V_U/spk_packet_rx_spk_V_ram_U/Q[1]
    SLICE_X51Y166        LUT3 (Prop_lut3_I1_O)        0.043     3.361 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0_i_16/O
                         net (fo=1, routed)           0.548     3.909    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_d0[16]
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.114     5.114    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.200    
                         clock uncertainty           -0.035     5.164    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[16])
                                                     -0.543     4.621    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.621    
                         arrival time                          -3.909    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIPADIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.302ns (11.547%)  route 2.313ns (88.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 5.114 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.223     1.223    ap_clk
    SLICE_X56Y156        FDRE                                         r  ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y156        FDRE (Prop_fdre_C_Q)         0.259     1.482 r  ap_CS_fsm_reg[10]/Q
                         net (fo=113, routed)         1.835     3.317    spk_V_U/spk_packet_rx_spk_V_ram_U/Q[1]
    SLICE_X51Y166        LUT3 (Prop_lut3_I1_O)        0.043     3.360 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.478     3.838    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_d0[34]
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIPADIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.114     5.114    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.200    
                         clock uncertainty           -0.035     5.164    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[2])
                                                     -0.543     4.621    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.621    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.302ns (11.670%)  route 2.286ns (88.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 5.114 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.223     1.223    ap_clk
    SLICE_X56Y156        FDRE                                         r  ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y156        FDRE (Prop_fdre_C_Q)         0.259     1.482 r  ap_CS_fsm_reg[10]/Q
                         net (fo=113, routed)         1.835     3.317    spk_V_U/spk_packet_rx_spk_V_ram_U/Q[1]
    SLICE_X51Y166        LUT3 (Prop_lut3_I1_O)        0.043     3.360 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0_i_10/O
                         net (fo=1, routed)           0.451     3.811    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_d0[22]
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.114     5.114    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.200    
                         clock uncertainty           -0.035     5.164    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[22])
                                                     -0.543     4.621    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.621    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 j_reg_365_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.835ns (31.060%)  route 1.853ns (68.940%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 5.114 - 4.000 ) 
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.224     1.224    ap_clk
    SLICE_X56Y154        FDRE                                         r  j_reg_365_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y154        FDRE (Prop_fdre_C_Q)         0.259     1.483 r  j_reg_365_reg[1]/Q
                         net (fo=7, routed)           0.678     2.161    j_reg_365_reg__0[1]
    SLICE_X54Y155        LUT6 (Prop_lut6_I0_O)        0.043     2.204 r  tmp_dest_V_reg_355[3]_i_4/O
                         net (fo=1, routed)           0.000     2.204    tmp_dest_V_reg_355[3]_i_4_n_0
    SLICE_X54Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.460 r  tmp_dest_V_reg_355_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.460    tmp_dest_V_reg_355_reg[3]_i_1_n_0
    SLICE_X54Y156        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     2.617 r  tmp_dest_V_reg_355_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.320     2.937    spk_V_U/spk_packet_rx_spk_V_ram_U/D[7]
    SLICE_X53Y156        LUT5 (Prop_lut5_I2_O)        0.120     3.057 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2_i_4/O
                         net (fo=3, routed)           0.856     3.912    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_address0[7]
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.114     5.114    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.200    
                         clock uncertainty           -0.035     5.164    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     4.748    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.748    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.302ns (11.895%)  route 2.237ns (88.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 5.114 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.223     1.223    ap_clk
    SLICE_X56Y156        FDRE                                         r  ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y156        FDRE (Prop_fdre_C_Q)         0.259     1.482 r  ap_CS_fsm_reg[10]/Q
                         net (fo=113, routed)         1.756     3.238    spk_V_U/spk_packet_rx_spk_V_ram_U/Q[1]
    SLICE_X51Y164        LUT3 (Prop_lut3_I1_O)        0.043     3.281 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0_i_31/O
                         net (fo=1, routed)           0.481     3.762    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_d0[1]
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.114     5.114    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.200    
                         clock uncertainty           -0.035     5.164    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543     4.621    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.621    
                         arrival time                          -3.762    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.302ns (11.938%)  route 2.228ns (88.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 5.114 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.223     1.223    ap_clk
    SLICE_X56Y156        FDRE                                         r  ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y156        FDRE (Prop_fdre_C_Q)         0.259     1.482 r  ap_CS_fsm_reg[10]/Q
                         net (fo=113, routed)         1.809     3.291    spk_V_U/spk_packet_rx_spk_V_ram_U/Q[1]
    SLICE_X49Y166        LUT3 (Prop_lut3_I1_O)        0.043     3.334 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0_i_20/O
                         net (fo=1, routed)           0.419     3.753    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_d0[12]
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.114     5.114    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.200    
                         clock uncertainty           -0.035     5.164    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.543     4.621    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.621    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.302ns (11.982%)  route 2.218ns (88.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 5.114 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.223     1.223    ap_clk
    SLICE_X56Y156        FDRE                                         r  ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y156        FDRE (Prop_fdre_C_Q)         0.259     1.482 r  ap_CS_fsm_reg[10]/Q
                         net (fo=113, routed)         1.728     3.210    spk_V_U/spk_packet_rx_spk_V_ram_U/Q[1]
    SLICE_X51Y167        LUT3 (Prop_lut3_I1_O)        0.043     3.253 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0_i_32/O
                         net (fo=1, routed)           0.490     3.743    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_d0[0]
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.114     5.114    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.200    
                         clock uncertainty           -0.035     5.164    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543     4.621    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.621    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.302ns (12.019%)  route 2.211ns (87.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 5.114 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.223     1.223    ap_clk
    SLICE_X56Y156        FDRE                                         r  ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y156        FDRE (Prop_fdre_C_Q)         0.259     1.482 r  ap_CS_fsm_reg[10]/Q
                         net (fo=113, routed)         1.756     3.238    spk_V_U/spk_packet_rx_spk_V_ram_U/Q[1]
    SLICE_X51Y164        LUT3 (Prop_lut3_I1_O)        0.043     3.281 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0_i_30/O
                         net (fo=1, routed)           0.455     3.736    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_d0[2]
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.114     5.114    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.200    
                         clock uncertainty           -0.035     5.164    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543     4.621    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.621    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.302ns (12.158%)  route 2.182ns (87.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 5.114 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.223     1.223    ap_clk
    SLICE_X56Y156        FDRE                                         r  ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y156        FDRE (Prop_fdre_C_Q)         0.259     1.482 r  ap_CS_fsm_reg[10]/Q
                         net (fo=113, routed)         1.727     3.209    spk_V_U/spk_packet_rx_spk_V_ram_U/Q[1]
    SLICE_X51Y167        LUT3 (Prop_lut3_I1_O)        0.043     3.252 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.455     3.707    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_d0[17]
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=659, unset)          1.114     5.114    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.200    
                         clock uncertainty           -0.035     5.164    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[17])
                                                     -0.543     4.621    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.621    
                         arrival time                          -3.707    
  -------------------------------------------------------------------
                         slack                                  0.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 empty_2_reg_322_3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.146ns (32.395%)  route 0.305ns (67.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.538     0.538    ap_clk
    SLICE_X52Y169        FDRE                                         r  empty_2_reg_322_3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y169        FDRE (Prop_fdre_C_Q)         0.118     0.656 r  empty_2_reg_322_3_reg[13]/Q
                         net (fo=1, routed)           0.164     0.820    spk_V_U/spk_packet_rx_spk_V_ram_U/empty_2_reg_322_3_reg[95][13]
    SLICE_X51Y169        LUT3 (Prop_lut3_I0_O)        0.028     0.848 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0_i_19/O
                         net (fo=1, routed)           0.141     0.989    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_d0[13]
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.765     0.765    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y33         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.169     0.596    
    RAMB36_X2Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     0.892    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 empty_reg_291_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tmp_s_reg_313_reg/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.247%)  route 0.192ns (65.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.546     0.546    ap_clk
    SLICE_X51Y155        FDRE                                         r  empty_reg_291_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDRE (Prop_fdre_C_Q)         0.100     0.646 r  empty_reg_291_0_reg[1]/Q
                         net (fo=1, routed)           0.192     0.838    empty_reg_291_0[1]
    DSP48_X2Y63          DSP48E1                                      r  tmp_s_reg_313_reg/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.801     0.801    ap_clk
    DSP48_X2Y63          DSP48E1                                      r  tmp_s_reg_313_reg/CLK
                         clock pessimism             -0.169     0.632    
    DSP48_X2Y63          DSP48E1 (Hold_dsp48e1_CLK_C[1])
                                                      0.100     0.732    tmp_s_reg_313_reg
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 empty_reg_291_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tmp_s_reg_313_reg/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.131%)  route 0.193ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.546     0.546    ap_clk
    SLICE_X51Y155        FDRE                                         r  empty_reg_291_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDRE (Prop_fdre_C_Q)         0.100     0.646 r  empty_reg_291_0_reg[0]/Q
                         net (fo=1, routed)           0.193     0.839    empty_reg_291_0[0]
    DSP48_X2Y63          DSP48E1                                      r  tmp_s_reg_313_reg/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.801     0.801    ap_clk
    DSP48_X2Y63          DSP48E1                                      r  tmp_s_reg_313_reg/CLK
                         clock pessimism             -0.169     0.632    
    DSP48_X2Y63          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                      0.100     0.732    tmp_s_reg_313_reg
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_322_3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.539     0.539    ap_clk
    SLICE_X53Y167        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y167        FDRE (Prop_fdre_C_Q)         0.100     0.639 r  post_in_V_data_V_0_data_reg_reg[10]/Q
                         net (fo=1, routed)           0.081     0.720    post_in_V_data_V_0_data_reg[10]
    SLICE_X52Y167        LUT3 (Prop_lut3_I0_O)        0.028     0.748 r  empty_2_reg_322_3[10]_i_1/O
                         net (fo=1, routed)           0.000     0.748    post_in_V_data_V_0_data_out[10]
    SLICE_X52Y167        FDRE                                         r  empty_2_reg_322_3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.737     0.737    ap_clk
    SLICE_X52Y167        FDRE                                         r  empty_2_reg_322_3_reg[10]/C
                         clock pessimism             -0.185     0.552    
    SLICE_X52Y167        FDRE (Hold_fdre_C_D)         0.087     0.639    empty_2_reg_322_3_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_322_3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.539     0.539    ap_clk
    SLICE_X51Y167        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y167        FDRE (Prop_fdre_C_Q)         0.100     0.639 r  post_in_V_data_V_0_data_reg_reg[12]/Q
                         net (fo=1, routed)           0.081     0.720    post_in_V_data_V_0_data_reg[12]
    SLICE_X50Y167        LUT3 (Prop_lut3_I0_O)        0.028     0.748 r  empty_2_reg_322_3[12]_i_1/O
                         net (fo=1, routed)           0.000     0.748    post_in_V_data_V_0_data_out[12]
    SLICE_X50Y167        FDRE                                         r  empty_2_reg_322_3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.737     0.737    ap_clk
    SLICE_X50Y167        FDRE                                         r  empty_2_reg_322_3_reg[12]/C
                         clock pessimism             -0.185     0.552    
    SLICE_X50Y167        FDRE (Hold_fdre_C_D)         0.087     0.639    empty_2_reg_322_3_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_322_3_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.544     0.544    ap_clk
    SLICE_X53Y159        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y159        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  post_in_V_data_V_0_data_reg_reg[51]/Q
                         net (fo=1, routed)           0.083     0.727    post_in_V_data_V_0_data_reg[51]
    SLICE_X52Y159        LUT3 (Prop_lut3_I0_O)        0.028     0.755 r  empty_2_reg_322_3[51]_i_1/O
                         net (fo=1, routed)           0.000     0.755    post_in_V_data_V_0_data_out[51]
    SLICE_X52Y159        FDRE                                         r  empty_2_reg_322_3_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.744     0.744    ap_clk
    SLICE_X52Y159        FDRE                                         r  empty_2_reg_322_3_reg[51]/C
                         clock pessimism             -0.185     0.559    
    SLICE_X52Y159        FDRE (Hold_fdre_C_D)         0.087     0.646    empty_2_reg_322_3_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_322_3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.538     0.538    ap_clk
    SLICE_X53Y169        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y169        FDRE (Prop_fdre_C_Q)         0.100     0.638 r  post_in_V_data_V_0_data_reg_reg[13]/Q
                         net (fo=1, routed)           0.081     0.719    post_in_V_data_V_0_data_reg[13]
    SLICE_X52Y169        LUT3 (Prop_lut3_I0_O)        0.028     0.747 r  empty_2_reg_322_3[13]_i_1/O
                         net (fo=1, routed)           0.000     0.747    post_in_V_data_V_0_data_out[13]
    SLICE_X52Y169        FDRE                                         r  empty_2_reg_322_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.735     0.735    ap_clk
    SLICE_X52Y169        FDRE                                         r  empty_2_reg_322_3_reg[13]/C
                         clock pessimism             -0.185     0.550    
    SLICE_X52Y169        FDRE (Hold_fdre_C_D)         0.087     0.637    empty_2_reg_322_3_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_322_3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.543     0.543    ap_clk
    SLICE_X53Y162        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y162        FDRE (Prop_fdre_C_Q)         0.100     0.643 r  post_in_V_data_V_0_data_reg_reg[14]/Q
                         net (fo=1, routed)           0.081     0.724    post_in_V_data_V_0_data_reg[14]
    SLICE_X52Y162        LUT3 (Prop_lut3_I0_O)        0.028     0.752 r  empty_2_reg_322_3[14]_i_1/O
                         net (fo=1, routed)           0.000     0.752    post_in_V_data_V_0_data_out[14]
    SLICE_X52Y162        FDRE                                         r  empty_2_reg_322_3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.740     0.740    ap_clk
    SLICE_X52Y162        FDRE                                         r  empty_2_reg_322_3_reg[14]/C
                         clock pessimism             -0.185     0.555    
    SLICE_X52Y162        FDRE (Hold_fdre_C_D)         0.087     0.642    empty_2_reg_322_3_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_322_3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.538     0.538    ap_clk
    SLICE_X51Y169        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y169        FDRE (Prop_fdre_C_Q)         0.100     0.638 r  post_in_V_data_V_0_data_reg_reg[30]/Q
                         net (fo=1, routed)           0.081     0.719    post_in_V_data_V_0_data_reg[30]
    SLICE_X50Y169        LUT3 (Prop_lut3_I0_O)        0.028     0.747 r  empty_2_reg_322_3[30]_i_1/O
                         net (fo=1, routed)           0.000     0.747    post_in_V_data_V_0_data_out[30]
    SLICE_X50Y169        FDRE                                         r  empty_2_reg_322_3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.735     0.735    ap_clk
    SLICE_X50Y169        FDRE                                         r  empty_2_reg_322_3_reg[30]/C
                         clock pessimism             -0.185     0.550    
    SLICE_X50Y169        FDRE (Hold_fdre_C_D)         0.087     0.637    empty_2_reg_322_3_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_322_3_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.544     0.544    ap_clk
    SLICE_X59Y156        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y156        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  post_in_V_data_V_0_data_reg_reg[38]/Q
                         net (fo=1, routed)           0.083     0.727    post_in_V_data_V_0_data_reg[38]
    SLICE_X58Y156        LUT3 (Prop_lut3_I0_O)        0.028     0.755 r  empty_2_reg_322_3[38]_i_1/O
                         net (fo=1, routed)           0.000     0.755    post_in_V_data_V_0_data_out[38]
    SLICE_X58Y156        FDRE                                         r  empty_2_reg_322_3_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=659, unset)          0.744     0.744    ap_clk
    SLICE_X58Y156        FDRE                                         r  empty_2_reg_322_3_reg[38]/C
                         clock pessimism             -0.186     0.558    
    SLICE_X58Y156        FDRE (Hold_fdre_C_D)         0.087     0.645    empty_2_reg_322_3_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X2Y33   spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X2Y31   spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X2Y32   spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X2Y62    tmp_2_reg_340_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X2Y63    tmp_s_reg_313_reg/CLK
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X50Y156  ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X54Y153  ap_CS_fsm_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X56Y156  ap_CS_fsm_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X54Y153  spk_packet_rx_mac_muladd_6ns_6ns_5ns_11_3_U2/spk_packet_rx_mac_muladd_6ns_6ns_5ns_11_3_DSP48_0_U/b_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X65Y156  tmp_5_reg_350_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X50Y156  ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X54Y153  ap_CS_fsm_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X56Y156  ap_CS_fsm_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X54Y153  spk_packet_rx_mac_muladd_6ns_6ns_5ns_11_3_U2/spk_packet_rx_mac_muladd_6ns_6ns_5ns_11_3_DSP48_0_U/b_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X63Y157  tmp_5_reg_350_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X61Y158  tmp_5_reg_350_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X63Y157  tmp_5_reg_350_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X63Y157  tmp_5_reg_350_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X63Y157  tmp_5_reg_350_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X65Y157  tmp_5_reg_350_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X51Y166  tmp_data_V_reg_303_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X51Y166  tmp_data_V_reg_303_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X49Y165  tmp_data_V_reg_303_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X53Y166  tmp_data_V_reg_303_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X53Y166  tmp_data_V_reg_303_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X51Y166  tmp_data_V_reg_303_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X53Y166  tmp_data_V_reg_303_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X49Y165  tmp_data_V_reg_303_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X51Y166  tmp_data_V_reg_303_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X51Y166  tmp_data_V_reg_303_reg[22]/C



