{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710603493936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710603493936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 15:38:13 2024 " "Processing started: Sat Mar 16 15:38:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710603493936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710603493936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C_controller -c I2C_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C_controller -c I2C_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710603493936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710603501932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710603501932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/i2c_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_controller_tb-rtl " "Found design unit 1: I2C_controller_tb-rtl" {  } { { "src/I2C_controller_tb.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/I2C/src/I2C_controller_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710603508454 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_controller_tb " "Found entity 1: I2C_controller_tb" {  } { { "src/I2C_controller_tb.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/I2C/src/I2C_controller_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710603508454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710603508454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/i2c_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_controller-rtl " "Found design unit 1: I2C_controller-rtl" {  } { { "src/I2C_controller.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/I2C/src/I2C_controller.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710603508455 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_controller " "Found entity 1: I2C_controller" {  } { { "src/I2C_controller.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/I2C/src/I2C_controller.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710603508455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710603508455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_controller_tb " "Elaborating entity \"I2C_controller_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710603508473 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SQ_in I2C_controller_tb.vhd(22) " "VHDL Signal Declaration warning at I2C_controller_tb.vhd(22): used explicit default value for signal \"SQ_in\" because signal was never assigned a value" {  } { { "src/I2C_controller_tb.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/I2C/src/I2C_controller_tb.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710603508474 "|I2C_controller_tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "I2C_controller_tb.vhd(57) " "VHDL Wait Statement error at I2C_controller_tb.vhd(57): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "src/I2C_controller_tb.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/I2C/src/I2C_controller_tb.vhd" 57 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1710603508474 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710603508474 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710603508826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 16 15:38:28 2024 " "Processing ended: Sat Mar 16 15:38:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710603508826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710603508826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710603508826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710603508826 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710603509506 ""}
