{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 23 15:59:36 2016 " "Info: Processing started: Fri Sep 23 15:59:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sss_spi_discovery -c sss_spi_discovery --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sss_spi_discovery -c sss_spi_discovery --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "spi_glob_clk " "Info: Assuming node \"spi_glob_clk\" is an undefined clock" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "spi_glob_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst27 " "Info: Detected gated clock \"inst27\" as buffer" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 536 1944 2008 584 "inst27" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst24 " "Info: Detected ripple clock \"inst24\" as buffer" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 480 1744 1808 560 "inst24" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 472 1944 2008 520 "inst25" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst10 " "Info: Detected ripple clock \"inst10\" as buffer" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1120 2032 2096 1200 "inst10" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "spi_glob_clk register lpm_counter:inst1\|cntr_anf:auto_generated\|safe_q\[13\] register lpm_shiftreg:inst37\|dffs\[13\] 113.21 MHz 8.833 ns Internal " "Info: Clock \"spi_glob_clk\" has Internal fmax of 113.21 MHz between source register \"lpm_counter:inst1\|cntr_anf:auto_generated\|safe_q\[13\]\" and destination register \"lpm_shiftreg:inst37\|dffs\[13\]\" (period= 8.833 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.479 ns + Longest register register " "Info: + Longest register to register delay is 1.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:inst1\|cntr_anf:auto_generated\|safe_q\[13\] 1 REG LC_X13_Y19_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y19_N5; Fanout = 4; REG Node = 'lpm_counter:inst1\|cntr_anf:auto_generated\|safe_q\[13\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.423 ns) 1.479 ns lpm_shiftreg:inst37\|dffs\[13\] 2 REG LC_X14_Y20_N1 2 " "Info: 2: + IC(1.056 ns) + CELL(0.423 ns) = 1.479 ns; Loc. = LC_X14_Y20_N1; Fanout = 2; REG Node = 'lpm_shiftreg:inst37\|dffs\[13\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] lpm_shiftreg:inst37|dffs[13] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 28.60 % ) " "Info: Total cell delay = 0.423 ns ( 28.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 71.40 % ) " "Info: Total interconnect delay = 1.056 ns ( 71.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] lpm_shiftreg:inst37|dffs[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "1.479 ns" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] {} lpm_shiftreg:inst37|dffs[13] {} } { 0.000ns 1.056ns } { 0.000ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.123 ns - Smallest " "Info: - Smallest clock skew is -7.123 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk destination 7.493 ns + Shortest register " "Info: + Shortest clock path from clock \"spi_glob_clk\" to destination register is 7.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.056 ns) + CELL(0.101 ns) 3.456 ns inst25 2 COMB LC_X10_Y10_N2 22 " "Info: 2: + IC(2.056 ns) + CELL(0.101 ns) = 3.456 ns; Loc. = LC_X10_Y10_N2; Fanout = 22; COMB Node = 'inst25'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { spi_glob_clk inst25 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 472 1944 2008 520 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.408 ns) + CELL(0.629 ns) 7.493 ns lpm_shiftreg:inst37\|dffs\[13\] 3 REG LC_X14_Y20_N1 2 " "Info: 3: + IC(3.408 ns) + CELL(0.629 ns) = 7.493 ns; Loc. = LC_X14_Y20_N1; Fanout = 2; REG Node = 'lpm_shiftreg:inst37\|dffs\[13\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.037 ns" { inst25 lpm_shiftreg:inst37|dffs[13] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 27.08 % ) " "Info: Total cell delay = 2.029 ns ( 27.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.464 ns ( 72.92 % ) " "Info: Total interconnect delay = 5.464 ns ( 72.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { spi_glob_clk inst25 lpm_shiftreg:inst37|dffs[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} lpm_shiftreg:inst37|dffs[13] {} } { 0.000ns 0.000ns 2.056ns 3.408ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk source 14.616 ns - Longest register " "Info: - Longest clock path from clock \"spi_glob_clk\" to source register is 14.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.109 ns) + CELL(0.827 ns) 4.235 ns inst24 2 REG LC_X10_Y10_N5 3 " "Info: 2: + IC(2.109 ns) + CELL(0.827 ns) = 4.235 ns; Loc. = LC_X10_Y10_N5; Fanout = 3; REG Node = 'inst24'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { spi_glob_clk inst24 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 480 1744 1808 560 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.390 ns) 5.092 ns inst27 3 COMB LC_X10_Y10_N4 3 " "Info: 3: + IC(0.467 ns) + CELL(0.390 ns) = 5.092 ns; Loc. = LC_X10_Y10_N4; Fanout = 3; COMB Node = 'inst27'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { inst24 inst27 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 536 1944 2008 584 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.413 ns) + CELL(0.827 ns) 9.332 ns inst10 4 REG LC_X12_Y19_N2 18 " "Info: 4: + IC(3.413 ns) + CELL(0.827 ns) = 9.332 ns; Loc. = LC_X12_Y19_N2; Fanout = 18; REG Node = 'inst10'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { inst27 inst10 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1120 2032 2096 1200 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.655 ns) + CELL(0.629 ns) 14.616 ns lpm_counter:inst1\|cntr_anf:auto_generated\|safe_q\[13\] 5 REG LC_X13_Y19_N5 4 " "Info: 5: + IC(4.655 ns) + CELL(0.629 ns) = 14.616 ns; Loc. = LC_X13_Y19_N5; Fanout = 4; REG Node = 'lpm_counter:inst1\|cntr_anf:auto_generated\|safe_q\[13\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.284 ns" { inst10 lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.972 ns ( 27.18 % ) " "Info: Total cell delay = 3.972 ns ( 27.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.644 ns ( 72.82 % ) " "Info: Total interconnect delay = 10.644 ns ( 72.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.616 ns" { spi_glob_clk inst24 inst27 inst10 lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.616 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst10 {} lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns 4.655ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { spi_glob_clk inst25 lpm_shiftreg:inst37|dffs[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} lpm_shiftreg:inst37|dffs[13] {} } { 0.000ns 0.000ns 2.056ns 3.408ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.616 ns" { spi_glob_clk inst24 inst27 inst10 lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.616 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst10 {} lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns 4.655ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.827ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "db/cntr_anf.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] lpm_shiftreg:inst37|dffs[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "1.479 ns" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] {} lpm_shiftreg:inst37|dffs[13] {} } { 0.000ns 1.056ns } { 0.000ns 0.423ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { spi_glob_clk inst25 lpm_shiftreg:inst37|dffs[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} lpm_shiftreg:inst37|dffs[13] {} } { 0.000ns 0.000ns 2.056ns 3.408ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.616 ns" { spi_glob_clk inst24 inst27 inst10 lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.616 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst10 {} lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns 4.655ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.827ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "spi_glob_clk 37 " "Warning: Circuit may not operate. Detected 37 non-operational path(s) clocked by clock \"spi_glob_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst5 inst6 spi_glob_clk 868 ps " "Info: Found hold time violation between source  pin or register \"inst5\" and destination pin or register \"inst6\" for clock \"spi_glob_clk\" (Hold time is 868 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.641 ns + Largest " "Info: + Largest clock skew is 1.641 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk destination 9.134 ns + Longest register " "Info: + Longest clock path from clock \"spi_glob_clk\" to destination register is 9.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.109 ns) + CELL(0.827 ns) 4.235 ns inst24 2 REG LC_X10_Y10_N5 3 " "Info: 2: + IC(2.109 ns) + CELL(0.827 ns) = 4.235 ns; Loc. = LC_X10_Y10_N5; Fanout = 3; REG Node = 'inst24'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { spi_glob_clk inst24 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 480 1744 1808 560 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.390 ns) 5.092 ns inst27 3 COMB LC_X10_Y10_N4 3 " "Info: 3: + IC(0.467 ns) + CELL(0.390 ns) = 5.092 ns; Loc. = LC_X10_Y10_N4; Fanout = 3; COMB Node = 'inst27'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { inst24 inst27 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 536 1944 2008 584 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.413 ns) + CELL(0.629 ns) 9.134 ns inst6 4 REG LC_X7_Y16_N2 2 " "Info: 4: + IC(3.413 ns) + CELL(0.629 ns) = 9.134 ns; Loc. = LC_X7_Y16_N2; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.042 ns" { inst27 inst6 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1272 1576 1640 1352 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 34.43 % ) " "Info: Total cell delay = 3.145 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.989 ns ( 65.57 % ) " "Info: Total interconnect delay = 5.989 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { spi_glob_clk inst24 inst27 inst6 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst6 {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk source 7.493 ns - Shortest register " "Info: - Shortest clock path from clock \"spi_glob_clk\" to source register is 7.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.056 ns) + CELL(0.101 ns) 3.456 ns inst25 2 COMB LC_X10_Y10_N2 22 " "Info: 2: + IC(2.056 ns) + CELL(0.101 ns) = 3.456 ns; Loc. = LC_X10_Y10_N2; Fanout = 22; COMB Node = 'inst25'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { spi_glob_clk inst25 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 472 1944 2008 520 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.408 ns) + CELL(0.629 ns) 7.493 ns inst5 3 REG LC_X7_Y16_N4 2 " "Info: 3: + IC(3.408 ns) + CELL(0.629 ns) = 7.493 ns; Loc. = LC_X7_Y16_N4; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.037 ns" { inst25 inst5 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1272 1352 1416 1352 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 27.08 % ) " "Info: Total cell delay = 2.029 ns ( 27.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.464 ns ( 72.92 % ) " "Info: Total interconnect delay = 5.464 ns ( 72.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { spi_glob_clk inst25 inst5 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} inst5 {} } { 0.000ns 0.000ns 2.056ns 3.408ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { spi_glob_clk inst24 inst27 inst6 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst6 {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { spi_glob_clk inst25 inst5 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} inst5 {} } { 0.000ns 0.000ns 2.056ns 3.408ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1272 1352 1416 1352 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.588 ns - Shortest register register " "Info: - Shortest register to register delay is 0.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst5 1 REG LC_X7_Y16_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y16_N4; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1272 1352 1416 1352 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.102 ns) 0.588 ns inst6 2 REG LC_X7_Y16_N2 2 " "Info: 2: + IC(0.486 ns) + CELL(0.102 ns) = 0.588 ns; Loc. = LC_X7_Y16_N2; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { inst5 inst6 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1272 1576 1640 1352 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.102 ns ( 17.35 % ) " "Info: Total cell delay = 0.102 ns ( 17.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.486 ns ( 82.65 % ) " "Info: Total interconnect delay = 0.486 ns ( 82.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { inst5 inst6 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "0.588 ns" { inst5 {} inst6 {} } { 0.000ns 0.486ns } { 0.000ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1272 1576 1640 1352 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { spi_glob_clk inst24 inst27 inst6 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst6 {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { spi_glob_clk inst25 inst5 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} inst5 {} } { 0.000ns 0.000ns 2.056ns 3.408ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { inst5 inst6 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "0.588 ns" { inst5 {} inst6 {} } { 0.000ns 0.486ns } { 0.000ns 0.102ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "spi_glob_clk spi_clk inst12 16.034 ns register " "Info: tco from clock \"spi_glob_clk\" to destination pin \"spi_clk\" through register \"inst12\" is 16.034 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk source 9.134 ns + Longest register " "Info: + Longest clock path from clock \"spi_glob_clk\" to source register is 9.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.109 ns) + CELL(0.827 ns) 4.235 ns inst24 2 REG LC_X10_Y10_N5 3 " "Info: 2: + IC(2.109 ns) + CELL(0.827 ns) = 4.235 ns; Loc. = LC_X10_Y10_N5; Fanout = 3; REG Node = 'inst24'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { spi_glob_clk inst24 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 480 1744 1808 560 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.390 ns) 5.092 ns inst27 3 COMB LC_X10_Y10_N4 3 " "Info: 3: + IC(0.467 ns) + CELL(0.390 ns) = 5.092 ns; Loc. = LC_X10_Y10_N4; Fanout = 3; COMB Node = 'inst27'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { inst24 inst27 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 536 1944 2008 584 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.413 ns) + CELL(0.629 ns) 9.134 ns inst12 4 REG LC_X11_Y18_N7 2 " "Info: 4: + IC(3.413 ns) + CELL(0.629 ns) = 9.134 ns; Loc. = LC_X11_Y18_N7; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.042 ns" { inst27 inst12 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 34.43 % ) " "Info: Total cell delay = 3.145 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.989 ns ( 65.57 % ) " "Info: Total interconnect delay = 5.989 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { spi_glob_clk inst24 inst27 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst12 {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.702 ns + Longest register pin " "Info: + Longest register to pin delay is 6.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst12 1 REG LC_X11_Y18_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y18_N7; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.390 ns) 1.756 ns inst13 2 COMB LC_X7_Y16_N5 1 " "Info: 2: + IC(1.366 ns) + CELL(0.390 ns) = 1.756 ns; Loc. = LC_X7_Y16_N5; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { inst12 inst13 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1232 2128 2192 1280 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.067 ns) + CELL(1.879 ns) 6.702 ns spi_clk 3 PIN PIN_97 0 " "Info: 3: + IC(3.067 ns) + CELL(1.879 ns) = 6.702 ns; Loc. = PIN_97; Fanout = 0; PIN Node = 'spi_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { inst13 spi_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 200 1872 2048 216 "spi_clk" "" } { 1240 2344 2456 1256 "spi_clk" "" } { 2200 1472 1712 2216 "spi_clk" "" } { 192 1736 1872 208 "spi_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.269 ns ( 33.86 % ) " "Info: Total cell delay = 2.269 ns ( 33.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.433 ns ( 66.14 % ) " "Info: Total interconnect delay = 4.433 ns ( 66.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.702 ns" { inst12 inst13 spi_clk } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.702 ns" { inst12 {} inst13 {} spi_clk {} } { 0.000ns 1.366ns 3.067ns } { 0.000ns 0.390ns 1.879ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { spi_glob_clk inst24 inst27 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst12 {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.702 ns" { inst12 inst13 spi_clk } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.702 ns" { inst12 {} inst13 {} spi_clk {} } { 0.000ns 1.366ns 3.067ns } { 0.000ns 0.390ns 1.879ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Peak virtual memory: 124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 23 15:59:37 2016 " "Info: Processing ended: Fri Sep 23 15:59:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
