
TrabajoFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a28  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  08007bc8  08007bc8  00017bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e58  08007e58  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08007e58  08007e58  00017e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e60  08007e60  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e60  08007e60  00017e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007e64  08007e64  00017e64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007e68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a28  20000074  08007edc  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004a9c  08007edc  00024a9c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017620  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030d4  00000000  00000000  000376c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001438  00000000  00000000  0003a798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001320  00000000  00000000  0003bbd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000313c  00000000  00000000  0003cef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000158f2  00000000  00000000  0004002c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097bc4  00000000  00000000  0005591e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ed4e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c6c  00000000  00000000  000ed534  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007bb0 	.word	0x08007bb0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08007bb0 	.word	0x08007bb0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000598:	f000 fbec 	bl	8000d74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059c:	f000 f85a 	bl	8000654 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a0:	f000 f95c 	bl	800085c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005a4:	f000 f92a 	bl	80007fc <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80005a8:	f000 f8b2 	bl	8000710 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 80005ac:	2201      	movs	r2, #1
 80005ae:	4919      	ldr	r1, [pc, #100]	; (8000614 <main+0x80>)
 80005b0:	4819      	ldr	r0, [pc, #100]	; (8000618 <main+0x84>)
 80005b2:	f002 fa3a 	bl	8002a2a <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80005b6:	2100      	movs	r1, #0
 80005b8:	4818      	ldr	r0, [pc, #96]	; (800061c <main+0x88>)
 80005ba:	f001 fc75 	bl	8001ea8 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005be:	f003 f993 	bl	80038e8 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of controlMutex */
  controlMutexHandle = osMutexNew(&controlMutex_attributes);
 80005c2:	4817      	ldr	r0, [pc, #92]	; (8000620 <main+0x8c>)
 80005c4:	f003 fa87 	bl	8003ad6 <osMutexNew>
 80005c8:	4603      	mov	r3, r0
 80005ca:	4a16      	ldr	r2, [pc, #88]	; (8000624 <main+0x90>)
 80005cc:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (32, sizeof(char), &myQueue01_attributes);
 80005ce:	4a16      	ldr	r2, [pc, #88]	; (8000628 <main+0x94>)
 80005d0:	2101      	movs	r1, #1
 80005d2:	2020      	movs	r0, #32
 80005d4:	f003 fb8d 	bl	8003cf2 <osMessageQueueNew>
 80005d8:	4603      	mov	r3, r0
 80005da:	4a14      	ldr	r2, [pc, #80]	; (800062c <main+0x98>)
 80005dc:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005de:	4a14      	ldr	r2, [pc, #80]	; (8000630 <main+0x9c>)
 80005e0:	2100      	movs	r1, #0
 80005e2:	4814      	ldr	r0, [pc, #80]	; (8000634 <main+0xa0>)
 80005e4:	f003 f9ca 	bl	800397c <osThreadNew>
 80005e8:	4603      	mov	r3, r0
 80005ea:	4a13      	ldr	r2, [pc, #76]	; (8000638 <main+0xa4>)
 80005ec:	6013      	str	r3, [r2, #0]

  /* creation of TestTask01 */
  TestTask01Handle = osThreadNew(TestTask, NULL, &TestTask01_attributes);
 80005ee:	4a13      	ldr	r2, [pc, #76]	; (800063c <main+0xa8>)
 80005f0:	2100      	movs	r1, #0
 80005f2:	4813      	ldr	r0, [pc, #76]	; (8000640 <main+0xac>)
 80005f4:	f003 f9c2 	bl	800397c <osThreadNew>
 80005f8:	4603      	mov	r3, r0
 80005fa:	4a12      	ldr	r2, [pc, #72]	; (8000644 <main+0xb0>)
 80005fc:	6013      	str	r3, [r2, #0]

  /* creation of PWM */
  PWMHandle = osThreadNew(PWMTask, NULL, &PWM_attributes);
 80005fe:	4a12      	ldr	r2, [pc, #72]	; (8000648 <main+0xb4>)
 8000600:	2100      	movs	r1, #0
 8000602:	4812      	ldr	r0, [pc, #72]	; (800064c <main+0xb8>)
 8000604:	f003 f9ba 	bl	800397c <osThreadNew>
 8000608:	4603      	mov	r3, r0
 800060a:	4a11      	ldr	r2, [pc, #68]	; (8000650 <main+0xbc>)
 800060c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800060e:	f003 f98f 	bl	8003930 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000612:	e7fe      	b.n	8000612 <main+0x7e>
 8000614:	20000130 	.word	0x20000130
 8000618:	200000d8 	.word	0x200000d8
 800061c:	20000090 	.word	0x20000090
 8000620:	08007cb0 	.word	0x08007cb0
 8000624:	2000012c 	.word	0x2000012c
 8000628:	08007c98 	.word	0x08007c98
 800062c:	20000128 	.word	0x20000128
 8000630:	08007c2c 	.word	0x08007c2c
 8000634:	080008f9 	.word	0x080008f9
 8000638:	2000011c 	.word	0x2000011c
 800063c:	08007c50 	.word	0x08007c50
 8000640:	08000909 	.word	0x08000909
 8000644:	20000120 	.word	0x20000120
 8000648:	08007c74 	.word	0x08007c74
 800064c:	08000a2d 	.word	0x08000a2d
 8000650:	20000124 	.word	0x20000124

08000654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b094      	sub	sp, #80	; 0x50
 8000658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	f107 0320 	add.w	r3, r7, #32
 800065e:	2230      	movs	r2, #48	; 0x30
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f006 fcaa 	bl	8006fbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000668:	f107 030c 	add.w	r3, r7, #12
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]
 8000676:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000678:	2300      	movs	r3, #0
 800067a:	60bb      	str	r3, [r7, #8]
 800067c:	4b22      	ldr	r3, [pc, #136]	; (8000708 <SystemClock_Config+0xb4>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000680:	4a21      	ldr	r2, [pc, #132]	; (8000708 <SystemClock_Config+0xb4>)
 8000682:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000686:	6413      	str	r3, [r2, #64]	; 0x40
 8000688:	4b1f      	ldr	r3, [pc, #124]	; (8000708 <SystemClock_Config+0xb4>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800068c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000690:	60bb      	str	r3, [r7, #8]
 8000692:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000694:	2300      	movs	r3, #0
 8000696:	607b      	str	r3, [r7, #4]
 8000698:	4b1c      	ldr	r3, [pc, #112]	; (800070c <SystemClock_Config+0xb8>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a1b      	ldr	r2, [pc, #108]	; (800070c <SystemClock_Config+0xb8>)
 800069e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006a2:	6013      	str	r3, [r2, #0]
 80006a4:	4b19      	ldr	r3, [pc, #100]	; (800070c <SystemClock_Config+0xb8>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006ac:	607b      	str	r3, [r7, #4]
 80006ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b0:	2302      	movs	r3, #2
 80006b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b4:	2301      	movs	r3, #1
 80006b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b8:	2310      	movs	r3, #16
 80006ba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006bc:	2300      	movs	r3, #0
 80006be:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c0:	f107 0320 	add.w	r3, r7, #32
 80006c4:	4618      	mov	r0, r3
 80006c6:	f000 feef 	bl	80014a8 <HAL_RCC_OscConfig>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80006d0:	f000 f9d2 	bl	8000a78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d4:	230f      	movs	r3, #15
 80006d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006d8:	2300      	movs	r3, #0
 80006da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006e0:	2300      	movs	r3, #0
 80006e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006e4:	2300      	movs	r3, #0
 80006e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006e8:	f107 030c 	add.w	r3, r7, #12
 80006ec:	2100      	movs	r1, #0
 80006ee:	4618      	mov	r0, r3
 80006f0:	f001 f952 	bl	8001998 <HAL_RCC_ClockConfig>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006fa:	f000 f9bd 	bl	8000a78 <Error_Handler>
  }
}
 80006fe:	bf00      	nop
 8000700:	3750      	adds	r7, #80	; 0x50
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	40023800 	.word	0x40023800
 800070c:	40007000 	.word	0x40007000

08000710 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b08e      	sub	sp, #56	; 0x38
 8000714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000716:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
 800071e:	605a      	str	r2, [r3, #4]
 8000720:	609a      	str	r2, [r3, #8]
 8000722:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000724:	f107 0320 	add.w	r3, r7, #32
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
 8000734:	605a      	str	r2, [r3, #4]
 8000736:	609a      	str	r2, [r3, #8]
 8000738:	60da      	str	r2, [r3, #12]
 800073a:	611a      	str	r2, [r3, #16]
 800073c:	615a      	str	r2, [r3, #20]
 800073e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000740:	4b2c      	ldr	r3, [pc, #176]	; (80007f4 <MX_TIM3_Init+0xe4>)
 8000742:	4a2d      	ldr	r2, [pc, #180]	; (80007f8 <MX_TIM3_Init+0xe8>)
 8000744:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 8000746:	4b2b      	ldr	r3, [pc, #172]	; (80007f4 <MX_TIM3_Init+0xe4>)
 8000748:	2207      	movs	r2, #7
 800074a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800074c:	4b29      	ldr	r3, [pc, #164]	; (80007f4 <MX_TIM3_Init+0xe4>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3999;
 8000752:	4b28      	ldr	r3, [pc, #160]	; (80007f4 <MX_TIM3_Init+0xe4>)
 8000754:	f640 729f 	movw	r2, #3999	; 0xf9f
 8000758:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800075a:	4b26      	ldr	r3, [pc, #152]	; (80007f4 <MX_TIM3_Init+0xe4>)
 800075c:	2200      	movs	r2, #0
 800075e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000760:	4b24      	ldr	r3, [pc, #144]	; (80007f4 <MX_TIM3_Init+0xe4>)
 8000762:	2280      	movs	r2, #128	; 0x80
 8000764:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000766:	4823      	ldr	r0, [pc, #140]	; (80007f4 <MX_TIM3_Init+0xe4>)
 8000768:	f001 faf6 	bl	8001d58 <HAL_TIM_Base_Init>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000772:	f000 f981 	bl	8000a78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000776:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800077a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800077c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000780:	4619      	mov	r1, r3
 8000782:	481c      	ldr	r0, [pc, #112]	; (80007f4 <MX_TIM3_Init+0xe4>)
 8000784:	f001 fd02 	bl	800218c <HAL_TIM_ConfigClockSource>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800078e:	f000 f973 	bl	8000a78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000792:	4818      	ldr	r0, [pc, #96]	; (80007f4 <MX_TIM3_Init+0xe4>)
 8000794:	f001 fb2f 	bl	8001df6 <HAL_TIM_PWM_Init>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800079e:	f000 f96b 	bl	8000a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007a2:	2300      	movs	r3, #0
 80007a4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007a6:	2300      	movs	r3, #0
 80007a8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007aa:	f107 0320 	add.w	r3, r7, #32
 80007ae:	4619      	mov	r1, r3
 80007b0:	4810      	ldr	r0, [pc, #64]	; (80007f4 <MX_TIM3_Init+0xe4>)
 80007b2:	f002 f87f 	bl	80028b4 <HAL_TIMEx_MasterConfigSynchronization>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80007bc:	f000 f95c 	bl	8000a78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007c0:	2360      	movs	r3, #96	; 0x60
 80007c2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007c8:	2300      	movs	r3, #0
 80007ca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007d0:	1d3b      	adds	r3, r7, #4
 80007d2:	2200      	movs	r2, #0
 80007d4:	4619      	mov	r1, r3
 80007d6:	4807      	ldr	r0, [pc, #28]	; (80007f4 <MX_TIM3_Init+0xe4>)
 80007d8:	f001 fc16 	bl	8002008 <HAL_TIM_PWM_ConfigChannel>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80007e2:	f000 f949 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80007e6:	4803      	ldr	r0, [pc, #12]	; (80007f4 <MX_TIM3_Init+0xe4>)
 80007e8:	f000 f99a 	bl	8000b20 <HAL_TIM_MspPostInit>

}
 80007ec:	bf00      	nop
 80007ee:	3738      	adds	r7, #56	; 0x38
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	20000090 	.word	0x20000090
 80007f8:	40000400 	.word	0x40000400

080007fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000800:	4b13      	ldr	r3, [pc, #76]	; (8000850 <MX_USART2_UART_Init+0x54>)
 8000802:	4a14      	ldr	r2, [pc, #80]	; (8000854 <MX_USART2_UART_Init+0x58>)
 8000804:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000806:	4b12      	ldr	r3, [pc, #72]	; (8000850 <MX_USART2_UART_Init+0x54>)
 8000808:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800080c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800080e:	4b10      	ldr	r3, [pc, #64]	; (8000850 <MX_USART2_UART_Init+0x54>)
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000814:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <MX_USART2_UART_Init+0x54>)
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800081a:	4b0d      	ldr	r3, [pc, #52]	; (8000850 <MX_USART2_UART_Init+0x54>)
 800081c:	2200      	movs	r2, #0
 800081e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000820:	4b0b      	ldr	r3, [pc, #44]	; (8000850 <MX_USART2_UART_Init+0x54>)
 8000822:	220c      	movs	r2, #12
 8000824:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000826:	4b0a      	ldr	r3, [pc, #40]	; (8000850 <MX_USART2_UART_Init+0x54>)
 8000828:	2200      	movs	r2, #0
 800082a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800082c:	4b08      	ldr	r3, [pc, #32]	; (8000850 <MX_USART2_UART_Init+0x54>)
 800082e:	2200      	movs	r2, #0
 8000830:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000832:	4807      	ldr	r0, [pc, #28]	; (8000850 <MX_USART2_UART_Init+0x54>)
 8000834:	f002 f8ac 	bl	8002990 <HAL_UART_Init>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800083e:	f000 f91b 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
	HAL_UART_Receive_IT(&huart2, (uint8_t*) &rx_byte, 1);
 8000842:	2201      	movs	r2, #1
 8000844:	4904      	ldr	r1, [pc, #16]	; (8000858 <MX_USART2_UART_Init+0x5c>)
 8000846:	4802      	ldr	r0, [pc, #8]	; (8000850 <MX_USART2_UART_Init+0x54>)
 8000848:	f002 f8ef 	bl	8002a2a <HAL_UART_Receive_IT>
  /* USER CODE END USART2_Init 2 */

}
 800084c:	bf00      	nop
 800084e:	bd80      	pop	{r7, pc}
 8000850:	200000d8 	.word	0x200000d8
 8000854:	40004400 	.word	0x40004400
 8000858:	20000130 	.word	0x20000130

0800085c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	607b      	str	r3, [r7, #4]
 8000866:	4b10      	ldr	r3, [pc, #64]	; (80008a8 <MX_GPIO_Init+0x4c>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	4a0f      	ldr	r2, [pc, #60]	; (80008a8 <MX_GPIO_Init+0x4c>)
 800086c:	f043 0301 	orr.w	r3, r3, #1
 8000870:	6313      	str	r3, [r2, #48]	; 0x30
 8000872:	4b0d      	ldr	r3, [pc, #52]	; (80008a8 <MX_GPIO_Init+0x4c>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	603b      	str	r3, [r7, #0]
 8000882:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <MX_GPIO_Init+0x4c>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	4a08      	ldr	r2, [pc, #32]	; (80008a8 <MX_GPIO_Init+0x4c>)
 8000888:	f043 0302 	orr.w	r3, r3, #2
 800088c:	6313      	str	r3, [r2, #48]	; 0x30
 800088e:	4b06      	ldr	r3, [pc, #24]	; (80008a8 <MX_GPIO_Init+0x4c>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	f003 0302 	and.w	r3, r3, #2
 8000896:	603b      	str	r3, [r7, #0]
 8000898:	683b      	ldr	r3, [r7, #0]

}
 800089a:	bf00      	nop
 800089c:	370c      	adds	r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	40023800 	.word	0x40023800

080008ac <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a0b      	ldr	r2, [pc, #44]	; (80008e8 <HAL_UART_RxCpltCallback+0x3c>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d10f      	bne.n	80008de <HAL_UART_RxCpltCallback+0x32>
		char c = rx_byte;
 80008be:	4b0b      	ldr	r3, [pc, #44]	; (80008ec <HAL_UART_RxCpltCallback+0x40>)
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	73fb      	strb	r3, [r7, #15]

		// Meter el carácter en la cola SIN BLOQUEO (desde ISR)
		osMessageQueuePut(myQueue01Handle, &c, 0, 0);
 80008c4:	4b0a      	ldr	r3, [pc, #40]	; (80008f0 <HAL_UART_RxCpltCallback+0x44>)
 80008c6:	6818      	ldr	r0, [r3, #0]
 80008c8:	f107 010f 	add.w	r1, r7, #15
 80008cc:	2300      	movs	r3, #0
 80008ce:	2200      	movs	r2, #0
 80008d0:	f003 fa82 	bl	8003dd8 <osMessageQueuePut>

		// Reiniciar recepción
		HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 80008d4:	2201      	movs	r2, #1
 80008d6:	4905      	ldr	r1, [pc, #20]	; (80008ec <HAL_UART_RxCpltCallback+0x40>)
 80008d8:	4806      	ldr	r0, [pc, #24]	; (80008f4 <HAL_UART_RxCpltCallback+0x48>)
 80008da:	f002 f8a6 	bl	8002a2a <HAL_UART_Receive_IT>
	}
}
 80008de:	bf00      	nop
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40004400 	.word	0x40004400
 80008ec:	20000130 	.word	0x20000130
 80008f0:	20000128 	.word	0x20000128
 80008f4:	200000d8 	.word	0x200000d8

080008f8 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8000900:	2001      	movs	r0, #1
 8000902:	f003 f8cd 	bl	8003aa0 <osDelay>
 8000906:	e7fb      	b.n	8000900 <StartDefaultTask+0x8>

08000908 <TestTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_TestTask */
void TestTask(void *argument)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b08a      	sub	sp, #40	; 0x28
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TestTask */
	/* Infinite loop */
	char c;
	char buffer[20];
	uint8_t idx = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	for (;;) {
		// Espera bloqueante: eficiente
		if (osMessageQueueGet(myQueue01Handle, &c, NULL, osWaitForever)
 8000916:	4b3f      	ldr	r3, [pc, #252]	; (8000a14 <TestTask+0x10c>)
 8000918:	6818      	ldr	r0, [r3, #0]
 800091a:	f107 0126 	add.w	r1, r7, #38	; 0x26
 800091e:	f04f 33ff 	mov.w	r3, #4294967295
 8000922:	2200      	movs	r2, #0
 8000924:	f003 fab8 	bl	8003e98 <osMessageQueueGet>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d1f3      	bne.n	8000916 <TestTask+0xe>
				== osOK) {
			// 1) Modo M / A
			if (c == 'C') {
 800092e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000932:	2b43      	cmp	r3, #67	; 0x43
 8000934:	d10f      	bne.n	8000956 <TestTask+0x4e>
				osMutexAcquire(controlMutexHandle, osWaitForever);
 8000936:	4b38      	ldr	r3, [pc, #224]	; (8000a18 <TestTask+0x110>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f04f 31ff 	mov.w	r1, #4294967295
 800093e:	4618      	mov	r0, r3
 8000940:	f003 f94f 	bl	8003be2 <osMutexAcquire>
				modo = 1;
 8000944:	4b35      	ldr	r3, [pc, #212]	; (8000a1c <TestTask+0x114>)
 8000946:	2201      	movs	r2, #1
 8000948:	701a      	strb	r2, [r3, #0]
				osMutexRelease(controlMutexHandle);
 800094a:	4b33      	ldr	r3, [pc, #204]	; (8000a18 <TestTask+0x110>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4618      	mov	r0, r3
 8000950:	f003 f992 	bl	8003c78 <osMutexRelease>
 8000954:	e7df      	b.n	8000916 <TestTask+0xe>
			} else if (c == 'c') {
 8000956:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800095a:	2b63      	cmp	r3, #99	; 0x63
 800095c:	d10f      	bne.n	800097e <TestTask+0x76>
				osMutexAcquire(controlMutexHandle, osWaitForever);
 800095e:	4b2e      	ldr	r3, [pc, #184]	; (8000a18 <TestTask+0x110>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	f04f 31ff 	mov.w	r1, #4294967295
 8000966:	4618      	mov	r0, r3
 8000968:	f003 f93b 	bl	8003be2 <osMutexAcquire>
				modo = 0;
 800096c:	4b2b      	ldr	r3, [pc, #172]	; (8000a1c <TestTask+0x114>)
 800096e:	2200      	movs	r2, #0
 8000970:	701a      	strb	r2, [r3, #0]
				osMutexRelease(controlMutexHandle);
 8000972:	4b29      	ldr	r3, [pc, #164]	; (8000a18 <TestTask+0x110>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4618      	mov	r0, r3
 8000978:	f003 f97e 	bl	8003c78 <osMutexRelease>
 800097c:	e7cb      	b.n	8000916 <TestTask+0xe>
			}

			// 2) Joystick Xnnn,Ynnn
			else {
				if ((c == '\n') || (c == '\r')) {
 800097e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000982:	2b0a      	cmp	r3, #10
 8000984:	d003      	beq.n	800098e <TestTask+0x86>
 8000986:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800098a:	2b0d      	cmp	r3, #13
 800098c:	d131      	bne.n	80009f2 <TestTask+0xea>
					buffer[idx] = '\0';
 800098e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000992:	3328      	adds	r3, #40	; 0x28
 8000994:	443b      	add	r3, r7
 8000996:	2200      	movs	r2, #0
 8000998:	f803 2c18 	strb.w	r2, [r3, #-24]

					int x, y;
					if (sscanf(buffer, "X%d,Y%d", &x, &y) == 2) {
 800099c:	f107 0308 	add.w	r3, r7, #8
 80009a0:	f107 020c 	add.w	r2, r7, #12
 80009a4:	f107 0010 	add.w	r0, r7, #16
 80009a8:	491d      	ldr	r1, [pc, #116]	; (8000a20 <TestTask+0x118>)
 80009aa:	f006 fb0f 	bl	8006fcc <siscanf>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b02      	cmp	r3, #2
 80009b2:	d113      	bne.n	80009dc <TestTask+0xd4>
						osMutexAcquire(controlMutexHandle, osWaitForever);
 80009b4:	4b18      	ldr	r3, [pc, #96]	; (8000a18 <TestTask+0x110>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f04f 31ff 	mov.w	r1, #4294967295
 80009bc:	4618      	mov	r0, r3
 80009be:	f003 f910 	bl	8003be2 <osMutexAcquire>
						joy_x = x;
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	4b17      	ldr	r3, [pc, #92]	; (8000a24 <TestTask+0x11c>)
 80009c8:	701a      	strb	r2, [r3, #0]
						joy_y = y;
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	b2da      	uxtb	r2, r3
 80009ce:	4b16      	ldr	r3, [pc, #88]	; (8000a28 <TestTask+0x120>)
 80009d0:	701a      	strb	r2, [r3, #0]
						osMutexRelease(controlMutexHandle);
 80009d2:	4b11      	ldr	r3, [pc, #68]	; (8000a18 <TestTask+0x110>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4618      	mov	r0, r3
 80009d8:	f003 f94e 	bl	8003c78 <osMutexRelease>
					}
					memset(buffer, 0, sizeof(buffer));
 80009dc:	f107 0310 	add.w	r3, r7, #16
 80009e0:	2214      	movs	r2, #20
 80009e2:	2100      	movs	r1, #0
 80009e4:	4618      	mov	r0, r3
 80009e6:	f006 fae9 	bl	8006fbc <memset>
					idx = 0;
 80009ea:	2300      	movs	r3, #0
 80009ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if ((c == '\n') || (c == '\r')) {
 80009f0:	e00e      	b.n	8000a10 <TestTask+0x108>
				} else if (idx < sizeof(buffer) - 1) {
 80009f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80009f6:	2b12      	cmp	r3, #18
 80009f8:	d88d      	bhi.n	8000916 <TestTask+0xe>
					buffer[idx++] = c;
 80009fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80009fe:	1c5a      	adds	r2, r3, #1
 8000a00:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8000a04:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8000a08:	3328      	adds	r3, #40	; 0x28
 8000a0a:	443b      	add	r3, r7
 8000a0c:	f803 2c18 	strb.w	r2, [r3, #-24]
		if (osMessageQueueGet(myQueue01Handle, &c, NULL, osWaitForever)
 8000a10:	e781      	b.n	8000916 <TestTask+0xe>
 8000a12:	bf00      	nop
 8000a14:	20000128 	.word	0x20000128
 8000a18:	2000012c 	.word	0x2000012c
 8000a1c:	20000133 	.word	0x20000133
 8000a20:	08007c00 	.word	0x08007c00
 8000a24:	20000131 	.word	0x20000131
 8000a28:	20000132 	.word	0x20000132

08000a2c <PWMTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PWMTask */
void PWMTask(void *argument)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b086      	sub	sp, #24
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PWMTask */
  /* Infinite loop */
    uint32_t duty = 3000;                 // valor inicial
 8000a34:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000a38:	617b      	str	r3, [r7, #20]
    uint32_t duty_max = __HAL_TIM_GET_AUTORELOAD(&htim3);   // 3999
 8000a3a:	4b0e      	ldr	r3, [pc, #56]	; (8000a74 <PWMTask+0x48>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a40:	613b      	str	r3, [r7, #16]
    uint32_t step = 10;                   // incremento por ciclo
 8000a42:	230a      	movs	r3, #10
 8000a44:	60fb      	str	r3, [r7, #12]

    for(;;)
    {
        if (duty < duty_max)
 8000a46:	697a      	ldr	r2, [r7, #20]
 8000a48:	693b      	ldr	r3, [r7, #16]
 8000a4a:	429a      	cmp	r2, r3
 8000a4c:	d20e      	bcs.n	8000a6c <PWMTask+0x40>
        {
            duty += step;
 8000a4e:	697a      	ldr	r2, [r7, #20]
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	4413      	add	r3, r2
 8000a54:	617b      	str	r3, [r7, #20]
            if (duty >= duty_max) duty = 3000;
 8000a56:	697a      	ldr	r2, [r7, #20]
 8000a58:	693b      	ldr	r3, [r7, #16]
 8000a5a:	429a      	cmp	r2, r3
 8000a5c:	d302      	bcc.n	8000a64 <PWMTask+0x38>
 8000a5e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000a62:	617b      	str	r3, [r7, #20]

            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, duty);
 8000a64:	4b03      	ldr	r3, [pc, #12]	; (8000a74 <PWMTask+0x48>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	697a      	ldr	r2, [r7, #20]
 8000a6a:	635a      	str	r2, [r3, #52]	; 0x34
        }

        osDelay(90);   // velocidad de subida (20 ms por paso)
 8000a6c:	205a      	movs	r0, #90	; 0x5a
 8000a6e:	f003 f817 	bl	8003aa0 <osDelay>
        if (duty < duty_max)
 8000a72:	e7e8      	b.n	8000a46 <PWMTask+0x1a>
 8000a74:	20000090 	.word	0x20000090

08000a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a7c:	b672      	cpsid	i
}
 8000a7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000a80:	e7fe      	b.n	8000a80 <Error_Handler+0x8>
	...

08000a84 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	4b12      	ldr	r3, [pc, #72]	; (8000ad8 <HAL_MspInit+0x54>)
 8000a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a92:	4a11      	ldr	r2, [pc, #68]	; (8000ad8 <HAL_MspInit+0x54>)
 8000a94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a98:	6453      	str	r3, [r2, #68]	; 0x44
 8000a9a:	4b0f      	ldr	r3, [pc, #60]	; (8000ad8 <HAL_MspInit+0x54>)
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	603b      	str	r3, [r7, #0]
 8000aaa:	4b0b      	ldr	r3, [pc, #44]	; (8000ad8 <HAL_MspInit+0x54>)
 8000aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aae:	4a0a      	ldr	r2, [pc, #40]	; (8000ad8 <HAL_MspInit+0x54>)
 8000ab0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ab4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ab6:	4b08      	ldr	r3, [pc, #32]	; (8000ad8 <HAL_MspInit+0x54>)
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	210f      	movs	r1, #15
 8000ac6:	f06f 0001 	mvn.w	r0, #1
 8000aca:	f000 faa0 	bl	800100e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	3708      	adds	r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40023800 	.word	0x40023800

08000adc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a0b      	ldr	r2, [pc, #44]	; (8000b18 <HAL_TIM_Base_MspInit+0x3c>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d10d      	bne.n	8000b0a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	60fb      	str	r3, [r7, #12]
 8000af2:	4b0a      	ldr	r3, [pc, #40]	; (8000b1c <HAL_TIM_Base_MspInit+0x40>)
 8000af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af6:	4a09      	ldr	r2, [pc, #36]	; (8000b1c <HAL_TIM_Base_MspInit+0x40>)
 8000af8:	f043 0302 	orr.w	r3, r3, #2
 8000afc:	6413      	str	r3, [r2, #64]	; 0x40
 8000afe:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <HAL_TIM_Base_MspInit+0x40>)
 8000b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b02:	f003 0302 	and.w	r3, r3, #2
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000b0a:	bf00      	nop
 8000b0c:	3714      	adds	r7, #20
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	40000400 	.word	0x40000400
 8000b1c:	40023800 	.word	0x40023800

08000b20 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b088      	sub	sp, #32
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b28:	f107 030c 	add.w	r3, r7, #12
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
 8000b36:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a12      	ldr	r2, [pc, #72]	; (8000b88 <HAL_TIM_MspPostInit+0x68>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d11d      	bne.n	8000b7e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	60bb      	str	r3, [r7, #8]
 8000b46:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <HAL_TIM_MspPostInit+0x6c>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	4a10      	ldr	r2, [pc, #64]	; (8000b8c <HAL_TIM_MspPostInit+0x6c>)
 8000b4c:	f043 0302 	orr.w	r3, r3, #2
 8000b50:	6313      	str	r3, [r2, #48]	; 0x30
 8000b52:	4b0e      	ldr	r3, [pc, #56]	; (8000b8c <HAL_TIM_MspPostInit+0x6c>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	f003 0302 	and.w	r3, r3, #2
 8000b5a:	60bb      	str	r3, [r7, #8]
 8000b5c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000b5e:	2310      	movs	r3, #16
 8000b60:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b62:	2302      	movs	r3, #2
 8000b64:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b72:	f107 030c 	add.w	r3, r7, #12
 8000b76:	4619      	mov	r1, r3
 8000b78:	4805      	ldr	r0, [pc, #20]	; (8000b90 <HAL_TIM_MspPostInit+0x70>)
 8000b7a:	f000 fb11 	bl	80011a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000b7e:	bf00      	nop
 8000b80:	3720      	adds	r7, #32
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40000400 	.word	0x40000400
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	40020400 	.word	0x40020400

08000b94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08a      	sub	sp, #40	; 0x28
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 0314 	add.w	r3, r7, #20
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a1d      	ldr	r2, [pc, #116]	; (8000c28 <HAL_UART_MspInit+0x94>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d133      	bne.n	8000c1e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	4b1c      	ldr	r3, [pc, #112]	; (8000c2c <HAL_UART_MspInit+0x98>)
 8000bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bbe:	4a1b      	ldr	r2, [pc, #108]	; (8000c2c <HAL_UART_MspInit+0x98>)
 8000bc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8000bc6:	4b19      	ldr	r3, [pc, #100]	; (8000c2c <HAL_UART_MspInit+0x98>)
 8000bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	60fb      	str	r3, [r7, #12]
 8000bd6:	4b15      	ldr	r3, [pc, #84]	; (8000c2c <HAL_UART_MspInit+0x98>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bda:	4a14      	ldr	r2, [pc, #80]	; (8000c2c <HAL_UART_MspInit+0x98>)
 8000bdc:	f043 0301 	orr.w	r3, r3, #1
 8000be0:	6313      	str	r3, [r2, #48]	; 0x30
 8000be2:	4b12      	ldr	r3, [pc, #72]	; (8000c2c <HAL_UART_MspInit+0x98>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be6:	f003 0301 	and.w	r3, r3, #1
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000bee:	230c      	movs	r3, #12
 8000bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bfe:	2307      	movs	r3, #7
 8000c00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c02:	f107 0314 	add.w	r3, r7, #20
 8000c06:	4619      	mov	r1, r3
 8000c08:	4809      	ldr	r0, [pc, #36]	; (8000c30 <HAL_UART_MspInit+0x9c>)
 8000c0a:	f000 fac9 	bl	80011a0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000c0e:	2200      	movs	r2, #0
 8000c10:	2105      	movs	r1, #5
 8000c12:	2026      	movs	r0, #38	; 0x26
 8000c14:	f000 f9fb 	bl	800100e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c18:	2026      	movs	r0, #38	; 0x26
 8000c1a:	f000 fa14 	bl	8001046 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c1e:	bf00      	nop
 8000c20:	3728      	adds	r7, #40	; 0x28
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	40004400 	.word	0x40004400
 8000c2c:	40023800 	.word	0x40023800
 8000c30:	40020000 	.word	0x40020000

08000c34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c38:	e7fe      	b.n	8000c38 <NMI_Handler+0x4>

08000c3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c3e:	e7fe      	b.n	8000c3e <HardFault_Handler+0x4>

08000c40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c44:	e7fe      	b.n	8000c44 <MemManage_Handler+0x4>

08000c46 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c46:	b480      	push	{r7}
 8000c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c4a:	e7fe      	b.n	8000c4a <BusFault_Handler+0x4>

08000c4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c50:	e7fe      	b.n	8000c50 <UsageFault_Handler+0x4>

08000c52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c52:	b480      	push	{r7}
 8000c54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c56:	bf00      	nop
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr

08000c60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c64:	f000 f8d8 	bl	8000e18 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000c68:	f005 f80a 	bl	8005c80 <xTaskGetSchedulerState>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d001      	beq.n	8000c76 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000c72:	f005 fef1 	bl	8006a58 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	bd80      	pop	{r7, pc}
	...

08000c7c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c80:	4802      	ldr	r0, [pc, #8]	; (8000c8c <USART2_IRQHandler+0x10>)
 8000c82:	f001 ff03 	bl	8002a8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	200000d8 	.word	0x200000d8

08000c90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c98:	4a14      	ldr	r2, [pc, #80]	; (8000cec <_sbrk+0x5c>)
 8000c9a:	4b15      	ldr	r3, [pc, #84]	; (8000cf0 <_sbrk+0x60>)
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ca4:	4b13      	ldr	r3, [pc, #76]	; (8000cf4 <_sbrk+0x64>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d102      	bne.n	8000cb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cac:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <_sbrk+0x64>)
 8000cae:	4a12      	ldr	r2, [pc, #72]	; (8000cf8 <_sbrk+0x68>)
 8000cb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cb2:	4b10      	ldr	r3, [pc, #64]	; (8000cf4 <_sbrk+0x64>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4413      	add	r3, r2
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d207      	bcs.n	8000cd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cc0:	f006 f944 	bl	8006f4c <__errno>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	220c      	movs	r2, #12
 8000cc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cca:	f04f 33ff 	mov.w	r3, #4294967295
 8000cce:	e009      	b.n	8000ce4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <_sbrk+0x64>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cd6:	4b07      	ldr	r3, [pc, #28]	; (8000cf4 <_sbrk+0x64>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4413      	add	r3, r2
 8000cde:	4a05      	ldr	r2, [pc, #20]	; (8000cf4 <_sbrk+0x64>)
 8000ce0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3718      	adds	r7, #24
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20020000 	.word	0x20020000
 8000cf0:	00000400 	.word	0x00000400
 8000cf4:	20000134 	.word	0x20000134
 8000cf8:	20004aa0 	.word	0x20004aa0

08000cfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d00:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <SystemInit+0x20>)
 8000d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d06:	4a05      	ldr	r2, [pc, #20]	; (8000d1c <SystemInit+0x20>)
 8000d08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d58 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d24:	480d      	ldr	r0, [pc, #52]	; (8000d5c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d26:	490e      	ldr	r1, [pc, #56]	; (8000d60 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d28:	4a0e      	ldr	r2, [pc, #56]	; (8000d64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d2c:	e002      	b.n	8000d34 <LoopCopyDataInit>

08000d2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d32:	3304      	adds	r3, #4

08000d34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d38:	d3f9      	bcc.n	8000d2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d3a:	4a0b      	ldr	r2, [pc, #44]	; (8000d68 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d3c:	4c0b      	ldr	r4, [pc, #44]	; (8000d6c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d40:	e001      	b.n	8000d46 <LoopFillZerobss>

08000d42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d44:	3204      	adds	r2, #4

08000d46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d48:	d3fb      	bcc.n	8000d42 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d4a:	f7ff ffd7 	bl	8000cfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d4e:	f006 f903 	bl	8006f58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d52:	f7ff fc1f 	bl	8000594 <main>
  bx  lr    
 8000d56:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d60:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000d64:	08007e68 	.word	0x08007e68
  ldr r2, =_sbss
 8000d68:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000d6c:	20004a9c 	.word	0x20004a9c

08000d70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d70:	e7fe      	b.n	8000d70 <ADC_IRQHandler>
	...

08000d74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d78:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <HAL_Init+0x40>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a0d      	ldr	r2, [pc, #52]	; (8000db4 <HAL_Init+0x40>)
 8000d7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d84:	4b0b      	ldr	r3, [pc, #44]	; (8000db4 <HAL_Init+0x40>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a0a      	ldr	r2, [pc, #40]	; (8000db4 <HAL_Init+0x40>)
 8000d8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d90:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <HAL_Init+0x40>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a07      	ldr	r2, [pc, #28]	; (8000db4 <HAL_Init+0x40>)
 8000d96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d9c:	2003      	movs	r0, #3
 8000d9e:	f000 f92b 	bl	8000ff8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000da2:	200f      	movs	r0, #15
 8000da4:	f000 f808 	bl	8000db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000da8:	f7ff fe6c 	bl	8000a84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dac:	2300      	movs	r3, #0
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40023c00 	.word	0x40023c00

08000db8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dc0:	4b12      	ldr	r3, [pc, #72]	; (8000e0c <HAL_InitTick+0x54>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4b12      	ldr	r3, [pc, #72]	; (8000e10 <HAL_InitTick+0x58>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dce:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 f943 	bl	8001062 <HAL_SYSTICK_Config>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	e00e      	b.n	8000e04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	2b0f      	cmp	r3, #15
 8000dea:	d80a      	bhi.n	8000e02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dec:	2200      	movs	r2, #0
 8000dee:	6879      	ldr	r1, [r7, #4]
 8000df0:	f04f 30ff 	mov.w	r0, #4294967295
 8000df4:	f000 f90b 	bl	800100e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000df8:	4a06      	ldr	r2, [pc, #24]	; (8000e14 <HAL_InitTick+0x5c>)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e000      	b.n	8000e04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20000000 	.word	0x20000000
 8000e10:	20000008 	.word	0x20000008
 8000e14:	20000004 	.word	0x20000004

08000e18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e1c:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <HAL_IncTick+0x20>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	461a      	mov	r2, r3
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <HAL_IncTick+0x24>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4413      	add	r3, r2
 8000e28:	4a04      	ldr	r2, [pc, #16]	; (8000e3c <HAL_IncTick+0x24>)
 8000e2a:	6013      	str	r3, [r2, #0]
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	20000008 	.word	0x20000008
 8000e3c:	20000138 	.word	0x20000138

08000e40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  return uwTick;
 8000e44:	4b03      	ldr	r3, [pc, #12]	; (8000e54 <HAL_GetTick+0x14>)
 8000e46:	681b      	ldr	r3, [r3, #0]
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	20000138 	.word	0x20000138

08000e58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b085      	sub	sp, #20
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	f003 0307 	and.w	r3, r3, #7
 8000e66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e68:	4b0c      	ldr	r3, [pc, #48]	; (8000e9c <__NVIC_SetPriorityGrouping+0x44>)
 8000e6a:	68db      	ldr	r3, [r3, #12]
 8000e6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e6e:	68ba      	ldr	r2, [r7, #8]
 8000e70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e74:	4013      	ands	r3, r2
 8000e76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e8a:	4a04      	ldr	r2, [pc, #16]	; (8000e9c <__NVIC_SetPriorityGrouping+0x44>)
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	60d3      	str	r3, [r2, #12]
}
 8000e90:	bf00      	nop
 8000e92:	3714      	adds	r7, #20
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr
 8000e9c:	e000ed00 	.word	0xe000ed00

08000ea0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ea4:	4b04      	ldr	r3, [pc, #16]	; (8000eb8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	0a1b      	lsrs	r3, r3, #8
 8000eaa:	f003 0307 	and.w	r3, r3, #7
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr
 8000eb8:	e000ed00 	.word	0xe000ed00

08000ebc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	db0b      	blt.n	8000ee6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	f003 021f 	and.w	r2, r3, #31
 8000ed4:	4907      	ldr	r1, [pc, #28]	; (8000ef4 <__NVIC_EnableIRQ+0x38>)
 8000ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eda:	095b      	lsrs	r3, r3, #5
 8000edc:	2001      	movs	r0, #1
 8000ede:	fa00 f202 	lsl.w	r2, r0, r2
 8000ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ee6:	bf00      	nop
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	e000e100 	.word	0xe000e100

08000ef8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	6039      	str	r1, [r7, #0]
 8000f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	db0a      	blt.n	8000f22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	b2da      	uxtb	r2, r3
 8000f10:	490c      	ldr	r1, [pc, #48]	; (8000f44 <__NVIC_SetPriority+0x4c>)
 8000f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f16:	0112      	lsls	r2, r2, #4
 8000f18:	b2d2      	uxtb	r2, r2
 8000f1a:	440b      	add	r3, r1
 8000f1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f20:	e00a      	b.n	8000f38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	4908      	ldr	r1, [pc, #32]	; (8000f48 <__NVIC_SetPriority+0x50>)
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	f003 030f 	and.w	r3, r3, #15
 8000f2e:	3b04      	subs	r3, #4
 8000f30:	0112      	lsls	r2, r2, #4
 8000f32:	b2d2      	uxtb	r2, r2
 8000f34:	440b      	add	r3, r1
 8000f36:	761a      	strb	r2, [r3, #24]
}
 8000f38:	bf00      	nop
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	e000e100 	.word	0xe000e100
 8000f48:	e000ed00 	.word	0xe000ed00

08000f4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b089      	sub	sp, #36	; 0x24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f60:	69fb      	ldr	r3, [r7, #28]
 8000f62:	f1c3 0307 	rsb	r3, r3, #7
 8000f66:	2b04      	cmp	r3, #4
 8000f68:	bf28      	it	cs
 8000f6a:	2304      	movcs	r3, #4
 8000f6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	3304      	adds	r3, #4
 8000f72:	2b06      	cmp	r3, #6
 8000f74:	d902      	bls.n	8000f7c <NVIC_EncodePriority+0x30>
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	3b03      	subs	r3, #3
 8000f7a:	e000      	b.n	8000f7e <NVIC_EncodePriority+0x32>
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f80:	f04f 32ff 	mov.w	r2, #4294967295
 8000f84:	69bb      	ldr	r3, [r7, #24]
 8000f86:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8a:	43da      	mvns	r2, r3
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	401a      	ands	r2, r3
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f94:	f04f 31ff 	mov.w	r1, #4294967295
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f9e:	43d9      	mvns	r1, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa4:	4313      	orrs	r3, r2
         );
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3724      	adds	r7, #36	; 0x24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
	...

08000fb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fc4:	d301      	bcc.n	8000fca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e00f      	b.n	8000fea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fca:	4a0a      	ldr	r2, [pc, #40]	; (8000ff4 <SysTick_Config+0x40>)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3b01      	subs	r3, #1
 8000fd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fd2:	210f      	movs	r1, #15
 8000fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd8:	f7ff ff8e 	bl	8000ef8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fdc:	4b05      	ldr	r3, [pc, #20]	; (8000ff4 <SysTick_Config+0x40>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fe2:	4b04      	ldr	r3, [pc, #16]	; (8000ff4 <SysTick_Config+0x40>)
 8000fe4:	2207      	movs	r2, #7
 8000fe6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	e000e010 	.word	0xe000e010

08000ff8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f7ff ff29 	bl	8000e58 <__NVIC_SetPriorityGrouping>
}
 8001006:	bf00      	nop
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800100e:	b580      	push	{r7, lr}
 8001010:	b086      	sub	sp, #24
 8001012:	af00      	add	r7, sp, #0
 8001014:	4603      	mov	r3, r0
 8001016:	60b9      	str	r1, [r7, #8]
 8001018:	607a      	str	r2, [r7, #4]
 800101a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001020:	f7ff ff3e 	bl	8000ea0 <__NVIC_GetPriorityGrouping>
 8001024:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	68b9      	ldr	r1, [r7, #8]
 800102a:	6978      	ldr	r0, [r7, #20]
 800102c:	f7ff ff8e 	bl	8000f4c <NVIC_EncodePriority>
 8001030:	4602      	mov	r2, r0
 8001032:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001036:	4611      	mov	r1, r2
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff ff5d 	bl	8000ef8 <__NVIC_SetPriority>
}
 800103e:	bf00      	nop
 8001040:	3718      	adds	r7, #24
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	4603      	mov	r3, r0
 800104e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff ff31 	bl	8000ebc <__NVIC_EnableIRQ>
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b082      	sub	sp, #8
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff ffa2 	bl	8000fb4 <SysTick_Config>
 8001070:	4603      	mov	r3, r0
}
 8001072:	4618      	mov	r0, r3
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800107a:	b580      	push	{r7, lr}
 800107c:	b084      	sub	sp, #16
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001086:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001088:	f7ff feda 	bl	8000e40 <HAL_GetTick>
 800108c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001094:	b2db      	uxtb	r3, r3
 8001096:	2b02      	cmp	r3, #2
 8001098:	d008      	beq.n	80010ac <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2280      	movs	r2, #128	; 0x80
 800109e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2200      	movs	r2, #0
 80010a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80010a8:	2301      	movs	r3, #1
 80010aa:	e052      	b.n	8001152 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f022 0216 	bic.w	r2, r2, #22
 80010ba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	695a      	ldr	r2, [r3, #20]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80010ca:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d103      	bne.n	80010dc <HAL_DMA_Abort+0x62>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d007      	beq.n	80010ec <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f022 0208 	bic.w	r2, r2, #8
 80010ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f022 0201 	bic.w	r2, r2, #1
 80010fa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010fc:	e013      	b.n	8001126 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80010fe:	f7ff fe9f 	bl	8000e40 <HAL_GetTick>
 8001102:	4602      	mov	r2, r0
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	1ad3      	subs	r3, r2, r3
 8001108:	2b05      	cmp	r3, #5
 800110a:	d90c      	bls.n	8001126 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2220      	movs	r2, #32
 8001110:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2203      	movs	r2, #3
 8001116:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2200      	movs	r2, #0
 800111e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001122:	2303      	movs	r3, #3
 8001124:	e015      	b.n	8001152 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f003 0301 	and.w	r3, r3, #1
 8001130:	2b00      	cmp	r3, #0
 8001132:	d1e4      	bne.n	80010fe <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001138:	223f      	movs	r2, #63	; 0x3f
 800113a:	409a      	lsls	r2, r3
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2201      	movs	r2, #1
 8001144:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2200      	movs	r2, #0
 800114c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001150:	2300      	movs	r3, #0
}
 8001152:	4618      	mov	r0, r3
 8001154:	3710      	adds	r7, #16
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}

0800115a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800115a:	b480      	push	{r7}
 800115c:	b083      	sub	sp, #12
 800115e:	af00      	add	r7, sp, #0
 8001160:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001168:	b2db      	uxtb	r3, r3
 800116a:	2b02      	cmp	r3, #2
 800116c:	d004      	beq.n	8001178 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2280      	movs	r2, #128	; 0x80
 8001172:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001174:	2301      	movs	r3, #1
 8001176:	e00c      	b.n	8001192 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2205      	movs	r2, #5
 800117c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f022 0201 	bic.w	r2, r2, #1
 800118e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001190:	2300      	movs	r3, #0
}
 8001192:	4618      	mov	r0, r3
 8001194:	370c      	adds	r7, #12
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
	...

080011a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b089      	sub	sp, #36	; 0x24
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011aa:	2300      	movs	r3, #0
 80011ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011ae:	2300      	movs	r3, #0
 80011b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011b2:	2300      	movs	r3, #0
 80011b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011b6:	2300      	movs	r3, #0
 80011b8:	61fb      	str	r3, [r7, #28]
 80011ba:	e159      	b.n	8001470 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011bc:	2201      	movs	r2, #1
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	fa02 f303 	lsl.w	r3, r2, r3
 80011c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	697a      	ldr	r2, [r7, #20]
 80011cc:	4013      	ands	r3, r2
 80011ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011d0:	693a      	ldr	r2, [r7, #16]
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	f040 8148 	bne.w	800146a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	f003 0303 	and.w	r3, r3, #3
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d005      	beq.n	80011f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	d130      	bne.n	8001254 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	2203      	movs	r2, #3
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	43db      	mvns	r3, r3
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	4013      	ands	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	68da      	ldr	r2, [r3, #12]
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4313      	orrs	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001228:	2201      	movs	r2, #1
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	43db      	mvns	r3, r3
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	4013      	ands	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	091b      	lsrs	r3, r3, #4
 800123e:	f003 0201 	and.w	r2, r3, #1
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	4313      	orrs	r3, r2
 800124c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f003 0303 	and.w	r3, r3, #3
 800125c:	2b03      	cmp	r3, #3
 800125e:	d017      	beq.n	8001290 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	2203      	movs	r2, #3
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	43db      	mvns	r3, r3
 8001272:	69ba      	ldr	r2, [r7, #24]
 8001274:	4013      	ands	r3, r2
 8001276:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	689a      	ldr	r2, [r3, #8]
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	fa02 f303 	lsl.w	r3, r2, r3
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	4313      	orrs	r3, r2
 8001288:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f003 0303 	and.w	r3, r3, #3
 8001298:	2b02      	cmp	r3, #2
 800129a:	d123      	bne.n	80012e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800129c:	69fb      	ldr	r3, [r7, #28]
 800129e:	08da      	lsrs	r2, r3, #3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	3208      	adds	r2, #8
 80012a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	f003 0307 	and.w	r3, r3, #7
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	220f      	movs	r2, #15
 80012b4:	fa02 f303 	lsl.w	r3, r2, r3
 80012b8:	43db      	mvns	r3, r3
 80012ba:	69ba      	ldr	r2, [r7, #24]
 80012bc:	4013      	ands	r3, r2
 80012be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	691a      	ldr	r2, [r3, #16]
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	f003 0307 	and.w	r3, r3, #7
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	fa02 f303 	lsl.w	r3, r2, r3
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	08da      	lsrs	r2, r3, #3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	3208      	adds	r2, #8
 80012de:	69b9      	ldr	r1, [r7, #24]
 80012e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	2203      	movs	r2, #3
 80012f0:	fa02 f303 	lsl.w	r3, r2, r3
 80012f4:	43db      	mvns	r3, r3
 80012f6:	69ba      	ldr	r2, [r7, #24]
 80012f8:	4013      	ands	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f003 0203 	and.w	r2, r3, #3
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	fa02 f303 	lsl.w	r3, r2, r3
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	4313      	orrs	r3, r2
 8001310:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001320:	2b00      	cmp	r3, #0
 8001322:	f000 80a2 	beq.w	800146a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	60fb      	str	r3, [r7, #12]
 800132a:	4b57      	ldr	r3, [pc, #348]	; (8001488 <HAL_GPIO_Init+0x2e8>)
 800132c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800132e:	4a56      	ldr	r2, [pc, #344]	; (8001488 <HAL_GPIO_Init+0x2e8>)
 8001330:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001334:	6453      	str	r3, [r2, #68]	; 0x44
 8001336:	4b54      	ldr	r3, [pc, #336]	; (8001488 <HAL_GPIO_Init+0x2e8>)
 8001338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800133a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001342:	4a52      	ldr	r2, [pc, #328]	; (800148c <HAL_GPIO_Init+0x2ec>)
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	089b      	lsrs	r3, r3, #2
 8001348:	3302      	adds	r3, #2
 800134a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800134e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	f003 0303 	and.w	r3, r3, #3
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	220f      	movs	r2, #15
 800135a:	fa02 f303 	lsl.w	r3, r2, r3
 800135e:	43db      	mvns	r3, r3
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	4013      	ands	r3, r2
 8001364:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4a49      	ldr	r2, [pc, #292]	; (8001490 <HAL_GPIO_Init+0x2f0>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d019      	beq.n	80013a2 <HAL_GPIO_Init+0x202>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a48      	ldr	r2, [pc, #288]	; (8001494 <HAL_GPIO_Init+0x2f4>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d013      	beq.n	800139e <HAL_GPIO_Init+0x1fe>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4a47      	ldr	r2, [pc, #284]	; (8001498 <HAL_GPIO_Init+0x2f8>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d00d      	beq.n	800139a <HAL_GPIO_Init+0x1fa>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4a46      	ldr	r2, [pc, #280]	; (800149c <HAL_GPIO_Init+0x2fc>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d007      	beq.n	8001396 <HAL_GPIO_Init+0x1f6>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4a45      	ldr	r2, [pc, #276]	; (80014a0 <HAL_GPIO_Init+0x300>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d101      	bne.n	8001392 <HAL_GPIO_Init+0x1f2>
 800138e:	2304      	movs	r3, #4
 8001390:	e008      	b.n	80013a4 <HAL_GPIO_Init+0x204>
 8001392:	2307      	movs	r3, #7
 8001394:	e006      	b.n	80013a4 <HAL_GPIO_Init+0x204>
 8001396:	2303      	movs	r3, #3
 8001398:	e004      	b.n	80013a4 <HAL_GPIO_Init+0x204>
 800139a:	2302      	movs	r3, #2
 800139c:	e002      	b.n	80013a4 <HAL_GPIO_Init+0x204>
 800139e:	2301      	movs	r3, #1
 80013a0:	e000      	b.n	80013a4 <HAL_GPIO_Init+0x204>
 80013a2:	2300      	movs	r3, #0
 80013a4:	69fa      	ldr	r2, [r7, #28]
 80013a6:	f002 0203 	and.w	r2, r2, #3
 80013aa:	0092      	lsls	r2, r2, #2
 80013ac:	4093      	lsls	r3, r2
 80013ae:	69ba      	ldr	r2, [r7, #24]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013b4:	4935      	ldr	r1, [pc, #212]	; (800148c <HAL_GPIO_Init+0x2ec>)
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	089b      	lsrs	r3, r3, #2
 80013ba:	3302      	adds	r3, #2
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013c2:	4b38      	ldr	r3, [pc, #224]	; (80014a4 <HAL_GPIO_Init+0x304>)
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	43db      	mvns	r3, r3
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	4013      	ands	r3, r2
 80013d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80013de:	69ba      	ldr	r2, [r7, #24]
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013e6:	4a2f      	ldr	r2, [pc, #188]	; (80014a4 <HAL_GPIO_Init+0x304>)
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013ec:	4b2d      	ldr	r3, [pc, #180]	; (80014a4 <HAL_GPIO_Init+0x304>)
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	43db      	mvns	r3, r3
 80013f6:	69ba      	ldr	r2, [r7, #24]
 80013f8:	4013      	ands	r3, r2
 80013fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001404:	2b00      	cmp	r3, #0
 8001406:	d003      	beq.n	8001410 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	4313      	orrs	r3, r2
 800140e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001410:	4a24      	ldr	r2, [pc, #144]	; (80014a4 <HAL_GPIO_Init+0x304>)
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001416:	4b23      	ldr	r3, [pc, #140]	; (80014a4 <HAL_GPIO_Init+0x304>)
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	43db      	mvns	r3, r3
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	4013      	ands	r3, r2
 8001424:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d003      	beq.n	800143a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001432:	69ba      	ldr	r2, [r7, #24]
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	4313      	orrs	r3, r2
 8001438:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800143a:	4a1a      	ldr	r2, [pc, #104]	; (80014a4 <HAL_GPIO_Init+0x304>)
 800143c:	69bb      	ldr	r3, [r7, #24]
 800143e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001440:	4b18      	ldr	r3, [pc, #96]	; (80014a4 <HAL_GPIO_Init+0x304>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	43db      	mvns	r3, r3
 800144a:	69ba      	ldr	r2, [r7, #24]
 800144c:	4013      	ands	r3, r2
 800144e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001458:	2b00      	cmp	r3, #0
 800145a:	d003      	beq.n	8001464 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	4313      	orrs	r3, r2
 8001462:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001464:	4a0f      	ldr	r2, [pc, #60]	; (80014a4 <HAL_GPIO_Init+0x304>)
 8001466:	69bb      	ldr	r3, [r7, #24]
 8001468:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	3301      	adds	r3, #1
 800146e:	61fb      	str	r3, [r7, #28]
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	2b0f      	cmp	r3, #15
 8001474:	f67f aea2 	bls.w	80011bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001478:	bf00      	nop
 800147a:	bf00      	nop
 800147c:	3724      	adds	r7, #36	; 0x24
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	40023800 	.word	0x40023800
 800148c:	40013800 	.word	0x40013800
 8001490:	40020000 	.word	0x40020000
 8001494:	40020400 	.word	0x40020400
 8001498:	40020800 	.word	0x40020800
 800149c:	40020c00 	.word	0x40020c00
 80014a0:	40021000 	.word	0x40021000
 80014a4:	40013c00 	.word	0x40013c00

080014a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d101      	bne.n	80014ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e267      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d075      	beq.n	80015b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014c6:	4b88      	ldr	r3, [pc, #544]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	f003 030c 	and.w	r3, r3, #12
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	d00c      	beq.n	80014ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014d2:	4b85      	ldr	r3, [pc, #532]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014da:	2b08      	cmp	r3, #8
 80014dc:	d112      	bne.n	8001504 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014de:	4b82      	ldr	r3, [pc, #520]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014ea:	d10b      	bne.n	8001504 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ec:	4b7e      	ldr	r3, [pc, #504]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d05b      	beq.n	80015b0 <HAL_RCC_OscConfig+0x108>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d157      	bne.n	80015b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e242      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800150c:	d106      	bne.n	800151c <HAL_RCC_OscConfig+0x74>
 800150e:	4b76      	ldr	r3, [pc, #472]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a75      	ldr	r2, [pc, #468]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001514:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001518:	6013      	str	r3, [r2, #0]
 800151a:	e01d      	b.n	8001558 <HAL_RCC_OscConfig+0xb0>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001524:	d10c      	bne.n	8001540 <HAL_RCC_OscConfig+0x98>
 8001526:	4b70      	ldr	r3, [pc, #448]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a6f      	ldr	r2, [pc, #444]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 800152c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001530:	6013      	str	r3, [r2, #0]
 8001532:	4b6d      	ldr	r3, [pc, #436]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a6c      	ldr	r2, [pc, #432]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001538:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800153c:	6013      	str	r3, [r2, #0]
 800153e:	e00b      	b.n	8001558 <HAL_RCC_OscConfig+0xb0>
 8001540:	4b69      	ldr	r3, [pc, #420]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a68      	ldr	r2, [pc, #416]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001546:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800154a:	6013      	str	r3, [r2, #0]
 800154c:	4b66      	ldr	r3, [pc, #408]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a65      	ldr	r2, [pc, #404]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001552:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001556:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d013      	beq.n	8001588 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001560:	f7ff fc6e 	bl	8000e40 <HAL_GetTick>
 8001564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001568:	f7ff fc6a 	bl	8000e40 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b64      	cmp	r3, #100	; 0x64
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e207      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800157a:	4b5b      	ldr	r3, [pc, #364]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d0f0      	beq.n	8001568 <HAL_RCC_OscConfig+0xc0>
 8001586:	e014      	b.n	80015b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001588:	f7ff fc5a 	bl	8000e40 <HAL_GetTick>
 800158c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800158e:	e008      	b.n	80015a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001590:	f7ff fc56 	bl	8000e40 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b64      	cmp	r3, #100	; 0x64
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e1f3      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015a2:	4b51      	ldr	r3, [pc, #324]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d1f0      	bne.n	8001590 <HAL_RCC_OscConfig+0xe8>
 80015ae:	e000      	b.n	80015b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d063      	beq.n	8001686 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015be:	4b4a      	ldr	r3, [pc, #296]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f003 030c 	and.w	r3, r3, #12
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d00b      	beq.n	80015e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015ca:	4b47      	ldr	r3, [pc, #284]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015d2:	2b08      	cmp	r3, #8
 80015d4:	d11c      	bne.n	8001610 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015d6:	4b44      	ldr	r3, [pc, #272]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d116      	bne.n	8001610 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015e2:	4b41      	ldr	r3, [pc, #260]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d005      	beq.n	80015fa <HAL_RCC_OscConfig+0x152>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d001      	beq.n	80015fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
 80015f8:	e1c7      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015fa:	4b3b      	ldr	r3, [pc, #236]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	691b      	ldr	r3, [r3, #16]
 8001606:	00db      	lsls	r3, r3, #3
 8001608:	4937      	ldr	r1, [pc, #220]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 800160a:	4313      	orrs	r3, r2
 800160c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800160e:	e03a      	b.n	8001686 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d020      	beq.n	800165a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001618:	4b34      	ldr	r3, [pc, #208]	; (80016ec <HAL_RCC_OscConfig+0x244>)
 800161a:	2201      	movs	r2, #1
 800161c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800161e:	f7ff fc0f 	bl	8000e40 <HAL_GetTick>
 8001622:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001624:	e008      	b.n	8001638 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001626:	f7ff fc0b 	bl	8000e40 <HAL_GetTick>
 800162a:	4602      	mov	r2, r0
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	2b02      	cmp	r3, #2
 8001632:	d901      	bls.n	8001638 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001634:	2303      	movs	r3, #3
 8001636:	e1a8      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001638:	4b2b      	ldr	r3, [pc, #172]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 0302 	and.w	r3, r3, #2
 8001640:	2b00      	cmp	r3, #0
 8001642:	d0f0      	beq.n	8001626 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001644:	4b28      	ldr	r3, [pc, #160]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	691b      	ldr	r3, [r3, #16]
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	4925      	ldr	r1, [pc, #148]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001654:	4313      	orrs	r3, r2
 8001656:	600b      	str	r3, [r1, #0]
 8001658:	e015      	b.n	8001686 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800165a:	4b24      	ldr	r3, [pc, #144]	; (80016ec <HAL_RCC_OscConfig+0x244>)
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001660:	f7ff fbee 	bl	8000e40 <HAL_GetTick>
 8001664:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001666:	e008      	b.n	800167a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001668:	f7ff fbea 	bl	8000e40 <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	2b02      	cmp	r3, #2
 8001674:	d901      	bls.n	800167a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e187      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800167a:	4b1b      	ldr	r3, [pc, #108]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	2b00      	cmp	r3, #0
 8001684:	d1f0      	bne.n	8001668 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 0308 	and.w	r3, r3, #8
 800168e:	2b00      	cmp	r3, #0
 8001690:	d036      	beq.n	8001700 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	695b      	ldr	r3, [r3, #20]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d016      	beq.n	80016c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800169a:	4b15      	ldr	r3, [pc, #84]	; (80016f0 <HAL_RCC_OscConfig+0x248>)
 800169c:	2201      	movs	r2, #1
 800169e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016a0:	f7ff fbce 	bl	8000e40 <HAL_GetTick>
 80016a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016a6:	e008      	b.n	80016ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016a8:	f7ff fbca 	bl	8000e40 <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d901      	bls.n	80016ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	e167      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016ba:	4b0b      	ldr	r3, [pc, #44]	; (80016e8 <HAL_RCC_OscConfig+0x240>)
 80016bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d0f0      	beq.n	80016a8 <HAL_RCC_OscConfig+0x200>
 80016c6:	e01b      	b.n	8001700 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016c8:	4b09      	ldr	r3, [pc, #36]	; (80016f0 <HAL_RCC_OscConfig+0x248>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ce:	f7ff fbb7 	bl	8000e40 <HAL_GetTick>
 80016d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016d4:	e00e      	b.n	80016f4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016d6:	f7ff fbb3 	bl	8000e40 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d907      	bls.n	80016f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e150      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
 80016e8:	40023800 	.word	0x40023800
 80016ec:	42470000 	.word	0x42470000
 80016f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016f4:	4b88      	ldr	r3, [pc, #544]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 80016f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1ea      	bne.n	80016d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0304 	and.w	r3, r3, #4
 8001708:	2b00      	cmp	r3, #0
 800170a:	f000 8097 	beq.w	800183c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800170e:	2300      	movs	r3, #0
 8001710:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001712:	4b81      	ldr	r3, [pc, #516]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d10f      	bne.n	800173e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	60bb      	str	r3, [r7, #8]
 8001722:	4b7d      	ldr	r3, [pc, #500]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 8001724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001726:	4a7c      	ldr	r2, [pc, #496]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 8001728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800172c:	6413      	str	r3, [r2, #64]	; 0x40
 800172e:	4b7a      	ldr	r3, [pc, #488]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 8001730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001736:	60bb      	str	r3, [r7, #8]
 8001738:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800173a:	2301      	movs	r3, #1
 800173c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800173e:	4b77      	ldr	r3, [pc, #476]	; (800191c <HAL_RCC_OscConfig+0x474>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001746:	2b00      	cmp	r3, #0
 8001748:	d118      	bne.n	800177c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800174a:	4b74      	ldr	r3, [pc, #464]	; (800191c <HAL_RCC_OscConfig+0x474>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a73      	ldr	r2, [pc, #460]	; (800191c <HAL_RCC_OscConfig+0x474>)
 8001750:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001754:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001756:	f7ff fb73 	bl	8000e40 <HAL_GetTick>
 800175a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800175c:	e008      	b.n	8001770 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800175e:	f7ff fb6f 	bl	8000e40 <HAL_GetTick>
 8001762:	4602      	mov	r2, r0
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	2b02      	cmp	r3, #2
 800176a:	d901      	bls.n	8001770 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800176c:	2303      	movs	r3, #3
 800176e:	e10c      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001770:	4b6a      	ldr	r3, [pc, #424]	; (800191c <HAL_RCC_OscConfig+0x474>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001778:	2b00      	cmp	r3, #0
 800177a:	d0f0      	beq.n	800175e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d106      	bne.n	8001792 <HAL_RCC_OscConfig+0x2ea>
 8001784:	4b64      	ldr	r3, [pc, #400]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 8001786:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001788:	4a63      	ldr	r2, [pc, #396]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 800178a:	f043 0301 	orr.w	r3, r3, #1
 800178e:	6713      	str	r3, [r2, #112]	; 0x70
 8001790:	e01c      	b.n	80017cc <HAL_RCC_OscConfig+0x324>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	2b05      	cmp	r3, #5
 8001798:	d10c      	bne.n	80017b4 <HAL_RCC_OscConfig+0x30c>
 800179a:	4b5f      	ldr	r3, [pc, #380]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 800179c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800179e:	4a5e      	ldr	r2, [pc, #376]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 80017a0:	f043 0304 	orr.w	r3, r3, #4
 80017a4:	6713      	str	r3, [r2, #112]	; 0x70
 80017a6:	4b5c      	ldr	r3, [pc, #368]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 80017a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017aa:	4a5b      	ldr	r2, [pc, #364]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6713      	str	r3, [r2, #112]	; 0x70
 80017b2:	e00b      	b.n	80017cc <HAL_RCC_OscConfig+0x324>
 80017b4:	4b58      	ldr	r3, [pc, #352]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 80017b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017b8:	4a57      	ldr	r2, [pc, #348]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 80017ba:	f023 0301 	bic.w	r3, r3, #1
 80017be:	6713      	str	r3, [r2, #112]	; 0x70
 80017c0:	4b55      	ldr	r3, [pc, #340]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 80017c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017c4:	4a54      	ldr	r2, [pc, #336]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 80017c6:	f023 0304 	bic.w	r3, r3, #4
 80017ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d015      	beq.n	8001800 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017d4:	f7ff fb34 	bl	8000e40 <HAL_GetTick>
 80017d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017da:	e00a      	b.n	80017f2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017dc:	f7ff fb30 	bl	8000e40 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e0cb      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f2:	4b49      	ldr	r3, [pc, #292]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 80017f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d0ee      	beq.n	80017dc <HAL_RCC_OscConfig+0x334>
 80017fe:	e014      	b.n	800182a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001800:	f7ff fb1e 	bl	8000e40 <HAL_GetTick>
 8001804:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001806:	e00a      	b.n	800181e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001808:	f7ff fb1a 	bl	8000e40 <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	f241 3288 	movw	r2, #5000	; 0x1388
 8001816:	4293      	cmp	r3, r2
 8001818:	d901      	bls.n	800181e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	e0b5      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800181e:	4b3e      	ldr	r3, [pc, #248]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 8001820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	2b00      	cmp	r3, #0
 8001828:	d1ee      	bne.n	8001808 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800182a:	7dfb      	ldrb	r3, [r7, #23]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d105      	bne.n	800183c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001830:	4b39      	ldr	r3, [pc, #228]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 8001832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001834:	4a38      	ldr	r2, [pc, #224]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 8001836:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800183a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	2b00      	cmp	r3, #0
 8001842:	f000 80a1 	beq.w	8001988 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001846:	4b34      	ldr	r3, [pc, #208]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	f003 030c 	and.w	r3, r3, #12
 800184e:	2b08      	cmp	r3, #8
 8001850:	d05c      	beq.n	800190c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	699b      	ldr	r3, [r3, #24]
 8001856:	2b02      	cmp	r3, #2
 8001858:	d141      	bne.n	80018de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800185a:	4b31      	ldr	r3, [pc, #196]	; (8001920 <HAL_RCC_OscConfig+0x478>)
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001860:	f7ff faee 	bl	8000e40 <HAL_GetTick>
 8001864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001866:	e008      	b.n	800187a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001868:	f7ff faea 	bl	8000e40 <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	2b02      	cmp	r3, #2
 8001874:	d901      	bls.n	800187a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e087      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800187a:	4b27      	ldr	r3, [pc, #156]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d1f0      	bne.n	8001868 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	69da      	ldr	r2, [r3, #28]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6a1b      	ldr	r3, [r3, #32]
 800188e:	431a      	orrs	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001894:	019b      	lsls	r3, r3, #6
 8001896:	431a      	orrs	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800189c:	085b      	lsrs	r3, r3, #1
 800189e:	3b01      	subs	r3, #1
 80018a0:	041b      	lsls	r3, r3, #16
 80018a2:	431a      	orrs	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a8:	061b      	lsls	r3, r3, #24
 80018aa:	491b      	ldr	r1, [pc, #108]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 80018ac:	4313      	orrs	r3, r2
 80018ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018b0:	4b1b      	ldr	r3, [pc, #108]	; (8001920 <HAL_RCC_OscConfig+0x478>)
 80018b2:	2201      	movs	r2, #1
 80018b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b6:	f7ff fac3 	bl	8000e40 <HAL_GetTick>
 80018ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018bc:	e008      	b.n	80018d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018be:	f7ff fabf 	bl	8000e40 <HAL_GetTick>
 80018c2:	4602      	mov	r2, r0
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d901      	bls.n	80018d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e05c      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018d0:	4b11      	ldr	r3, [pc, #68]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d0f0      	beq.n	80018be <HAL_RCC_OscConfig+0x416>
 80018dc:	e054      	b.n	8001988 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018de:	4b10      	ldr	r3, [pc, #64]	; (8001920 <HAL_RCC_OscConfig+0x478>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e4:	f7ff faac 	bl	8000e40 <HAL_GetTick>
 80018e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ea:	e008      	b.n	80018fe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018ec:	f7ff faa8 	bl	8000e40 <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d901      	bls.n	80018fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e045      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018fe:	4b06      	ldr	r3, [pc, #24]	; (8001918 <HAL_RCC_OscConfig+0x470>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001906:	2b00      	cmp	r3, #0
 8001908:	d1f0      	bne.n	80018ec <HAL_RCC_OscConfig+0x444>
 800190a:	e03d      	b.n	8001988 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d107      	bne.n	8001924 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e038      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
 8001918:	40023800 	.word	0x40023800
 800191c:	40007000 	.word	0x40007000
 8001920:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001924:	4b1b      	ldr	r3, [pc, #108]	; (8001994 <HAL_RCC_OscConfig+0x4ec>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	699b      	ldr	r3, [r3, #24]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d028      	beq.n	8001984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800193c:	429a      	cmp	r2, r3
 800193e:	d121      	bne.n	8001984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800194a:	429a      	cmp	r2, r3
 800194c:	d11a      	bne.n	8001984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800194e:	68fa      	ldr	r2, [r7, #12]
 8001950:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001954:	4013      	ands	r3, r2
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800195a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800195c:	4293      	cmp	r3, r2
 800195e:	d111      	bne.n	8001984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800196a:	085b      	lsrs	r3, r3, #1
 800196c:	3b01      	subs	r3, #1
 800196e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001970:	429a      	cmp	r2, r3
 8001972:	d107      	bne.n	8001984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800197e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001980:	429a      	cmp	r2, r3
 8001982:	d001      	beq.n	8001988 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e000      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	3718      	adds	r7, #24
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	40023800 	.word	0x40023800

08001998 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d101      	bne.n	80019ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e0cc      	b.n	8001b46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019ac:	4b68      	ldr	r3, [pc, #416]	; (8001b50 <HAL_RCC_ClockConfig+0x1b8>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0307 	and.w	r3, r3, #7
 80019b4:	683a      	ldr	r2, [r7, #0]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d90c      	bls.n	80019d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ba:	4b65      	ldr	r3, [pc, #404]	; (8001b50 <HAL_RCC_ClockConfig+0x1b8>)
 80019bc:	683a      	ldr	r2, [r7, #0]
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019c2:	4b63      	ldr	r3, [pc, #396]	; (8001b50 <HAL_RCC_ClockConfig+0x1b8>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f003 0307 	and.w	r3, r3, #7
 80019ca:	683a      	ldr	r2, [r7, #0]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d001      	beq.n	80019d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	e0b8      	b.n	8001b46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 0302 	and.w	r3, r3, #2
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d020      	beq.n	8001a22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0304 	and.w	r3, r3, #4
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d005      	beq.n	80019f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019ec:	4b59      	ldr	r3, [pc, #356]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	4a58      	ldr	r2, [pc, #352]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 80019f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80019f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 0308 	and.w	r3, r3, #8
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d005      	beq.n	8001a10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a04:	4b53      	ldr	r3, [pc, #332]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	4a52      	ldr	r2, [pc, #328]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a0a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a10:	4b50      	ldr	r3, [pc, #320]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	494d      	ldr	r1, [pc, #308]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0301 	and.w	r3, r3, #1
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d044      	beq.n	8001ab8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d107      	bne.n	8001a46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a36:	4b47      	ldr	r3, [pc, #284]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d119      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e07f      	b.n	8001b46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d003      	beq.n	8001a56 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a52:	2b03      	cmp	r3, #3
 8001a54:	d107      	bne.n	8001a66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a56:	4b3f      	ldr	r3, [pc, #252]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d109      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e06f      	b.n	8001b46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a66:	4b3b      	ldr	r3, [pc, #236]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d101      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e067      	b.n	8001b46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a76:	4b37      	ldr	r3, [pc, #220]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f023 0203 	bic.w	r2, r3, #3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	4934      	ldr	r1, [pc, #208]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a84:	4313      	orrs	r3, r2
 8001a86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a88:	f7ff f9da 	bl	8000e40 <HAL_GetTick>
 8001a8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a8e:	e00a      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a90:	f7ff f9d6 	bl	8000e40 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e04f      	b.n	8001b46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aa6:	4b2b      	ldr	r3, [pc, #172]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f003 020c 	and.w	r2, r3, #12
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d1eb      	bne.n	8001a90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ab8:	4b25      	ldr	r3, [pc, #148]	; (8001b50 <HAL_RCC_ClockConfig+0x1b8>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0307 	and.w	r3, r3, #7
 8001ac0:	683a      	ldr	r2, [r7, #0]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d20c      	bcs.n	8001ae0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ac6:	4b22      	ldr	r3, [pc, #136]	; (8001b50 <HAL_RCC_ClockConfig+0x1b8>)
 8001ac8:	683a      	ldr	r2, [r7, #0]
 8001aca:	b2d2      	uxtb	r2, r2
 8001acc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ace:	4b20      	ldr	r3, [pc, #128]	; (8001b50 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0307 	and.w	r3, r3, #7
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d001      	beq.n	8001ae0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e032      	b.n	8001b46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 0304 	and.w	r3, r3, #4
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d008      	beq.n	8001afe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001aec:	4b19      	ldr	r3, [pc, #100]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	4916      	ldr	r1, [pc, #88]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001afa:	4313      	orrs	r3, r2
 8001afc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0308 	and.w	r3, r3, #8
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d009      	beq.n	8001b1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b0a:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	691b      	ldr	r3, [r3, #16]
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	490e      	ldr	r1, [pc, #56]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b1e:	f000 f821 	bl	8001b64 <HAL_RCC_GetSysClockFreq>
 8001b22:	4602      	mov	r2, r0
 8001b24:	4b0b      	ldr	r3, [pc, #44]	; (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	091b      	lsrs	r3, r3, #4
 8001b2a:	f003 030f 	and.w	r3, r3, #15
 8001b2e:	490a      	ldr	r1, [pc, #40]	; (8001b58 <HAL_RCC_ClockConfig+0x1c0>)
 8001b30:	5ccb      	ldrb	r3, [r1, r3]
 8001b32:	fa22 f303 	lsr.w	r3, r2, r3
 8001b36:	4a09      	ldr	r2, [pc, #36]	; (8001b5c <HAL_RCC_ClockConfig+0x1c4>)
 8001b38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001b3a:	4b09      	ldr	r3, [pc, #36]	; (8001b60 <HAL_RCC_ClockConfig+0x1c8>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff f93a 	bl	8000db8 <HAL_InitTick>

  return HAL_OK;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40023c00 	.word	0x40023c00
 8001b54:	40023800 	.word	0x40023800
 8001b58:	08007cc0 	.word	0x08007cc0
 8001b5c:	20000000 	.word	0x20000000
 8001b60:	20000004 	.word	0x20000004

08001b64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b68:	b090      	sub	sp, #64	; 0x40
 8001b6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	637b      	str	r3, [r7, #52]	; 0x34
 8001b70:	2300      	movs	r3, #0
 8001b72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b74:	2300      	movs	r3, #0
 8001b76:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b7c:	4b59      	ldr	r3, [pc, #356]	; (8001ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f003 030c 	and.w	r3, r3, #12
 8001b84:	2b08      	cmp	r3, #8
 8001b86:	d00d      	beq.n	8001ba4 <HAL_RCC_GetSysClockFreq+0x40>
 8001b88:	2b08      	cmp	r3, #8
 8001b8a:	f200 80a1 	bhi.w	8001cd0 <HAL_RCC_GetSysClockFreq+0x16c>
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d002      	beq.n	8001b98 <HAL_RCC_GetSysClockFreq+0x34>
 8001b92:	2b04      	cmp	r3, #4
 8001b94:	d003      	beq.n	8001b9e <HAL_RCC_GetSysClockFreq+0x3a>
 8001b96:	e09b      	b.n	8001cd0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b98:	4b53      	ldr	r3, [pc, #332]	; (8001ce8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001b9a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001b9c:	e09b      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b9e:	4b53      	ldr	r3, [pc, #332]	; (8001cec <HAL_RCC_GetSysClockFreq+0x188>)
 8001ba0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ba2:	e098      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ba4:	4b4f      	ldr	r3, [pc, #316]	; (8001ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bac:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bae:	4b4d      	ldr	r3, [pc, #308]	; (8001ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d028      	beq.n	8001c0c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bba:	4b4a      	ldr	r3, [pc, #296]	; (8001ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	099b      	lsrs	r3, r3, #6
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	623b      	str	r3, [r7, #32]
 8001bc4:	627a      	str	r2, [r7, #36]	; 0x24
 8001bc6:	6a3b      	ldr	r3, [r7, #32]
 8001bc8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001bcc:	2100      	movs	r1, #0
 8001bce:	4b47      	ldr	r3, [pc, #284]	; (8001cec <HAL_RCC_GetSysClockFreq+0x188>)
 8001bd0:	fb03 f201 	mul.w	r2, r3, r1
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	fb00 f303 	mul.w	r3, r0, r3
 8001bda:	4413      	add	r3, r2
 8001bdc:	4a43      	ldr	r2, [pc, #268]	; (8001cec <HAL_RCC_GetSysClockFreq+0x188>)
 8001bde:	fba0 1202 	umull	r1, r2, r0, r2
 8001be2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001be4:	460a      	mov	r2, r1
 8001be6:	62ba      	str	r2, [r7, #40]	; 0x28
 8001be8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bea:	4413      	add	r3, r2
 8001bec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001bee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	61bb      	str	r3, [r7, #24]
 8001bf4:	61fa      	str	r2, [r7, #28]
 8001bf6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bfa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001bfe:	f7fe fb47 	bl	8000290 <__aeabi_uldivmod>
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	4613      	mov	r3, r2
 8001c08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c0a:	e053      	b.n	8001cb4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c0c:	4b35      	ldr	r3, [pc, #212]	; (8001ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	099b      	lsrs	r3, r3, #6
 8001c12:	2200      	movs	r2, #0
 8001c14:	613b      	str	r3, [r7, #16]
 8001c16:	617a      	str	r2, [r7, #20]
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001c1e:	f04f 0b00 	mov.w	fp, #0
 8001c22:	4652      	mov	r2, sl
 8001c24:	465b      	mov	r3, fp
 8001c26:	f04f 0000 	mov.w	r0, #0
 8001c2a:	f04f 0100 	mov.w	r1, #0
 8001c2e:	0159      	lsls	r1, r3, #5
 8001c30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c34:	0150      	lsls	r0, r2, #5
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	ebb2 080a 	subs.w	r8, r2, sl
 8001c3e:	eb63 090b 	sbc.w	r9, r3, fp
 8001c42:	f04f 0200 	mov.w	r2, #0
 8001c46:	f04f 0300 	mov.w	r3, #0
 8001c4a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001c4e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001c52:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001c56:	ebb2 0408 	subs.w	r4, r2, r8
 8001c5a:	eb63 0509 	sbc.w	r5, r3, r9
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	f04f 0300 	mov.w	r3, #0
 8001c66:	00eb      	lsls	r3, r5, #3
 8001c68:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c6c:	00e2      	lsls	r2, r4, #3
 8001c6e:	4614      	mov	r4, r2
 8001c70:	461d      	mov	r5, r3
 8001c72:	eb14 030a 	adds.w	r3, r4, sl
 8001c76:	603b      	str	r3, [r7, #0]
 8001c78:	eb45 030b 	adc.w	r3, r5, fp
 8001c7c:	607b      	str	r3, [r7, #4]
 8001c7e:	f04f 0200 	mov.w	r2, #0
 8001c82:	f04f 0300 	mov.w	r3, #0
 8001c86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c8a:	4629      	mov	r1, r5
 8001c8c:	028b      	lsls	r3, r1, #10
 8001c8e:	4621      	mov	r1, r4
 8001c90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c94:	4621      	mov	r1, r4
 8001c96:	028a      	lsls	r2, r1, #10
 8001c98:	4610      	mov	r0, r2
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	60fa      	str	r2, [r7, #12]
 8001ca4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ca8:	f7fe faf2 	bl	8000290 <__aeabi_uldivmod>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001cb4:	4b0b      	ldr	r3, [pc, #44]	; (8001ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	0c1b      	lsrs	r3, r3, #16
 8001cba:	f003 0303 	and.w	r3, r3, #3
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001cc4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ccc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001cce:	e002      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001cd0:	4b05      	ldr	r3, [pc, #20]	; (8001ce8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001cd2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001cd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3740      	adds	r7, #64	; 0x40
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	00f42400 	.word	0x00f42400
 8001cec:	017d7840 	.word	0x017d7840

08001cf0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cf4:	4b03      	ldr	r3, [pc, #12]	; (8001d04 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	20000000 	.word	0x20000000

08001d08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d0c:	f7ff fff0 	bl	8001cf0 <HAL_RCC_GetHCLKFreq>
 8001d10:	4602      	mov	r2, r0
 8001d12:	4b05      	ldr	r3, [pc, #20]	; (8001d28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	0a9b      	lsrs	r3, r3, #10
 8001d18:	f003 0307 	and.w	r3, r3, #7
 8001d1c:	4903      	ldr	r1, [pc, #12]	; (8001d2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d1e:	5ccb      	ldrb	r3, [r1, r3]
 8001d20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	08007cd0 	.word	0x08007cd0

08001d30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d34:	f7ff ffdc 	bl	8001cf0 <HAL_RCC_GetHCLKFreq>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	4b05      	ldr	r3, [pc, #20]	; (8001d50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	0b5b      	lsrs	r3, r3, #13
 8001d40:	f003 0307 	and.w	r3, r3, #7
 8001d44:	4903      	ldr	r1, [pc, #12]	; (8001d54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d46:	5ccb      	ldrb	r3, [r1, r3]
 8001d48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	40023800 	.word	0x40023800
 8001d54:	08007cd0 	.word	0x08007cd0

08001d58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d101      	bne.n	8001d6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e041      	b.n	8001dee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d106      	bne.n	8001d84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f7fe feac 	bl	8000adc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2202      	movs	r2, #2
 8001d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	3304      	adds	r3, #4
 8001d94:	4619      	mov	r1, r3
 8001d96:	4610      	mov	r0, r2
 8001d98:	f000 fac0 	bl	800231c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2201      	movs	r2, #1
 8001da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2201      	movs	r2, #1
 8001db0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2201      	movs	r2, #1
 8001db8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2201      	movs	r2, #1
 8001de0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2201      	movs	r2, #1
 8001de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b082      	sub	sp, #8
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d101      	bne.n	8001e08 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e041      	b.n	8001e8c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d106      	bne.n	8001e22 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2200      	movs	r2, #0
 8001e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f000 f839 	bl	8001e94 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2202      	movs	r2, #2
 8001e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	3304      	adds	r3, #4
 8001e32:	4619      	mov	r1, r3
 8001e34:	4610      	mov	r0, r2
 8001e36:	f000 fa71 	bl	800231c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2201      	movs	r2, #1
 8001e46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2201      	movs	r2, #1
 8001e56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2201      	movs	r2, #1
 8001e66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2201      	movs	r2, #1
 8001e76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2201      	movs	r2, #1
 8001e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e8a:	2300      	movs	r3, #0
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001e9c:	bf00      	nop
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d109      	bne.n	8001ecc <HAL_TIM_PWM_Start+0x24>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	bf14      	ite	ne
 8001ec4:	2301      	movne	r3, #1
 8001ec6:	2300      	moveq	r3, #0
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	e022      	b.n	8001f12 <HAL_TIM_PWM_Start+0x6a>
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	2b04      	cmp	r3, #4
 8001ed0:	d109      	bne.n	8001ee6 <HAL_TIM_PWM_Start+0x3e>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	bf14      	ite	ne
 8001ede:	2301      	movne	r3, #1
 8001ee0:	2300      	moveq	r3, #0
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	e015      	b.n	8001f12 <HAL_TIM_PWM_Start+0x6a>
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	2b08      	cmp	r3, #8
 8001eea:	d109      	bne.n	8001f00 <HAL_TIM_PWM_Start+0x58>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	bf14      	ite	ne
 8001ef8:	2301      	movne	r3, #1
 8001efa:	2300      	moveq	r3, #0
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	e008      	b.n	8001f12 <HAL_TIM_PWM_Start+0x6a>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	bf14      	ite	ne
 8001f0c:	2301      	movne	r3, #1
 8001f0e:	2300      	moveq	r3, #0
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e068      	b.n	8001fec <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d104      	bne.n	8001f2a <HAL_TIM_PWM_Start+0x82>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2202      	movs	r2, #2
 8001f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f28:	e013      	b.n	8001f52 <HAL_TIM_PWM_Start+0xaa>
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	2b04      	cmp	r3, #4
 8001f2e:	d104      	bne.n	8001f3a <HAL_TIM_PWM_Start+0x92>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2202      	movs	r2, #2
 8001f34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f38:	e00b      	b.n	8001f52 <HAL_TIM_PWM_Start+0xaa>
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	2b08      	cmp	r3, #8
 8001f3e:	d104      	bne.n	8001f4a <HAL_TIM_PWM_Start+0xa2>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2202      	movs	r2, #2
 8001f44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f48:	e003      	b.n	8001f52 <HAL_TIM_PWM_Start+0xaa>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2202      	movs	r2, #2
 8001f4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2201      	movs	r2, #1
 8001f58:	6839      	ldr	r1, [r7, #0]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f000 fc84 	bl	8002868 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a23      	ldr	r2, [pc, #140]	; (8001ff4 <HAL_TIM_PWM_Start+0x14c>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d107      	bne.n	8001f7a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f78:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a1d      	ldr	r2, [pc, #116]	; (8001ff4 <HAL_TIM_PWM_Start+0x14c>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d018      	beq.n	8001fb6 <HAL_TIM_PWM_Start+0x10e>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f8c:	d013      	beq.n	8001fb6 <HAL_TIM_PWM_Start+0x10e>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a19      	ldr	r2, [pc, #100]	; (8001ff8 <HAL_TIM_PWM_Start+0x150>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d00e      	beq.n	8001fb6 <HAL_TIM_PWM_Start+0x10e>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a17      	ldr	r2, [pc, #92]	; (8001ffc <HAL_TIM_PWM_Start+0x154>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d009      	beq.n	8001fb6 <HAL_TIM_PWM_Start+0x10e>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a16      	ldr	r2, [pc, #88]	; (8002000 <HAL_TIM_PWM_Start+0x158>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d004      	beq.n	8001fb6 <HAL_TIM_PWM_Start+0x10e>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a14      	ldr	r2, [pc, #80]	; (8002004 <HAL_TIM_PWM_Start+0x15c>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d111      	bne.n	8001fda <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f003 0307 	and.w	r3, r3, #7
 8001fc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2b06      	cmp	r3, #6
 8001fc6:	d010      	beq.n	8001fea <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f042 0201 	orr.w	r2, r2, #1
 8001fd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fd8:	e007      	b.n	8001fea <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f042 0201 	orr.w	r2, r2, #1
 8001fe8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fea:	2300      	movs	r3, #0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40010000 	.word	0x40010000
 8001ff8:	40000400 	.word	0x40000400
 8001ffc:	40000800 	.word	0x40000800
 8002000:	40000c00 	.word	0x40000c00
 8002004:	40014000 	.word	0x40014000

08002008 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b086      	sub	sp, #24
 800200c:	af00      	add	r7, sp, #0
 800200e:	60f8      	str	r0, [r7, #12]
 8002010:	60b9      	str	r1, [r7, #8]
 8002012:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002014:	2300      	movs	r3, #0
 8002016:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800201e:	2b01      	cmp	r3, #1
 8002020:	d101      	bne.n	8002026 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002022:	2302      	movs	r3, #2
 8002024:	e0ae      	b.n	8002184 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2201      	movs	r2, #1
 800202a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2b0c      	cmp	r3, #12
 8002032:	f200 809f 	bhi.w	8002174 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002036:	a201      	add	r2, pc, #4	; (adr r2, 800203c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800203c:	08002071 	.word	0x08002071
 8002040:	08002175 	.word	0x08002175
 8002044:	08002175 	.word	0x08002175
 8002048:	08002175 	.word	0x08002175
 800204c:	080020b1 	.word	0x080020b1
 8002050:	08002175 	.word	0x08002175
 8002054:	08002175 	.word	0x08002175
 8002058:	08002175 	.word	0x08002175
 800205c:	080020f3 	.word	0x080020f3
 8002060:	08002175 	.word	0x08002175
 8002064:	08002175 	.word	0x08002175
 8002068:	08002175 	.word	0x08002175
 800206c:	08002133 	.word	0x08002133
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68b9      	ldr	r1, [r7, #8]
 8002076:	4618      	mov	r0, r3
 8002078:	f000 f9d0 	bl	800241c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	699a      	ldr	r2, [r3, #24]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f042 0208 	orr.w	r2, r2, #8
 800208a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	699a      	ldr	r2, [r3, #24]
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f022 0204 	bic.w	r2, r2, #4
 800209a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6999      	ldr	r1, [r3, #24]
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	691a      	ldr	r2, [r3, #16]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	430a      	orrs	r2, r1
 80020ac:	619a      	str	r2, [r3, #24]
      break;
 80020ae:	e064      	b.n	800217a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	68b9      	ldr	r1, [r7, #8]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f000 fa16 	bl	80024e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	699a      	ldr	r2, [r3, #24]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	699a      	ldr	r2, [r3, #24]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	6999      	ldr	r1, [r3, #24]
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	021a      	lsls	r2, r3, #8
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	430a      	orrs	r2, r1
 80020ee:	619a      	str	r2, [r3, #24]
      break;
 80020f0:	e043      	b.n	800217a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	68b9      	ldr	r1, [r7, #8]
 80020f8:	4618      	mov	r0, r3
 80020fa:	f000 fa61 	bl	80025c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	69da      	ldr	r2, [r3, #28]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f042 0208 	orr.w	r2, r2, #8
 800210c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	69da      	ldr	r2, [r3, #28]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f022 0204 	bic.w	r2, r2, #4
 800211c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	69d9      	ldr	r1, [r3, #28]
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	691a      	ldr	r2, [r3, #16]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	430a      	orrs	r2, r1
 800212e:	61da      	str	r2, [r3, #28]
      break;
 8002130:	e023      	b.n	800217a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	68b9      	ldr	r1, [r7, #8]
 8002138:	4618      	mov	r0, r3
 800213a:	f000 faab 	bl	8002694 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	69da      	ldr	r2, [r3, #28]
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800214c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	69da      	ldr	r2, [r3, #28]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800215c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	69d9      	ldr	r1, [r3, #28]
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	691b      	ldr	r3, [r3, #16]
 8002168:	021a      	lsls	r2, r3, #8
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	430a      	orrs	r2, r1
 8002170:	61da      	str	r2, [r3, #28]
      break;
 8002172:	e002      	b.n	800217a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	75fb      	strb	r3, [r7, #23]
      break;
 8002178:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2200      	movs	r2, #0
 800217e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002182:	7dfb      	ldrb	r3, [r7, #23]
}
 8002184:	4618      	mov	r0, r3
 8002186:	3718      	adds	r7, #24
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002196:	2300      	movs	r3, #0
 8002198:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d101      	bne.n	80021a8 <HAL_TIM_ConfigClockSource+0x1c>
 80021a4:	2302      	movs	r3, #2
 80021a6:	e0b4      	b.n	8002312 <HAL_TIM_ConfigClockSource+0x186>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2201      	movs	r2, #1
 80021ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2202      	movs	r2, #2
 80021b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80021c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80021ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	68ba      	ldr	r2, [r7, #8]
 80021d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021e0:	d03e      	beq.n	8002260 <HAL_TIM_ConfigClockSource+0xd4>
 80021e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021e6:	f200 8087 	bhi.w	80022f8 <HAL_TIM_ConfigClockSource+0x16c>
 80021ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021ee:	f000 8086 	beq.w	80022fe <HAL_TIM_ConfigClockSource+0x172>
 80021f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021f6:	d87f      	bhi.n	80022f8 <HAL_TIM_ConfigClockSource+0x16c>
 80021f8:	2b70      	cmp	r3, #112	; 0x70
 80021fa:	d01a      	beq.n	8002232 <HAL_TIM_ConfigClockSource+0xa6>
 80021fc:	2b70      	cmp	r3, #112	; 0x70
 80021fe:	d87b      	bhi.n	80022f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002200:	2b60      	cmp	r3, #96	; 0x60
 8002202:	d050      	beq.n	80022a6 <HAL_TIM_ConfigClockSource+0x11a>
 8002204:	2b60      	cmp	r3, #96	; 0x60
 8002206:	d877      	bhi.n	80022f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002208:	2b50      	cmp	r3, #80	; 0x50
 800220a:	d03c      	beq.n	8002286 <HAL_TIM_ConfigClockSource+0xfa>
 800220c:	2b50      	cmp	r3, #80	; 0x50
 800220e:	d873      	bhi.n	80022f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002210:	2b40      	cmp	r3, #64	; 0x40
 8002212:	d058      	beq.n	80022c6 <HAL_TIM_ConfigClockSource+0x13a>
 8002214:	2b40      	cmp	r3, #64	; 0x40
 8002216:	d86f      	bhi.n	80022f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002218:	2b30      	cmp	r3, #48	; 0x30
 800221a:	d064      	beq.n	80022e6 <HAL_TIM_ConfigClockSource+0x15a>
 800221c:	2b30      	cmp	r3, #48	; 0x30
 800221e:	d86b      	bhi.n	80022f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002220:	2b20      	cmp	r3, #32
 8002222:	d060      	beq.n	80022e6 <HAL_TIM_ConfigClockSource+0x15a>
 8002224:	2b20      	cmp	r3, #32
 8002226:	d867      	bhi.n	80022f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002228:	2b00      	cmp	r3, #0
 800222a:	d05c      	beq.n	80022e6 <HAL_TIM_ConfigClockSource+0x15a>
 800222c:	2b10      	cmp	r3, #16
 800222e:	d05a      	beq.n	80022e6 <HAL_TIM_ConfigClockSource+0x15a>
 8002230:	e062      	b.n	80022f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6818      	ldr	r0, [r3, #0]
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	6899      	ldr	r1, [r3, #8]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685a      	ldr	r2, [r3, #4]
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	f000 faf1 	bl	8002828 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002254:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	68ba      	ldr	r2, [r7, #8]
 800225c:	609a      	str	r2, [r3, #8]
      break;
 800225e:	e04f      	b.n	8002300 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6818      	ldr	r0, [r3, #0]
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	6899      	ldr	r1, [r3, #8]
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685a      	ldr	r2, [r3, #4]
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	f000 fada 	bl	8002828 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002282:	609a      	str	r2, [r3, #8]
      break;
 8002284:	e03c      	b.n	8002300 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6818      	ldr	r0, [r3, #0]
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	6859      	ldr	r1, [r3, #4]
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	461a      	mov	r2, r3
 8002294:	f000 fa4e 	bl	8002734 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2150      	movs	r1, #80	; 0x50
 800229e:	4618      	mov	r0, r3
 80022a0:	f000 faa7 	bl	80027f2 <TIM_ITRx_SetConfig>
      break;
 80022a4:	e02c      	b.n	8002300 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6818      	ldr	r0, [r3, #0]
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	6859      	ldr	r1, [r3, #4]
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	461a      	mov	r2, r3
 80022b4:	f000 fa6d 	bl	8002792 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2160      	movs	r1, #96	; 0x60
 80022be:	4618      	mov	r0, r3
 80022c0:	f000 fa97 	bl	80027f2 <TIM_ITRx_SetConfig>
      break;
 80022c4:	e01c      	b.n	8002300 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6818      	ldr	r0, [r3, #0]
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	6859      	ldr	r1, [r3, #4]
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	461a      	mov	r2, r3
 80022d4:	f000 fa2e 	bl	8002734 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2140      	movs	r1, #64	; 0x40
 80022de:	4618      	mov	r0, r3
 80022e0:	f000 fa87 	bl	80027f2 <TIM_ITRx_SetConfig>
      break;
 80022e4:	e00c      	b.n	8002300 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4619      	mov	r1, r3
 80022f0:	4610      	mov	r0, r2
 80022f2:	f000 fa7e 	bl	80027f2 <TIM_ITRx_SetConfig>
      break;
 80022f6:	e003      	b.n	8002300 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	73fb      	strb	r3, [r7, #15]
      break;
 80022fc:	e000      	b.n	8002300 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80022fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002310:	7bfb      	ldrb	r3, [r7, #15]
}
 8002312:	4618      	mov	r0, r3
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
	...

0800231c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800231c:	b480      	push	{r7}
 800231e:	b085      	sub	sp, #20
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4a34      	ldr	r2, [pc, #208]	; (8002400 <TIM_Base_SetConfig+0xe4>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d00f      	beq.n	8002354 <TIM_Base_SetConfig+0x38>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800233a:	d00b      	beq.n	8002354 <TIM_Base_SetConfig+0x38>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a31      	ldr	r2, [pc, #196]	; (8002404 <TIM_Base_SetConfig+0xe8>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d007      	beq.n	8002354 <TIM_Base_SetConfig+0x38>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a30      	ldr	r2, [pc, #192]	; (8002408 <TIM_Base_SetConfig+0xec>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d003      	beq.n	8002354 <TIM_Base_SetConfig+0x38>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a2f      	ldr	r2, [pc, #188]	; (800240c <TIM_Base_SetConfig+0xf0>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d108      	bne.n	8002366 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800235a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	68fa      	ldr	r2, [r7, #12]
 8002362:	4313      	orrs	r3, r2
 8002364:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a25      	ldr	r2, [pc, #148]	; (8002400 <TIM_Base_SetConfig+0xe4>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d01b      	beq.n	80023a6 <TIM_Base_SetConfig+0x8a>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002374:	d017      	beq.n	80023a6 <TIM_Base_SetConfig+0x8a>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a22      	ldr	r2, [pc, #136]	; (8002404 <TIM_Base_SetConfig+0xe8>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d013      	beq.n	80023a6 <TIM_Base_SetConfig+0x8a>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a21      	ldr	r2, [pc, #132]	; (8002408 <TIM_Base_SetConfig+0xec>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d00f      	beq.n	80023a6 <TIM_Base_SetConfig+0x8a>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a20      	ldr	r2, [pc, #128]	; (800240c <TIM_Base_SetConfig+0xf0>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d00b      	beq.n	80023a6 <TIM_Base_SetConfig+0x8a>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a1f      	ldr	r2, [pc, #124]	; (8002410 <TIM_Base_SetConfig+0xf4>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d007      	beq.n	80023a6 <TIM_Base_SetConfig+0x8a>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a1e      	ldr	r2, [pc, #120]	; (8002414 <TIM_Base_SetConfig+0xf8>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d003      	beq.n	80023a6 <TIM_Base_SetConfig+0x8a>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a1d      	ldr	r2, [pc, #116]	; (8002418 <TIM_Base_SetConfig+0xfc>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d108      	bne.n	80023b8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	68fa      	ldr	r2, [r7, #12]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	695b      	ldr	r3, [r3, #20]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a08      	ldr	r2, [pc, #32]	; (8002400 <TIM_Base_SetConfig+0xe4>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d103      	bne.n	80023ec <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	691a      	ldr	r2, [r3, #16]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2201      	movs	r2, #1
 80023f0:	615a      	str	r2, [r3, #20]
}
 80023f2:	bf00      	nop
 80023f4:	3714      	adds	r7, #20
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	40010000 	.word	0x40010000
 8002404:	40000400 	.word	0x40000400
 8002408:	40000800 	.word	0x40000800
 800240c:	40000c00 	.word	0x40000c00
 8002410:	40014000 	.word	0x40014000
 8002414:	40014400 	.word	0x40014400
 8002418:	40014800 	.word	0x40014800

0800241c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800241c:	b480      	push	{r7}
 800241e:	b087      	sub	sp, #28
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a1b      	ldr	r3, [r3, #32]
 800242a:	f023 0201 	bic.w	r2, r3, #1
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a1b      	ldr	r3, [r3, #32]
 8002436:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800244a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f023 0303 	bic.w	r3, r3, #3
 8002452:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	68fa      	ldr	r2, [r7, #12]
 800245a:	4313      	orrs	r3, r2
 800245c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	f023 0302 	bic.w	r3, r3, #2
 8002464:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	697a      	ldr	r2, [r7, #20]
 800246c:	4313      	orrs	r3, r2
 800246e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	4a1c      	ldr	r2, [pc, #112]	; (80024e4 <TIM_OC1_SetConfig+0xc8>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d10c      	bne.n	8002492 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	f023 0308 	bic.w	r3, r3, #8
 800247e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	697a      	ldr	r2, [r7, #20]
 8002486:	4313      	orrs	r3, r2
 8002488:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	f023 0304 	bic.w	r3, r3, #4
 8002490:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a13      	ldr	r2, [pc, #76]	; (80024e4 <TIM_OC1_SetConfig+0xc8>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d111      	bne.n	80024be <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80024a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	695b      	ldr	r3, [r3, #20]
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	693a      	ldr	r2, [r7, #16]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685a      	ldr	r2, [r3, #4]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	697a      	ldr	r2, [r7, #20]
 80024d6:	621a      	str	r2, [r3, #32]
}
 80024d8:	bf00      	nop
 80024da:	371c      	adds	r7, #28
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	40010000 	.word	0x40010000

080024e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b087      	sub	sp, #28
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a1b      	ldr	r3, [r3, #32]
 80024f6:	f023 0210 	bic.w	r2, r3, #16
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6a1b      	ldr	r3, [r3, #32]
 8002502:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800251e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	021b      	lsls	r3, r3, #8
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	4313      	orrs	r3, r2
 800252a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	f023 0320 	bic.w	r3, r3, #32
 8002532:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	011b      	lsls	r3, r3, #4
 800253a:	697a      	ldr	r2, [r7, #20]
 800253c:	4313      	orrs	r3, r2
 800253e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a1e      	ldr	r2, [pc, #120]	; (80025bc <TIM_OC2_SetConfig+0xd4>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d10d      	bne.n	8002564 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800254e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	011b      	lsls	r3, r3, #4
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	4313      	orrs	r3, r2
 800255a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002562:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4a15      	ldr	r2, [pc, #84]	; (80025bc <TIM_OC2_SetConfig+0xd4>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d113      	bne.n	8002594 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002572:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800257a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	695b      	ldr	r3, [r3, #20]
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	4313      	orrs	r3, r2
 8002586:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	699b      	ldr	r3, [r3, #24]
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	68fa      	ldr	r2, [r7, #12]
 800259e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685a      	ldr	r2, [r3, #4]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	697a      	ldr	r2, [r7, #20]
 80025ac:	621a      	str	r2, [r3, #32]
}
 80025ae:	bf00      	nop
 80025b0:	371c      	adds	r7, #28
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	40010000 	.word	0x40010000

080025c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b087      	sub	sp, #28
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a1b      	ldr	r3, [r3, #32]
 80025ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	69db      	ldr	r3, [r3, #28]
 80025e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f023 0303 	bic.w	r3, r3, #3
 80025f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	68fa      	ldr	r2, [r7, #12]
 80025fe:	4313      	orrs	r3, r2
 8002600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	021b      	lsls	r3, r3, #8
 8002610:	697a      	ldr	r2, [r7, #20]
 8002612:	4313      	orrs	r3, r2
 8002614:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a1d      	ldr	r2, [pc, #116]	; (8002690 <TIM_OC3_SetConfig+0xd0>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d10d      	bne.n	800263a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002624:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	021b      	lsls	r3, r3, #8
 800262c:	697a      	ldr	r2, [r7, #20]
 800262e:	4313      	orrs	r3, r2
 8002630:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002638:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a14      	ldr	r2, [pc, #80]	; (8002690 <TIM_OC3_SetConfig+0xd0>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d113      	bne.n	800266a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002648:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002650:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	011b      	lsls	r3, r3, #4
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	4313      	orrs	r3, r2
 800265c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	011b      	lsls	r3, r3, #4
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	4313      	orrs	r3, r2
 8002668:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	68fa      	ldr	r2, [r7, #12]
 8002674:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685a      	ldr	r2, [r3, #4]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	697a      	ldr	r2, [r7, #20]
 8002682:	621a      	str	r2, [r3, #32]
}
 8002684:	bf00      	nop
 8002686:	371c      	adds	r7, #28
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	40010000 	.word	0x40010000

08002694 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002694:	b480      	push	{r7}
 8002696:	b087      	sub	sp, #28
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a1b      	ldr	r3, [r3, #32]
 80026a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	69db      	ldr	r3, [r3, #28]
 80026ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80026c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	021b      	lsls	r3, r3, #8
 80026d2:	68fa      	ldr	r2, [r7, #12]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80026de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	031b      	lsls	r3, r3, #12
 80026e6:	693a      	ldr	r2, [r7, #16]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4a10      	ldr	r2, [pc, #64]	; (8002730 <TIM_OC4_SetConfig+0x9c>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d109      	bne.n	8002708 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80026fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	695b      	ldr	r3, [r3, #20]
 8002700:	019b      	lsls	r3, r3, #6
 8002702:	697a      	ldr	r2, [r7, #20]
 8002704:	4313      	orrs	r3, r2
 8002706:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	697a      	ldr	r2, [r7, #20]
 800270c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	68fa      	ldr	r2, [r7, #12]
 8002712:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685a      	ldr	r2, [r3, #4]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	621a      	str	r2, [r3, #32]
}
 8002722:	bf00      	nop
 8002724:	371c      	adds	r7, #28
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	40010000 	.word	0x40010000

08002734 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002734:	b480      	push	{r7}
 8002736:	b087      	sub	sp, #28
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6a1b      	ldr	r3, [r3, #32]
 8002744:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6a1b      	ldr	r3, [r3, #32]
 800274a:	f023 0201 	bic.w	r2, r3, #1
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	699b      	ldr	r3, [r3, #24]
 8002756:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800275e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	011b      	lsls	r3, r3, #4
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	4313      	orrs	r3, r2
 8002768:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	f023 030a 	bic.w	r3, r3, #10
 8002770:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002772:	697a      	ldr	r2, [r7, #20]
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	4313      	orrs	r3, r2
 8002778:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	693a      	ldr	r2, [r7, #16]
 800277e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	697a      	ldr	r2, [r7, #20]
 8002784:	621a      	str	r2, [r3, #32]
}
 8002786:	bf00      	nop
 8002788:	371c      	adds	r7, #28
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr

08002792 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002792:	b480      	push	{r7}
 8002794:	b087      	sub	sp, #28
 8002796:	af00      	add	r7, sp, #0
 8002798:	60f8      	str	r0, [r7, #12]
 800279a:	60b9      	str	r1, [r7, #8]
 800279c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	f023 0210 	bic.w	r2, r3, #16
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6a1b      	ldr	r3, [r3, #32]
 80027b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80027bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	031b      	lsls	r3, r3, #12
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80027ce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	011b      	lsls	r3, r3, #4
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	697a      	ldr	r2, [r7, #20]
 80027de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	621a      	str	r2, [r3, #32]
}
 80027e6:	bf00      	nop
 80027e8:	371c      	adds	r7, #28
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80027f2:	b480      	push	{r7}
 80027f4:	b085      	sub	sp, #20
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
 80027fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002808:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800280a:	683a      	ldr	r2, [r7, #0]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4313      	orrs	r3, r2
 8002810:	f043 0307 	orr.w	r3, r3, #7
 8002814:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	609a      	str	r2, [r3, #8]
}
 800281c:	bf00      	nop
 800281e:	3714      	adds	r7, #20
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002828:	b480      	push	{r7}
 800282a:	b087      	sub	sp, #28
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
 8002834:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002842:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	021a      	lsls	r2, r3, #8
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	431a      	orrs	r2, r3
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	4313      	orrs	r3, r2
 8002850:	697a      	ldr	r2, [r7, #20]
 8002852:	4313      	orrs	r3, r2
 8002854:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	609a      	str	r2, [r3, #8]
}
 800285c:	bf00      	nop
 800285e:	371c      	adds	r7, #28
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002868:	b480      	push	{r7}
 800286a:	b087      	sub	sp, #28
 800286c:	af00      	add	r7, sp, #0
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	f003 031f 	and.w	r3, r3, #31
 800287a:	2201      	movs	r2, #1
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6a1a      	ldr	r2, [r3, #32]
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	43db      	mvns	r3, r3
 800288a:	401a      	ands	r2, r3
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6a1a      	ldr	r2, [r3, #32]
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	f003 031f 	and.w	r3, r3, #31
 800289a:	6879      	ldr	r1, [r7, #4]
 800289c:	fa01 f303 	lsl.w	r3, r1, r3
 80028a0:	431a      	orrs	r2, r3
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	621a      	str	r2, [r3, #32]
}
 80028a6:	bf00      	nop
 80028a8:	371c      	adds	r7, #28
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
	...

080028b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b085      	sub	sp, #20
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d101      	bne.n	80028cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028c8:	2302      	movs	r3, #2
 80028ca:	e050      	b.n	800296e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2201      	movs	r2, #1
 80028d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2202      	movs	r2, #2
 80028d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	68fa      	ldr	r2, [r7, #12]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a1c      	ldr	r2, [pc, #112]	; (800297c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d018      	beq.n	8002942 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002918:	d013      	beq.n	8002942 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a18      	ldr	r2, [pc, #96]	; (8002980 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d00e      	beq.n	8002942 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a16      	ldr	r2, [pc, #88]	; (8002984 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d009      	beq.n	8002942 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a15      	ldr	r2, [pc, #84]	; (8002988 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d004      	beq.n	8002942 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a13      	ldr	r2, [pc, #76]	; (800298c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d10c      	bne.n	800295c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002948:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	68ba      	ldr	r2, [r7, #8]
 8002950:	4313      	orrs	r3, r2
 8002952:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	68ba      	ldr	r2, [r7, #8]
 800295a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	40010000 	.word	0x40010000
 8002980:	40000400 	.word	0x40000400
 8002984:	40000800 	.word	0x40000800
 8002988:	40000c00 	.word	0x40000c00
 800298c:	40014000 	.word	0x40014000

08002990 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e03f      	b.n	8002a22 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d106      	bne.n	80029bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f7fe f8ec 	bl	8000b94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2224      	movs	r2, #36	; 0x24
 80029c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	68da      	ldr	r2, [r3, #12]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80029d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 fcdf 	bl	8003398 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	691a      	ldr	r2, [r3, #16]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80029e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	695a      	ldr	r2, [r3, #20]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80029f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	68da      	ldr	r2, [r3, #12]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2220      	movs	r2, #32
 8002a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2220      	movs	r2, #32
 8002a1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3708      	adds	r7, #8
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b084      	sub	sp, #16
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	60f8      	str	r0, [r7, #12]
 8002a32:	60b9      	str	r1, [r7, #8]
 8002a34:	4613      	mov	r3, r2
 8002a36:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	2b20      	cmp	r3, #32
 8002a42:	d11d      	bne.n	8002a80 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d002      	beq.n	8002a50 <HAL_UART_Receive_IT+0x26>
 8002a4a:	88fb      	ldrh	r3, [r7, #6]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e016      	b.n	8002a82 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d101      	bne.n	8002a62 <HAL_UART_Receive_IT+0x38>
 8002a5e:	2302      	movs	r3, #2
 8002a60:	e00f      	b.n	8002a82 <HAL_UART_Receive_IT+0x58>
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2201      	movs	r2, #1
 8002a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002a70:	88fb      	ldrh	r3, [r7, #6]
 8002a72:	461a      	mov	r2, r3
 8002a74:	68b9      	ldr	r1, [r7, #8]
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f000 fab6 	bl	8002fe8 <UART_Start_Receive_IT>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	e000      	b.n	8002a82 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002a80:	2302      	movs	r3, #2
  }
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
	...

08002a8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b0ba      	sub	sp, #232	; 0xe8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ac2:	f003 030f 	and.w	r3, r3, #15
 8002ac6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002aca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10f      	bne.n	8002af2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ad6:	f003 0320 	and.w	r3, r3, #32
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d009      	beq.n	8002af2 <HAL_UART_IRQHandler+0x66>
 8002ade:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ae2:	f003 0320 	and.w	r3, r3, #32
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d003      	beq.n	8002af2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f000 fb99 	bl	8003222 <UART_Receive_IT>
      return;
 8002af0:	e256      	b.n	8002fa0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002af2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f000 80de 	beq.w	8002cb8 <HAL_UART_IRQHandler+0x22c>
 8002afc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b00:	f003 0301 	and.w	r3, r3, #1
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d106      	bne.n	8002b16 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002b08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b0c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	f000 80d1 	beq.w	8002cb8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002b16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b1a:	f003 0301 	and.w	r3, r3, #1
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00b      	beq.n	8002b3a <HAL_UART_IRQHandler+0xae>
 8002b22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d005      	beq.n	8002b3a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	f043 0201 	orr.w	r2, r3, #1
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b3e:	f003 0304 	and.w	r3, r3, #4
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d00b      	beq.n	8002b5e <HAL_UART_IRQHandler+0xd2>
 8002b46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d005      	beq.n	8002b5e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b56:	f043 0202 	orr.w	r2, r3, #2
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d00b      	beq.n	8002b82 <HAL_UART_IRQHandler+0xf6>
 8002b6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d005      	beq.n	8002b82 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7a:	f043 0204 	orr.w	r2, r3, #4
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002b82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b86:	f003 0308 	and.w	r3, r3, #8
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d011      	beq.n	8002bb2 <HAL_UART_IRQHandler+0x126>
 8002b8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b92:	f003 0320 	and.w	r3, r3, #32
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d105      	bne.n	8002ba6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002b9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d005      	beq.n	8002bb2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002baa:	f043 0208 	orr.w	r2, r3, #8
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	f000 81ed 	beq.w	8002f96 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002bbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bc0:	f003 0320 	and.w	r3, r3, #32
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d008      	beq.n	8002bda <HAL_UART_IRQHandler+0x14e>
 8002bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bcc:	f003 0320 	and.w	r3, r3, #32
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d002      	beq.n	8002bda <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 fb24 	bl	8003222 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	695b      	ldr	r3, [r3, #20]
 8002be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002be4:	2b40      	cmp	r3, #64	; 0x40
 8002be6:	bf0c      	ite	eq
 8002be8:	2301      	moveq	r3, #1
 8002bea:	2300      	movne	r3, #0
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	f003 0308 	and.w	r3, r3, #8
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d103      	bne.n	8002c06 <HAL_UART_IRQHandler+0x17a>
 8002bfe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d04f      	beq.n	8002ca6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 fa2c 	bl	8003064 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	695b      	ldr	r3, [r3, #20]
 8002c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c16:	2b40      	cmp	r3, #64	; 0x40
 8002c18:	d141      	bne.n	8002c9e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	3314      	adds	r3, #20
 8002c20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c24:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c28:	e853 3f00 	ldrex	r3, [r3]
 8002c2c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002c30:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002c34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	3314      	adds	r3, #20
 8002c42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002c46:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002c4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002c52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002c56:	e841 2300 	strex	r3, r2, [r1]
 8002c5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002c5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1d9      	bne.n	8002c1a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d013      	beq.n	8002c96 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c72:	4a7d      	ldr	r2, [pc, #500]	; (8002e68 <HAL_UART_IRQHandler+0x3dc>)
 8002c74:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fe fa6d 	bl	800115a <HAL_DMA_Abort_IT>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d016      	beq.n	8002cb4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c90:	4610      	mov	r0, r2
 8002c92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c94:	e00e      	b.n	8002cb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f000 f990 	bl	8002fbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c9c:	e00a      	b.n	8002cb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f000 f98c 	bl	8002fbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ca4:	e006      	b.n	8002cb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f000 f988 	bl	8002fbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002cb2:	e170      	b.n	8002f96 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cb4:	bf00      	nop
    return;
 8002cb6:	e16e      	b.n	8002f96 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	f040 814a 	bne.w	8002f56 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002cc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cc6:	f003 0310 	and.w	r3, r3, #16
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	f000 8143 	beq.w	8002f56 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002cd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cd4:	f003 0310 	and.w	r3, r3, #16
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	f000 813c 	beq.w	8002f56 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002cde:	2300      	movs	r3, #0
 8002ce0:	60bb      	str	r3, [r7, #8]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	60bb      	str	r3, [r7, #8]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	60bb      	str	r3, [r7, #8]
 8002cf2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	695b      	ldr	r3, [r3, #20]
 8002cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cfe:	2b40      	cmp	r3, #64	; 0x40
 8002d00:	f040 80b4 	bne.w	8002e6c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002d10:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f000 8140 	beq.w	8002f9a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002d1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002d22:	429a      	cmp	r2, r3
 8002d24:	f080 8139 	bcs.w	8002f9a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002d2e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d34:	69db      	ldr	r3, [r3, #28]
 8002d36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d3a:	f000 8088 	beq.w	8002e4e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	330c      	adds	r3, #12
 8002d44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d48:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002d4c:	e853 3f00 	ldrex	r3, [r3]
 8002d50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002d54:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002d58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d5c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	330c      	adds	r3, #12
 8002d66:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002d6a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002d6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d72:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002d76:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002d7a:	e841 2300 	strex	r3, r2, [r1]
 8002d7e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002d82:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1d9      	bne.n	8002d3e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	3314      	adds	r3, #20
 8002d90:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d94:	e853 3f00 	ldrex	r3, [r3]
 8002d98:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002d9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d9c:	f023 0301 	bic.w	r3, r3, #1
 8002da0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	3314      	adds	r3, #20
 8002daa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002dae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002db2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002db4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002db6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002dba:	e841 2300 	strex	r3, r2, [r1]
 8002dbe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002dc0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1e1      	bne.n	8002d8a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	3314      	adds	r3, #20
 8002dcc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002dd0:	e853 3f00 	ldrex	r3, [r3]
 8002dd4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002dd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ddc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	3314      	adds	r3, #20
 8002de6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002dea:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002dec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002df0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002df2:	e841 2300 	strex	r3, r2, [r1]
 8002df6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002df8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d1e3      	bne.n	8002dc6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2220      	movs	r2, #32
 8002e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	330c      	adds	r3, #12
 8002e12:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e16:	e853 3f00 	ldrex	r3, [r3]
 8002e1a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002e1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e1e:	f023 0310 	bic.w	r3, r3, #16
 8002e22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	330c      	adds	r3, #12
 8002e2c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002e30:	65ba      	str	r2, [r7, #88]	; 0x58
 8002e32:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e34:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002e36:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002e38:	e841 2300 	strex	r3, r2, [r1]
 8002e3c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002e3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d1e3      	bne.n	8002e0c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fe f916 	bl	800107a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 f8b6 	bl	8002fd0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002e64:	e099      	b.n	8002f9a <HAL_UART_IRQHandler+0x50e>
 8002e66:	bf00      	nop
 8002e68:	0800312b 	.word	0x0800312b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	f000 808b 	beq.w	8002f9e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002e88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f000 8086 	beq.w	8002f9e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	330c      	adds	r3, #12
 8002e98:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e9c:	e853 3f00 	ldrex	r3, [r3]
 8002ea0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ea4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002ea8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	330c      	adds	r3, #12
 8002eb2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002eb6:	647a      	str	r2, [r7, #68]	; 0x44
 8002eb8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002ebc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ebe:	e841 2300 	strex	r3, r2, [r1]
 8002ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002ec4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1e3      	bne.n	8002e92 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	3314      	adds	r3, #20
 8002ed0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed4:	e853 3f00 	ldrex	r3, [r3]
 8002ed8:	623b      	str	r3, [r7, #32]
   return(result);
 8002eda:	6a3b      	ldr	r3, [r7, #32]
 8002edc:	f023 0301 	bic.w	r3, r3, #1
 8002ee0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	3314      	adds	r3, #20
 8002eea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002eee:	633a      	str	r2, [r7, #48]	; 0x30
 8002ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ef2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002ef4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ef6:	e841 2300 	strex	r3, r2, [r1]
 8002efa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d1e3      	bne.n	8002eca <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2220      	movs	r2, #32
 8002f06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	330c      	adds	r3, #12
 8002f16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	e853 3f00 	ldrex	r3, [r3]
 8002f1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f023 0310 	bic.w	r3, r3, #16
 8002f26:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	330c      	adds	r3, #12
 8002f30:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002f34:	61fa      	str	r2, [r7, #28]
 8002f36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f38:	69b9      	ldr	r1, [r7, #24]
 8002f3a:	69fa      	ldr	r2, [r7, #28]
 8002f3c:	e841 2300 	strex	r3, r2, [r1]
 8002f40:	617b      	str	r3, [r7, #20]
   return(result);
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d1e3      	bne.n	8002f10 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002f48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 f83e 	bl	8002fd0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002f54:	e023      	b.n	8002f9e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d009      	beq.n	8002f76 <HAL_UART_IRQHandler+0x4ea>
 8002f62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d003      	beq.n	8002f76 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f000 f8ef 	bl	8003152 <UART_Transmit_IT>
    return;
 8002f74:	e014      	b.n	8002fa0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00e      	beq.n	8002fa0 <HAL_UART_IRQHandler+0x514>
 8002f82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d008      	beq.n	8002fa0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 f92f 	bl	80031f2 <UART_EndTransmit_IT>
    return;
 8002f94:	e004      	b.n	8002fa0 <HAL_UART_IRQHandler+0x514>
    return;
 8002f96:	bf00      	nop
 8002f98:	e002      	b.n	8002fa0 <HAL_UART_IRQHandler+0x514>
      return;
 8002f9a:	bf00      	nop
 8002f9c:	e000      	b.n	8002fa0 <HAL_UART_IRQHandler+0x514>
      return;
 8002f9e:	bf00      	nop
  }
}
 8002fa0:	37e8      	adds	r7, #232	; 0xe8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop

08002fa8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002fc4:	bf00      	nop
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	460b      	mov	r3, r1
 8002fda:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002fdc:	bf00      	nop
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b085      	sub	sp, #20
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	68ba      	ldr	r2, [r7, #8]
 8002ffa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	88fa      	ldrh	r2, [r7, #6]
 8003000:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	88fa      	ldrh	r2, [r7, #6]
 8003006:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2200      	movs	r2, #0
 800300c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2222      	movs	r2, #34	; 0x22
 8003012:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2200      	movs	r2, #0
 800301a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	691b      	ldr	r3, [r3, #16]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d007      	beq.n	8003036 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68da      	ldr	r2, [r3, #12]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003034:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	695a      	ldr	r2, [r3, #20]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f042 0201 	orr.w	r2, r2, #1
 8003044:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68da      	ldr	r2, [r3, #12]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f042 0220 	orr.w	r2, r2, #32
 8003054:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3714      	adds	r7, #20
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003064:	b480      	push	{r7}
 8003066:	b095      	sub	sp, #84	; 0x54
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	330c      	adds	r3, #12
 8003072:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003074:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003076:	e853 3f00 	ldrex	r3, [r3]
 800307a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800307c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800307e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003082:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	330c      	adds	r3, #12
 800308a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800308c:	643a      	str	r2, [r7, #64]	; 0x40
 800308e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003090:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003092:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003094:	e841 2300 	strex	r3, r2, [r1]
 8003098:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800309a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1e5      	bne.n	800306c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	3314      	adds	r3, #20
 80030a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a8:	6a3b      	ldr	r3, [r7, #32]
 80030aa:	e853 3f00 	ldrex	r3, [r3]
 80030ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	f023 0301 	bic.w	r3, r3, #1
 80030b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	3314      	adds	r3, #20
 80030be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80030c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80030c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030c8:	e841 2300 	strex	r3, r2, [r1]
 80030cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80030ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d1e5      	bne.n	80030a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d119      	bne.n	8003110 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	330c      	adds	r3, #12
 80030e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	e853 3f00 	ldrex	r3, [r3]
 80030ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	f023 0310 	bic.w	r3, r3, #16
 80030f2:	647b      	str	r3, [r7, #68]	; 0x44
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	330c      	adds	r3, #12
 80030fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80030fc:	61ba      	str	r2, [r7, #24]
 80030fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003100:	6979      	ldr	r1, [r7, #20]
 8003102:	69ba      	ldr	r2, [r7, #24]
 8003104:	e841 2300 	strex	r3, r2, [r1]
 8003108:	613b      	str	r3, [r7, #16]
   return(result);
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1e5      	bne.n	80030dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2220      	movs	r2, #32
 8003114:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800311e:	bf00      	nop
 8003120:	3754      	adds	r7, #84	; 0x54
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr

0800312a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b084      	sub	sp, #16
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003136:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2200      	movs	r2, #0
 800313c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2200      	movs	r2, #0
 8003142:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003144:	68f8      	ldr	r0, [r7, #12]
 8003146:	f7ff ff39 	bl	8002fbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800314a:	bf00      	nop
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003152:	b480      	push	{r7}
 8003154:	b085      	sub	sp, #20
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b21      	cmp	r3, #33	; 0x21
 8003164:	d13e      	bne.n	80031e4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800316e:	d114      	bne.n	800319a <UART_Transmit_IT+0x48>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d110      	bne.n	800319a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6a1b      	ldr	r3, [r3, #32]
 800317c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	881b      	ldrh	r3, [r3, #0]
 8003182:	461a      	mov	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800318c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a1b      	ldr	r3, [r3, #32]
 8003192:	1c9a      	adds	r2, r3, #2
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	621a      	str	r2, [r3, #32]
 8003198:	e008      	b.n	80031ac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	1c59      	adds	r1, r3, #1
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	6211      	str	r1, [r2, #32]
 80031a4:	781a      	ldrb	r2, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	3b01      	subs	r3, #1
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	4619      	mov	r1, r3
 80031ba:	84d1      	strh	r1, [r2, #38]	; 0x26
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d10f      	bne.n	80031e0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	68da      	ldr	r2, [r3, #12]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031ce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68da      	ldr	r2, [r3, #12]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031de:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80031e0:	2300      	movs	r3, #0
 80031e2:	e000      	b.n	80031e6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80031e4:	2302      	movs	r3, #2
  }
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3714      	adds	r7, #20
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr

080031f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b082      	sub	sp, #8
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68da      	ldr	r2, [r3, #12]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003208:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2220      	movs	r2, #32
 800320e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f7ff fec8 	bl	8002fa8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b08c      	sub	sp, #48	; 0x30
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b22      	cmp	r3, #34	; 0x22
 8003234:	f040 80ab 	bne.w	800338e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003240:	d117      	bne.n	8003272 <UART_Receive_IT+0x50>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d113      	bne.n	8003272 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800324a:	2300      	movs	r3, #0
 800324c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003252:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	b29b      	uxth	r3, r3
 800325c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003260:	b29a      	uxth	r2, r3
 8003262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003264:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326a:	1c9a      	adds	r2, r3, #2
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	629a      	str	r2, [r3, #40]	; 0x28
 8003270:	e026      	b.n	80032c0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003276:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003278:	2300      	movs	r3, #0
 800327a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003284:	d007      	beq.n	8003296 <UART_Receive_IT+0x74>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d10a      	bne.n	80032a4 <UART_Receive_IT+0x82>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	691b      	ldr	r3, [r3, #16]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d106      	bne.n	80032a4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	b2da      	uxtb	r2, r3
 800329e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032a0:	701a      	strb	r2, [r3, #0]
 80032a2:	e008      	b.n	80032b6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032b0:	b2da      	uxtb	r2, r3
 80032b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032b4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ba:	1c5a      	adds	r2, r3, #1
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	3b01      	subs	r3, #1
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	687a      	ldr	r2, [r7, #4]
 80032cc:	4619      	mov	r1, r3
 80032ce:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d15a      	bne.n	800338a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	68da      	ldr	r2, [r3, #12]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f022 0220 	bic.w	r2, r2, #32
 80032e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	68da      	ldr	r2, [r3, #12]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80032f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	695a      	ldr	r2, [r3, #20]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 0201 	bic.w	r2, r2, #1
 8003302:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2220      	movs	r2, #32
 8003308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003310:	2b01      	cmp	r3, #1
 8003312:	d135      	bne.n	8003380 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	330c      	adds	r3, #12
 8003320:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	e853 3f00 	ldrex	r3, [r3]
 8003328:	613b      	str	r3, [r7, #16]
   return(result);
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	f023 0310 	bic.w	r3, r3, #16
 8003330:	627b      	str	r3, [r7, #36]	; 0x24
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	330c      	adds	r3, #12
 8003338:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800333a:	623a      	str	r2, [r7, #32]
 800333c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800333e:	69f9      	ldr	r1, [r7, #28]
 8003340:	6a3a      	ldr	r2, [r7, #32]
 8003342:	e841 2300 	strex	r3, r2, [r1]
 8003346:	61bb      	str	r3, [r7, #24]
   return(result);
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1e5      	bne.n	800331a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0310 	and.w	r3, r3, #16
 8003358:	2b10      	cmp	r3, #16
 800335a:	d10a      	bne.n	8003372 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800335c:	2300      	movs	r3, #0
 800335e:	60fb      	str	r3, [r7, #12]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	60fb      	str	r3, [r7, #12]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	60fb      	str	r3, [r7, #12]
 8003370:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003376:	4619      	mov	r1, r3
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f7ff fe29 	bl	8002fd0 <HAL_UARTEx_RxEventCallback>
 800337e:	e002      	b.n	8003386 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f7fd fa93 	bl	80008ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003386:	2300      	movs	r3, #0
 8003388:	e002      	b.n	8003390 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800338a:	2300      	movs	r3, #0
 800338c:	e000      	b.n	8003390 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800338e:	2302      	movs	r3, #2
  }
}
 8003390:	4618      	mov	r0, r3
 8003392:	3730      	adds	r7, #48	; 0x30
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003398:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800339c:	b0c0      	sub	sp, #256	; 0x100
 800339e:	af00      	add	r7, sp, #0
 80033a0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	691b      	ldr	r3, [r3, #16]
 80033ac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80033b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033b4:	68d9      	ldr	r1, [r3, #12]
 80033b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	ea40 0301 	orr.w	r3, r0, r1
 80033c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80033c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033c6:	689a      	ldr	r2, [r3, #8]
 80033c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	431a      	orrs	r2, r3
 80033d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	431a      	orrs	r2, r3
 80033d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033dc:	69db      	ldr	r3, [r3, #28]
 80033de:	4313      	orrs	r3, r2
 80033e0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80033e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80033f0:	f021 010c 	bic.w	r1, r1, #12
 80033f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80033fe:	430b      	orrs	r3, r1
 8003400:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003402:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	695b      	ldr	r3, [r3, #20]
 800340a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800340e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003412:	6999      	ldr	r1, [r3, #24]
 8003414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	ea40 0301 	orr.w	r3, r0, r1
 800341e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	4b8f      	ldr	r3, [pc, #572]	; (8003664 <UART_SetConfig+0x2cc>)
 8003428:	429a      	cmp	r2, r3
 800342a:	d005      	beq.n	8003438 <UART_SetConfig+0xa0>
 800342c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	4b8d      	ldr	r3, [pc, #564]	; (8003668 <UART_SetConfig+0x2d0>)
 8003434:	429a      	cmp	r2, r3
 8003436:	d104      	bne.n	8003442 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003438:	f7fe fc7a 	bl	8001d30 <HAL_RCC_GetPCLK2Freq>
 800343c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003440:	e003      	b.n	800344a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003442:	f7fe fc61 	bl	8001d08 <HAL_RCC_GetPCLK1Freq>
 8003446:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800344a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800344e:	69db      	ldr	r3, [r3, #28]
 8003450:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003454:	f040 810c 	bne.w	8003670 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003458:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800345c:	2200      	movs	r2, #0
 800345e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003462:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003466:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800346a:	4622      	mov	r2, r4
 800346c:	462b      	mov	r3, r5
 800346e:	1891      	adds	r1, r2, r2
 8003470:	65b9      	str	r1, [r7, #88]	; 0x58
 8003472:	415b      	adcs	r3, r3
 8003474:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003476:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800347a:	4621      	mov	r1, r4
 800347c:	eb12 0801 	adds.w	r8, r2, r1
 8003480:	4629      	mov	r1, r5
 8003482:	eb43 0901 	adc.w	r9, r3, r1
 8003486:	f04f 0200 	mov.w	r2, #0
 800348a:	f04f 0300 	mov.w	r3, #0
 800348e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003492:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003496:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800349a:	4690      	mov	r8, r2
 800349c:	4699      	mov	r9, r3
 800349e:	4623      	mov	r3, r4
 80034a0:	eb18 0303 	adds.w	r3, r8, r3
 80034a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80034a8:	462b      	mov	r3, r5
 80034aa:	eb49 0303 	adc.w	r3, r9, r3
 80034ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80034b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80034be:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80034c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80034c6:	460b      	mov	r3, r1
 80034c8:	18db      	adds	r3, r3, r3
 80034ca:	653b      	str	r3, [r7, #80]	; 0x50
 80034cc:	4613      	mov	r3, r2
 80034ce:	eb42 0303 	adc.w	r3, r2, r3
 80034d2:	657b      	str	r3, [r7, #84]	; 0x54
 80034d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80034d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80034dc:	f7fc fed8 	bl	8000290 <__aeabi_uldivmod>
 80034e0:	4602      	mov	r2, r0
 80034e2:	460b      	mov	r3, r1
 80034e4:	4b61      	ldr	r3, [pc, #388]	; (800366c <UART_SetConfig+0x2d4>)
 80034e6:	fba3 2302 	umull	r2, r3, r3, r2
 80034ea:	095b      	lsrs	r3, r3, #5
 80034ec:	011c      	lsls	r4, r3, #4
 80034ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034f2:	2200      	movs	r2, #0
 80034f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80034f8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80034fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003500:	4642      	mov	r2, r8
 8003502:	464b      	mov	r3, r9
 8003504:	1891      	adds	r1, r2, r2
 8003506:	64b9      	str	r1, [r7, #72]	; 0x48
 8003508:	415b      	adcs	r3, r3
 800350a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800350c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003510:	4641      	mov	r1, r8
 8003512:	eb12 0a01 	adds.w	sl, r2, r1
 8003516:	4649      	mov	r1, r9
 8003518:	eb43 0b01 	adc.w	fp, r3, r1
 800351c:	f04f 0200 	mov.w	r2, #0
 8003520:	f04f 0300 	mov.w	r3, #0
 8003524:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003528:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800352c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003530:	4692      	mov	sl, r2
 8003532:	469b      	mov	fp, r3
 8003534:	4643      	mov	r3, r8
 8003536:	eb1a 0303 	adds.w	r3, sl, r3
 800353a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800353e:	464b      	mov	r3, r9
 8003540:	eb4b 0303 	adc.w	r3, fp, r3
 8003544:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003554:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003558:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800355c:	460b      	mov	r3, r1
 800355e:	18db      	adds	r3, r3, r3
 8003560:	643b      	str	r3, [r7, #64]	; 0x40
 8003562:	4613      	mov	r3, r2
 8003564:	eb42 0303 	adc.w	r3, r2, r3
 8003568:	647b      	str	r3, [r7, #68]	; 0x44
 800356a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800356e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003572:	f7fc fe8d 	bl	8000290 <__aeabi_uldivmod>
 8003576:	4602      	mov	r2, r0
 8003578:	460b      	mov	r3, r1
 800357a:	4611      	mov	r1, r2
 800357c:	4b3b      	ldr	r3, [pc, #236]	; (800366c <UART_SetConfig+0x2d4>)
 800357e:	fba3 2301 	umull	r2, r3, r3, r1
 8003582:	095b      	lsrs	r3, r3, #5
 8003584:	2264      	movs	r2, #100	; 0x64
 8003586:	fb02 f303 	mul.w	r3, r2, r3
 800358a:	1acb      	subs	r3, r1, r3
 800358c:	00db      	lsls	r3, r3, #3
 800358e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003592:	4b36      	ldr	r3, [pc, #216]	; (800366c <UART_SetConfig+0x2d4>)
 8003594:	fba3 2302 	umull	r2, r3, r3, r2
 8003598:	095b      	lsrs	r3, r3, #5
 800359a:	005b      	lsls	r3, r3, #1
 800359c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80035a0:	441c      	add	r4, r3
 80035a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80035a6:	2200      	movs	r2, #0
 80035a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80035ac:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80035b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80035b4:	4642      	mov	r2, r8
 80035b6:	464b      	mov	r3, r9
 80035b8:	1891      	adds	r1, r2, r2
 80035ba:	63b9      	str	r1, [r7, #56]	; 0x38
 80035bc:	415b      	adcs	r3, r3
 80035be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80035c4:	4641      	mov	r1, r8
 80035c6:	1851      	adds	r1, r2, r1
 80035c8:	6339      	str	r1, [r7, #48]	; 0x30
 80035ca:	4649      	mov	r1, r9
 80035cc:	414b      	adcs	r3, r1
 80035ce:	637b      	str	r3, [r7, #52]	; 0x34
 80035d0:	f04f 0200 	mov.w	r2, #0
 80035d4:	f04f 0300 	mov.w	r3, #0
 80035d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80035dc:	4659      	mov	r1, fp
 80035de:	00cb      	lsls	r3, r1, #3
 80035e0:	4651      	mov	r1, sl
 80035e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035e6:	4651      	mov	r1, sl
 80035e8:	00ca      	lsls	r2, r1, #3
 80035ea:	4610      	mov	r0, r2
 80035ec:	4619      	mov	r1, r3
 80035ee:	4603      	mov	r3, r0
 80035f0:	4642      	mov	r2, r8
 80035f2:	189b      	adds	r3, r3, r2
 80035f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80035f8:	464b      	mov	r3, r9
 80035fa:	460a      	mov	r2, r1
 80035fc:	eb42 0303 	adc.w	r3, r2, r3
 8003600:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003610:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003614:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003618:	460b      	mov	r3, r1
 800361a:	18db      	adds	r3, r3, r3
 800361c:	62bb      	str	r3, [r7, #40]	; 0x28
 800361e:	4613      	mov	r3, r2
 8003620:	eb42 0303 	adc.w	r3, r2, r3
 8003624:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003626:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800362a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800362e:	f7fc fe2f 	bl	8000290 <__aeabi_uldivmod>
 8003632:	4602      	mov	r2, r0
 8003634:	460b      	mov	r3, r1
 8003636:	4b0d      	ldr	r3, [pc, #52]	; (800366c <UART_SetConfig+0x2d4>)
 8003638:	fba3 1302 	umull	r1, r3, r3, r2
 800363c:	095b      	lsrs	r3, r3, #5
 800363e:	2164      	movs	r1, #100	; 0x64
 8003640:	fb01 f303 	mul.w	r3, r1, r3
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	00db      	lsls	r3, r3, #3
 8003648:	3332      	adds	r3, #50	; 0x32
 800364a:	4a08      	ldr	r2, [pc, #32]	; (800366c <UART_SetConfig+0x2d4>)
 800364c:	fba2 2303 	umull	r2, r3, r2, r3
 8003650:	095b      	lsrs	r3, r3, #5
 8003652:	f003 0207 	and.w	r2, r3, #7
 8003656:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4422      	add	r2, r4
 800365e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003660:	e105      	b.n	800386e <UART_SetConfig+0x4d6>
 8003662:	bf00      	nop
 8003664:	40011000 	.word	0x40011000
 8003668:	40011400 	.word	0x40011400
 800366c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003670:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003674:	2200      	movs	r2, #0
 8003676:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800367a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800367e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003682:	4642      	mov	r2, r8
 8003684:	464b      	mov	r3, r9
 8003686:	1891      	adds	r1, r2, r2
 8003688:	6239      	str	r1, [r7, #32]
 800368a:	415b      	adcs	r3, r3
 800368c:	627b      	str	r3, [r7, #36]	; 0x24
 800368e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003692:	4641      	mov	r1, r8
 8003694:	1854      	adds	r4, r2, r1
 8003696:	4649      	mov	r1, r9
 8003698:	eb43 0501 	adc.w	r5, r3, r1
 800369c:	f04f 0200 	mov.w	r2, #0
 80036a0:	f04f 0300 	mov.w	r3, #0
 80036a4:	00eb      	lsls	r3, r5, #3
 80036a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036aa:	00e2      	lsls	r2, r4, #3
 80036ac:	4614      	mov	r4, r2
 80036ae:	461d      	mov	r5, r3
 80036b0:	4643      	mov	r3, r8
 80036b2:	18e3      	adds	r3, r4, r3
 80036b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80036b8:	464b      	mov	r3, r9
 80036ba:	eb45 0303 	adc.w	r3, r5, r3
 80036be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80036c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80036ce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80036d2:	f04f 0200 	mov.w	r2, #0
 80036d6:	f04f 0300 	mov.w	r3, #0
 80036da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80036de:	4629      	mov	r1, r5
 80036e0:	008b      	lsls	r3, r1, #2
 80036e2:	4621      	mov	r1, r4
 80036e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036e8:	4621      	mov	r1, r4
 80036ea:	008a      	lsls	r2, r1, #2
 80036ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80036f0:	f7fc fdce 	bl	8000290 <__aeabi_uldivmod>
 80036f4:	4602      	mov	r2, r0
 80036f6:	460b      	mov	r3, r1
 80036f8:	4b60      	ldr	r3, [pc, #384]	; (800387c <UART_SetConfig+0x4e4>)
 80036fa:	fba3 2302 	umull	r2, r3, r3, r2
 80036fe:	095b      	lsrs	r3, r3, #5
 8003700:	011c      	lsls	r4, r3, #4
 8003702:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003706:	2200      	movs	r2, #0
 8003708:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800370c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003710:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003714:	4642      	mov	r2, r8
 8003716:	464b      	mov	r3, r9
 8003718:	1891      	adds	r1, r2, r2
 800371a:	61b9      	str	r1, [r7, #24]
 800371c:	415b      	adcs	r3, r3
 800371e:	61fb      	str	r3, [r7, #28]
 8003720:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003724:	4641      	mov	r1, r8
 8003726:	1851      	adds	r1, r2, r1
 8003728:	6139      	str	r1, [r7, #16]
 800372a:	4649      	mov	r1, r9
 800372c:	414b      	adcs	r3, r1
 800372e:	617b      	str	r3, [r7, #20]
 8003730:	f04f 0200 	mov.w	r2, #0
 8003734:	f04f 0300 	mov.w	r3, #0
 8003738:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800373c:	4659      	mov	r1, fp
 800373e:	00cb      	lsls	r3, r1, #3
 8003740:	4651      	mov	r1, sl
 8003742:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003746:	4651      	mov	r1, sl
 8003748:	00ca      	lsls	r2, r1, #3
 800374a:	4610      	mov	r0, r2
 800374c:	4619      	mov	r1, r3
 800374e:	4603      	mov	r3, r0
 8003750:	4642      	mov	r2, r8
 8003752:	189b      	adds	r3, r3, r2
 8003754:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003758:	464b      	mov	r3, r9
 800375a:	460a      	mov	r2, r1
 800375c:	eb42 0303 	adc.w	r3, r2, r3
 8003760:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	67bb      	str	r3, [r7, #120]	; 0x78
 800376e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003770:	f04f 0200 	mov.w	r2, #0
 8003774:	f04f 0300 	mov.w	r3, #0
 8003778:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800377c:	4649      	mov	r1, r9
 800377e:	008b      	lsls	r3, r1, #2
 8003780:	4641      	mov	r1, r8
 8003782:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003786:	4641      	mov	r1, r8
 8003788:	008a      	lsls	r2, r1, #2
 800378a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800378e:	f7fc fd7f 	bl	8000290 <__aeabi_uldivmod>
 8003792:	4602      	mov	r2, r0
 8003794:	460b      	mov	r3, r1
 8003796:	4b39      	ldr	r3, [pc, #228]	; (800387c <UART_SetConfig+0x4e4>)
 8003798:	fba3 1302 	umull	r1, r3, r3, r2
 800379c:	095b      	lsrs	r3, r3, #5
 800379e:	2164      	movs	r1, #100	; 0x64
 80037a0:	fb01 f303 	mul.w	r3, r1, r3
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	011b      	lsls	r3, r3, #4
 80037a8:	3332      	adds	r3, #50	; 0x32
 80037aa:	4a34      	ldr	r2, [pc, #208]	; (800387c <UART_SetConfig+0x4e4>)
 80037ac:	fba2 2303 	umull	r2, r3, r2, r3
 80037b0:	095b      	lsrs	r3, r3, #5
 80037b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037b6:	441c      	add	r4, r3
 80037b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037bc:	2200      	movs	r2, #0
 80037be:	673b      	str	r3, [r7, #112]	; 0x70
 80037c0:	677a      	str	r2, [r7, #116]	; 0x74
 80037c2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80037c6:	4642      	mov	r2, r8
 80037c8:	464b      	mov	r3, r9
 80037ca:	1891      	adds	r1, r2, r2
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	415b      	adcs	r3, r3
 80037d0:	60fb      	str	r3, [r7, #12]
 80037d2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037d6:	4641      	mov	r1, r8
 80037d8:	1851      	adds	r1, r2, r1
 80037da:	6039      	str	r1, [r7, #0]
 80037dc:	4649      	mov	r1, r9
 80037de:	414b      	adcs	r3, r1
 80037e0:	607b      	str	r3, [r7, #4]
 80037e2:	f04f 0200 	mov.w	r2, #0
 80037e6:	f04f 0300 	mov.w	r3, #0
 80037ea:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80037ee:	4659      	mov	r1, fp
 80037f0:	00cb      	lsls	r3, r1, #3
 80037f2:	4651      	mov	r1, sl
 80037f4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037f8:	4651      	mov	r1, sl
 80037fa:	00ca      	lsls	r2, r1, #3
 80037fc:	4610      	mov	r0, r2
 80037fe:	4619      	mov	r1, r3
 8003800:	4603      	mov	r3, r0
 8003802:	4642      	mov	r2, r8
 8003804:	189b      	adds	r3, r3, r2
 8003806:	66bb      	str	r3, [r7, #104]	; 0x68
 8003808:	464b      	mov	r3, r9
 800380a:	460a      	mov	r2, r1
 800380c:	eb42 0303 	adc.w	r3, r2, r3
 8003810:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	663b      	str	r3, [r7, #96]	; 0x60
 800381c:	667a      	str	r2, [r7, #100]	; 0x64
 800381e:	f04f 0200 	mov.w	r2, #0
 8003822:	f04f 0300 	mov.w	r3, #0
 8003826:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800382a:	4649      	mov	r1, r9
 800382c:	008b      	lsls	r3, r1, #2
 800382e:	4641      	mov	r1, r8
 8003830:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003834:	4641      	mov	r1, r8
 8003836:	008a      	lsls	r2, r1, #2
 8003838:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800383c:	f7fc fd28 	bl	8000290 <__aeabi_uldivmod>
 8003840:	4602      	mov	r2, r0
 8003842:	460b      	mov	r3, r1
 8003844:	4b0d      	ldr	r3, [pc, #52]	; (800387c <UART_SetConfig+0x4e4>)
 8003846:	fba3 1302 	umull	r1, r3, r3, r2
 800384a:	095b      	lsrs	r3, r3, #5
 800384c:	2164      	movs	r1, #100	; 0x64
 800384e:	fb01 f303 	mul.w	r3, r1, r3
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	011b      	lsls	r3, r3, #4
 8003856:	3332      	adds	r3, #50	; 0x32
 8003858:	4a08      	ldr	r2, [pc, #32]	; (800387c <UART_SetConfig+0x4e4>)
 800385a:	fba2 2303 	umull	r2, r3, r2, r3
 800385e:	095b      	lsrs	r3, r3, #5
 8003860:	f003 020f 	and.w	r2, r3, #15
 8003864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4422      	add	r2, r4
 800386c:	609a      	str	r2, [r3, #8]
}
 800386e:	bf00      	nop
 8003870:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003874:	46bd      	mov	sp, r7
 8003876:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800387a:	bf00      	nop
 800387c:	51eb851f 	.word	0x51eb851f

08003880 <__NVIC_SetPriority>:
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	4603      	mov	r3, r0
 8003888:	6039      	str	r1, [r7, #0]
 800388a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800388c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003890:	2b00      	cmp	r3, #0
 8003892:	db0a      	blt.n	80038aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	b2da      	uxtb	r2, r3
 8003898:	490c      	ldr	r1, [pc, #48]	; (80038cc <__NVIC_SetPriority+0x4c>)
 800389a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389e:	0112      	lsls	r2, r2, #4
 80038a0:	b2d2      	uxtb	r2, r2
 80038a2:	440b      	add	r3, r1
 80038a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80038a8:	e00a      	b.n	80038c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	b2da      	uxtb	r2, r3
 80038ae:	4908      	ldr	r1, [pc, #32]	; (80038d0 <__NVIC_SetPriority+0x50>)
 80038b0:	79fb      	ldrb	r3, [r7, #7]
 80038b2:	f003 030f 	and.w	r3, r3, #15
 80038b6:	3b04      	subs	r3, #4
 80038b8:	0112      	lsls	r2, r2, #4
 80038ba:	b2d2      	uxtb	r2, r2
 80038bc:	440b      	add	r3, r1
 80038be:	761a      	strb	r2, [r3, #24]
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr
 80038cc:	e000e100 	.word	0xe000e100
 80038d0:	e000ed00 	.word	0xe000ed00

080038d4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80038d8:	2100      	movs	r1, #0
 80038da:	f06f 0004 	mvn.w	r0, #4
 80038de:	f7ff ffcf 	bl	8003880 <__NVIC_SetPriority>
#endif
}
 80038e2:	bf00      	nop
 80038e4:	bd80      	pop	{r7, pc}
	...

080038e8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80038ee:	f3ef 8305 	mrs	r3, IPSR
 80038f2:	603b      	str	r3, [r7, #0]
  return(result);
 80038f4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d003      	beq.n	8003902 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80038fa:	f06f 0305 	mvn.w	r3, #5
 80038fe:	607b      	str	r3, [r7, #4]
 8003900:	e00c      	b.n	800391c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003902:	4b0a      	ldr	r3, [pc, #40]	; (800392c <osKernelInitialize+0x44>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d105      	bne.n	8003916 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800390a:	4b08      	ldr	r3, [pc, #32]	; (800392c <osKernelInitialize+0x44>)
 800390c:	2201      	movs	r2, #1
 800390e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003910:	2300      	movs	r3, #0
 8003912:	607b      	str	r3, [r7, #4]
 8003914:	e002      	b.n	800391c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003916:	f04f 33ff 	mov.w	r3, #4294967295
 800391a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800391c:	687b      	ldr	r3, [r7, #4]
}
 800391e:	4618      	mov	r0, r3
 8003920:	370c      	adds	r7, #12
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	2000013c 	.word	0x2000013c

08003930 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003936:	f3ef 8305 	mrs	r3, IPSR
 800393a:	603b      	str	r3, [r7, #0]
  return(result);
 800393c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800393e:	2b00      	cmp	r3, #0
 8003940:	d003      	beq.n	800394a <osKernelStart+0x1a>
    stat = osErrorISR;
 8003942:	f06f 0305 	mvn.w	r3, #5
 8003946:	607b      	str	r3, [r7, #4]
 8003948:	e010      	b.n	800396c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800394a:	4b0b      	ldr	r3, [pc, #44]	; (8003978 <osKernelStart+0x48>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2b01      	cmp	r3, #1
 8003950:	d109      	bne.n	8003966 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003952:	f7ff ffbf 	bl	80038d4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003956:	4b08      	ldr	r3, [pc, #32]	; (8003978 <osKernelStart+0x48>)
 8003958:	2202      	movs	r2, #2
 800395a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800395c:	f001 fd38 	bl	80053d0 <vTaskStartScheduler>
      stat = osOK;
 8003960:	2300      	movs	r3, #0
 8003962:	607b      	str	r3, [r7, #4]
 8003964:	e002      	b.n	800396c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003966:	f04f 33ff 	mov.w	r3, #4294967295
 800396a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800396c:	687b      	ldr	r3, [r7, #4]
}
 800396e:	4618      	mov	r0, r3
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	2000013c 	.word	0x2000013c

0800397c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800397c:	b580      	push	{r7, lr}
 800397e:	b08e      	sub	sp, #56	; 0x38
 8003980:	af04      	add	r7, sp, #16
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	60b9      	str	r1, [r7, #8]
 8003986:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003988:	2300      	movs	r3, #0
 800398a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800398c:	f3ef 8305 	mrs	r3, IPSR
 8003990:	617b      	str	r3, [r7, #20]
  return(result);
 8003992:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003994:	2b00      	cmp	r3, #0
 8003996:	d17e      	bne.n	8003a96 <osThreadNew+0x11a>
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d07b      	beq.n	8003a96 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800399e:	2380      	movs	r3, #128	; 0x80
 80039a0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80039a2:	2318      	movs	r3, #24
 80039a4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80039a6:	2300      	movs	r3, #0
 80039a8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80039aa:	f04f 33ff 	mov.w	r3, #4294967295
 80039ae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d045      	beq.n	8003a42 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d002      	beq.n	80039c4 <osThreadNew+0x48>
        name = attr->name;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	699b      	ldr	r3, [r3, #24]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d002      	beq.n	80039d2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	699b      	ldr	r3, [r3, #24]
 80039d0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d008      	beq.n	80039ea <osThreadNew+0x6e>
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	2b38      	cmp	r3, #56	; 0x38
 80039dc:	d805      	bhi.n	80039ea <osThreadNew+0x6e>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d001      	beq.n	80039ee <osThreadNew+0x72>
        return (NULL);
 80039ea:	2300      	movs	r3, #0
 80039ec:	e054      	b.n	8003a98 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	695b      	ldr	r3, [r3, #20]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d003      	beq.n	80039fe <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	089b      	lsrs	r3, r3, #2
 80039fc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d00e      	beq.n	8003a24 <osThreadNew+0xa8>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	2b5b      	cmp	r3, #91	; 0x5b
 8003a0c:	d90a      	bls.n	8003a24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d006      	beq.n	8003a24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d002      	beq.n	8003a24 <osThreadNew+0xa8>
        mem = 1;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	61bb      	str	r3, [r7, #24]
 8003a22:	e010      	b.n	8003a46 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d10c      	bne.n	8003a46 <osThreadNew+0xca>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d108      	bne.n	8003a46 <osThreadNew+0xca>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	691b      	ldr	r3, [r3, #16]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d104      	bne.n	8003a46 <osThreadNew+0xca>
          mem = 0;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	61bb      	str	r3, [r7, #24]
 8003a40:	e001      	b.n	8003a46 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003a42:	2300      	movs	r3, #0
 8003a44:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d110      	bne.n	8003a6e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a54:	9202      	str	r2, [sp, #8]
 8003a56:	9301      	str	r3, [sp, #4]
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	9300      	str	r3, [sp, #0]
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	6a3a      	ldr	r2, [r7, #32]
 8003a60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	f001 fade 	bl	8005024 <xTaskCreateStatic>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	613b      	str	r3, [r7, #16]
 8003a6c:	e013      	b.n	8003a96 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d110      	bne.n	8003a96 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003a74:	6a3b      	ldr	r3, [r7, #32]
 8003a76:	b29a      	uxth	r2, r3
 8003a78:	f107 0310 	add.w	r3, r7, #16
 8003a7c:	9301      	str	r3, [sp, #4]
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	9300      	str	r3, [sp, #0]
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a86:	68f8      	ldr	r0, [r7, #12]
 8003a88:	f001 fb29 	bl	80050de <xTaskCreate>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d001      	beq.n	8003a96 <osThreadNew+0x11a>
            hTask = NULL;
 8003a92:	2300      	movs	r3, #0
 8003a94:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003a96:	693b      	ldr	r3, [r7, #16]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3728      	adds	r7, #40	; 0x28
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003aa8:	f3ef 8305 	mrs	r3, IPSR
 8003aac:	60bb      	str	r3, [r7, #8]
  return(result);
 8003aae:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d003      	beq.n	8003abc <osDelay+0x1c>
    stat = osErrorISR;
 8003ab4:	f06f 0305 	mvn.w	r3, #5
 8003ab8:	60fb      	str	r3, [r7, #12]
 8003aba:	e007      	b.n	8003acc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003abc:	2300      	movs	r3, #0
 8003abe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d002      	beq.n	8003acc <osDelay+0x2c>
      vTaskDelay(ticks);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f001 fc4e 	bl	8005368 <vTaskDelay>
    }
  }

  return (stat);
 8003acc:	68fb      	ldr	r3, [r7, #12]
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3710      	adds	r7, #16
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b088      	sub	sp, #32
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ae2:	f3ef 8305 	mrs	r3, IPSR
 8003ae6:	60bb      	str	r3, [r7, #8]
  return(result);
 8003ae8:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d174      	bne.n	8003bd8 <osMutexNew+0x102>
    if (attr != NULL) {
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d003      	beq.n	8003afc <osMutexNew+0x26>
      type = attr->attr_bits;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	61bb      	str	r3, [r7, #24]
 8003afa:	e001      	b.n	8003b00 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8003afc:	2300      	movs	r3, #0
 8003afe:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d002      	beq.n	8003b10 <osMutexNew+0x3a>
      rmtx = 1U;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	617b      	str	r3, [r7, #20]
 8003b0e:	e001      	b.n	8003b14 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	f003 0308 	and.w	r3, r3, #8
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d15c      	bne.n	8003bd8 <osMutexNew+0x102>
      mem = -1;
 8003b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b22:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d015      	beq.n	8003b56 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d006      	beq.n	8003b40 <osMutexNew+0x6a>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	2b4f      	cmp	r3, #79	; 0x4f
 8003b38:	d902      	bls.n	8003b40 <osMutexNew+0x6a>
          mem = 1;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	613b      	str	r3, [r7, #16]
 8003b3e:	e00c      	b.n	8003b5a <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d108      	bne.n	8003b5a <osMutexNew+0x84>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d104      	bne.n	8003b5a <osMutexNew+0x84>
            mem = 0;
 8003b50:	2300      	movs	r3, #0
 8003b52:	613b      	str	r3, [r7, #16]
 8003b54:	e001      	b.n	8003b5a <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8003b56:	2300      	movs	r3, #0
 8003b58:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d112      	bne.n	8003b86 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d007      	beq.n	8003b76 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	2004      	movs	r0, #4
 8003b6e:	f000 fc48 	bl	8004402 <xQueueCreateMutexStatic>
 8003b72:	61f8      	str	r0, [r7, #28]
 8003b74:	e016      	b.n	8003ba4 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	2001      	movs	r0, #1
 8003b7e:	f000 fc40 	bl	8004402 <xQueueCreateMutexStatic>
 8003b82:	61f8      	str	r0, [r7, #28]
 8003b84:	e00e      	b.n	8003ba4 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d10b      	bne.n	8003ba4 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d004      	beq.n	8003b9c <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8003b92:	2004      	movs	r0, #4
 8003b94:	f000 fc1d 	bl	80043d2 <xQueueCreateMutex>
 8003b98:	61f8      	str	r0, [r7, #28]
 8003b9a:	e003      	b.n	8003ba4 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8003b9c:	2001      	movs	r0, #1
 8003b9e:	f000 fc18 	bl	80043d2 <xQueueCreateMutex>
 8003ba2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00c      	beq.n	8003bc4 <osMutexNew+0xee>
        if (attr != NULL) {
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d003      	beq.n	8003bb8 <osMutexNew+0xe2>
          name = attr->name;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	60fb      	str	r3, [r7, #12]
 8003bb6:	e001      	b.n	8003bbc <osMutexNew+0xe6>
        } else {
          name = NULL;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8003bbc:	68f9      	ldr	r1, [r7, #12]
 8003bbe:	69f8      	ldr	r0, [r7, #28]
 8003bc0:	f001 f9d2 	bl	8004f68 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d006      	beq.n	8003bd8 <osMutexNew+0x102>
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d003      	beq.n	8003bd8 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	f043 0301 	orr.w	r3, r3, #1
 8003bd6:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8003bd8:	69fb      	ldr	r3, [r7, #28]
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3720      	adds	r7, #32
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b086      	sub	sp, #24
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
 8003bea:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f023 0301 	bic.w	r3, r3, #1
 8003bf2:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f003 0301 	and.w	r3, r3, #1
 8003bfa:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c00:	f3ef 8305 	mrs	r3, IPSR
 8003c04:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c06:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d003      	beq.n	8003c14 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8003c0c:	f06f 0305 	mvn.w	r3, #5
 8003c10:	617b      	str	r3, [r7, #20]
 8003c12:	e02c      	b.n	8003c6e <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d103      	bne.n	8003c22 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8003c1a:	f06f 0303 	mvn.w	r3, #3
 8003c1e:	617b      	str	r3, [r7, #20]
 8003c20:	e025      	b.n	8003c6e <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d011      	beq.n	8003c4c <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8003c28:	6839      	ldr	r1, [r7, #0]
 8003c2a:	6938      	ldr	r0, [r7, #16]
 8003c2c:	f000 fc38 	bl	80044a0 <xQueueTakeMutexRecursive>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d01b      	beq.n	8003c6e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d003      	beq.n	8003c44 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8003c3c:	f06f 0301 	mvn.w	r3, #1
 8003c40:	617b      	str	r3, [r7, #20]
 8003c42:	e014      	b.n	8003c6e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8003c44:	f06f 0302 	mvn.w	r3, #2
 8003c48:	617b      	str	r3, [r7, #20]
 8003c4a:	e010      	b.n	8003c6e <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8003c4c:	6839      	ldr	r1, [r7, #0]
 8003c4e:	6938      	ldr	r0, [r7, #16]
 8003c50:	f000 fed6 	bl	8004a00 <xQueueSemaphoreTake>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d009      	beq.n	8003c6e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d003      	beq.n	8003c68 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8003c60:	f06f 0301 	mvn.w	r3, #1
 8003c64:	617b      	str	r3, [r7, #20]
 8003c66:	e002      	b.n	8003c6e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8003c68:	f06f 0302 	mvn.w	r3, #2
 8003c6c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8003c6e:	697b      	ldr	r3, [r7, #20]
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3718      	adds	r7, #24
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b086      	sub	sp, #24
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f023 0301 	bic.w	r3, r3, #1
 8003c86:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f003 0301 	and.w	r3, r3, #1
 8003c8e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8003c90:	2300      	movs	r3, #0
 8003c92:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c94:	f3ef 8305 	mrs	r3, IPSR
 8003c98:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c9a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d003      	beq.n	8003ca8 <osMutexRelease+0x30>
    stat = osErrorISR;
 8003ca0:	f06f 0305 	mvn.w	r3, #5
 8003ca4:	617b      	str	r3, [r7, #20]
 8003ca6:	e01f      	b.n	8003ce8 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d103      	bne.n	8003cb6 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8003cae:	f06f 0303 	mvn.w	r3, #3
 8003cb2:	617b      	str	r3, [r7, #20]
 8003cb4:	e018      	b.n	8003ce8 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d009      	beq.n	8003cd0 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8003cbc:	6938      	ldr	r0, [r7, #16]
 8003cbe:	f000 fbbb 	bl	8004438 <xQueueGiveMutexRecursive>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d00f      	beq.n	8003ce8 <osMutexRelease+0x70>
        stat = osErrorResource;
 8003cc8:	f06f 0302 	mvn.w	r3, #2
 8003ccc:	617b      	str	r3, [r7, #20]
 8003cce:	e00b      	b.n	8003ce8 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	6938      	ldr	r0, [r7, #16]
 8003cd8:	f000 fc18 	bl	800450c <xQueueGenericSend>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d002      	beq.n	8003ce8 <osMutexRelease+0x70>
        stat = osErrorResource;
 8003ce2:	f06f 0302 	mvn.w	r3, #2
 8003ce6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8003ce8:	697b      	ldr	r3, [r7, #20]
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3718      	adds	r7, #24
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}

08003cf2 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8003cf2:	b580      	push	{r7, lr}
 8003cf4:	b08a      	sub	sp, #40	; 0x28
 8003cf6:	af02      	add	r7, sp, #8
 8003cf8:	60f8      	str	r0, [r7, #12]
 8003cfa:	60b9      	str	r1, [r7, #8]
 8003cfc:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d02:	f3ef 8305 	mrs	r3, IPSR
 8003d06:	613b      	str	r3, [r7, #16]
  return(result);
 8003d08:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d15f      	bne.n	8003dce <osMessageQueueNew+0xdc>
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d05c      	beq.n	8003dce <osMessageQueueNew+0xdc>
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d059      	beq.n	8003dce <osMessageQueueNew+0xdc>
    mem = -1;
 8003d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d1e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d029      	beq.n	8003d7a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d012      	beq.n	8003d54 <osMessageQueueNew+0x62>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	2b4f      	cmp	r3, #79	; 0x4f
 8003d34:	d90e      	bls.n	8003d54 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00a      	beq.n	8003d54 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	695a      	ldr	r2, [r3, #20]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	68b9      	ldr	r1, [r7, #8]
 8003d46:	fb01 f303 	mul.w	r3, r1, r3
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d302      	bcc.n	8003d54 <osMessageQueueNew+0x62>
        mem = 1;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	61bb      	str	r3, [r7, #24]
 8003d52:	e014      	b.n	8003d7e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d110      	bne.n	8003d7e <osMessageQueueNew+0x8c>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d10c      	bne.n	8003d7e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d108      	bne.n	8003d7e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	695b      	ldr	r3, [r3, #20]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d104      	bne.n	8003d7e <osMessageQueueNew+0x8c>
          mem = 0;
 8003d74:	2300      	movs	r3, #0
 8003d76:	61bb      	str	r3, [r7, #24]
 8003d78:	e001      	b.n	8003d7e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d10b      	bne.n	8003d9c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	691a      	ldr	r2, [r3, #16]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	9100      	str	r1, [sp, #0]
 8003d90:	68b9      	ldr	r1, [r7, #8]
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f000 fa2e 	bl	80041f4 <xQueueGenericCreateStatic>
 8003d98:	61f8      	str	r0, [r7, #28]
 8003d9a:	e008      	b.n	8003dae <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d105      	bne.n	8003dae <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8003da2:	2200      	movs	r2, #0
 8003da4:	68b9      	ldr	r1, [r7, #8]
 8003da6:	68f8      	ldr	r0, [r7, #12]
 8003da8:	f000 fa9c 	bl	80042e4 <xQueueGenericCreate>
 8003dac:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00c      	beq.n	8003dce <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d003      	beq.n	8003dc2 <osMessageQueueNew+0xd0>
        name = attr->name;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	617b      	str	r3, [r7, #20]
 8003dc0:	e001      	b.n	8003dc6 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8003dc6:	6979      	ldr	r1, [r7, #20]
 8003dc8:	69f8      	ldr	r0, [r7, #28]
 8003dca:	f001 f8cd 	bl	8004f68 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8003dce:	69fb      	ldr	r3, [r7, #28]
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3720      	adds	r7, #32
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b088      	sub	sp, #32
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	603b      	str	r3, [r7, #0]
 8003de4:	4613      	mov	r3, r2
 8003de6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003dec:	2300      	movs	r3, #0
 8003dee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003df0:	f3ef 8305 	mrs	r3, IPSR
 8003df4:	617b      	str	r3, [r7, #20]
  return(result);
 8003df6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d028      	beq.n	8003e4e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d005      	beq.n	8003e0e <osMessageQueuePut+0x36>
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d002      	beq.n	8003e0e <osMessageQueuePut+0x36>
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d003      	beq.n	8003e16 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8003e0e:	f06f 0303 	mvn.w	r3, #3
 8003e12:	61fb      	str	r3, [r7, #28]
 8003e14:	e038      	b.n	8003e88 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8003e16:	2300      	movs	r3, #0
 8003e18:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8003e1a:	f107 0210 	add.w	r2, r7, #16
 8003e1e:	2300      	movs	r3, #0
 8003e20:	68b9      	ldr	r1, [r7, #8]
 8003e22:	69b8      	ldr	r0, [r7, #24]
 8003e24:	f000 fc70 	bl	8004708 <xQueueGenericSendFromISR>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d003      	beq.n	8003e36 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8003e2e:	f06f 0302 	mvn.w	r3, #2
 8003e32:	61fb      	str	r3, [r7, #28]
 8003e34:	e028      	b.n	8003e88 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d025      	beq.n	8003e88 <osMessageQueuePut+0xb0>
 8003e3c:	4b15      	ldr	r3, [pc, #84]	; (8003e94 <osMessageQueuePut+0xbc>)
 8003e3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e42:	601a      	str	r2, [r3, #0]
 8003e44:	f3bf 8f4f 	dsb	sy
 8003e48:	f3bf 8f6f 	isb	sy
 8003e4c:	e01c      	b.n	8003e88 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003e4e:	69bb      	ldr	r3, [r7, #24]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d002      	beq.n	8003e5a <osMessageQueuePut+0x82>
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d103      	bne.n	8003e62 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8003e5a:	f06f 0303 	mvn.w	r3, #3
 8003e5e:	61fb      	str	r3, [r7, #28]
 8003e60:	e012      	b.n	8003e88 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003e62:	2300      	movs	r3, #0
 8003e64:	683a      	ldr	r2, [r7, #0]
 8003e66:	68b9      	ldr	r1, [r7, #8]
 8003e68:	69b8      	ldr	r0, [r7, #24]
 8003e6a:	f000 fb4f 	bl	800450c <xQueueGenericSend>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d009      	beq.n	8003e88 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d003      	beq.n	8003e82 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8003e7a:	f06f 0301 	mvn.w	r3, #1
 8003e7e:	61fb      	str	r3, [r7, #28]
 8003e80:	e002      	b.n	8003e88 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8003e82:	f06f 0302 	mvn.w	r3, #2
 8003e86:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003e88:	69fb      	ldr	r3, [r7, #28]
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3720      	adds	r7, #32
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	e000ed04 	.word	0xe000ed04

08003e98 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b088      	sub	sp, #32
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
 8003ea4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003eae:	f3ef 8305 	mrs	r3, IPSR
 8003eb2:	617b      	str	r3, [r7, #20]
  return(result);
 8003eb4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d028      	beq.n	8003f0c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d005      	beq.n	8003ecc <osMessageQueueGet+0x34>
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d002      	beq.n	8003ecc <osMessageQueueGet+0x34>
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d003      	beq.n	8003ed4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8003ecc:	f06f 0303 	mvn.w	r3, #3
 8003ed0:	61fb      	str	r3, [r7, #28]
 8003ed2:	e037      	b.n	8003f44 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8003ed8:	f107 0310 	add.w	r3, r7, #16
 8003edc:	461a      	mov	r2, r3
 8003ede:	68b9      	ldr	r1, [r7, #8]
 8003ee0:	69b8      	ldr	r0, [r7, #24]
 8003ee2:	f000 fe99 	bl	8004c18 <xQueueReceiveFromISR>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d003      	beq.n	8003ef4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8003eec:	f06f 0302 	mvn.w	r3, #2
 8003ef0:	61fb      	str	r3, [r7, #28]
 8003ef2:	e027      	b.n	8003f44 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d024      	beq.n	8003f44 <osMessageQueueGet+0xac>
 8003efa:	4b15      	ldr	r3, [pc, #84]	; (8003f50 <osMessageQueueGet+0xb8>)
 8003efc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f00:	601a      	str	r2, [r3, #0]
 8003f02:	f3bf 8f4f 	dsb	sy
 8003f06:	f3bf 8f6f 	isb	sy
 8003f0a:	e01b      	b.n	8003f44 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d002      	beq.n	8003f18 <osMessageQueueGet+0x80>
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d103      	bne.n	8003f20 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8003f18:	f06f 0303 	mvn.w	r3, #3
 8003f1c:	61fb      	str	r3, [r7, #28]
 8003f1e:	e011      	b.n	8003f44 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003f20:	683a      	ldr	r2, [r7, #0]
 8003f22:	68b9      	ldr	r1, [r7, #8]
 8003f24:	69b8      	ldr	r0, [r7, #24]
 8003f26:	f000 fc8b 	bl	8004840 <xQueueReceive>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d009      	beq.n	8003f44 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d003      	beq.n	8003f3e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8003f36:	f06f 0301 	mvn.w	r3, #1
 8003f3a:	61fb      	str	r3, [r7, #28]
 8003f3c:	e002      	b.n	8003f44 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8003f3e:	f06f 0302 	mvn.w	r3, #2
 8003f42:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003f44:	69fb      	ldr	r3, [r7, #28]
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3720      	adds	r7, #32
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	e000ed04 	.word	0xe000ed04

08003f54 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003f54:	b480      	push	{r7}
 8003f56:	b085      	sub	sp, #20
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	4a07      	ldr	r2, [pc, #28]	; (8003f80 <vApplicationGetIdleTaskMemory+0x2c>)
 8003f64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	4a06      	ldr	r2, [pc, #24]	; (8003f84 <vApplicationGetIdleTaskMemory+0x30>)
 8003f6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2280      	movs	r2, #128	; 0x80
 8003f70:	601a      	str	r2, [r3, #0]
}
 8003f72:	bf00      	nop
 8003f74:	3714      	adds	r7, #20
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	20000140 	.word	0x20000140
 8003f84:	2000019c 	.word	0x2000019c

08003f88 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003f88:	b480      	push	{r7}
 8003f8a:	b085      	sub	sp, #20
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4a07      	ldr	r2, [pc, #28]	; (8003fb4 <vApplicationGetTimerTaskMemory+0x2c>)
 8003f98:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	4a06      	ldr	r2, [pc, #24]	; (8003fb8 <vApplicationGetTimerTaskMemory+0x30>)
 8003f9e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003fa6:	601a      	str	r2, [r3, #0]
}
 8003fa8:	bf00      	nop
 8003faa:	3714      	adds	r7, #20
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr
 8003fb4:	2000039c 	.word	0x2000039c
 8003fb8:	200003f8 	.word	0x200003f8

08003fbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f103 0208 	add.w	r2, r3, #8
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8003fd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f103 0208 	add.w	r2, r3, #8
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f103 0208 	add.w	r2, r3, #8
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800400a:	bf00      	nop
 800400c:	370c      	adds	r7, #12
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr

08004016 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004016:	b480      	push	{r7}
 8004018:	b085      	sub	sp, #20
 800401a:	af00      	add	r7, sp, #0
 800401c:	6078      	str	r0, [r7, #4]
 800401e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	68fa      	ldr	r2, [r7, #12]
 800402a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	689a      	ldr	r2, [r3, #8]
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	683a      	ldr	r2, [r7, #0]
 800403a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	683a      	ldr	r2, [r7, #0]
 8004040:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	1c5a      	adds	r2, r3, #1
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	601a      	str	r2, [r3, #0]
}
 8004052:	bf00      	nop
 8004054:	3714      	adds	r7, #20
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr

0800405e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800405e:	b480      	push	{r7}
 8004060:	b085      	sub	sp, #20
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
 8004066:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004074:	d103      	bne.n	800407e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	60fb      	str	r3, [r7, #12]
 800407c:	e00c      	b.n	8004098 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	3308      	adds	r3, #8
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	e002      	b.n	800408c <vListInsert+0x2e>
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	60fb      	str	r3, [r7, #12]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68ba      	ldr	r2, [r7, #8]
 8004094:	429a      	cmp	r2, r3
 8004096:	d2f6      	bcs.n	8004086 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	685a      	ldr	r2, [r3, #4]
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	683a      	ldr	r2, [r7, #0]
 80040a6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	683a      	ldr	r2, [r7, #0]
 80040b2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	1c5a      	adds	r2, r3, #1
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	601a      	str	r2, [r3, #0]
}
 80040c4:	bf00      	nop
 80040c6:	3714      	adds	r7, #20
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80040d0:	b480      	push	{r7}
 80040d2:	b085      	sub	sp, #20
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	691b      	ldr	r3, [r3, #16]
 80040dc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	6892      	ldr	r2, [r2, #8]
 80040e6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	6852      	ldr	r2, [r2, #4]
 80040f0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d103      	bne.n	8004104 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	689a      	ldr	r2, [r3, #8]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	1e5a      	subs	r2, r3, #1
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
}
 8004118:	4618      	mov	r0, r3
 800411a:	3714      	adds	r7, #20
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d10a      	bne.n	800414e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800413c:	f383 8811 	msr	BASEPRI, r3
 8004140:	f3bf 8f6f 	isb	sy
 8004144:	f3bf 8f4f 	dsb	sy
 8004148:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800414a:	bf00      	nop
 800414c:	e7fe      	b.n	800414c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800414e:	f002 fbf1 	bl	8006934 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800415a:	68f9      	ldr	r1, [r7, #12]
 800415c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800415e:	fb01 f303 	mul.w	r3, r1, r3
 8004162:	441a      	add	r2, r3
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2200      	movs	r2, #0
 800416c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800417e:	3b01      	subs	r3, #1
 8004180:	68f9      	ldr	r1, [r7, #12]
 8004182:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004184:	fb01 f303 	mul.w	r3, r1, r3
 8004188:	441a      	add	r2, r3
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	22ff      	movs	r2, #255	; 0xff
 8004192:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	22ff      	movs	r2, #255	; 0xff
 800419a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d114      	bne.n	80041ce <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d01a      	beq.n	80041e2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	3310      	adds	r3, #16
 80041b0:	4618      	mov	r0, r3
 80041b2:	f001 fb97 	bl	80058e4 <xTaskRemoveFromEventList>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d012      	beq.n	80041e2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80041bc:	4b0c      	ldr	r3, [pc, #48]	; (80041f0 <xQueueGenericReset+0xcc>)
 80041be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041c2:	601a      	str	r2, [r3, #0]
 80041c4:	f3bf 8f4f 	dsb	sy
 80041c8:	f3bf 8f6f 	isb	sy
 80041cc:	e009      	b.n	80041e2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	3310      	adds	r3, #16
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7ff fef2 	bl	8003fbc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	3324      	adds	r3, #36	; 0x24
 80041dc:	4618      	mov	r0, r3
 80041de:	f7ff feed 	bl	8003fbc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80041e2:	f002 fbd7 	bl	8006994 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80041e6:	2301      	movs	r3, #1
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3710      	adds	r7, #16
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	e000ed04 	.word	0xe000ed04

080041f4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b08e      	sub	sp, #56	; 0x38
 80041f8:	af02      	add	r7, sp, #8
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	607a      	str	r2, [r7, #4]
 8004200:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d10a      	bne.n	800421e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800420c:	f383 8811 	msr	BASEPRI, r3
 8004210:	f3bf 8f6f 	isb	sy
 8004214:	f3bf 8f4f 	dsb	sy
 8004218:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800421a:	bf00      	nop
 800421c:	e7fe      	b.n	800421c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d10a      	bne.n	800423a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004224:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004228:	f383 8811 	msr	BASEPRI, r3
 800422c:	f3bf 8f6f 	isb	sy
 8004230:	f3bf 8f4f 	dsb	sy
 8004234:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004236:	bf00      	nop
 8004238:	e7fe      	b.n	8004238 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d002      	beq.n	8004246 <xQueueGenericCreateStatic+0x52>
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d001      	beq.n	800424a <xQueueGenericCreateStatic+0x56>
 8004246:	2301      	movs	r3, #1
 8004248:	e000      	b.n	800424c <xQueueGenericCreateStatic+0x58>
 800424a:	2300      	movs	r3, #0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d10a      	bne.n	8004266 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004254:	f383 8811 	msr	BASEPRI, r3
 8004258:	f3bf 8f6f 	isb	sy
 800425c:	f3bf 8f4f 	dsb	sy
 8004260:	623b      	str	r3, [r7, #32]
}
 8004262:	bf00      	nop
 8004264:	e7fe      	b.n	8004264 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d102      	bne.n	8004272 <xQueueGenericCreateStatic+0x7e>
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <xQueueGenericCreateStatic+0x82>
 8004272:	2301      	movs	r3, #1
 8004274:	e000      	b.n	8004278 <xQueueGenericCreateStatic+0x84>
 8004276:	2300      	movs	r3, #0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d10a      	bne.n	8004292 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800427c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004280:	f383 8811 	msr	BASEPRI, r3
 8004284:	f3bf 8f6f 	isb	sy
 8004288:	f3bf 8f4f 	dsb	sy
 800428c:	61fb      	str	r3, [r7, #28]
}
 800428e:	bf00      	nop
 8004290:	e7fe      	b.n	8004290 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004292:	2350      	movs	r3, #80	; 0x50
 8004294:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	2b50      	cmp	r3, #80	; 0x50
 800429a:	d00a      	beq.n	80042b2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800429c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042a0:	f383 8811 	msr	BASEPRI, r3
 80042a4:	f3bf 8f6f 	isb	sy
 80042a8:	f3bf 8f4f 	dsb	sy
 80042ac:	61bb      	str	r3, [r7, #24]
}
 80042ae:	bf00      	nop
 80042b0:	e7fe      	b.n	80042b0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80042b2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80042b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00d      	beq.n	80042da <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80042be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80042c6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80042ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	4613      	mov	r3, r2
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	68b9      	ldr	r1, [r7, #8]
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f000 f83f 	bl	8004358 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80042da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80042dc:	4618      	mov	r0, r3
 80042de:	3730      	adds	r7, #48	; 0x30
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b08a      	sub	sp, #40	; 0x28
 80042e8:	af02      	add	r7, sp, #8
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	60b9      	str	r1, [r7, #8]
 80042ee:	4613      	mov	r3, r2
 80042f0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d10a      	bne.n	800430e <xQueueGenericCreate+0x2a>
	__asm volatile
 80042f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042fc:	f383 8811 	msr	BASEPRI, r3
 8004300:	f3bf 8f6f 	isb	sy
 8004304:	f3bf 8f4f 	dsb	sy
 8004308:	613b      	str	r3, [r7, #16]
}
 800430a:	bf00      	nop
 800430c:	e7fe      	b.n	800430c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	68ba      	ldr	r2, [r7, #8]
 8004312:	fb02 f303 	mul.w	r3, r2, r3
 8004316:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	3350      	adds	r3, #80	; 0x50
 800431c:	4618      	mov	r0, r3
 800431e:	f002 fc2b 	bl	8006b78 <pvPortMalloc>
 8004322:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004324:	69bb      	ldr	r3, [r7, #24]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d011      	beq.n	800434e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	3350      	adds	r3, #80	; 0x50
 8004332:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	2200      	movs	r2, #0
 8004338:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800433c:	79fa      	ldrb	r2, [r7, #7]
 800433e:	69bb      	ldr	r3, [r7, #24]
 8004340:	9300      	str	r3, [sp, #0]
 8004342:	4613      	mov	r3, r2
 8004344:	697a      	ldr	r2, [r7, #20]
 8004346:	68b9      	ldr	r1, [r7, #8]
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f000 f805 	bl	8004358 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800434e:	69bb      	ldr	r3, [r7, #24]
	}
 8004350:	4618      	mov	r0, r3
 8004352:	3720      	adds	r7, #32
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	607a      	str	r2, [r7, #4]
 8004364:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d103      	bne.n	8004374 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	69ba      	ldr	r2, [r7, #24]
 8004370:	601a      	str	r2, [r3, #0]
 8004372:	e002      	b.n	800437a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	68fa      	ldr	r2, [r7, #12]
 800437e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	68ba      	ldr	r2, [r7, #8]
 8004384:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004386:	2101      	movs	r1, #1
 8004388:	69b8      	ldr	r0, [r7, #24]
 800438a:	f7ff fecb 	bl	8004124 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	78fa      	ldrb	r2, [r7, #3]
 8004392:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004396:	bf00      	nop
 8004398:	3710      	adds	r7, #16
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}

0800439e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800439e:	b580      	push	{r7, lr}
 80043a0:	b082      	sub	sp, #8
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00e      	beq.n	80043ca <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80043be:	2300      	movs	r3, #0
 80043c0:	2200      	movs	r2, #0
 80043c2:	2100      	movs	r1, #0
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 f8a1 	bl	800450c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80043ca:	bf00      	nop
 80043cc:	3708      	adds	r7, #8
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}

080043d2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80043d2:	b580      	push	{r7, lr}
 80043d4:	b086      	sub	sp, #24
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	4603      	mov	r3, r0
 80043da:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80043dc:	2301      	movs	r3, #1
 80043de:	617b      	str	r3, [r7, #20]
 80043e0:	2300      	movs	r3, #0
 80043e2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80043e4:	79fb      	ldrb	r3, [r7, #7]
 80043e6:	461a      	mov	r2, r3
 80043e8:	6939      	ldr	r1, [r7, #16]
 80043ea:	6978      	ldr	r0, [r7, #20]
 80043ec:	f7ff ff7a 	bl	80042e4 <xQueueGenericCreate>
 80043f0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80043f2:	68f8      	ldr	r0, [r7, #12]
 80043f4:	f7ff ffd3 	bl	800439e <prvInitialiseMutex>

		return xNewQueue;
 80043f8:	68fb      	ldr	r3, [r7, #12]
	}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3718      	adds	r7, #24
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}

08004402 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004402:	b580      	push	{r7, lr}
 8004404:	b088      	sub	sp, #32
 8004406:	af02      	add	r7, sp, #8
 8004408:	4603      	mov	r3, r0
 800440a:	6039      	str	r1, [r7, #0]
 800440c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800440e:	2301      	movs	r3, #1
 8004410:	617b      	str	r3, [r7, #20]
 8004412:	2300      	movs	r3, #0
 8004414:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004416:	79fb      	ldrb	r3, [r7, #7]
 8004418:	9300      	str	r3, [sp, #0]
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	2200      	movs	r2, #0
 800441e:	6939      	ldr	r1, [r7, #16]
 8004420:	6978      	ldr	r0, [r7, #20]
 8004422:	f7ff fee7 	bl	80041f4 <xQueueGenericCreateStatic>
 8004426:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004428:	68f8      	ldr	r0, [r7, #12]
 800442a:	f7ff ffb8 	bl	800439e <prvInitialiseMutex>

		return xNewQueue;
 800442e:	68fb      	ldr	r3, [r7, #12]
	}
 8004430:	4618      	mov	r0, r3
 8004432:	3718      	adds	r7, #24
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8004438:	b590      	push	{r4, r7, lr}
 800443a:	b087      	sub	sp, #28
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d10a      	bne.n	8004460 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800444a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800444e:	f383 8811 	msr	BASEPRI, r3
 8004452:	f3bf 8f6f 	isb	sy
 8004456:	f3bf 8f4f 	dsb	sy
 800445a:	60fb      	str	r3, [r7, #12]
}
 800445c:	bf00      	nop
 800445e:	e7fe      	b.n	800445e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	689c      	ldr	r4, [r3, #8]
 8004464:	f001 fbfc 	bl	8005c60 <xTaskGetCurrentTaskHandle>
 8004468:	4603      	mov	r3, r0
 800446a:	429c      	cmp	r4, r3
 800446c:	d111      	bne.n	8004492 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	1e5a      	subs	r2, r3, #1
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d105      	bne.n	800448c <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8004480:	2300      	movs	r3, #0
 8004482:	2200      	movs	r2, #0
 8004484:	2100      	movs	r1, #0
 8004486:	6938      	ldr	r0, [r7, #16]
 8004488:	f000 f840 	bl	800450c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800448c:	2301      	movs	r3, #1
 800448e:	617b      	str	r3, [r7, #20]
 8004490:	e001      	b.n	8004496 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8004492:	2300      	movs	r3, #0
 8004494:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8004496:	697b      	ldr	r3, [r7, #20]
	}
 8004498:	4618      	mov	r0, r3
 800449a:	371c      	adds	r7, #28
 800449c:	46bd      	mov	sp, r7
 800449e:	bd90      	pop	{r4, r7, pc}

080044a0 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80044a0:	b590      	push	{r4, r7, lr}
 80044a2:	b087      	sub	sp, #28
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d10a      	bne.n	80044ca <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 80044b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044b8:	f383 8811 	msr	BASEPRI, r3
 80044bc:	f3bf 8f6f 	isb	sy
 80044c0:	f3bf 8f4f 	dsb	sy
 80044c4:	60fb      	str	r3, [r7, #12]
}
 80044c6:	bf00      	nop
 80044c8:	e7fe      	b.n	80044c8 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	689c      	ldr	r4, [r3, #8]
 80044ce:	f001 fbc7 	bl	8005c60 <xTaskGetCurrentTaskHandle>
 80044d2:	4603      	mov	r3, r0
 80044d4:	429c      	cmp	r4, r3
 80044d6:	d107      	bne.n	80044e8 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	1c5a      	adds	r2, r3, #1
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80044e2:	2301      	movs	r3, #1
 80044e4:	617b      	str	r3, [r7, #20]
 80044e6:	e00c      	b.n	8004502 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80044e8:	6839      	ldr	r1, [r7, #0]
 80044ea:	6938      	ldr	r0, [r7, #16]
 80044ec:	f000 fa88 	bl	8004a00 <xQueueSemaphoreTake>
 80044f0:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d004      	beq.n	8004502 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	1c5a      	adds	r2, r3, #1
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8004502:	697b      	ldr	r3, [r7, #20]
	}
 8004504:	4618      	mov	r0, r3
 8004506:	371c      	adds	r7, #28
 8004508:	46bd      	mov	sp, r7
 800450a:	bd90      	pop	{r4, r7, pc}

0800450c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b08e      	sub	sp, #56	; 0x38
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	607a      	str	r2, [r7, #4]
 8004518:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800451a:	2300      	movs	r3, #0
 800451c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004524:	2b00      	cmp	r3, #0
 8004526:	d10a      	bne.n	800453e <xQueueGenericSend+0x32>
	__asm volatile
 8004528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800452c:	f383 8811 	msr	BASEPRI, r3
 8004530:	f3bf 8f6f 	isb	sy
 8004534:	f3bf 8f4f 	dsb	sy
 8004538:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800453a:	bf00      	nop
 800453c:	e7fe      	b.n	800453c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d103      	bne.n	800454c <xQueueGenericSend+0x40>
 8004544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004548:	2b00      	cmp	r3, #0
 800454a:	d101      	bne.n	8004550 <xQueueGenericSend+0x44>
 800454c:	2301      	movs	r3, #1
 800454e:	e000      	b.n	8004552 <xQueueGenericSend+0x46>
 8004550:	2300      	movs	r3, #0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10a      	bne.n	800456c <xQueueGenericSend+0x60>
	__asm volatile
 8004556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800455a:	f383 8811 	msr	BASEPRI, r3
 800455e:	f3bf 8f6f 	isb	sy
 8004562:	f3bf 8f4f 	dsb	sy
 8004566:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004568:	bf00      	nop
 800456a:	e7fe      	b.n	800456a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	2b02      	cmp	r3, #2
 8004570:	d103      	bne.n	800457a <xQueueGenericSend+0x6e>
 8004572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004576:	2b01      	cmp	r3, #1
 8004578:	d101      	bne.n	800457e <xQueueGenericSend+0x72>
 800457a:	2301      	movs	r3, #1
 800457c:	e000      	b.n	8004580 <xQueueGenericSend+0x74>
 800457e:	2300      	movs	r3, #0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d10a      	bne.n	800459a <xQueueGenericSend+0x8e>
	__asm volatile
 8004584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004588:	f383 8811 	msr	BASEPRI, r3
 800458c:	f3bf 8f6f 	isb	sy
 8004590:	f3bf 8f4f 	dsb	sy
 8004594:	623b      	str	r3, [r7, #32]
}
 8004596:	bf00      	nop
 8004598:	e7fe      	b.n	8004598 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800459a:	f001 fb71 	bl	8005c80 <xTaskGetSchedulerState>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d102      	bne.n	80045aa <xQueueGenericSend+0x9e>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d101      	bne.n	80045ae <xQueueGenericSend+0xa2>
 80045aa:	2301      	movs	r3, #1
 80045ac:	e000      	b.n	80045b0 <xQueueGenericSend+0xa4>
 80045ae:	2300      	movs	r3, #0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d10a      	bne.n	80045ca <xQueueGenericSend+0xbe>
	__asm volatile
 80045b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b8:	f383 8811 	msr	BASEPRI, r3
 80045bc:	f3bf 8f6f 	isb	sy
 80045c0:	f3bf 8f4f 	dsb	sy
 80045c4:	61fb      	str	r3, [r7, #28]
}
 80045c6:	bf00      	nop
 80045c8:	e7fe      	b.n	80045c8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80045ca:	f002 f9b3 	bl	8006934 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80045ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d302      	bcc.n	80045e0 <xQueueGenericSend+0xd4>
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d129      	bne.n	8004634 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80045e0:	683a      	ldr	r2, [r7, #0]
 80045e2:	68b9      	ldr	r1, [r7, #8]
 80045e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045e6:	f000 fbaf 	bl	8004d48 <prvCopyDataToQueue>
 80045ea:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80045ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d010      	beq.n	8004616 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80045f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045f6:	3324      	adds	r3, #36	; 0x24
 80045f8:	4618      	mov	r0, r3
 80045fa:	f001 f973 	bl	80058e4 <xTaskRemoveFromEventList>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d013      	beq.n	800462c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004604:	4b3f      	ldr	r3, [pc, #252]	; (8004704 <xQueueGenericSend+0x1f8>)
 8004606:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800460a:	601a      	str	r2, [r3, #0]
 800460c:	f3bf 8f4f 	dsb	sy
 8004610:	f3bf 8f6f 	isb	sy
 8004614:	e00a      	b.n	800462c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004618:	2b00      	cmp	r3, #0
 800461a:	d007      	beq.n	800462c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800461c:	4b39      	ldr	r3, [pc, #228]	; (8004704 <xQueueGenericSend+0x1f8>)
 800461e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004622:	601a      	str	r2, [r3, #0]
 8004624:	f3bf 8f4f 	dsb	sy
 8004628:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800462c:	f002 f9b2 	bl	8006994 <vPortExitCritical>
				return pdPASS;
 8004630:	2301      	movs	r3, #1
 8004632:	e063      	b.n	80046fc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d103      	bne.n	8004642 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800463a:	f002 f9ab 	bl	8006994 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800463e:	2300      	movs	r3, #0
 8004640:	e05c      	b.n	80046fc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004644:	2b00      	cmp	r3, #0
 8004646:	d106      	bne.n	8004656 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004648:	f107 0314 	add.w	r3, r7, #20
 800464c:	4618      	mov	r0, r3
 800464e:	f001 f9ad 	bl	80059ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004652:	2301      	movs	r3, #1
 8004654:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004656:	f002 f99d 	bl	8006994 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800465a:	f000 ff1f 	bl	800549c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800465e:	f002 f969 	bl	8006934 <vPortEnterCritical>
 8004662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004664:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004668:	b25b      	sxtb	r3, r3
 800466a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800466e:	d103      	bne.n	8004678 <xQueueGenericSend+0x16c>
 8004670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004672:	2200      	movs	r2, #0
 8004674:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800467a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800467e:	b25b      	sxtb	r3, r3
 8004680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004684:	d103      	bne.n	800468e <xQueueGenericSend+0x182>
 8004686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004688:	2200      	movs	r2, #0
 800468a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800468e:	f002 f981 	bl	8006994 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004692:	1d3a      	adds	r2, r7, #4
 8004694:	f107 0314 	add.w	r3, r7, #20
 8004698:	4611      	mov	r1, r2
 800469a:	4618      	mov	r0, r3
 800469c:	f001 f99c 	bl	80059d8 <xTaskCheckForTimeOut>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d124      	bne.n	80046f0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80046a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80046a8:	f000 fc46 	bl	8004f38 <prvIsQueueFull>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d018      	beq.n	80046e4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80046b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046b4:	3310      	adds	r3, #16
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	4611      	mov	r1, r2
 80046ba:	4618      	mov	r0, r3
 80046bc:	f001 f8c2 	bl	8005844 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80046c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80046c2:	f000 fbd1 	bl	8004e68 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80046c6:	f000 fef7 	bl	80054b8 <xTaskResumeAll>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	f47f af7c 	bne.w	80045ca <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80046d2:	4b0c      	ldr	r3, [pc, #48]	; (8004704 <xQueueGenericSend+0x1f8>)
 80046d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046d8:	601a      	str	r2, [r3, #0]
 80046da:	f3bf 8f4f 	dsb	sy
 80046de:	f3bf 8f6f 	isb	sy
 80046e2:	e772      	b.n	80045ca <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80046e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80046e6:	f000 fbbf 	bl	8004e68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80046ea:	f000 fee5 	bl	80054b8 <xTaskResumeAll>
 80046ee:	e76c      	b.n	80045ca <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80046f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80046f2:	f000 fbb9 	bl	8004e68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80046f6:	f000 fedf 	bl	80054b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80046fa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3738      	adds	r7, #56	; 0x38
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}
 8004704:	e000ed04 	.word	0xe000ed04

08004708 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b090      	sub	sp, #64	; 0x40
 800470c:	af00      	add	r7, sp, #0
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	607a      	str	r2, [r7, #4]
 8004714:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800471a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800471c:	2b00      	cmp	r3, #0
 800471e:	d10a      	bne.n	8004736 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004724:	f383 8811 	msr	BASEPRI, r3
 8004728:	f3bf 8f6f 	isb	sy
 800472c:	f3bf 8f4f 	dsb	sy
 8004730:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004732:	bf00      	nop
 8004734:	e7fe      	b.n	8004734 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d103      	bne.n	8004744 <xQueueGenericSendFromISR+0x3c>
 800473c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800473e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004740:	2b00      	cmp	r3, #0
 8004742:	d101      	bne.n	8004748 <xQueueGenericSendFromISR+0x40>
 8004744:	2301      	movs	r3, #1
 8004746:	e000      	b.n	800474a <xQueueGenericSendFromISR+0x42>
 8004748:	2300      	movs	r3, #0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d10a      	bne.n	8004764 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800474e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004752:	f383 8811 	msr	BASEPRI, r3
 8004756:	f3bf 8f6f 	isb	sy
 800475a:	f3bf 8f4f 	dsb	sy
 800475e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004760:	bf00      	nop
 8004762:	e7fe      	b.n	8004762 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	2b02      	cmp	r3, #2
 8004768:	d103      	bne.n	8004772 <xQueueGenericSendFromISR+0x6a>
 800476a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800476c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800476e:	2b01      	cmp	r3, #1
 8004770:	d101      	bne.n	8004776 <xQueueGenericSendFromISR+0x6e>
 8004772:	2301      	movs	r3, #1
 8004774:	e000      	b.n	8004778 <xQueueGenericSendFromISR+0x70>
 8004776:	2300      	movs	r3, #0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d10a      	bne.n	8004792 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800477c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004780:	f383 8811 	msr	BASEPRI, r3
 8004784:	f3bf 8f6f 	isb	sy
 8004788:	f3bf 8f4f 	dsb	sy
 800478c:	623b      	str	r3, [r7, #32]
}
 800478e:	bf00      	nop
 8004790:	e7fe      	b.n	8004790 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004792:	f002 f9b1 	bl	8006af8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004796:	f3ef 8211 	mrs	r2, BASEPRI
 800479a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800479e:	f383 8811 	msr	BASEPRI, r3
 80047a2:	f3bf 8f6f 	isb	sy
 80047a6:	f3bf 8f4f 	dsb	sy
 80047aa:	61fa      	str	r2, [r7, #28]
 80047ac:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80047ae:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80047b0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80047b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d302      	bcc.n	80047c4 <xQueueGenericSendFromISR+0xbc>
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d12f      	bne.n	8004824 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80047c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80047ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80047d4:	683a      	ldr	r2, [r7, #0]
 80047d6:	68b9      	ldr	r1, [r7, #8]
 80047d8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80047da:	f000 fab5 	bl	8004d48 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80047de:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80047e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e6:	d112      	bne.n	800480e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d016      	beq.n	800481e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047f2:	3324      	adds	r3, #36	; 0x24
 80047f4:	4618      	mov	r0, r3
 80047f6:	f001 f875 	bl	80058e4 <xTaskRemoveFromEventList>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00e      	beq.n	800481e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00b      	beq.n	800481e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2201      	movs	r2, #1
 800480a:	601a      	str	r2, [r3, #0]
 800480c:	e007      	b.n	800481e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800480e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004812:	3301      	adds	r3, #1
 8004814:	b2db      	uxtb	r3, r3
 8004816:	b25a      	sxtb	r2, r3
 8004818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800481a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800481e:	2301      	movs	r3, #1
 8004820:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004822:	e001      	b.n	8004828 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004824:	2300      	movs	r3, #0
 8004826:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004828:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800482a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004832:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004834:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004836:	4618      	mov	r0, r3
 8004838:	3740      	adds	r7, #64	; 0x40
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
	...

08004840 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b08c      	sub	sp, #48	; 0x30
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800484c:	2300      	movs	r3, #0
 800484e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004856:	2b00      	cmp	r3, #0
 8004858:	d10a      	bne.n	8004870 <xQueueReceive+0x30>
	__asm volatile
 800485a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800485e:	f383 8811 	msr	BASEPRI, r3
 8004862:	f3bf 8f6f 	isb	sy
 8004866:	f3bf 8f4f 	dsb	sy
 800486a:	623b      	str	r3, [r7, #32]
}
 800486c:	bf00      	nop
 800486e:	e7fe      	b.n	800486e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d103      	bne.n	800487e <xQueueReceive+0x3e>
 8004876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487a:	2b00      	cmp	r3, #0
 800487c:	d101      	bne.n	8004882 <xQueueReceive+0x42>
 800487e:	2301      	movs	r3, #1
 8004880:	e000      	b.n	8004884 <xQueueReceive+0x44>
 8004882:	2300      	movs	r3, #0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d10a      	bne.n	800489e <xQueueReceive+0x5e>
	__asm volatile
 8004888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800488c:	f383 8811 	msr	BASEPRI, r3
 8004890:	f3bf 8f6f 	isb	sy
 8004894:	f3bf 8f4f 	dsb	sy
 8004898:	61fb      	str	r3, [r7, #28]
}
 800489a:	bf00      	nop
 800489c:	e7fe      	b.n	800489c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800489e:	f001 f9ef 	bl	8005c80 <xTaskGetSchedulerState>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d102      	bne.n	80048ae <xQueueReceive+0x6e>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d101      	bne.n	80048b2 <xQueueReceive+0x72>
 80048ae:	2301      	movs	r3, #1
 80048b0:	e000      	b.n	80048b4 <xQueueReceive+0x74>
 80048b2:	2300      	movs	r3, #0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d10a      	bne.n	80048ce <xQueueReceive+0x8e>
	__asm volatile
 80048b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048bc:	f383 8811 	msr	BASEPRI, r3
 80048c0:	f3bf 8f6f 	isb	sy
 80048c4:	f3bf 8f4f 	dsb	sy
 80048c8:	61bb      	str	r3, [r7, #24]
}
 80048ca:	bf00      	nop
 80048cc:	e7fe      	b.n	80048cc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80048ce:	f002 f831 	bl	8006934 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80048d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80048d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d01f      	beq.n	800491e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80048de:	68b9      	ldr	r1, [r7, #8]
 80048e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048e2:	f000 fa9b 	bl	8004e1c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80048e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e8:	1e5a      	subs	r2, r3, #1
 80048ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ec:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80048ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00f      	beq.n	8004916 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80048f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f8:	3310      	adds	r3, #16
 80048fa:	4618      	mov	r0, r3
 80048fc:	f000 fff2 	bl	80058e4 <xTaskRemoveFromEventList>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d007      	beq.n	8004916 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004906:	4b3d      	ldr	r3, [pc, #244]	; (80049fc <xQueueReceive+0x1bc>)
 8004908:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800490c:	601a      	str	r2, [r3, #0]
 800490e:	f3bf 8f4f 	dsb	sy
 8004912:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004916:	f002 f83d 	bl	8006994 <vPortExitCritical>
				return pdPASS;
 800491a:	2301      	movs	r3, #1
 800491c:	e069      	b.n	80049f2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d103      	bne.n	800492c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004924:	f002 f836 	bl	8006994 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004928:	2300      	movs	r3, #0
 800492a:	e062      	b.n	80049f2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800492c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800492e:	2b00      	cmp	r3, #0
 8004930:	d106      	bne.n	8004940 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004932:	f107 0310 	add.w	r3, r7, #16
 8004936:	4618      	mov	r0, r3
 8004938:	f001 f838 	bl	80059ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800493c:	2301      	movs	r3, #1
 800493e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004940:	f002 f828 	bl	8006994 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004944:	f000 fdaa 	bl	800549c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004948:	f001 fff4 	bl	8006934 <vPortEnterCritical>
 800494c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800494e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004952:	b25b      	sxtb	r3, r3
 8004954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004958:	d103      	bne.n	8004962 <xQueueReceive+0x122>
 800495a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800495c:	2200      	movs	r2, #0
 800495e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004964:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004968:	b25b      	sxtb	r3, r3
 800496a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800496e:	d103      	bne.n	8004978 <xQueueReceive+0x138>
 8004970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004978:	f002 f80c 	bl	8006994 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800497c:	1d3a      	adds	r2, r7, #4
 800497e:	f107 0310 	add.w	r3, r7, #16
 8004982:	4611      	mov	r1, r2
 8004984:	4618      	mov	r0, r3
 8004986:	f001 f827 	bl	80059d8 <xTaskCheckForTimeOut>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d123      	bne.n	80049d8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004990:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004992:	f000 fabb 	bl	8004f0c <prvIsQueueEmpty>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d017      	beq.n	80049cc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800499c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499e:	3324      	adds	r3, #36	; 0x24
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	4611      	mov	r1, r2
 80049a4:	4618      	mov	r0, r3
 80049a6:	f000 ff4d 	bl	8005844 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80049aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049ac:	f000 fa5c 	bl	8004e68 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80049b0:	f000 fd82 	bl	80054b8 <xTaskResumeAll>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d189      	bne.n	80048ce <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80049ba:	4b10      	ldr	r3, [pc, #64]	; (80049fc <xQueueReceive+0x1bc>)
 80049bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049c0:	601a      	str	r2, [r3, #0]
 80049c2:	f3bf 8f4f 	dsb	sy
 80049c6:	f3bf 8f6f 	isb	sy
 80049ca:	e780      	b.n	80048ce <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80049cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049ce:	f000 fa4b 	bl	8004e68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80049d2:	f000 fd71 	bl	80054b8 <xTaskResumeAll>
 80049d6:	e77a      	b.n	80048ce <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80049d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049da:	f000 fa45 	bl	8004e68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80049de:	f000 fd6b 	bl	80054b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80049e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049e4:	f000 fa92 	bl	8004f0c <prvIsQueueEmpty>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	f43f af6f 	beq.w	80048ce <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80049f0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3730      	adds	r7, #48	; 0x30
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	e000ed04 	.word	0xe000ed04

08004a00 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b08e      	sub	sp, #56	; 0x38
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004a12:	2300      	movs	r3, #0
 8004a14:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004a16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d10a      	bne.n	8004a32 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8004a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a20:	f383 8811 	msr	BASEPRI, r3
 8004a24:	f3bf 8f6f 	isb	sy
 8004a28:	f3bf 8f4f 	dsb	sy
 8004a2c:	623b      	str	r3, [r7, #32]
}
 8004a2e:	bf00      	nop
 8004a30:	e7fe      	b.n	8004a30 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d00a      	beq.n	8004a50 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8004a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a3e:	f383 8811 	msr	BASEPRI, r3
 8004a42:	f3bf 8f6f 	isb	sy
 8004a46:	f3bf 8f4f 	dsb	sy
 8004a4a:	61fb      	str	r3, [r7, #28]
}
 8004a4c:	bf00      	nop
 8004a4e:	e7fe      	b.n	8004a4e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a50:	f001 f916 	bl	8005c80 <xTaskGetSchedulerState>
 8004a54:	4603      	mov	r3, r0
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d102      	bne.n	8004a60 <xQueueSemaphoreTake+0x60>
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <xQueueSemaphoreTake+0x64>
 8004a60:	2301      	movs	r3, #1
 8004a62:	e000      	b.n	8004a66 <xQueueSemaphoreTake+0x66>
 8004a64:	2300      	movs	r3, #0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d10a      	bne.n	8004a80 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8004a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a6e:	f383 8811 	msr	BASEPRI, r3
 8004a72:	f3bf 8f6f 	isb	sy
 8004a76:	f3bf 8f4f 	dsb	sy
 8004a7a:	61bb      	str	r3, [r7, #24]
}
 8004a7c:	bf00      	nop
 8004a7e:	e7fe      	b.n	8004a7e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a80:	f001 ff58 	bl	8006934 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a88:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d024      	beq.n	8004ada <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a92:	1e5a      	subs	r2, r3, #1
 8004a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a96:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d104      	bne.n	8004aaa <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004aa0:	f001 fa64 	bl	8005f6c <pvTaskIncrementMutexHeldCount>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aa8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d00f      	beq.n	8004ad2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ab4:	3310      	adds	r3, #16
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f000 ff14 	bl	80058e4 <xTaskRemoveFromEventList>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d007      	beq.n	8004ad2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004ac2:	4b54      	ldr	r3, [pc, #336]	; (8004c14 <xQueueSemaphoreTake+0x214>)
 8004ac4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ac8:	601a      	str	r2, [r3, #0]
 8004aca:	f3bf 8f4f 	dsb	sy
 8004ace:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004ad2:	f001 ff5f 	bl	8006994 <vPortExitCritical>
				return pdPASS;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e097      	b.n	8004c0a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d111      	bne.n	8004b04 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00a      	beq.n	8004afc <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8004ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aea:	f383 8811 	msr	BASEPRI, r3
 8004aee:	f3bf 8f6f 	isb	sy
 8004af2:	f3bf 8f4f 	dsb	sy
 8004af6:	617b      	str	r3, [r7, #20]
}
 8004af8:	bf00      	nop
 8004afa:	e7fe      	b.n	8004afa <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004afc:	f001 ff4a 	bl	8006994 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004b00:	2300      	movs	r3, #0
 8004b02:	e082      	b.n	8004c0a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d106      	bne.n	8004b18 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b0a:	f107 030c 	add.w	r3, r7, #12
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f000 ff4c 	bl	80059ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b14:	2301      	movs	r3, #1
 8004b16:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b18:	f001 ff3c 	bl	8006994 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b1c:	f000 fcbe 	bl	800549c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b20:	f001 ff08 	bl	8006934 <vPortEnterCritical>
 8004b24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b26:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b2a:	b25b      	sxtb	r3, r3
 8004b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b30:	d103      	bne.n	8004b3a <xQueueSemaphoreTake+0x13a>
 8004b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b40:	b25b      	sxtb	r3, r3
 8004b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b46:	d103      	bne.n	8004b50 <xQueueSemaphoreTake+0x150>
 8004b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b50:	f001 ff20 	bl	8006994 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b54:	463a      	mov	r2, r7
 8004b56:	f107 030c 	add.w	r3, r7, #12
 8004b5a:	4611      	mov	r1, r2
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f000 ff3b 	bl	80059d8 <xTaskCheckForTimeOut>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d132      	bne.n	8004bce <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b68:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004b6a:	f000 f9cf 	bl	8004f0c <prvIsQueueEmpty>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d026      	beq.n	8004bc2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d109      	bne.n	8004b90 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8004b7c:	f001 feda 	bl	8006934 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	4618      	mov	r0, r3
 8004b86:	f001 f899 	bl	8005cbc <xTaskPriorityInherit>
 8004b8a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004b8c:	f001 ff02 	bl	8006994 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b92:	3324      	adds	r3, #36	; 0x24
 8004b94:	683a      	ldr	r2, [r7, #0]
 8004b96:	4611      	mov	r1, r2
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f000 fe53 	bl	8005844 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004b9e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004ba0:	f000 f962 	bl	8004e68 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ba4:	f000 fc88 	bl	80054b8 <xTaskResumeAll>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	f47f af68 	bne.w	8004a80 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8004bb0:	4b18      	ldr	r3, [pc, #96]	; (8004c14 <xQueueSemaphoreTake+0x214>)
 8004bb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bb6:	601a      	str	r2, [r3, #0]
 8004bb8:	f3bf 8f4f 	dsb	sy
 8004bbc:	f3bf 8f6f 	isb	sy
 8004bc0:	e75e      	b.n	8004a80 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004bc2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004bc4:	f000 f950 	bl	8004e68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004bc8:	f000 fc76 	bl	80054b8 <xTaskResumeAll>
 8004bcc:	e758      	b.n	8004a80 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004bce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004bd0:	f000 f94a 	bl	8004e68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004bd4:	f000 fc70 	bl	80054b8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004bd8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004bda:	f000 f997 	bl	8004f0c <prvIsQueueEmpty>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	f43f af4d 	beq.w	8004a80 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00d      	beq.n	8004c08 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8004bec:	f001 fea2 	bl	8006934 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004bf0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004bf2:	f000 f891 	bl	8004d18 <prvGetDisinheritPriorityAfterTimeout>
 8004bf6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f001 f932 	bl	8005e68 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004c04:	f001 fec6 	bl	8006994 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004c08:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3738      	adds	r7, #56	; 0x38
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	e000ed04 	.word	0xe000ed04

08004c18 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b08e      	sub	sp, #56	; 0x38
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d10a      	bne.n	8004c44 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8004c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c32:	f383 8811 	msr	BASEPRI, r3
 8004c36:	f3bf 8f6f 	isb	sy
 8004c3a:	f3bf 8f4f 	dsb	sy
 8004c3e:	623b      	str	r3, [r7, #32]
}
 8004c40:	bf00      	nop
 8004c42:	e7fe      	b.n	8004c42 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d103      	bne.n	8004c52 <xQueueReceiveFromISR+0x3a>
 8004c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <xQueueReceiveFromISR+0x3e>
 8004c52:	2301      	movs	r3, #1
 8004c54:	e000      	b.n	8004c58 <xQueueReceiveFromISR+0x40>
 8004c56:	2300      	movs	r3, #0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d10a      	bne.n	8004c72 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8004c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c60:	f383 8811 	msr	BASEPRI, r3
 8004c64:	f3bf 8f6f 	isb	sy
 8004c68:	f3bf 8f4f 	dsb	sy
 8004c6c:	61fb      	str	r3, [r7, #28]
}
 8004c6e:	bf00      	nop
 8004c70:	e7fe      	b.n	8004c70 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004c72:	f001 ff41 	bl	8006af8 <vPortValidateInterruptPriority>
	__asm volatile
 8004c76:	f3ef 8211 	mrs	r2, BASEPRI
 8004c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c7e:	f383 8811 	msr	BASEPRI, r3
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	f3bf 8f4f 	dsb	sy
 8004c8a:	61ba      	str	r2, [r7, #24]
 8004c8c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004c8e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004c90:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c96:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d02f      	beq.n	8004cfe <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ca0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ca4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004ca8:	68b9      	ldr	r1, [r7, #8]
 8004caa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004cac:	f000 f8b6 	bl	8004e1c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cb2:	1e5a      	subs	r2, r3, #1
 8004cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cb6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004cb8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc0:	d112      	bne.n	8004ce8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d016      	beq.n	8004cf8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ccc:	3310      	adds	r3, #16
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f000 fe08 	bl	80058e4 <xTaskRemoveFromEventList>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00e      	beq.n	8004cf8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d00b      	beq.n	8004cf8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	601a      	str	r2, [r3, #0]
 8004ce6:	e007      	b.n	8004cf8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004ce8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004cec:	3301      	adds	r3, #1
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	b25a      	sxtb	r2, r3
 8004cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	637b      	str	r3, [r7, #52]	; 0x34
 8004cfc:	e001      	b.n	8004d02 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	637b      	str	r3, [r7, #52]	; 0x34
 8004d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d04:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	f383 8811 	msr	BASEPRI, r3
}
 8004d0c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004d0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3738      	adds	r7, #56	; 0x38
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d006      	beq.n	8004d36 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8004d32:	60fb      	str	r3, [r7, #12]
 8004d34:	e001      	b.n	8004d3a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004d36:	2300      	movs	r3, #0
 8004d38:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
	}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3714      	adds	r7, #20
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004d54:	2300      	movs	r3, #0
 8004d56:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d5c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d10d      	bne.n	8004d82 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d14d      	bne.n	8004e0a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	4618      	mov	r0, r3
 8004d74:	f001 f80a 	bl	8005d8c <xTaskPriorityDisinherit>
 8004d78:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	609a      	str	r2, [r3, #8]
 8004d80:	e043      	b.n	8004e0a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d119      	bne.n	8004dbc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6858      	ldr	r0, [r3, #4]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d90:	461a      	mov	r2, r3
 8004d92:	68b9      	ldr	r1, [r7, #8]
 8004d94:	f002 f904 	bl	8006fa0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	685a      	ldr	r2, [r3, #4]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da0:	441a      	add	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	685a      	ldr	r2, [r3, #4]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d32b      	bcc.n	8004e0a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	605a      	str	r2, [r3, #4]
 8004dba:	e026      	b.n	8004e0a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	68d8      	ldr	r0, [r3, #12]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	68b9      	ldr	r1, [r7, #8]
 8004dc8:	f002 f8ea 	bl	8006fa0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	68da      	ldr	r2, [r3, #12]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd4:	425b      	negs	r3, r3
 8004dd6:	441a      	add	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	68da      	ldr	r2, [r3, #12]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d207      	bcs.n	8004df8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	689a      	ldr	r2, [r3, #8]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df0:	425b      	negs	r3, r3
 8004df2:	441a      	add	r2, r3
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d105      	bne.n	8004e0a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d002      	beq.n	8004e0a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	3b01      	subs	r3, #1
 8004e08:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	1c5a      	adds	r2, r3, #1
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004e12:	697b      	ldr	r3, [r7, #20]
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3718      	adds	r7, #24
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d018      	beq.n	8004e60 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	68da      	ldr	r2, [r3, #12]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e36:	441a      	add	r2, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	68da      	ldr	r2, [r3, #12]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d303      	bcc.n	8004e50 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	68d9      	ldr	r1, [r3, #12]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e58:	461a      	mov	r2, r3
 8004e5a:	6838      	ldr	r0, [r7, #0]
 8004e5c:	f002 f8a0 	bl	8006fa0 <memcpy>
	}
}
 8004e60:	bf00      	nop
 8004e62:	3708      	adds	r7, #8
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004e70:	f001 fd60 	bl	8006934 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e7a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e7c:	e011      	b.n	8004ea2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d012      	beq.n	8004eac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	3324      	adds	r3, #36	; 0x24
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f000 fd2a 	bl	80058e4 <xTaskRemoveFromEventList>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d001      	beq.n	8004e9a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004e96:	f000 fe01 	bl	8005a9c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004e9a:	7bfb      	ldrb	r3, [r7, #15]
 8004e9c:	3b01      	subs	r3, #1
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ea2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	dce9      	bgt.n	8004e7e <prvUnlockQueue+0x16>
 8004eaa:	e000      	b.n	8004eae <prvUnlockQueue+0x46>
					break;
 8004eac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	22ff      	movs	r2, #255	; 0xff
 8004eb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004eb6:	f001 fd6d 	bl	8006994 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004eba:	f001 fd3b 	bl	8006934 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ec4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ec6:	e011      	b.n	8004eec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	691b      	ldr	r3, [r3, #16]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d012      	beq.n	8004ef6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	3310      	adds	r3, #16
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f000 fd05 	bl	80058e4 <xTaskRemoveFromEventList>
 8004eda:	4603      	mov	r3, r0
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d001      	beq.n	8004ee4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004ee0:	f000 fddc 	bl	8005a9c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004ee4:	7bbb      	ldrb	r3, [r7, #14]
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004eec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	dce9      	bgt.n	8004ec8 <prvUnlockQueue+0x60>
 8004ef4:	e000      	b.n	8004ef8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004ef6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	22ff      	movs	r2, #255	; 0xff
 8004efc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004f00:	f001 fd48 	bl	8006994 <vPortExitCritical>
}
 8004f04:	bf00      	nop
 8004f06:	3710      	adds	r7, #16
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f14:	f001 fd0e 	bl	8006934 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d102      	bne.n	8004f26 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004f20:	2301      	movs	r3, #1
 8004f22:	60fb      	str	r3, [r7, #12]
 8004f24:	e001      	b.n	8004f2a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004f26:	2300      	movs	r3, #0
 8004f28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f2a:	f001 fd33 	bl	8006994 <vPortExitCritical>

	return xReturn;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3710      	adds	r7, #16
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f40:	f001 fcf8 	bl	8006934 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d102      	bne.n	8004f56 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004f50:	2301      	movs	r3, #1
 8004f52:	60fb      	str	r3, [r7, #12]
 8004f54:	e001      	b.n	8004f5a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004f56:	2300      	movs	r3, #0
 8004f58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f5a:	f001 fd1b 	bl	8006994 <vPortExitCritical>

	return xReturn;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3710      	adds	r7, #16
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004f68:	b480      	push	{r7}
 8004f6a:	b085      	sub	sp, #20
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f72:	2300      	movs	r3, #0
 8004f74:	60fb      	str	r3, [r7, #12]
 8004f76:	e014      	b.n	8004fa2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004f78:	4a0f      	ldr	r2, [pc, #60]	; (8004fb8 <vQueueAddToRegistry+0x50>)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d10b      	bne.n	8004f9c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004f84:	490c      	ldr	r1, [pc, #48]	; (8004fb8 <vQueueAddToRegistry+0x50>)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	683a      	ldr	r2, [r7, #0]
 8004f8a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004f8e:	4a0a      	ldr	r2, [pc, #40]	; (8004fb8 <vQueueAddToRegistry+0x50>)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	00db      	lsls	r3, r3, #3
 8004f94:	4413      	add	r3, r2
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004f9a:	e006      	b.n	8004faa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	60fb      	str	r3, [r7, #12]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2b07      	cmp	r3, #7
 8004fa6:	d9e7      	bls.n	8004f78 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004fa8:	bf00      	nop
 8004faa:	bf00      	nop
 8004fac:	3714      	adds	r7, #20
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr
 8004fb6:	bf00      	nop
 8004fb8:	200007f8 	.word	0x200007f8

08004fbc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b086      	sub	sp, #24
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004fcc:	f001 fcb2 	bl	8006934 <vPortEnterCritical>
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004fd6:	b25b      	sxtb	r3, r3
 8004fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fdc:	d103      	bne.n	8004fe6 <vQueueWaitForMessageRestricted+0x2a>
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004fec:	b25b      	sxtb	r3, r3
 8004fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ff2:	d103      	bne.n	8004ffc <vQueueWaitForMessageRestricted+0x40>
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ffc:	f001 fcca 	bl	8006994 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005004:	2b00      	cmp	r3, #0
 8005006:	d106      	bne.n	8005016 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	3324      	adds	r3, #36	; 0x24
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	68b9      	ldr	r1, [r7, #8]
 8005010:	4618      	mov	r0, r3
 8005012:	f000 fc3b 	bl	800588c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005016:	6978      	ldr	r0, [r7, #20]
 8005018:	f7ff ff26 	bl	8004e68 <prvUnlockQueue>
	}
 800501c:	bf00      	nop
 800501e:	3718      	adds	r7, #24
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005024:	b580      	push	{r7, lr}
 8005026:	b08e      	sub	sp, #56	; 0x38
 8005028:	af04      	add	r7, sp, #16
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
 8005030:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005032:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005034:	2b00      	cmp	r3, #0
 8005036:	d10a      	bne.n	800504e <xTaskCreateStatic+0x2a>
	__asm volatile
 8005038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800503c:	f383 8811 	msr	BASEPRI, r3
 8005040:	f3bf 8f6f 	isb	sy
 8005044:	f3bf 8f4f 	dsb	sy
 8005048:	623b      	str	r3, [r7, #32]
}
 800504a:	bf00      	nop
 800504c:	e7fe      	b.n	800504c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800504e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10a      	bne.n	800506a <xTaskCreateStatic+0x46>
	__asm volatile
 8005054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005058:	f383 8811 	msr	BASEPRI, r3
 800505c:	f3bf 8f6f 	isb	sy
 8005060:	f3bf 8f4f 	dsb	sy
 8005064:	61fb      	str	r3, [r7, #28]
}
 8005066:	bf00      	nop
 8005068:	e7fe      	b.n	8005068 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800506a:	235c      	movs	r3, #92	; 0x5c
 800506c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	2b5c      	cmp	r3, #92	; 0x5c
 8005072:	d00a      	beq.n	800508a <xTaskCreateStatic+0x66>
	__asm volatile
 8005074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005078:	f383 8811 	msr	BASEPRI, r3
 800507c:	f3bf 8f6f 	isb	sy
 8005080:	f3bf 8f4f 	dsb	sy
 8005084:	61bb      	str	r3, [r7, #24]
}
 8005086:	bf00      	nop
 8005088:	e7fe      	b.n	8005088 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800508a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800508c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800508e:	2b00      	cmp	r3, #0
 8005090:	d01e      	beq.n	80050d0 <xTaskCreateStatic+0xac>
 8005092:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005094:	2b00      	cmp	r3, #0
 8005096:	d01b      	beq.n	80050d0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800509a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800509c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050a0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80050a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a4:	2202      	movs	r2, #2
 80050a6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80050aa:	2300      	movs	r3, #0
 80050ac:	9303      	str	r3, [sp, #12]
 80050ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b0:	9302      	str	r3, [sp, #8]
 80050b2:	f107 0314 	add.w	r3, r7, #20
 80050b6:	9301      	str	r3, [sp, #4]
 80050b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ba:	9300      	str	r3, [sp, #0]
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	687a      	ldr	r2, [r7, #4]
 80050c0:	68b9      	ldr	r1, [r7, #8]
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f000 f850 	bl	8005168 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80050c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80050ca:	f000 f8dd 	bl	8005288 <prvAddNewTaskToReadyList>
 80050ce:	e001      	b.n	80050d4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80050d0:	2300      	movs	r3, #0
 80050d2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80050d4:	697b      	ldr	r3, [r7, #20]
	}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3728      	adds	r7, #40	; 0x28
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}

080050de <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80050de:	b580      	push	{r7, lr}
 80050e0:	b08c      	sub	sp, #48	; 0x30
 80050e2:	af04      	add	r7, sp, #16
 80050e4:	60f8      	str	r0, [r7, #12]
 80050e6:	60b9      	str	r1, [r7, #8]
 80050e8:	603b      	str	r3, [r7, #0]
 80050ea:	4613      	mov	r3, r2
 80050ec:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80050ee:	88fb      	ldrh	r3, [r7, #6]
 80050f0:	009b      	lsls	r3, r3, #2
 80050f2:	4618      	mov	r0, r3
 80050f4:	f001 fd40 	bl	8006b78 <pvPortMalloc>
 80050f8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d00e      	beq.n	800511e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005100:	205c      	movs	r0, #92	; 0x5c
 8005102:	f001 fd39 	bl	8006b78 <pvPortMalloc>
 8005106:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d003      	beq.n	8005116 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800510e:	69fb      	ldr	r3, [r7, #28]
 8005110:	697a      	ldr	r2, [r7, #20]
 8005112:	631a      	str	r2, [r3, #48]	; 0x30
 8005114:	e005      	b.n	8005122 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005116:	6978      	ldr	r0, [r7, #20]
 8005118:	f001 fdfa 	bl	8006d10 <vPortFree>
 800511c:	e001      	b.n	8005122 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800511e:	2300      	movs	r3, #0
 8005120:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d017      	beq.n	8005158 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005130:	88fa      	ldrh	r2, [r7, #6]
 8005132:	2300      	movs	r3, #0
 8005134:	9303      	str	r3, [sp, #12]
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	9302      	str	r3, [sp, #8]
 800513a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800513c:	9301      	str	r3, [sp, #4]
 800513e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005140:	9300      	str	r3, [sp, #0]
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	68b9      	ldr	r1, [r7, #8]
 8005146:	68f8      	ldr	r0, [r7, #12]
 8005148:	f000 f80e 	bl	8005168 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800514c:	69f8      	ldr	r0, [r7, #28]
 800514e:	f000 f89b 	bl	8005288 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005152:	2301      	movs	r3, #1
 8005154:	61bb      	str	r3, [r7, #24]
 8005156:	e002      	b.n	800515e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005158:	f04f 33ff 	mov.w	r3, #4294967295
 800515c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800515e:	69bb      	ldr	r3, [r7, #24]
	}
 8005160:	4618      	mov	r0, r3
 8005162:	3720      	adds	r7, #32
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}

08005168 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b088      	sub	sp, #32
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
 8005174:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005178:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	461a      	mov	r2, r3
 8005180:	21a5      	movs	r1, #165	; 0xa5
 8005182:	f001 ff1b 	bl	8006fbc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005188:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005190:	3b01      	subs	r3, #1
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	4413      	add	r3, r2
 8005196:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005198:	69bb      	ldr	r3, [r7, #24]
 800519a:	f023 0307 	bic.w	r3, r3, #7
 800519e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	f003 0307 	and.w	r3, r3, #7
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00a      	beq.n	80051c0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80051aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ae:	f383 8811 	msr	BASEPRI, r3
 80051b2:	f3bf 8f6f 	isb	sy
 80051b6:	f3bf 8f4f 	dsb	sy
 80051ba:	617b      	str	r3, [r7, #20]
}
 80051bc:	bf00      	nop
 80051be:	e7fe      	b.n	80051be <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d01f      	beq.n	8005206 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80051c6:	2300      	movs	r3, #0
 80051c8:	61fb      	str	r3, [r7, #28]
 80051ca:	e012      	b.n	80051f2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80051cc:	68ba      	ldr	r2, [r7, #8]
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	4413      	add	r3, r2
 80051d2:	7819      	ldrb	r1, [r3, #0]
 80051d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051d6:	69fb      	ldr	r3, [r7, #28]
 80051d8:	4413      	add	r3, r2
 80051da:	3334      	adds	r3, #52	; 0x34
 80051dc:	460a      	mov	r2, r1
 80051de:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80051e0:	68ba      	ldr	r2, [r7, #8]
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	4413      	add	r3, r2
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d006      	beq.n	80051fa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	3301      	adds	r3, #1
 80051f0:	61fb      	str	r3, [r7, #28]
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	2b0f      	cmp	r3, #15
 80051f6:	d9e9      	bls.n	80051cc <prvInitialiseNewTask+0x64>
 80051f8:	e000      	b.n	80051fc <prvInitialiseNewTask+0x94>
			{
				break;
 80051fa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80051fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005204:	e003      	b.n	800520e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005208:	2200      	movs	r2, #0
 800520a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800520e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005210:	2b37      	cmp	r3, #55	; 0x37
 8005212:	d901      	bls.n	8005218 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005214:	2337      	movs	r3, #55	; 0x37
 8005216:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800521a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800521c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800521e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005220:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005222:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005226:	2200      	movs	r2, #0
 8005228:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800522a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800522c:	3304      	adds	r3, #4
 800522e:	4618      	mov	r0, r3
 8005230:	f7fe fee4 	bl	8003ffc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005236:	3318      	adds	r3, #24
 8005238:	4618      	mov	r0, r3
 800523a:	f7fe fedf 	bl	8003ffc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800523e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005240:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005242:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005246:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800524a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800524c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800524e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005250:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005252:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005256:	2200      	movs	r2, #0
 8005258:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800525a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800525c:	2200      	movs	r2, #0
 800525e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005262:	683a      	ldr	r2, [r7, #0]
 8005264:	68f9      	ldr	r1, [r7, #12]
 8005266:	69b8      	ldr	r0, [r7, #24]
 8005268:	f001 fa36 	bl	80066d8 <pxPortInitialiseStack>
 800526c:	4602      	mov	r2, r0
 800526e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005270:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005274:	2b00      	cmp	r3, #0
 8005276:	d002      	beq.n	800527e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800527a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800527c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800527e:	bf00      	nop
 8005280:	3720      	adds	r7, #32
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
	...

08005288 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005290:	f001 fb50 	bl	8006934 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005294:	4b2d      	ldr	r3, [pc, #180]	; (800534c <prvAddNewTaskToReadyList+0xc4>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	3301      	adds	r3, #1
 800529a:	4a2c      	ldr	r2, [pc, #176]	; (800534c <prvAddNewTaskToReadyList+0xc4>)
 800529c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800529e:	4b2c      	ldr	r3, [pc, #176]	; (8005350 <prvAddNewTaskToReadyList+0xc8>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d109      	bne.n	80052ba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80052a6:	4a2a      	ldr	r2, [pc, #168]	; (8005350 <prvAddNewTaskToReadyList+0xc8>)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80052ac:	4b27      	ldr	r3, [pc, #156]	; (800534c <prvAddNewTaskToReadyList+0xc4>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d110      	bne.n	80052d6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80052b4:	f000 fc16 	bl	8005ae4 <prvInitialiseTaskLists>
 80052b8:	e00d      	b.n	80052d6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80052ba:	4b26      	ldr	r3, [pc, #152]	; (8005354 <prvAddNewTaskToReadyList+0xcc>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d109      	bne.n	80052d6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80052c2:	4b23      	ldr	r3, [pc, #140]	; (8005350 <prvAddNewTaskToReadyList+0xc8>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d802      	bhi.n	80052d6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80052d0:	4a1f      	ldr	r2, [pc, #124]	; (8005350 <prvAddNewTaskToReadyList+0xc8>)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80052d6:	4b20      	ldr	r3, [pc, #128]	; (8005358 <prvAddNewTaskToReadyList+0xd0>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	3301      	adds	r3, #1
 80052dc:	4a1e      	ldr	r2, [pc, #120]	; (8005358 <prvAddNewTaskToReadyList+0xd0>)
 80052de:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80052e0:	4b1d      	ldr	r3, [pc, #116]	; (8005358 <prvAddNewTaskToReadyList+0xd0>)
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052ec:	4b1b      	ldr	r3, [pc, #108]	; (800535c <prvAddNewTaskToReadyList+0xd4>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d903      	bls.n	80052fc <prvAddNewTaskToReadyList+0x74>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052f8:	4a18      	ldr	r2, [pc, #96]	; (800535c <prvAddNewTaskToReadyList+0xd4>)
 80052fa:	6013      	str	r3, [r2, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005300:	4613      	mov	r3, r2
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	4413      	add	r3, r2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	4a15      	ldr	r2, [pc, #84]	; (8005360 <prvAddNewTaskToReadyList+0xd8>)
 800530a:	441a      	add	r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	3304      	adds	r3, #4
 8005310:	4619      	mov	r1, r3
 8005312:	4610      	mov	r0, r2
 8005314:	f7fe fe7f 	bl	8004016 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005318:	f001 fb3c 	bl	8006994 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800531c:	4b0d      	ldr	r3, [pc, #52]	; (8005354 <prvAddNewTaskToReadyList+0xcc>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d00e      	beq.n	8005342 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005324:	4b0a      	ldr	r3, [pc, #40]	; (8005350 <prvAddNewTaskToReadyList+0xc8>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800532e:	429a      	cmp	r2, r3
 8005330:	d207      	bcs.n	8005342 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005332:	4b0c      	ldr	r3, [pc, #48]	; (8005364 <prvAddNewTaskToReadyList+0xdc>)
 8005334:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005338:	601a      	str	r2, [r3, #0]
 800533a:	f3bf 8f4f 	dsb	sy
 800533e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005342:	bf00      	nop
 8005344:	3708      	adds	r7, #8
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	20000d0c 	.word	0x20000d0c
 8005350:	20000838 	.word	0x20000838
 8005354:	20000d18 	.word	0x20000d18
 8005358:	20000d28 	.word	0x20000d28
 800535c:	20000d14 	.word	0x20000d14
 8005360:	2000083c 	.word	0x2000083c
 8005364:	e000ed04 	.word	0xe000ed04

08005368 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005370:	2300      	movs	r3, #0
 8005372:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d017      	beq.n	80053aa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800537a:	4b13      	ldr	r3, [pc, #76]	; (80053c8 <vTaskDelay+0x60>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d00a      	beq.n	8005398 <vTaskDelay+0x30>
	__asm volatile
 8005382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005386:	f383 8811 	msr	BASEPRI, r3
 800538a:	f3bf 8f6f 	isb	sy
 800538e:	f3bf 8f4f 	dsb	sy
 8005392:	60bb      	str	r3, [r7, #8]
}
 8005394:	bf00      	nop
 8005396:	e7fe      	b.n	8005396 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005398:	f000 f880 	bl	800549c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800539c:	2100      	movs	r1, #0
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f000 fdf8 	bl	8005f94 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80053a4:	f000 f888 	bl	80054b8 <xTaskResumeAll>
 80053a8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d107      	bne.n	80053c0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80053b0:	4b06      	ldr	r3, [pc, #24]	; (80053cc <vTaskDelay+0x64>)
 80053b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053b6:	601a      	str	r2, [r3, #0]
 80053b8:	f3bf 8f4f 	dsb	sy
 80053bc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80053c0:	bf00      	nop
 80053c2:	3710      	adds	r7, #16
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	20000d34 	.word	0x20000d34
 80053cc:	e000ed04 	.word	0xe000ed04

080053d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b08a      	sub	sp, #40	; 0x28
 80053d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80053d6:	2300      	movs	r3, #0
 80053d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80053da:	2300      	movs	r3, #0
 80053dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80053de:	463a      	mov	r2, r7
 80053e0:	1d39      	adds	r1, r7, #4
 80053e2:	f107 0308 	add.w	r3, r7, #8
 80053e6:	4618      	mov	r0, r3
 80053e8:	f7fe fdb4 	bl	8003f54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80053ec:	6839      	ldr	r1, [r7, #0]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	68ba      	ldr	r2, [r7, #8]
 80053f2:	9202      	str	r2, [sp, #8]
 80053f4:	9301      	str	r3, [sp, #4]
 80053f6:	2300      	movs	r3, #0
 80053f8:	9300      	str	r3, [sp, #0]
 80053fa:	2300      	movs	r3, #0
 80053fc:	460a      	mov	r2, r1
 80053fe:	4921      	ldr	r1, [pc, #132]	; (8005484 <vTaskStartScheduler+0xb4>)
 8005400:	4821      	ldr	r0, [pc, #132]	; (8005488 <vTaskStartScheduler+0xb8>)
 8005402:	f7ff fe0f 	bl	8005024 <xTaskCreateStatic>
 8005406:	4603      	mov	r3, r0
 8005408:	4a20      	ldr	r2, [pc, #128]	; (800548c <vTaskStartScheduler+0xbc>)
 800540a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800540c:	4b1f      	ldr	r3, [pc, #124]	; (800548c <vTaskStartScheduler+0xbc>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d002      	beq.n	800541a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005414:	2301      	movs	r3, #1
 8005416:	617b      	str	r3, [r7, #20]
 8005418:	e001      	b.n	800541e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800541a:	2300      	movs	r3, #0
 800541c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	2b01      	cmp	r3, #1
 8005422:	d102      	bne.n	800542a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005424:	f000 fe0a 	bl	800603c <xTimerCreateTimerTask>
 8005428:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	2b01      	cmp	r3, #1
 800542e:	d116      	bne.n	800545e <vTaskStartScheduler+0x8e>
	__asm volatile
 8005430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005434:	f383 8811 	msr	BASEPRI, r3
 8005438:	f3bf 8f6f 	isb	sy
 800543c:	f3bf 8f4f 	dsb	sy
 8005440:	613b      	str	r3, [r7, #16]
}
 8005442:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005444:	4b12      	ldr	r3, [pc, #72]	; (8005490 <vTaskStartScheduler+0xc0>)
 8005446:	f04f 32ff 	mov.w	r2, #4294967295
 800544a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800544c:	4b11      	ldr	r3, [pc, #68]	; (8005494 <vTaskStartScheduler+0xc4>)
 800544e:	2201      	movs	r2, #1
 8005450:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005452:	4b11      	ldr	r3, [pc, #68]	; (8005498 <vTaskStartScheduler+0xc8>)
 8005454:	2200      	movs	r2, #0
 8005456:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005458:	f001 f9ca 	bl	80067f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800545c:	e00e      	b.n	800547c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005464:	d10a      	bne.n	800547c <vTaskStartScheduler+0xac>
	__asm volatile
 8005466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800546a:	f383 8811 	msr	BASEPRI, r3
 800546e:	f3bf 8f6f 	isb	sy
 8005472:	f3bf 8f4f 	dsb	sy
 8005476:	60fb      	str	r3, [r7, #12]
}
 8005478:	bf00      	nop
 800547a:	e7fe      	b.n	800547a <vTaskStartScheduler+0xaa>
}
 800547c:	bf00      	nop
 800547e:	3718      	adds	r7, #24
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}
 8005484:	08007c08 	.word	0x08007c08
 8005488:	08005ab5 	.word	0x08005ab5
 800548c:	20000d30 	.word	0x20000d30
 8005490:	20000d2c 	.word	0x20000d2c
 8005494:	20000d18 	.word	0x20000d18
 8005498:	20000d10 	.word	0x20000d10

0800549c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800549c:	b480      	push	{r7}
 800549e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80054a0:	4b04      	ldr	r3, [pc, #16]	; (80054b4 <vTaskSuspendAll+0x18>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	3301      	adds	r3, #1
 80054a6:	4a03      	ldr	r2, [pc, #12]	; (80054b4 <vTaskSuspendAll+0x18>)
 80054a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80054aa:	bf00      	nop
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr
 80054b4:	20000d34 	.word	0x20000d34

080054b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80054be:	2300      	movs	r3, #0
 80054c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80054c2:	2300      	movs	r3, #0
 80054c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80054c6:	4b42      	ldr	r3, [pc, #264]	; (80055d0 <xTaskResumeAll+0x118>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10a      	bne.n	80054e4 <xTaskResumeAll+0x2c>
	__asm volatile
 80054ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d2:	f383 8811 	msr	BASEPRI, r3
 80054d6:	f3bf 8f6f 	isb	sy
 80054da:	f3bf 8f4f 	dsb	sy
 80054de:	603b      	str	r3, [r7, #0]
}
 80054e0:	bf00      	nop
 80054e2:	e7fe      	b.n	80054e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80054e4:	f001 fa26 	bl	8006934 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80054e8:	4b39      	ldr	r3, [pc, #228]	; (80055d0 <xTaskResumeAll+0x118>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	3b01      	subs	r3, #1
 80054ee:	4a38      	ldr	r2, [pc, #224]	; (80055d0 <xTaskResumeAll+0x118>)
 80054f0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054f2:	4b37      	ldr	r3, [pc, #220]	; (80055d0 <xTaskResumeAll+0x118>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d162      	bne.n	80055c0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80054fa:	4b36      	ldr	r3, [pc, #216]	; (80055d4 <xTaskResumeAll+0x11c>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d05e      	beq.n	80055c0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005502:	e02f      	b.n	8005564 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005504:	4b34      	ldr	r3, [pc, #208]	; (80055d8 <xTaskResumeAll+0x120>)
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	3318      	adds	r3, #24
 8005510:	4618      	mov	r0, r3
 8005512:	f7fe fddd 	bl	80040d0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	3304      	adds	r3, #4
 800551a:	4618      	mov	r0, r3
 800551c:	f7fe fdd8 	bl	80040d0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005524:	4b2d      	ldr	r3, [pc, #180]	; (80055dc <xTaskResumeAll+0x124>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	429a      	cmp	r2, r3
 800552a:	d903      	bls.n	8005534 <xTaskResumeAll+0x7c>
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005530:	4a2a      	ldr	r2, [pc, #168]	; (80055dc <xTaskResumeAll+0x124>)
 8005532:	6013      	str	r3, [r2, #0]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005538:	4613      	mov	r3, r2
 800553a:	009b      	lsls	r3, r3, #2
 800553c:	4413      	add	r3, r2
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	4a27      	ldr	r2, [pc, #156]	; (80055e0 <xTaskResumeAll+0x128>)
 8005542:	441a      	add	r2, r3
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	3304      	adds	r3, #4
 8005548:	4619      	mov	r1, r3
 800554a:	4610      	mov	r0, r2
 800554c:	f7fe fd63 	bl	8004016 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005554:	4b23      	ldr	r3, [pc, #140]	; (80055e4 <xTaskResumeAll+0x12c>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800555a:	429a      	cmp	r2, r3
 800555c:	d302      	bcc.n	8005564 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800555e:	4b22      	ldr	r3, [pc, #136]	; (80055e8 <xTaskResumeAll+0x130>)
 8005560:	2201      	movs	r2, #1
 8005562:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005564:	4b1c      	ldr	r3, [pc, #112]	; (80055d8 <xTaskResumeAll+0x120>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d1cb      	bne.n	8005504 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d001      	beq.n	8005576 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005572:	f000 fb55 	bl	8005c20 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005576:	4b1d      	ldr	r3, [pc, #116]	; (80055ec <xTaskResumeAll+0x134>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d010      	beq.n	80055a4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005582:	f000 f847 	bl	8005614 <xTaskIncrementTick>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d002      	beq.n	8005592 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800558c:	4b16      	ldr	r3, [pc, #88]	; (80055e8 <xTaskResumeAll+0x130>)
 800558e:	2201      	movs	r2, #1
 8005590:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	3b01      	subs	r3, #1
 8005596:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d1f1      	bne.n	8005582 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800559e:	4b13      	ldr	r3, [pc, #76]	; (80055ec <xTaskResumeAll+0x134>)
 80055a0:	2200      	movs	r2, #0
 80055a2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80055a4:	4b10      	ldr	r3, [pc, #64]	; (80055e8 <xTaskResumeAll+0x130>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d009      	beq.n	80055c0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80055ac:	2301      	movs	r3, #1
 80055ae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80055b0:	4b0f      	ldr	r3, [pc, #60]	; (80055f0 <xTaskResumeAll+0x138>)
 80055b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055b6:	601a      	str	r2, [r3, #0]
 80055b8:	f3bf 8f4f 	dsb	sy
 80055bc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80055c0:	f001 f9e8 	bl	8006994 <vPortExitCritical>

	return xAlreadyYielded;
 80055c4:	68bb      	ldr	r3, [r7, #8]
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3710      	adds	r7, #16
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	20000d34 	.word	0x20000d34
 80055d4:	20000d0c 	.word	0x20000d0c
 80055d8:	20000ccc 	.word	0x20000ccc
 80055dc:	20000d14 	.word	0x20000d14
 80055e0:	2000083c 	.word	0x2000083c
 80055e4:	20000838 	.word	0x20000838
 80055e8:	20000d20 	.word	0x20000d20
 80055ec:	20000d1c 	.word	0x20000d1c
 80055f0:	e000ed04 	.word	0xe000ed04

080055f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80055f4:	b480      	push	{r7}
 80055f6:	b083      	sub	sp, #12
 80055f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80055fa:	4b05      	ldr	r3, [pc, #20]	; (8005610 <xTaskGetTickCount+0x1c>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005600:	687b      	ldr	r3, [r7, #4]
}
 8005602:	4618      	mov	r0, r3
 8005604:	370c      	adds	r7, #12
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	20000d10 	.word	0x20000d10

08005614 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b086      	sub	sp, #24
 8005618:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800561a:	2300      	movs	r3, #0
 800561c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800561e:	4b4f      	ldr	r3, [pc, #316]	; (800575c <xTaskIncrementTick+0x148>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	2b00      	cmp	r3, #0
 8005624:	f040 808f 	bne.w	8005746 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005628:	4b4d      	ldr	r3, [pc, #308]	; (8005760 <xTaskIncrementTick+0x14c>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	3301      	adds	r3, #1
 800562e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005630:	4a4b      	ldr	r2, [pc, #300]	; (8005760 <xTaskIncrementTick+0x14c>)
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d120      	bne.n	800567e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800563c:	4b49      	ldr	r3, [pc, #292]	; (8005764 <xTaskIncrementTick+0x150>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d00a      	beq.n	800565c <xTaskIncrementTick+0x48>
	__asm volatile
 8005646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800564a:	f383 8811 	msr	BASEPRI, r3
 800564e:	f3bf 8f6f 	isb	sy
 8005652:	f3bf 8f4f 	dsb	sy
 8005656:	603b      	str	r3, [r7, #0]
}
 8005658:	bf00      	nop
 800565a:	e7fe      	b.n	800565a <xTaskIncrementTick+0x46>
 800565c:	4b41      	ldr	r3, [pc, #260]	; (8005764 <xTaskIncrementTick+0x150>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	60fb      	str	r3, [r7, #12]
 8005662:	4b41      	ldr	r3, [pc, #260]	; (8005768 <xTaskIncrementTick+0x154>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a3f      	ldr	r2, [pc, #252]	; (8005764 <xTaskIncrementTick+0x150>)
 8005668:	6013      	str	r3, [r2, #0]
 800566a:	4a3f      	ldr	r2, [pc, #252]	; (8005768 <xTaskIncrementTick+0x154>)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6013      	str	r3, [r2, #0]
 8005670:	4b3e      	ldr	r3, [pc, #248]	; (800576c <xTaskIncrementTick+0x158>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	3301      	adds	r3, #1
 8005676:	4a3d      	ldr	r2, [pc, #244]	; (800576c <xTaskIncrementTick+0x158>)
 8005678:	6013      	str	r3, [r2, #0]
 800567a:	f000 fad1 	bl	8005c20 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800567e:	4b3c      	ldr	r3, [pc, #240]	; (8005770 <xTaskIncrementTick+0x15c>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	693a      	ldr	r2, [r7, #16]
 8005684:	429a      	cmp	r2, r3
 8005686:	d349      	bcc.n	800571c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005688:	4b36      	ldr	r3, [pc, #216]	; (8005764 <xTaskIncrementTick+0x150>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d104      	bne.n	800569c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005692:	4b37      	ldr	r3, [pc, #220]	; (8005770 <xTaskIncrementTick+0x15c>)
 8005694:	f04f 32ff 	mov.w	r2, #4294967295
 8005698:	601a      	str	r2, [r3, #0]
					break;
 800569a:	e03f      	b.n	800571c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800569c:	4b31      	ldr	r3, [pc, #196]	; (8005764 <xTaskIncrementTick+0x150>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80056ac:	693a      	ldr	r2, [r7, #16]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d203      	bcs.n	80056bc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80056b4:	4a2e      	ldr	r2, [pc, #184]	; (8005770 <xTaskIncrementTick+0x15c>)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80056ba:	e02f      	b.n	800571c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	3304      	adds	r3, #4
 80056c0:	4618      	mov	r0, r3
 80056c2:	f7fe fd05 	bl	80040d0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d004      	beq.n	80056d8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	3318      	adds	r3, #24
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7fe fcfc 	bl	80040d0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056dc:	4b25      	ldr	r3, [pc, #148]	; (8005774 <xTaskIncrementTick+0x160>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d903      	bls.n	80056ec <xTaskIncrementTick+0xd8>
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e8:	4a22      	ldr	r2, [pc, #136]	; (8005774 <xTaskIncrementTick+0x160>)
 80056ea:	6013      	str	r3, [r2, #0]
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056f0:	4613      	mov	r3, r2
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	4413      	add	r3, r2
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	4a1f      	ldr	r2, [pc, #124]	; (8005778 <xTaskIncrementTick+0x164>)
 80056fa:	441a      	add	r2, r3
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	3304      	adds	r3, #4
 8005700:	4619      	mov	r1, r3
 8005702:	4610      	mov	r0, r2
 8005704:	f7fe fc87 	bl	8004016 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800570c:	4b1b      	ldr	r3, [pc, #108]	; (800577c <xTaskIncrementTick+0x168>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005712:	429a      	cmp	r2, r3
 8005714:	d3b8      	bcc.n	8005688 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005716:	2301      	movs	r3, #1
 8005718:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800571a:	e7b5      	b.n	8005688 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800571c:	4b17      	ldr	r3, [pc, #92]	; (800577c <xTaskIncrementTick+0x168>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005722:	4915      	ldr	r1, [pc, #84]	; (8005778 <xTaskIncrementTick+0x164>)
 8005724:	4613      	mov	r3, r2
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	4413      	add	r3, r2
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	440b      	add	r3, r1
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2b01      	cmp	r3, #1
 8005732:	d901      	bls.n	8005738 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005734:	2301      	movs	r3, #1
 8005736:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005738:	4b11      	ldr	r3, [pc, #68]	; (8005780 <xTaskIncrementTick+0x16c>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d007      	beq.n	8005750 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005740:	2301      	movs	r3, #1
 8005742:	617b      	str	r3, [r7, #20]
 8005744:	e004      	b.n	8005750 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005746:	4b0f      	ldr	r3, [pc, #60]	; (8005784 <xTaskIncrementTick+0x170>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	3301      	adds	r3, #1
 800574c:	4a0d      	ldr	r2, [pc, #52]	; (8005784 <xTaskIncrementTick+0x170>)
 800574e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005750:	697b      	ldr	r3, [r7, #20]
}
 8005752:	4618      	mov	r0, r3
 8005754:	3718      	adds	r7, #24
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	20000d34 	.word	0x20000d34
 8005760:	20000d10 	.word	0x20000d10
 8005764:	20000cc4 	.word	0x20000cc4
 8005768:	20000cc8 	.word	0x20000cc8
 800576c:	20000d24 	.word	0x20000d24
 8005770:	20000d2c 	.word	0x20000d2c
 8005774:	20000d14 	.word	0x20000d14
 8005778:	2000083c 	.word	0x2000083c
 800577c:	20000838 	.word	0x20000838
 8005780:	20000d20 	.word	0x20000d20
 8005784:	20000d1c 	.word	0x20000d1c

08005788 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005788:	b480      	push	{r7}
 800578a:	b085      	sub	sp, #20
 800578c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800578e:	4b28      	ldr	r3, [pc, #160]	; (8005830 <vTaskSwitchContext+0xa8>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d003      	beq.n	800579e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005796:	4b27      	ldr	r3, [pc, #156]	; (8005834 <vTaskSwitchContext+0xac>)
 8005798:	2201      	movs	r2, #1
 800579a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800579c:	e041      	b.n	8005822 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800579e:	4b25      	ldr	r3, [pc, #148]	; (8005834 <vTaskSwitchContext+0xac>)
 80057a0:	2200      	movs	r2, #0
 80057a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057a4:	4b24      	ldr	r3, [pc, #144]	; (8005838 <vTaskSwitchContext+0xb0>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	60fb      	str	r3, [r7, #12]
 80057aa:	e010      	b.n	80057ce <vTaskSwitchContext+0x46>
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d10a      	bne.n	80057c8 <vTaskSwitchContext+0x40>
	__asm volatile
 80057b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057b6:	f383 8811 	msr	BASEPRI, r3
 80057ba:	f3bf 8f6f 	isb	sy
 80057be:	f3bf 8f4f 	dsb	sy
 80057c2:	607b      	str	r3, [r7, #4]
}
 80057c4:	bf00      	nop
 80057c6:	e7fe      	b.n	80057c6 <vTaskSwitchContext+0x3e>
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	3b01      	subs	r3, #1
 80057cc:	60fb      	str	r3, [r7, #12]
 80057ce:	491b      	ldr	r1, [pc, #108]	; (800583c <vTaskSwitchContext+0xb4>)
 80057d0:	68fa      	ldr	r2, [r7, #12]
 80057d2:	4613      	mov	r3, r2
 80057d4:	009b      	lsls	r3, r3, #2
 80057d6:	4413      	add	r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	440b      	add	r3, r1
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d0e4      	beq.n	80057ac <vTaskSwitchContext+0x24>
 80057e2:	68fa      	ldr	r2, [r7, #12]
 80057e4:	4613      	mov	r3, r2
 80057e6:	009b      	lsls	r3, r3, #2
 80057e8:	4413      	add	r3, r2
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	4a13      	ldr	r2, [pc, #76]	; (800583c <vTaskSwitchContext+0xb4>)
 80057ee:	4413      	add	r3, r2
 80057f0:	60bb      	str	r3, [r7, #8]
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	685a      	ldr	r2, [r3, #4]
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	605a      	str	r2, [r3, #4]
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	685a      	ldr	r2, [r3, #4]
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	3308      	adds	r3, #8
 8005804:	429a      	cmp	r2, r3
 8005806:	d104      	bne.n	8005812 <vTaskSwitchContext+0x8a>
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	685a      	ldr	r2, [r3, #4]
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	605a      	str	r2, [r3, #4]
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	4a09      	ldr	r2, [pc, #36]	; (8005840 <vTaskSwitchContext+0xb8>)
 800581a:	6013      	str	r3, [r2, #0]
 800581c:	4a06      	ldr	r2, [pc, #24]	; (8005838 <vTaskSwitchContext+0xb0>)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	6013      	str	r3, [r2, #0]
}
 8005822:	bf00      	nop
 8005824:	3714      	adds	r7, #20
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	20000d34 	.word	0x20000d34
 8005834:	20000d20 	.word	0x20000d20
 8005838:	20000d14 	.word	0x20000d14
 800583c:	2000083c 	.word	0x2000083c
 8005840:	20000838 	.word	0x20000838

08005844 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b084      	sub	sp, #16
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d10a      	bne.n	800586a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005858:	f383 8811 	msr	BASEPRI, r3
 800585c:	f3bf 8f6f 	isb	sy
 8005860:	f3bf 8f4f 	dsb	sy
 8005864:	60fb      	str	r3, [r7, #12]
}
 8005866:	bf00      	nop
 8005868:	e7fe      	b.n	8005868 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800586a:	4b07      	ldr	r3, [pc, #28]	; (8005888 <vTaskPlaceOnEventList+0x44>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	3318      	adds	r3, #24
 8005870:	4619      	mov	r1, r3
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f7fe fbf3 	bl	800405e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005878:	2101      	movs	r1, #1
 800587a:	6838      	ldr	r0, [r7, #0]
 800587c:	f000 fb8a 	bl	8005f94 <prvAddCurrentTaskToDelayedList>
}
 8005880:	bf00      	nop
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}
 8005888:	20000838 	.word	0x20000838

0800588c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800588c:	b580      	push	{r7, lr}
 800588e:	b086      	sub	sp, #24
 8005890:	af00      	add	r7, sp, #0
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	60b9      	str	r1, [r7, #8]
 8005896:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d10a      	bne.n	80058b4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800589e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a2:	f383 8811 	msr	BASEPRI, r3
 80058a6:	f3bf 8f6f 	isb	sy
 80058aa:	f3bf 8f4f 	dsb	sy
 80058ae:	617b      	str	r3, [r7, #20]
}
 80058b0:	bf00      	nop
 80058b2:	e7fe      	b.n	80058b2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058b4:	4b0a      	ldr	r3, [pc, #40]	; (80058e0 <vTaskPlaceOnEventListRestricted+0x54>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	3318      	adds	r3, #24
 80058ba:	4619      	mov	r1, r3
 80058bc:	68f8      	ldr	r0, [r7, #12]
 80058be:	f7fe fbaa 	bl	8004016 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d002      	beq.n	80058ce <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80058c8:	f04f 33ff 	mov.w	r3, #4294967295
 80058cc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80058ce:	6879      	ldr	r1, [r7, #4]
 80058d0:	68b8      	ldr	r0, [r7, #8]
 80058d2:	f000 fb5f 	bl	8005f94 <prvAddCurrentTaskToDelayedList>
	}
 80058d6:	bf00      	nop
 80058d8:	3718      	adds	r7, #24
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	20000838 	.word	0x20000838

080058e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b086      	sub	sp, #24
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d10a      	bne.n	8005910 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80058fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058fe:	f383 8811 	msr	BASEPRI, r3
 8005902:	f3bf 8f6f 	isb	sy
 8005906:	f3bf 8f4f 	dsb	sy
 800590a:	60fb      	str	r3, [r7, #12]
}
 800590c:	bf00      	nop
 800590e:	e7fe      	b.n	800590e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	3318      	adds	r3, #24
 8005914:	4618      	mov	r0, r3
 8005916:	f7fe fbdb 	bl	80040d0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800591a:	4b1e      	ldr	r3, [pc, #120]	; (8005994 <xTaskRemoveFromEventList+0xb0>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d11d      	bne.n	800595e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	3304      	adds	r3, #4
 8005926:	4618      	mov	r0, r3
 8005928:	f7fe fbd2 	bl	80040d0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005930:	4b19      	ldr	r3, [pc, #100]	; (8005998 <xTaskRemoveFromEventList+0xb4>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	429a      	cmp	r2, r3
 8005936:	d903      	bls.n	8005940 <xTaskRemoveFromEventList+0x5c>
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800593c:	4a16      	ldr	r2, [pc, #88]	; (8005998 <xTaskRemoveFromEventList+0xb4>)
 800593e:	6013      	str	r3, [r2, #0]
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005944:	4613      	mov	r3, r2
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	4413      	add	r3, r2
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	4a13      	ldr	r2, [pc, #76]	; (800599c <xTaskRemoveFromEventList+0xb8>)
 800594e:	441a      	add	r2, r3
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	3304      	adds	r3, #4
 8005954:	4619      	mov	r1, r3
 8005956:	4610      	mov	r0, r2
 8005958:	f7fe fb5d 	bl	8004016 <vListInsertEnd>
 800595c:	e005      	b.n	800596a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	3318      	adds	r3, #24
 8005962:	4619      	mov	r1, r3
 8005964:	480e      	ldr	r0, [pc, #56]	; (80059a0 <xTaskRemoveFromEventList+0xbc>)
 8005966:	f7fe fb56 	bl	8004016 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800596e:	4b0d      	ldr	r3, [pc, #52]	; (80059a4 <xTaskRemoveFromEventList+0xc0>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005974:	429a      	cmp	r2, r3
 8005976:	d905      	bls.n	8005984 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005978:	2301      	movs	r3, #1
 800597a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800597c:	4b0a      	ldr	r3, [pc, #40]	; (80059a8 <xTaskRemoveFromEventList+0xc4>)
 800597e:	2201      	movs	r2, #1
 8005980:	601a      	str	r2, [r3, #0]
 8005982:	e001      	b.n	8005988 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005984:	2300      	movs	r3, #0
 8005986:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005988:	697b      	ldr	r3, [r7, #20]
}
 800598a:	4618      	mov	r0, r3
 800598c:	3718      	adds	r7, #24
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
 8005992:	bf00      	nop
 8005994:	20000d34 	.word	0x20000d34
 8005998:	20000d14 	.word	0x20000d14
 800599c:	2000083c 	.word	0x2000083c
 80059a0:	20000ccc 	.word	0x20000ccc
 80059a4:	20000838 	.word	0x20000838
 80059a8:	20000d20 	.word	0x20000d20

080059ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80059b4:	4b06      	ldr	r3, [pc, #24]	; (80059d0 <vTaskInternalSetTimeOutState+0x24>)
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80059bc:	4b05      	ldr	r3, [pc, #20]	; (80059d4 <vTaskInternalSetTimeOutState+0x28>)
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	605a      	str	r2, [r3, #4]
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr
 80059d0:	20000d24 	.word	0x20000d24
 80059d4:	20000d10 	.word	0x20000d10

080059d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b088      	sub	sp, #32
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d10a      	bne.n	80059fe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80059e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ec:	f383 8811 	msr	BASEPRI, r3
 80059f0:	f3bf 8f6f 	isb	sy
 80059f4:	f3bf 8f4f 	dsb	sy
 80059f8:	613b      	str	r3, [r7, #16]
}
 80059fa:	bf00      	nop
 80059fc:	e7fe      	b.n	80059fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10a      	bne.n	8005a1a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a08:	f383 8811 	msr	BASEPRI, r3
 8005a0c:	f3bf 8f6f 	isb	sy
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	60fb      	str	r3, [r7, #12]
}
 8005a16:	bf00      	nop
 8005a18:	e7fe      	b.n	8005a18 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005a1a:	f000 ff8b 	bl	8006934 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005a1e:	4b1d      	ldr	r3, [pc, #116]	; (8005a94 <xTaskCheckForTimeOut+0xbc>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	1ad3      	subs	r3, r2, r3
 8005a2c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a36:	d102      	bne.n	8005a3e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	61fb      	str	r3, [r7, #28]
 8005a3c:	e023      	b.n	8005a86 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	4b15      	ldr	r3, [pc, #84]	; (8005a98 <xTaskCheckForTimeOut+0xc0>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d007      	beq.n	8005a5a <xTaskCheckForTimeOut+0x82>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	69ba      	ldr	r2, [r7, #24]
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d302      	bcc.n	8005a5a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005a54:	2301      	movs	r3, #1
 8005a56:	61fb      	str	r3, [r7, #28]
 8005a58:	e015      	b.n	8005a86 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	697a      	ldr	r2, [r7, #20]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d20b      	bcs.n	8005a7c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	1ad2      	subs	r2, r2, r3
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f7ff ff9b 	bl	80059ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005a76:	2300      	movs	r3, #0
 8005a78:	61fb      	str	r3, [r7, #28]
 8005a7a:	e004      	b.n	8005a86 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005a82:	2301      	movs	r3, #1
 8005a84:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005a86:	f000 ff85 	bl	8006994 <vPortExitCritical>

	return xReturn;
 8005a8a:	69fb      	ldr	r3, [r7, #28]
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3720      	adds	r7, #32
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	20000d10 	.word	0x20000d10
 8005a98:	20000d24 	.word	0x20000d24

08005a9c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005aa0:	4b03      	ldr	r3, [pc, #12]	; (8005ab0 <vTaskMissedYield+0x14>)
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	601a      	str	r2, [r3, #0]
}
 8005aa6:	bf00      	nop
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr
 8005ab0:	20000d20 	.word	0x20000d20

08005ab4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b082      	sub	sp, #8
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005abc:	f000 f852 	bl	8005b64 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005ac0:	4b06      	ldr	r3, [pc, #24]	; (8005adc <prvIdleTask+0x28>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d9f9      	bls.n	8005abc <prvIdleTask+0x8>
			{
				taskYIELD();
 8005ac8:	4b05      	ldr	r3, [pc, #20]	; (8005ae0 <prvIdleTask+0x2c>)
 8005aca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ace:	601a      	str	r2, [r3, #0]
 8005ad0:	f3bf 8f4f 	dsb	sy
 8005ad4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005ad8:	e7f0      	b.n	8005abc <prvIdleTask+0x8>
 8005ada:	bf00      	nop
 8005adc:	2000083c 	.word	0x2000083c
 8005ae0:	e000ed04 	.word	0xe000ed04

08005ae4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b082      	sub	sp, #8
 8005ae8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005aea:	2300      	movs	r3, #0
 8005aec:	607b      	str	r3, [r7, #4]
 8005aee:	e00c      	b.n	8005b0a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	4613      	mov	r3, r2
 8005af4:	009b      	lsls	r3, r3, #2
 8005af6:	4413      	add	r3, r2
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	4a12      	ldr	r2, [pc, #72]	; (8005b44 <prvInitialiseTaskLists+0x60>)
 8005afc:	4413      	add	r3, r2
 8005afe:	4618      	mov	r0, r3
 8005b00:	f7fe fa5c 	bl	8003fbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	3301      	adds	r3, #1
 8005b08:	607b      	str	r3, [r7, #4]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2b37      	cmp	r3, #55	; 0x37
 8005b0e:	d9ef      	bls.n	8005af0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005b10:	480d      	ldr	r0, [pc, #52]	; (8005b48 <prvInitialiseTaskLists+0x64>)
 8005b12:	f7fe fa53 	bl	8003fbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005b16:	480d      	ldr	r0, [pc, #52]	; (8005b4c <prvInitialiseTaskLists+0x68>)
 8005b18:	f7fe fa50 	bl	8003fbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005b1c:	480c      	ldr	r0, [pc, #48]	; (8005b50 <prvInitialiseTaskLists+0x6c>)
 8005b1e:	f7fe fa4d 	bl	8003fbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005b22:	480c      	ldr	r0, [pc, #48]	; (8005b54 <prvInitialiseTaskLists+0x70>)
 8005b24:	f7fe fa4a 	bl	8003fbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005b28:	480b      	ldr	r0, [pc, #44]	; (8005b58 <prvInitialiseTaskLists+0x74>)
 8005b2a:	f7fe fa47 	bl	8003fbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005b2e:	4b0b      	ldr	r3, [pc, #44]	; (8005b5c <prvInitialiseTaskLists+0x78>)
 8005b30:	4a05      	ldr	r2, [pc, #20]	; (8005b48 <prvInitialiseTaskLists+0x64>)
 8005b32:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005b34:	4b0a      	ldr	r3, [pc, #40]	; (8005b60 <prvInitialiseTaskLists+0x7c>)
 8005b36:	4a05      	ldr	r2, [pc, #20]	; (8005b4c <prvInitialiseTaskLists+0x68>)
 8005b38:	601a      	str	r2, [r3, #0]
}
 8005b3a:	bf00      	nop
 8005b3c:	3708      	adds	r7, #8
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	bf00      	nop
 8005b44:	2000083c 	.word	0x2000083c
 8005b48:	20000c9c 	.word	0x20000c9c
 8005b4c:	20000cb0 	.word	0x20000cb0
 8005b50:	20000ccc 	.word	0x20000ccc
 8005b54:	20000ce0 	.word	0x20000ce0
 8005b58:	20000cf8 	.word	0x20000cf8
 8005b5c:	20000cc4 	.word	0x20000cc4
 8005b60:	20000cc8 	.word	0x20000cc8

08005b64 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005b6a:	e019      	b.n	8005ba0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005b6c:	f000 fee2 	bl	8006934 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b70:	4b10      	ldr	r3, [pc, #64]	; (8005bb4 <prvCheckTasksWaitingTermination+0x50>)
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	3304      	adds	r3, #4
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f7fe faa7 	bl	80040d0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005b82:	4b0d      	ldr	r3, [pc, #52]	; (8005bb8 <prvCheckTasksWaitingTermination+0x54>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	3b01      	subs	r3, #1
 8005b88:	4a0b      	ldr	r2, [pc, #44]	; (8005bb8 <prvCheckTasksWaitingTermination+0x54>)
 8005b8a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005b8c:	4b0b      	ldr	r3, [pc, #44]	; (8005bbc <prvCheckTasksWaitingTermination+0x58>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	3b01      	subs	r3, #1
 8005b92:	4a0a      	ldr	r2, [pc, #40]	; (8005bbc <prvCheckTasksWaitingTermination+0x58>)
 8005b94:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005b96:	f000 fefd 	bl	8006994 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 f810 	bl	8005bc0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ba0:	4b06      	ldr	r3, [pc, #24]	; (8005bbc <prvCheckTasksWaitingTermination+0x58>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d1e1      	bne.n	8005b6c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005ba8:	bf00      	nop
 8005baa:	bf00      	nop
 8005bac:	3708      	adds	r7, #8
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	bf00      	nop
 8005bb4:	20000ce0 	.word	0x20000ce0
 8005bb8:	20000d0c 	.word	0x20000d0c
 8005bbc:	20000cf4 	.word	0x20000cf4

08005bc0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b084      	sub	sp, #16
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d108      	bne.n	8005be4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f001 f89a 	bl	8006d10 <vPortFree>
				vPortFree( pxTCB );
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f001 f897 	bl	8006d10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005be2:	e018      	b.n	8005c16 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d103      	bne.n	8005bf6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f001 f88e 	bl	8006d10 <vPortFree>
	}
 8005bf4:	e00f      	b.n	8005c16 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d00a      	beq.n	8005c16 <prvDeleteTCB+0x56>
	__asm volatile
 8005c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c04:	f383 8811 	msr	BASEPRI, r3
 8005c08:	f3bf 8f6f 	isb	sy
 8005c0c:	f3bf 8f4f 	dsb	sy
 8005c10:	60fb      	str	r3, [r7, #12]
}
 8005c12:	bf00      	nop
 8005c14:	e7fe      	b.n	8005c14 <prvDeleteTCB+0x54>
	}
 8005c16:	bf00      	nop
 8005c18:	3710      	adds	r7, #16
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
	...

08005c20 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c26:	4b0c      	ldr	r3, [pc, #48]	; (8005c58 <prvResetNextTaskUnblockTime+0x38>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d104      	bne.n	8005c3a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005c30:	4b0a      	ldr	r3, [pc, #40]	; (8005c5c <prvResetNextTaskUnblockTime+0x3c>)
 8005c32:	f04f 32ff 	mov.w	r2, #4294967295
 8005c36:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005c38:	e008      	b.n	8005c4c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c3a:	4b07      	ldr	r3, [pc, #28]	; (8005c58 <prvResetNextTaskUnblockTime+0x38>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	4a04      	ldr	r2, [pc, #16]	; (8005c5c <prvResetNextTaskUnblockTime+0x3c>)
 8005c4a:	6013      	str	r3, [r2, #0]
}
 8005c4c:	bf00      	nop
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr
 8005c58:	20000cc4 	.word	0x20000cc4
 8005c5c:	20000d2c 	.word	0x20000d2c

08005c60 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8005c66:	4b05      	ldr	r3, [pc, #20]	; (8005c7c <xTaskGetCurrentTaskHandle+0x1c>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	607b      	str	r3, [r7, #4]

		return xReturn;
 8005c6c:	687b      	ldr	r3, [r7, #4]
	}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	370c      	adds	r7, #12
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	20000838 	.word	0x20000838

08005c80 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005c86:	4b0b      	ldr	r3, [pc, #44]	; (8005cb4 <xTaskGetSchedulerState+0x34>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d102      	bne.n	8005c94 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	607b      	str	r3, [r7, #4]
 8005c92:	e008      	b.n	8005ca6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c94:	4b08      	ldr	r3, [pc, #32]	; (8005cb8 <xTaskGetSchedulerState+0x38>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d102      	bne.n	8005ca2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005c9c:	2302      	movs	r3, #2
 8005c9e:	607b      	str	r3, [r7, #4]
 8005ca0:	e001      	b.n	8005ca6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005ca6:	687b      	ldr	r3, [r7, #4]
	}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr
 8005cb4:	20000d18 	.word	0x20000d18
 8005cb8:	20000d34 	.word	0x20000d34

08005cbc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d051      	beq.n	8005d76 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cd6:	4b2a      	ldr	r3, [pc, #168]	; (8005d80 <xTaskPriorityInherit+0xc4>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d241      	bcs.n	8005d64 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	699b      	ldr	r3, [r3, #24]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	db06      	blt.n	8005cf6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ce8:	4b25      	ldr	r3, [pc, #148]	; (8005d80 <xTaskPriorityInherit+0xc4>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cee:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	6959      	ldr	r1, [r3, #20]
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cfe:	4613      	mov	r3, r2
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	4413      	add	r3, r2
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	4a1f      	ldr	r2, [pc, #124]	; (8005d84 <xTaskPriorityInherit+0xc8>)
 8005d08:	4413      	add	r3, r2
 8005d0a:	4299      	cmp	r1, r3
 8005d0c:	d122      	bne.n	8005d54 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	3304      	adds	r3, #4
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7fe f9dc 	bl	80040d0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005d18:	4b19      	ldr	r3, [pc, #100]	; (8005d80 <xTaskPriorityInherit+0xc4>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d26:	4b18      	ldr	r3, [pc, #96]	; (8005d88 <xTaskPriorityInherit+0xcc>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d903      	bls.n	8005d36 <xTaskPriorityInherit+0x7a>
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d32:	4a15      	ldr	r2, [pc, #84]	; (8005d88 <xTaskPriorityInherit+0xcc>)
 8005d34:	6013      	str	r3, [r2, #0]
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d3a:	4613      	mov	r3, r2
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	4413      	add	r3, r2
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	4a10      	ldr	r2, [pc, #64]	; (8005d84 <xTaskPriorityInherit+0xc8>)
 8005d44:	441a      	add	r2, r3
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	3304      	adds	r3, #4
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	4610      	mov	r0, r2
 8005d4e:	f7fe f962 	bl	8004016 <vListInsertEnd>
 8005d52:	e004      	b.n	8005d5e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005d54:	4b0a      	ldr	r3, [pc, #40]	; (8005d80 <xTaskPriorityInherit+0xc4>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	60fb      	str	r3, [r7, #12]
 8005d62:	e008      	b.n	8005d76 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d68:	4b05      	ldr	r3, [pc, #20]	; (8005d80 <xTaskPriorityInherit+0xc4>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d201      	bcs.n	8005d76 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005d72:	2301      	movs	r3, #1
 8005d74:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005d76:	68fb      	ldr	r3, [r7, #12]
	}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	20000838 	.word	0x20000838
 8005d84:	2000083c 	.word	0x2000083c
 8005d88:	20000d14 	.word	0x20000d14

08005d8c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b086      	sub	sp, #24
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d056      	beq.n	8005e50 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005da2:	4b2e      	ldr	r3, [pc, #184]	; (8005e5c <xTaskPriorityDisinherit+0xd0>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	693a      	ldr	r2, [r7, #16]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d00a      	beq.n	8005dc2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005dac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db0:	f383 8811 	msr	BASEPRI, r3
 8005db4:	f3bf 8f6f 	isb	sy
 8005db8:	f3bf 8f4f 	dsb	sy
 8005dbc:	60fb      	str	r3, [r7, #12]
}
 8005dbe:	bf00      	nop
 8005dc0:	e7fe      	b.n	8005dc0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d10a      	bne.n	8005de0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dce:	f383 8811 	msr	BASEPRI, r3
 8005dd2:	f3bf 8f6f 	isb	sy
 8005dd6:	f3bf 8f4f 	dsb	sy
 8005dda:	60bb      	str	r3, [r7, #8]
}
 8005ddc:	bf00      	nop
 8005dde:	e7fe      	b.n	8005dde <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005de4:	1e5a      	subs	r2, r3, #1
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d02c      	beq.n	8005e50 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d128      	bne.n	8005e50 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	3304      	adds	r3, #4
 8005e02:	4618      	mov	r0, r3
 8005e04:	f7fe f964 	bl	80040d0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e14:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e20:	4b0f      	ldr	r3, [pc, #60]	; (8005e60 <xTaskPriorityDisinherit+0xd4>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d903      	bls.n	8005e30 <xTaskPriorityDisinherit+0xa4>
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e2c:	4a0c      	ldr	r2, [pc, #48]	; (8005e60 <xTaskPriorityDisinherit+0xd4>)
 8005e2e:	6013      	str	r3, [r2, #0]
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e34:	4613      	mov	r3, r2
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	4413      	add	r3, r2
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	4a09      	ldr	r2, [pc, #36]	; (8005e64 <xTaskPriorityDisinherit+0xd8>)
 8005e3e:	441a      	add	r2, r3
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	3304      	adds	r3, #4
 8005e44:	4619      	mov	r1, r3
 8005e46:	4610      	mov	r0, r2
 8005e48:	f7fe f8e5 	bl	8004016 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005e50:	697b      	ldr	r3, [r7, #20]
	}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3718      	adds	r7, #24
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	bf00      	nop
 8005e5c:	20000838 	.word	0x20000838
 8005e60:	20000d14 	.word	0x20000d14
 8005e64:	2000083c 	.word	0x2000083c

08005e68 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b088      	sub	sp, #32
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005e76:	2301      	movs	r3, #1
 8005e78:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d06a      	beq.n	8005f56 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d10a      	bne.n	8005e9e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8005e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e8c:	f383 8811 	msr	BASEPRI, r3
 8005e90:	f3bf 8f6f 	isb	sy
 8005e94:	f3bf 8f4f 	dsb	sy
 8005e98:	60fb      	str	r3, [r7, #12]
}
 8005e9a:	bf00      	nop
 8005e9c:	e7fe      	b.n	8005e9c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ea2:	683a      	ldr	r2, [r7, #0]
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d902      	bls.n	8005eae <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	61fb      	str	r3, [r7, #28]
 8005eac:	e002      	b.n	8005eb4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005eae:	69bb      	ldr	r3, [r7, #24]
 8005eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005eb2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb8:	69fa      	ldr	r2, [r7, #28]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d04b      	beq.n	8005f56 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ec2:	697a      	ldr	r2, [r7, #20]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d146      	bne.n	8005f56 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005ec8:	4b25      	ldr	r3, [pc, #148]	; (8005f60 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	69ba      	ldr	r2, [r7, #24]
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d10a      	bne.n	8005ee8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8005ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ed6:	f383 8811 	msr	BASEPRI, r3
 8005eda:	f3bf 8f6f 	isb	sy
 8005ede:	f3bf 8f4f 	dsb	sy
 8005ee2:	60bb      	str	r3, [r7, #8]
}
 8005ee4:	bf00      	nop
 8005ee6:	e7fe      	b.n	8005ee6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005ee8:	69bb      	ldr	r3, [r7, #24]
 8005eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eec:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005eee:	69bb      	ldr	r3, [r7, #24]
 8005ef0:	69fa      	ldr	r2, [r7, #28]
 8005ef2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005ef4:	69bb      	ldr	r3, [r7, #24]
 8005ef6:	699b      	ldr	r3, [r3, #24]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	db04      	blt.n	8005f06 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005f02:	69bb      	ldr	r3, [r7, #24]
 8005f04:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005f06:	69bb      	ldr	r3, [r7, #24]
 8005f08:	6959      	ldr	r1, [r3, #20]
 8005f0a:	693a      	ldr	r2, [r7, #16]
 8005f0c:	4613      	mov	r3, r2
 8005f0e:	009b      	lsls	r3, r3, #2
 8005f10:	4413      	add	r3, r2
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	4a13      	ldr	r2, [pc, #76]	; (8005f64 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005f16:	4413      	add	r3, r2
 8005f18:	4299      	cmp	r1, r3
 8005f1a:	d11c      	bne.n	8005f56 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	3304      	adds	r3, #4
 8005f20:	4618      	mov	r0, r3
 8005f22:	f7fe f8d5 	bl	80040d0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005f26:	69bb      	ldr	r3, [r7, #24]
 8005f28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f2a:	4b0f      	ldr	r3, [pc, #60]	; (8005f68 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d903      	bls.n	8005f3a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f36:	4a0c      	ldr	r2, [pc, #48]	; (8005f68 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005f38:	6013      	str	r3, [r2, #0]
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f3e:	4613      	mov	r3, r2
 8005f40:	009b      	lsls	r3, r3, #2
 8005f42:	4413      	add	r3, r2
 8005f44:	009b      	lsls	r3, r3, #2
 8005f46:	4a07      	ldr	r2, [pc, #28]	; (8005f64 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005f48:	441a      	add	r2, r3
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	3304      	adds	r3, #4
 8005f4e:	4619      	mov	r1, r3
 8005f50:	4610      	mov	r0, r2
 8005f52:	f7fe f860 	bl	8004016 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005f56:	bf00      	nop
 8005f58:	3720      	adds	r7, #32
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	20000838 	.word	0x20000838
 8005f64:	2000083c 	.word	0x2000083c
 8005f68:	20000d14 	.word	0x20000d14

08005f6c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005f6c:	b480      	push	{r7}
 8005f6e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005f70:	4b07      	ldr	r3, [pc, #28]	; (8005f90 <pvTaskIncrementMutexHeldCount+0x24>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d004      	beq.n	8005f82 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005f78:	4b05      	ldr	r3, [pc, #20]	; (8005f90 <pvTaskIncrementMutexHeldCount+0x24>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005f7e:	3201      	adds	r2, #1
 8005f80:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8005f82:	4b03      	ldr	r3, [pc, #12]	; (8005f90 <pvTaskIncrementMutexHeldCount+0x24>)
 8005f84:	681b      	ldr	r3, [r3, #0]
	}
 8005f86:	4618      	mov	r0, r3
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr
 8005f90:	20000838 	.word	0x20000838

08005f94 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005f9e:	4b21      	ldr	r3, [pc, #132]	; (8006024 <prvAddCurrentTaskToDelayedList+0x90>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005fa4:	4b20      	ldr	r3, [pc, #128]	; (8006028 <prvAddCurrentTaskToDelayedList+0x94>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	3304      	adds	r3, #4
 8005faa:	4618      	mov	r0, r3
 8005fac:	f7fe f890 	bl	80040d0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fb6:	d10a      	bne.n	8005fce <prvAddCurrentTaskToDelayedList+0x3a>
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d007      	beq.n	8005fce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005fbe:	4b1a      	ldr	r3, [pc, #104]	; (8006028 <prvAddCurrentTaskToDelayedList+0x94>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	3304      	adds	r3, #4
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	4819      	ldr	r0, [pc, #100]	; (800602c <prvAddCurrentTaskToDelayedList+0x98>)
 8005fc8:	f7fe f825 	bl	8004016 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005fcc:	e026      	b.n	800601c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4413      	add	r3, r2
 8005fd4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005fd6:	4b14      	ldr	r3, [pc, #80]	; (8006028 <prvAddCurrentTaskToDelayedList+0x94>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	68ba      	ldr	r2, [r7, #8]
 8005fdc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005fde:	68ba      	ldr	r2, [r7, #8]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d209      	bcs.n	8005ffa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005fe6:	4b12      	ldr	r3, [pc, #72]	; (8006030 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	4b0f      	ldr	r3, [pc, #60]	; (8006028 <prvAddCurrentTaskToDelayedList+0x94>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	3304      	adds	r3, #4
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	4610      	mov	r0, r2
 8005ff4:	f7fe f833 	bl	800405e <vListInsert>
}
 8005ff8:	e010      	b.n	800601c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ffa:	4b0e      	ldr	r3, [pc, #56]	; (8006034 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	4b0a      	ldr	r3, [pc, #40]	; (8006028 <prvAddCurrentTaskToDelayedList+0x94>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	3304      	adds	r3, #4
 8006004:	4619      	mov	r1, r3
 8006006:	4610      	mov	r0, r2
 8006008:	f7fe f829 	bl	800405e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800600c:	4b0a      	ldr	r3, [pc, #40]	; (8006038 <prvAddCurrentTaskToDelayedList+0xa4>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	68ba      	ldr	r2, [r7, #8]
 8006012:	429a      	cmp	r2, r3
 8006014:	d202      	bcs.n	800601c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006016:	4a08      	ldr	r2, [pc, #32]	; (8006038 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	6013      	str	r3, [r2, #0]
}
 800601c:	bf00      	nop
 800601e:	3710      	adds	r7, #16
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}
 8006024:	20000d10 	.word	0x20000d10
 8006028:	20000838 	.word	0x20000838
 800602c:	20000cf8 	.word	0x20000cf8
 8006030:	20000cc8 	.word	0x20000cc8
 8006034:	20000cc4 	.word	0x20000cc4
 8006038:	20000d2c 	.word	0x20000d2c

0800603c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b08a      	sub	sp, #40	; 0x28
 8006040:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006042:	2300      	movs	r3, #0
 8006044:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006046:	f000 fb07 	bl	8006658 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800604a:	4b1c      	ldr	r3, [pc, #112]	; (80060bc <xTimerCreateTimerTask+0x80>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d021      	beq.n	8006096 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006052:	2300      	movs	r3, #0
 8006054:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006056:	2300      	movs	r3, #0
 8006058:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800605a:	1d3a      	adds	r2, r7, #4
 800605c:	f107 0108 	add.w	r1, r7, #8
 8006060:	f107 030c 	add.w	r3, r7, #12
 8006064:	4618      	mov	r0, r3
 8006066:	f7fd ff8f 	bl	8003f88 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800606a:	6879      	ldr	r1, [r7, #4]
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	68fa      	ldr	r2, [r7, #12]
 8006070:	9202      	str	r2, [sp, #8]
 8006072:	9301      	str	r3, [sp, #4]
 8006074:	2302      	movs	r3, #2
 8006076:	9300      	str	r3, [sp, #0]
 8006078:	2300      	movs	r3, #0
 800607a:	460a      	mov	r2, r1
 800607c:	4910      	ldr	r1, [pc, #64]	; (80060c0 <xTimerCreateTimerTask+0x84>)
 800607e:	4811      	ldr	r0, [pc, #68]	; (80060c4 <xTimerCreateTimerTask+0x88>)
 8006080:	f7fe ffd0 	bl	8005024 <xTaskCreateStatic>
 8006084:	4603      	mov	r3, r0
 8006086:	4a10      	ldr	r2, [pc, #64]	; (80060c8 <xTimerCreateTimerTask+0x8c>)
 8006088:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800608a:	4b0f      	ldr	r3, [pc, #60]	; (80060c8 <xTimerCreateTimerTask+0x8c>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d001      	beq.n	8006096 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006092:	2301      	movs	r3, #1
 8006094:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d10a      	bne.n	80060b2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800609c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060a0:	f383 8811 	msr	BASEPRI, r3
 80060a4:	f3bf 8f6f 	isb	sy
 80060a8:	f3bf 8f4f 	dsb	sy
 80060ac:	613b      	str	r3, [r7, #16]
}
 80060ae:	bf00      	nop
 80060b0:	e7fe      	b.n	80060b0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80060b2:	697b      	ldr	r3, [r7, #20]
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3718      	adds	r7, #24
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}
 80060bc:	20000d68 	.word	0x20000d68
 80060c0:	08007c10 	.word	0x08007c10
 80060c4:	08006201 	.word	0x08006201
 80060c8:	20000d6c 	.word	0x20000d6c

080060cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b08a      	sub	sp, #40	; 0x28
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	60b9      	str	r1, [r7, #8]
 80060d6:	607a      	str	r2, [r7, #4]
 80060d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80060da:	2300      	movs	r3, #0
 80060dc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d10a      	bne.n	80060fa <xTimerGenericCommand+0x2e>
	__asm volatile
 80060e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060e8:	f383 8811 	msr	BASEPRI, r3
 80060ec:	f3bf 8f6f 	isb	sy
 80060f0:	f3bf 8f4f 	dsb	sy
 80060f4:	623b      	str	r3, [r7, #32]
}
 80060f6:	bf00      	nop
 80060f8:	e7fe      	b.n	80060f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80060fa:	4b1a      	ldr	r3, [pc, #104]	; (8006164 <xTimerGenericCommand+0x98>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d02a      	beq.n	8006158 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2b05      	cmp	r3, #5
 8006112:	dc18      	bgt.n	8006146 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006114:	f7ff fdb4 	bl	8005c80 <xTaskGetSchedulerState>
 8006118:	4603      	mov	r3, r0
 800611a:	2b02      	cmp	r3, #2
 800611c:	d109      	bne.n	8006132 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800611e:	4b11      	ldr	r3, [pc, #68]	; (8006164 <xTimerGenericCommand+0x98>)
 8006120:	6818      	ldr	r0, [r3, #0]
 8006122:	f107 0110 	add.w	r1, r7, #16
 8006126:	2300      	movs	r3, #0
 8006128:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800612a:	f7fe f9ef 	bl	800450c <xQueueGenericSend>
 800612e:	6278      	str	r0, [r7, #36]	; 0x24
 8006130:	e012      	b.n	8006158 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006132:	4b0c      	ldr	r3, [pc, #48]	; (8006164 <xTimerGenericCommand+0x98>)
 8006134:	6818      	ldr	r0, [r3, #0]
 8006136:	f107 0110 	add.w	r1, r7, #16
 800613a:	2300      	movs	r3, #0
 800613c:	2200      	movs	r2, #0
 800613e:	f7fe f9e5 	bl	800450c <xQueueGenericSend>
 8006142:	6278      	str	r0, [r7, #36]	; 0x24
 8006144:	e008      	b.n	8006158 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006146:	4b07      	ldr	r3, [pc, #28]	; (8006164 <xTimerGenericCommand+0x98>)
 8006148:	6818      	ldr	r0, [r3, #0]
 800614a:	f107 0110 	add.w	r1, r7, #16
 800614e:	2300      	movs	r3, #0
 8006150:	683a      	ldr	r2, [r7, #0]
 8006152:	f7fe fad9 	bl	8004708 <xQueueGenericSendFromISR>
 8006156:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800615a:	4618      	mov	r0, r3
 800615c:	3728      	adds	r7, #40	; 0x28
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	20000d68 	.word	0x20000d68

08006168 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b088      	sub	sp, #32
 800616c:	af02      	add	r7, sp, #8
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006172:	4b22      	ldr	r3, [pc, #136]	; (80061fc <prvProcessExpiredTimer+0x94>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	3304      	adds	r3, #4
 8006180:	4618      	mov	r0, r3
 8006182:	f7fd ffa5 	bl	80040d0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800618c:	f003 0304 	and.w	r3, r3, #4
 8006190:	2b00      	cmp	r3, #0
 8006192:	d022      	beq.n	80061da <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	699a      	ldr	r2, [r3, #24]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	18d1      	adds	r1, r2, r3
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	683a      	ldr	r2, [r7, #0]
 80061a0:	6978      	ldr	r0, [r7, #20]
 80061a2:	f000 f8d1 	bl	8006348 <prvInsertTimerInActiveList>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d01f      	beq.n	80061ec <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80061ac:	2300      	movs	r3, #0
 80061ae:	9300      	str	r3, [sp, #0]
 80061b0:	2300      	movs	r3, #0
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	2100      	movs	r1, #0
 80061b6:	6978      	ldr	r0, [r7, #20]
 80061b8:	f7ff ff88 	bl	80060cc <xTimerGenericCommand>
 80061bc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d113      	bne.n	80061ec <prvProcessExpiredTimer+0x84>
	__asm volatile
 80061c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061c8:	f383 8811 	msr	BASEPRI, r3
 80061cc:	f3bf 8f6f 	isb	sy
 80061d0:	f3bf 8f4f 	dsb	sy
 80061d4:	60fb      	str	r3, [r7, #12]
}
 80061d6:	bf00      	nop
 80061d8:	e7fe      	b.n	80061d8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80061e0:	f023 0301 	bic.w	r3, r3, #1
 80061e4:	b2da      	uxtb	r2, r3
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	6a1b      	ldr	r3, [r3, #32]
 80061f0:	6978      	ldr	r0, [r7, #20]
 80061f2:	4798      	blx	r3
}
 80061f4:	bf00      	nop
 80061f6:	3718      	adds	r7, #24
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	20000d60 	.word	0x20000d60

08006200 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006208:	f107 0308 	add.w	r3, r7, #8
 800620c:	4618      	mov	r0, r3
 800620e:	f000 f857 	bl	80062c0 <prvGetNextExpireTime>
 8006212:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	4619      	mov	r1, r3
 8006218:	68f8      	ldr	r0, [r7, #12]
 800621a:	f000 f803 	bl	8006224 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800621e:	f000 f8d5 	bl	80063cc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006222:	e7f1      	b.n	8006208 <prvTimerTask+0x8>

08006224 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800622e:	f7ff f935 	bl	800549c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006232:	f107 0308 	add.w	r3, r7, #8
 8006236:	4618      	mov	r0, r3
 8006238:	f000 f866 	bl	8006308 <prvSampleTimeNow>
 800623c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d130      	bne.n	80062a6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d10a      	bne.n	8006260 <prvProcessTimerOrBlockTask+0x3c>
 800624a:	687a      	ldr	r2, [r7, #4]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	429a      	cmp	r2, r3
 8006250:	d806      	bhi.n	8006260 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006252:	f7ff f931 	bl	80054b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006256:	68f9      	ldr	r1, [r7, #12]
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f7ff ff85 	bl	8006168 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800625e:	e024      	b.n	80062aa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d008      	beq.n	8006278 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006266:	4b13      	ldr	r3, [pc, #76]	; (80062b4 <prvProcessTimerOrBlockTask+0x90>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d101      	bne.n	8006274 <prvProcessTimerOrBlockTask+0x50>
 8006270:	2301      	movs	r3, #1
 8006272:	e000      	b.n	8006276 <prvProcessTimerOrBlockTask+0x52>
 8006274:	2300      	movs	r3, #0
 8006276:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006278:	4b0f      	ldr	r3, [pc, #60]	; (80062b8 <prvProcessTimerOrBlockTask+0x94>)
 800627a:	6818      	ldr	r0, [r3, #0]
 800627c:	687a      	ldr	r2, [r7, #4]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	1ad3      	subs	r3, r2, r3
 8006282:	683a      	ldr	r2, [r7, #0]
 8006284:	4619      	mov	r1, r3
 8006286:	f7fe fe99 	bl	8004fbc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800628a:	f7ff f915 	bl	80054b8 <xTaskResumeAll>
 800628e:	4603      	mov	r3, r0
 8006290:	2b00      	cmp	r3, #0
 8006292:	d10a      	bne.n	80062aa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006294:	4b09      	ldr	r3, [pc, #36]	; (80062bc <prvProcessTimerOrBlockTask+0x98>)
 8006296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800629a:	601a      	str	r2, [r3, #0]
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	f3bf 8f6f 	isb	sy
}
 80062a4:	e001      	b.n	80062aa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80062a6:	f7ff f907 	bl	80054b8 <xTaskResumeAll>
}
 80062aa:	bf00      	nop
 80062ac:	3710      	adds	r7, #16
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
 80062b2:	bf00      	nop
 80062b4:	20000d64 	.word	0x20000d64
 80062b8:	20000d68 	.word	0x20000d68
 80062bc:	e000ed04 	.word	0xe000ed04

080062c0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80062c0:	b480      	push	{r7}
 80062c2:	b085      	sub	sp, #20
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80062c8:	4b0e      	ldr	r3, [pc, #56]	; (8006304 <prvGetNextExpireTime+0x44>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d101      	bne.n	80062d6 <prvGetNextExpireTime+0x16>
 80062d2:	2201      	movs	r2, #1
 80062d4:	e000      	b.n	80062d8 <prvGetNextExpireTime+0x18>
 80062d6:	2200      	movs	r2, #0
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d105      	bne.n	80062f0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80062e4:	4b07      	ldr	r3, [pc, #28]	; (8006304 <prvGetNextExpireTime+0x44>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	60fb      	str	r3, [r7, #12]
 80062ee:	e001      	b.n	80062f4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80062f0:	2300      	movs	r3, #0
 80062f2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80062f4:	68fb      	ldr	r3, [r7, #12]
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3714      	adds	r7, #20
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop
 8006304:	20000d60 	.word	0x20000d60

08006308 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006310:	f7ff f970 	bl	80055f4 <xTaskGetTickCount>
 8006314:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006316:	4b0b      	ldr	r3, [pc, #44]	; (8006344 <prvSampleTimeNow+0x3c>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	68fa      	ldr	r2, [r7, #12]
 800631c:	429a      	cmp	r2, r3
 800631e:	d205      	bcs.n	800632c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006320:	f000 f936 	bl	8006590 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	601a      	str	r2, [r3, #0]
 800632a:	e002      	b.n	8006332 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2200      	movs	r2, #0
 8006330:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006332:	4a04      	ldr	r2, [pc, #16]	; (8006344 <prvSampleTimeNow+0x3c>)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006338:	68fb      	ldr	r3, [r7, #12]
}
 800633a:	4618      	mov	r0, r3
 800633c:	3710      	adds	r7, #16
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}
 8006342:	bf00      	nop
 8006344:	20000d70 	.word	0x20000d70

08006348 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b086      	sub	sp, #24
 800634c:	af00      	add	r7, sp, #0
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	607a      	str	r2, [r7, #4]
 8006354:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006356:	2300      	movs	r3, #0
 8006358:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	68ba      	ldr	r2, [r7, #8]
 800635e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006366:	68ba      	ldr	r2, [r7, #8]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	429a      	cmp	r2, r3
 800636c:	d812      	bhi.n	8006394 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800636e:	687a      	ldr	r2, [r7, #4]
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	1ad2      	subs	r2, r2, r3
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	699b      	ldr	r3, [r3, #24]
 8006378:	429a      	cmp	r2, r3
 800637a:	d302      	bcc.n	8006382 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800637c:	2301      	movs	r3, #1
 800637e:	617b      	str	r3, [r7, #20]
 8006380:	e01b      	b.n	80063ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006382:	4b10      	ldr	r3, [pc, #64]	; (80063c4 <prvInsertTimerInActiveList+0x7c>)
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	3304      	adds	r3, #4
 800638a:	4619      	mov	r1, r3
 800638c:	4610      	mov	r0, r2
 800638e:	f7fd fe66 	bl	800405e <vListInsert>
 8006392:	e012      	b.n	80063ba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	429a      	cmp	r2, r3
 800639a:	d206      	bcs.n	80063aa <prvInsertTimerInActiveList+0x62>
 800639c:	68ba      	ldr	r2, [r7, #8]
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	429a      	cmp	r2, r3
 80063a2:	d302      	bcc.n	80063aa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80063a4:	2301      	movs	r3, #1
 80063a6:	617b      	str	r3, [r7, #20]
 80063a8:	e007      	b.n	80063ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80063aa:	4b07      	ldr	r3, [pc, #28]	; (80063c8 <prvInsertTimerInActiveList+0x80>)
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	3304      	adds	r3, #4
 80063b2:	4619      	mov	r1, r3
 80063b4:	4610      	mov	r0, r2
 80063b6:	f7fd fe52 	bl	800405e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80063ba:	697b      	ldr	r3, [r7, #20]
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3718      	adds	r7, #24
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	20000d64 	.word	0x20000d64
 80063c8:	20000d60 	.word	0x20000d60

080063cc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b08e      	sub	sp, #56	; 0x38
 80063d0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80063d2:	e0ca      	b.n	800656a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	da18      	bge.n	800640c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80063da:	1d3b      	adds	r3, r7, #4
 80063dc:	3304      	adds	r3, #4
 80063de:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80063e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d10a      	bne.n	80063fc <prvProcessReceivedCommands+0x30>
	__asm volatile
 80063e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ea:	f383 8811 	msr	BASEPRI, r3
 80063ee:	f3bf 8f6f 	isb	sy
 80063f2:	f3bf 8f4f 	dsb	sy
 80063f6:	61fb      	str	r3, [r7, #28]
}
 80063f8:	bf00      	nop
 80063fa:	e7fe      	b.n	80063fa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80063fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006402:	6850      	ldr	r0, [r2, #4]
 8006404:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006406:	6892      	ldr	r2, [r2, #8]
 8006408:	4611      	mov	r1, r2
 800640a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	f2c0 80aa 	blt.w	8006568 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800641a:	695b      	ldr	r3, [r3, #20]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d004      	beq.n	800642a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006422:	3304      	adds	r3, #4
 8006424:	4618      	mov	r0, r3
 8006426:	f7fd fe53 	bl	80040d0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800642a:	463b      	mov	r3, r7
 800642c:	4618      	mov	r0, r3
 800642e:	f7ff ff6b 	bl	8006308 <prvSampleTimeNow>
 8006432:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2b09      	cmp	r3, #9
 8006438:	f200 8097 	bhi.w	800656a <prvProcessReceivedCommands+0x19e>
 800643c:	a201      	add	r2, pc, #4	; (adr r2, 8006444 <prvProcessReceivedCommands+0x78>)
 800643e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006442:	bf00      	nop
 8006444:	0800646d 	.word	0x0800646d
 8006448:	0800646d 	.word	0x0800646d
 800644c:	0800646d 	.word	0x0800646d
 8006450:	080064e1 	.word	0x080064e1
 8006454:	080064f5 	.word	0x080064f5
 8006458:	0800653f 	.word	0x0800653f
 800645c:	0800646d 	.word	0x0800646d
 8006460:	0800646d 	.word	0x0800646d
 8006464:	080064e1 	.word	0x080064e1
 8006468:	080064f5 	.word	0x080064f5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800646c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800646e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006472:	f043 0301 	orr.w	r3, r3, #1
 8006476:	b2da      	uxtb	r2, r3
 8006478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800647a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800647e:	68ba      	ldr	r2, [r7, #8]
 8006480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006482:	699b      	ldr	r3, [r3, #24]
 8006484:	18d1      	adds	r1, r2, r3
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800648a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800648c:	f7ff ff5c 	bl	8006348 <prvInsertTimerInActiveList>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d069      	beq.n	800656a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006498:	6a1b      	ldr	r3, [r3, #32]
 800649a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800649c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800649e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80064a4:	f003 0304 	and.w	r3, r3, #4
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d05e      	beq.n	800656a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80064ac:	68ba      	ldr	r2, [r7, #8]
 80064ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	441a      	add	r2, r3
 80064b4:	2300      	movs	r3, #0
 80064b6:	9300      	str	r3, [sp, #0]
 80064b8:	2300      	movs	r3, #0
 80064ba:	2100      	movs	r1, #0
 80064bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064be:	f7ff fe05 	bl	80060cc <xTimerGenericCommand>
 80064c2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80064c4:	6a3b      	ldr	r3, [r7, #32]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d14f      	bne.n	800656a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80064ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ce:	f383 8811 	msr	BASEPRI, r3
 80064d2:	f3bf 8f6f 	isb	sy
 80064d6:	f3bf 8f4f 	dsb	sy
 80064da:	61bb      	str	r3, [r7, #24]
}
 80064dc:	bf00      	nop
 80064de:	e7fe      	b.n	80064de <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80064e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80064e6:	f023 0301 	bic.w	r3, r3, #1
 80064ea:	b2da      	uxtb	r2, r3
 80064ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80064f2:	e03a      	b.n	800656a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80064f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80064fa:	f043 0301 	orr.w	r3, r3, #1
 80064fe:	b2da      	uxtb	r2, r3
 8006500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006502:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006506:	68ba      	ldr	r2, [r7, #8]
 8006508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800650a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800650c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800650e:	699b      	ldr	r3, [r3, #24]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10a      	bne.n	800652a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006518:	f383 8811 	msr	BASEPRI, r3
 800651c:	f3bf 8f6f 	isb	sy
 8006520:	f3bf 8f4f 	dsb	sy
 8006524:	617b      	str	r3, [r7, #20]
}
 8006526:	bf00      	nop
 8006528:	e7fe      	b.n	8006528 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800652a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800652c:	699a      	ldr	r2, [r3, #24]
 800652e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006530:	18d1      	adds	r1, r2, r3
 8006532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006534:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006536:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006538:	f7ff ff06 	bl	8006348 <prvInsertTimerInActiveList>
					break;
 800653c:	e015      	b.n	800656a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800653e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006540:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006544:	f003 0302 	and.w	r3, r3, #2
 8006548:	2b00      	cmp	r3, #0
 800654a:	d103      	bne.n	8006554 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800654c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800654e:	f000 fbdf 	bl	8006d10 <vPortFree>
 8006552:	e00a      	b.n	800656a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006556:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800655a:	f023 0301 	bic.w	r3, r3, #1
 800655e:	b2da      	uxtb	r2, r3
 8006560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006562:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006566:	e000      	b.n	800656a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006568:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800656a:	4b08      	ldr	r3, [pc, #32]	; (800658c <prvProcessReceivedCommands+0x1c0>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	1d39      	adds	r1, r7, #4
 8006570:	2200      	movs	r2, #0
 8006572:	4618      	mov	r0, r3
 8006574:	f7fe f964 	bl	8004840 <xQueueReceive>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	f47f af2a 	bne.w	80063d4 <prvProcessReceivedCommands+0x8>
	}
}
 8006580:	bf00      	nop
 8006582:	bf00      	nop
 8006584:	3730      	adds	r7, #48	; 0x30
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	20000d68 	.word	0x20000d68

08006590 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b088      	sub	sp, #32
 8006594:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006596:	e048      	b.n	800662a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006598:	4b2d      	ldr	r3, [pc, #180]	; (8006650 <prvSwitchTimerLists+0xc0>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065a2:	4b2b      	ldr	r3, [pc, #172]	; (8006650 <prvSwitchTimerLists+0xc0>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	3304      	adds	r3, #4
 80065b0:	4618      	mov	r0, r3
 80065b2:	f7fd fd8d 	bl	80040d0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6a1b      	ldr	r3, [r3, #32]
 80065ba:	68f8      	ldr	r0, [r7, #12]
 80065bc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80065c4:	f003 0304 	and.w	r3, r3, #4
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d02e      	beq.n	800662a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	699b      	ldr	r3, [r3, #24]
 80065d0:	693a      	ldr	r2, [r7, #16]
 80065d2:	4413      	add	r3, r2
 80065d4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80065d6:	68ba      	ldr	r2, [r7, #8]
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	429a      	cmp	r2, r3
 80065dc:	d90e      	bls.n	80065fc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	68ba      	ldr	r2, [r7, #8]
 80065e2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	68fa      	ldr	r2, [r7, #12]
 80065e8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80065ea:	4b19      	ldr	r3, [pc, #100]	; (8006650 <prvSwitchTimerLists+0xc0>)
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	3304      	adds	r3, #4
 80065f2:	4619      	mov	r1, r3
 80065f4:	4610      	mov	r0, r2
 80065f6:	f7fd fd32 	bl	800405e <vListInsert>
 80065fa:	e016      	b.n	800662a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80065fc:	2300      	movs	r3, #0
 80065fe:	9300      	str	r3, [sp, #0]
 8006600:	2300      	movs	r3, #0
 8006602:	693a      	ldr	r2, [r7, #16]
 8006604:	2100      	movs	r1, #0
 8006606:	68f8      	ldr	r0, [r7, #12]
 8006608:	f7ff fd60 	bl	80060cc <xTimerGenericCommand>
 800660c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d10a      	bne.n	800662a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006618:	f383 8811 	msr	BASEPRI, r3
 800661c:	f3bf 8f6f 	isb	sy
 8006620:	f3bf 8f4f 	dsb	sy
 8006624:	603b      	str	r3, [r7, #0]
}
 8006626:	bf00      	nop
 8006628:	e7fe      	b.n	8006628 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800662a:	4b09      	ldr	r3, [pc, #36]	; (8006650 <prvSwitchTimerLists+0xc0>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d1b1      	bne.n	8006598 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006634:	4b06      	ldr	r3, [pc, #24]	; (8006650 <prvSwitchTimerLists+0xc0>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800663a:	4b06      	ldr	r3, [pc, #24]	; (8006654 <prvSwitchTimerLists+0xc4>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a04      	ldr	r2, [pc, #16]	; (8006650 <prvSwitchTimerLists+0xc0>)
 8006640:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006642:	4a04      	ldr	r2, [pc, #16]	; (8006654 <prvSwitchTimerLists+0xc4>)
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	6013      	str	r3, [r2, #0]
}
 8006648:	bf00      	nop
 800664a:	3718      	adds	r7, #24
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}
 8006650:	20000d60 	.word	0x20000d60
 8006654:	20000d64 	.word	0x20000d64

08006658 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800665e:	f000 f969 	bl	8006934 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006662:	4b15      	ldr	r3, [pc, #84]	; (80066b8 <prvCheckForValidListAndQueue+0x60>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d120      	bne.n	80066ac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800666a:	4814      	ldr	r0, [pc, #80]	; (80066bc <prvCheckForValidListAndQueue+0x64>)
 800666c:	f7fd fca6 	bl	8003fbc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006670:	4813      	ldr	r0, [pc, #76]	; (80066c0 <prvCheckForValidListAndQueue+0x68>)
 8006672:	f7fd fca3 	bl	8003fbc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006676:	4b13      	ldr	r3, [pc, #76]	; (80066c4 <prvCheckForValidListAndQueue+0x6c>)
 8006678:	4a10      	ldr	r2, [pc, #64]	; (80066bc <prvCheckForValidListAndQueue+0x64>)
 800667a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800667c:	4b12      	ldr	r3, [pc, #72]	; (80066c8 <prvCheckForValidListAndQueue+0x70>)
 800667e:	4a10      	ldr	r2, [pc, #64]	; (80066c0 <prvCheckForValidListAndQueue+0x68>)
 8006680:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006682:	2300      	movs	r3, #0
 8006684:	9300      	str	r3, [sp, #0]
 8006686:	4b11      	ldr	r3, [pc, #68]	; (80066cc <prvCheckForValidListAndQueue+0x74>)
 8006688:	4a11      	ldr	r2, [pc, #68]	; (80066d0 <prvCheckForValidListAndQueue+0x78>)
 800668a:	2110      	movs	r1, #16
 800668c:	200a      	movs	r0, #10
 800668e:	f7fd fdb1 	bl	80041f4 <xQueueGenericCreateStatic>
 8006692:	4603      	mov	r3, r0
 8006694:	4a08      	ldr	r2, [pc, #32]	; (80066b8 <prvCheckForValidListAndQueue+0x60>)
 8006696:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006698:	4b07      	ldr	r3, [pc, #28]	; (80066b8 <prvCheckForValidListAndQueue+0x60>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d005      	beq.n	80066ac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80066a0:	4b05      	ldr	r3, [pc, #20]	; (80066b8 <prvCheckForValidListAndQueue+0x60>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	490b      	ldr	r1, [pc, #44]	; (80066d4 <prvCheckForValidListAndQueue+0x7c>)
 80066a6:	4618      	mov	r0, r3
 80066a8:	f7fe fc5e 	bl	8004f68 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80066ac:	f000 f972 	bl	8006994 <vPortExitCritical>
}
 80066b0:	bf00      	nop
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	20000d68 	.word	0x20000d68
 80066bc:	20000d38 	.word	0x20000d38
 80066c0:	20000d4c 	.word	0x20000d4c
 80066c4:	20000d60 	.word	0x20000d60
 80066c8:	20000d64 	.word	0x20000d64
 80066cc:	20000e14 	.word	0x20000e14
 80066d0:	20000d74 	.word	0x20000d74
 80066d4:	08007c18 	.word	0x08007c18

080066d8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80066d8:	b480      	push	{r7}
 80066da:	b085      	sub	sp, #20
 80066dc:	af00      	add	r7, sp, #0
 80066de:	60f8      	str	r0, [r7, #12]
 80066e0:	60b9      	str	r1, [r7, #8]
 80066e2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	3b04      	subs	r3, #4
 80066e8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80066f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	3b04      	subs	r3, #4
 80066f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	f023 0201 	bic.w	r2, r3, #1
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	3b04      	subs	r3, #4
 8006706:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006708:	4a0c      	ldr	r2, [pc, #48]	; (800673c <pxPortInitialiseStack+0x64>)
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	3b14      	subs	r3, #20
 8006712:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	3b04      	subs	r3, #4
 800671e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f06f 0202 	mvn.w	r2, #2
 8006726:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	3b20      	subs	r3, #32
 800672c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800672e:	68fb      	ldr	r3, [r7, #12]
}
 8006730:	4618      	mov	r0, r3
 8006732:	3714      	adds	r7, #20
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr
 800673c:	08006741 	.word	0x08006741

08006740 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006740:	b480      	push	{r7}
 8006742:	b085      	sub	sp, #20
 8006744:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006746:	2300      	movs	r3, #0
 8006748:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800674a:	4b12      	ldr	r3, [pc, #72]	; (8006794 <prvTaskExitError+0x54>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006752:	d00a      	beq.n	800676a <prvTaskExitError+0x2a>
	__asm volatile
 8006754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006758:	f383 8811 	msr	BASEPRI, r3
 800675c:	f3bf 8f6f 	isb	sy
 8006760:	f3bf 8f4f 	dsb	sy
 8006764:	60fb      	str	r3, [r7, #12]
}
 8006766:	bf00      	nop
 8006768:	e7fe      	b.n	8006768 <prvTaskExitError+0x28>
	__asm volatile
 800676a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800676e:	f383 8811 	msr	BASEPRI, r3
 8006772:	f3bf 8f6f 	isb	sy
 8006776:	f3bf 8f4f 	dsb	sy
 800677a:	60bb      	str	r3, [r7, #8]
}
 800677c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800677e:	bf00      	nop
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d0fc      	beq.n	8006780 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006786:	bf00      	nop
 8006788:	bf00      	nop
 800678a:	3714      	adds	r7, #20
 800678c:	46bd      	mov	sp, r7
 800678e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006792:	4770      	bx	lr
 8006794:	2000000c 	.word	0x2000000c
	...

080067a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80067a0:	4b07      	ldr	r3, [pc, #28]	; (80067c0 <pxCurrentTCBConst2>)
 80067a2:	6819      	ldr	r1, [r3, #0]
 80067a4:	6808      	ldr	r0, [r1, #0]
 80067a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067aa:	f380 8809 	msr	PSP, r0
 80067ae:	f3bf 8f6f 	isb	sy
 80067b2:	f04f 0000 	mov.w	r0, #0
 80067b6:	f380 8811 	msr	BASEPRI, r0
 80067ba:	4770      	bx	lr
 80067bc:	f3af 8000 	nop.w

080067c0 <pxCurrentTCBConst2>:
 80067c0:	20000838 	.word	0x20000838
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80067c4:	bf00      	nop
 80067c6:	bf00      	nop

080067c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80067c8:	4808      	ldr	r0, [pc, #32]	; (80067ec <prvPortStartFirstTask+0x24>)
 80067ca:	6800      	ldr	r0, [r0, #0]
 80067cc:	6800      	ldr	r0, [r0, #0]
 80067ce:	f380 8808 	msr	MSP, r0
 80067d2:	f04f 0000 	mov.w	r0, #0
 80067d6:	f380 8814 	msr	CONTROL, r0
 80067da:	b662      	cpsie	i
 80067dc:	b661      	cpsie	f
 80067de:	f3bf 8f4f 	dsb	sy
 80067e2:	f3bf 8f6f 	isb	sy
 80067e6:	df00      	svc	0
 80067e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80067ea:	bf00      	nop
 80067ec:	e000ed08 	.word	0xe000ed08

080067f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b086      	sub	sp, #24
 80067f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80067f6:	4b46      	ldr	r3, [pc, #280]	; (8006910 <xPortStartScheduler+0x120>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a46      	ldr	r2, [pc, #280]	; (8006914 <xPortStartScheduler+0x124>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d10a      	bne.n	8006816 <xPortStartScheduler+0x26>
	__asm volatile
 8006800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006804:	f383 8811 	msr	BASEPRI, r3
 8006808:	f3bf 8f6f 	isb	sy
 800680c:	f3bf 8f4f 	dsb	sy
 8006810:	613b      	str	r3, [r7, #16]
}
 8006812:	bf00      	nop
 8006814:	e7fe      	b.n	8006814 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006816:	4b3e      	ldr	r3, [pc, #248]	; (8006910 <xPortStartScheduler+0x120>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a3f      	ldr	r2, [pc, #252]	; (8006918 <xPortStartScheduler+0x128>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d10a      	bne.n	8006836 <xPortStartScheduler+0x46>
	__asm volatile
 8006820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006824:	f383 8811 	msr	BASEPRI, r3
 8006828:	f3bf 8f6f 	isb	sy
 800682c:	f3bf 8f4f 	dsb	sy
 8006830:	60fb      	str	r3, [r7, #12]
}
 8006832:	bf00      	nop
 8006834:	e7fe      	b.n	8006834 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006836:	4b39      	ldr	r3, [pc, #228]	; (800691c <xPortStartScheduler+0x12c>)
 8006838:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	b2db      	uxtb	r3, r3
 8006840:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	22ff      	movs	r2, #255	; 0xff
 8006846:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006848:	697b      	ldr	r3, [r7, #20]
 800684a:	781b      	ldrb	r3, [r3, #0]
 800684c:	b2db      	uxtb	r3, r3
 800684e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006850:	78fb      	ldrb	r3, [r7, #3]
 8006852:	b2db      	uxtb	r3, r3
 8006854:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006858:	b2da      	uxtb	r2, r3
 800685a:	4b31      	ldr	r3, [pc, #196]	; (8006920 <xPortStartScheduler+0x130>)
 800685c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800685e:	4b31      	ldr	r3, [pc, #196]	; (8006924 <xPortStartScheduler+0x134>)
 8006860:	2207      	movs	r2, #7
 8006862:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006864:	e009      	b.n	800687a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006866:	4b2f      	ldr	r3, [pc, #188]	; (8006924 <xPortStartScheduler+0x134>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	3b01      	subs	r3, #1
 800686c:	4a2d      	ldr	r2, [pc, #180]	; (8006924 <xPortStartScheduler+0x134>)
 800686e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006870:	78fb      	ldrb	r3, [r7, #3]
 8006872:	b2db      	uxtb	r3, r3
 8006874:	005b      	lsls	r3, r3, #1
 8006876:	b2db      	uxtb	r3, r3
 8006878:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800687a:	78fb      	ldrb	r3, [r7, #3]
 800687c:	b2db      	uxtb	r3, r3
 800687e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006882:	2b80      	cmp	r3, #128	; 0x80
 8006884:	d0ef      	beq.n	8006866 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006886:	4b27      	ldr	r3, [pc, #156]	; (8006924 <xPortStartScheduler+0x134>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f1c3 0307 	rsb	r3, r3, #7
 800688e:	2b04      	cmp	r3, #4
 8006890:	d00a      	beq.n	80068a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8006892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006896:	f383 8811 	msr	BASEPRI, r3
 800689a:	f3bf 8f6f 	isb	sy
 800689e:	f3bf 8f4f 	dsb	sy
 80068a2:	60bb      	str	r3, [r7, #8]
}
 80068a4:	bf00      	nop
 80068a6:	e7fe      	b.n	80068a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80068a8:	4b1e      	ldr	r3, [pc, #120]	; (8006924 <xPortStartScheduler+0x134>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	021b      	lsls	r3, r3, #8
 80068ae:	4a1d      	ldr	r2, [pc, #116]	; (8006924 <xPortStartScheduler+0x134>)
 80068b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80068b2:	4b1c      	ldr	r3, [pc, #112]	; (8006924 <xPortStartScheduler+0x134>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80068ba:	4a1a      	ldr	r2, [pc, #104]	; (8006924 <xPortStartScheduler+0x134>)
 80068bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	b2da      	uxtb	r2, r3
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80068c6:	4b18      	ldr	r3, [pc, #96]	; (8006928 <xPortStartScheduler+0x138>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a17      	ldr	r2, [pc, #92]	; (8006928 <xPortStartScheduler+0x138>)
 80068cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80068d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80068d2:	4b15      	ldr	r3, [pc, #84]	; (8006928 <xPortStartScheduler+0x138>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a14      	ldr	r2, [pc, #80]	; (8006928 <xPortStartScheduler+0x138>)
 80068d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80068dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80068de:	f000 f8dd 	bl	8006a9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80068e2:	4b12      	ldr	r3, [pc, #72]	; (800692c <xPortStartScheduler+0x13c>)
 80068e4:	2200      	movs	r2, #0
 80068e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80068e8:	f000 f8fc 	bl	8006ae4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80068ec:	4b10      	ldr	r3, [pc, #64]	; (8006930 <xPortStartScheduler+0x140>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a0f      	ldr	r2, [pc, #60]	; (8006930 <xPortStartScheduler+0x140>)
 80068f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80068f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80068f8:	f7ff ff66 	bl	80067c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80068fc:	f7fe ff44 	bl	8005788 <vTaskSwitchContext>
	prvTaskExitError();
 8006900:	f7ff ff1e 	bl	8006740 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3718      	adds	r7, #24
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	bf00      	nop
 8006910:	e000ed00 	.word	0xe000ed00
 8006914:	410fc271 	.word	0x410fc271
 8006918:	410fc270 	.word	0x410fc270
 800691c:	e000e400 	.word	0xe000e400
 8006920:	20000e64 	.word	0x20000e64
 8006924:	20000e68 	.word	0x20000e68
 8006928:	e000ed20 	.word	0xe000ed20
 800692c:	2000000c 	.word	0x2000000c
 8006930:	e000ef34 	.word	0xe000ef34

08006934 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006934:	b480      	push	{r7}
 8006936:	b083      	sub	sp, #12
 8006938:	af00      	add	r7, sp, #0
	__asm volatile
 800693a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800693e:	f383 8811 	msr	BASEPRI, r3
 8006942:	f3bf 8f6f 	isb	sy
 8006946:	f3bf 8f4f 	dsb	sy
 800694a:	607b      	str	r3, [r7, #4]
}
 800694c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800694e:	4b0f      	ldr	r3, [pc, #60]	; (800698c <vPortEnterCritical+0x58>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	3301      	adds	r3, #1
 8006954:	4a0d      	ldr	r2, [pc, #52]	; (800698c <vPortEnterCritical+0x58>)
 8006956:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006958:	4b0c      	ldr	r3, [pc, #48]	; (800698c <vPortEnterCritical+0x58>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	2b01      	cmp	r3, #1
 800695e:	d10f      	bne.n	8006980 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006960:	4b0b      	ldr	r3, [pc, #44]	; (8006990 <vPortEnterCritical+0x5c>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	b2db      	uxtb	r3, r3
 8006966:	2b00      	cmp	r3, #0
 8006968:	d00a      	beq.n	8006980 <vPortEnterCritical+0x4c>
	__asm volatile
 800696a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800696e:	f383 8811 	msr	BASEPRI, r3
 8006972:	f3bf 8f6f 	isb	sy
 8006976:	f3bf 8f4f 	dsb	sy
 800697a:	603b      	str	r3, [r7, #0]
}
 800697c:	bf00      	nop
 800697e:	e7fe      	b.n	800697e <vPortEnterCritical+0x4a>
	}
}
 8006980:	bf00      	nop
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr
 800698c:	2000000c 	.word	0x2000000c
 8006990:	e000ed04 	.word	0xe000ed04

08006994 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006994:	b480      	push	{r7}
 8006996:	b083      	sub	sp, #12
 8006998:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800699a:	4b12      	ldr	r3, [pc, #72]	; (80069e4 <vPortExitCritical+0x50>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d10a      	bne.n	80069b8 <vPortExitCritical+0x24>
	__asm volatile
 80069a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069a6:	f383 8811 	msr	BASEPRI, r3
 80069aa:	f3bf 8f6f 	isb	sy
 80069ae:	f3bf 8f4f 	dsb	sy
 80069b2:	607b      	str	r3, [r7, #4]
}
 80069b4:	bf00      	nop
 80069b6:	e7fe      	b.n	80069b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80069b8:	4b0a      	ldr	r3, [pc, #40]	; (80069e4 <vPortExitCritical+0x50>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	3b01      	subs	r3, #1
 80069be:	4a09      	ldr	r2, [pc, #36]	; (80069e4 <vPortExitCritical+0x50>)
 80069c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80069c2:	4b08      	ldr	r3, [pc, #32]	; (80069e4 <vPortExitCritical+0x50>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d105      	bne.n	80069d6 <vPortExitCritical+0x42>
 80069ca:	2300      	movs	r3, #0
 80069cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	f383 8811 	msr	BASEPRI, r3
}
 80069d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80069d6:	bf00      	nop
 80069d8:	370c      	adds	r7, #12
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr
 80069e2:	bf00      	nop
 80069e4:	2000000c 	.word	0x2000000c
	...

080069f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80069f0:	f3ef 8009 	mrs	r0, PSP
 80069f4:	f3bf 8f6f 	isb	sy
 80069f8:	4b15      	ldr	r3, [pc, #84]	; (8006a50 <pxCurrentTCBConst>)
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	f01e 0f10 	tst.w	lr, #16
 8006a00:	bf08      	it	eq
 8006a02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006a06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a0a:	6010      	str	r0, [r2, #0]
 8006a0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006a10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006a14:	f380 8811 	msr	BASEPRI, r0
 8006a18:	f3bf 8f4f 	dsb	sy
 8006a1c:	f3bf 8f6f 	isb	sy
 8006a20:	f7fe feb2 	bl	8005788 <vTaskSwitchContext>
 8006a24:	f04f 0000 	mov.w	r0, #0
 8006a28:	f380 8811 	msr	BASEPRI, r0
 8006a2c:	bc09      	pop	{r0, r3}
 8006a2e:	6819      	ldr	r1, [r3, #0]
 8006a30:	6808      	ldr	r0, [r1, #0]
 8006a32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a36:	f01e 0f10 	tst.w	lr, #16
 8006a3a:	bf08      	it	eq
 8006a3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006a40:	f380 8809 	msr	PSP, r0
 8006a44:	f3bf 8f6f 	isb	sy
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	f3af 8000 	nop.w

08006a50 <pxCurrentTCBConst>:
 8006a50:	20000838 	.word	0x20000838
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006a54:	bf00      	nop
 8006a56:	bf00      	nop

08006a58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b082      	sub	sp, #8
 8006a5c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a62:	f383 8811 	msr	BASEPRI, r3
 8006a66:	f3bf 8f6f 	isb	sy
 8006a6a:	f3bf 8f4f 	dsb	sy
 8006a6e:	607b      	str	r3, [r7, #4]
}
 8006a70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006a72:	f7fe fdcf 	bl	8005614 <xTaskIncrementTick>
 8006a76:	4603      	mov	r3, r0
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d003      	beq.n	8006a84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006a7c:	4b06      	ldr	r3, [pc, #24]	; (8006a98 <xPortSysTickHandler+0x40>)
 8006a7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a82:	601a      	str	r2, [r3, #0]
 8006a84:	2300      	movs	r3, #0
 8006a86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	f383 8811 	msr	BASEPRI, r3
}
 8006a8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006a90:	bf00      	nop
 8006a92:	3708      	adds	r7, #8
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}
 8006a98:	e000ed04 	.word	0xe000ed04

08006a9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006aa0:	4b0b      	ldr	r3, [pc, #44]	; (8006ad0 <vPortSetupTimerInterrupt+0x34>)
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006aa6:	4b0b      	ldr	r3, [pc, #44]	; (8006ad4 <vPortSetupTimerInterrupt+0x38>)
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006aac:	4b0a      	ldr	r3, [pc, #40]	; (8006ad8 <vPortSetupTimerInterrupt+0x3c>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a0a      	ldr	r2, [pc, #40]	; (8006adc <vPortSetupTimerInterrupt+0x40>)
 8006ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ab6:	099b      	lsrs	r3, r3, #6
 8006ab8:	4a09      	ldr	r2, [pc, #36]	; (8006ae0 <vPortSetupTimerInterrupt+0x44>)
 8006aba:	3b01      	subs	r3, #1
 8006abc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006abe:	4b04      	ldr	r3, [pc, #16]	; (8006ad0 <vPortSetupTimerInterrupt+0x34>)
 8006ac0:	2207      	movs	r2, #7
 8006ac2:	601a      	str	r2, [r3, #0]
}
 8006ac4:	bf00      	nop
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr
 8006ace:	bf00      	nop
 8006ad0:	e000e010 	.word	0xe000e010
 8006ad4:	e000e018 	.word	0xe000e018
 8006ad8:	20000000 	.word	0x20000000
 8006adc:	10624dd3 	.word	0x10624dd3
 8006ae0:	e000e014 	.word	0xe000e014

08006ae4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006ae4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006af4 <vPortEnableVFP+0x10>
 8006ae8:	6801      	ldr	r1, [r0, #0]
 8006aea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006aee:	6001      	str	r1, [r0, #0]
 8006af0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006af2:	bf00      	nop
 8006af4:	e000ed88 	.word	0xe000ed88

08006af8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006af8:	b480      	push	{r7}
 8006afa:	b085      	sub	sp, #20
 8006afc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006afe:	f3ef 8305 	mrs	r3, IPSR
 8006b02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2b0f      	cmp	r3, #15
 8006b08:	d914      	bls.n	8006b34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006b0a:	4a17      	ldr	r2, [pc, #92]	; (8006b68 <vPortValidateInterruptPriority+0x70>)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	4413      	add	r3, r2
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006b14:	4b15      	ldr	r3, [pc, #84]	; (8006b6c <vPortValidateInterruptPriority+0x74>)
 8006b16:	781b      	ldrb	r3, [r3, #0]
 8006b18:	7afa      	ldrb	r2, [r7, #11]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d20a      	bcs.n	8006b34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	607b      	str	r3, [r7, #4]
}
 8006b30:	bf00      	nop
 8006b32:	e7fe      	b.n	8006b32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006b34:	4b0e      	ldr	r3, [pc, #56]	; (8006b70 <vPortValidateInterruptPriority+0x78>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006b3c:	4b0d      	ldr	r3, [pc, #52]	; (8006b74 <vPortValidateInterruptPriority+0x7c>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d90a      	bls.n	8006b5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b48:	f383 8811 	msr	BASEPRI, r3
 8006b4c:	f3bf 8f6f 	isb	sy
 8006b50:	f3bf 8f4f 	dsb	sy
 8006b54:	603b      	str	r3, [r7, #0]
}
 8006b56:	bf00      	nop
 8006b58:	e7fe      	b.n	8006b58 <vPortValidateInterruptPriority+0x60>
	}
 8006b5a:	bf00      	nop
 8006b5c:	3714      	adds	r7, #20
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b64:	4770      	bx	lr
 8006b66:	bf00      	nop
 8006b68:	e000e3f0 	.word	0xe000e3f0
 8006b6c:	20000e64 	.word	0x20000e64
 8006b70:	e000ed0c 	.word	0xe000ed0c
 8006b74:	20000e68 	.word	0x20000e68

08006b78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b08a      	sub	sp, #40	; 0x28
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006b80:	2300      	movs	r3, #0
 8006b82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006b84:	f7fe fc8a 	bl	800549c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006b88:	4b5b      	ldr	r3, [pc, #364]	; (8006cf8 <pvPortMalloc+0x180>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d101      	bne.n	8006b94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006b90:	f000 f920 	bl	8006dd4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006b94:	4b59      	ldr	r3, [pc, #356]	; (8006cfc <pvPortMalloc+0x184>)
 8006b96:	681a      	ldr	r2, [r3, #0]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	4013      	ands	r3, r2
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	f040 8093 	bne.w	8006cc8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d01d      	beq.n	8006be4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006ba8:	2208      	movs	r2, #8
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4413      	add	r3, r2
 8006bae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f003 0307 	and.w	r3, r3, #7
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d014      	beq.n	8006be4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f023 0307 	bic.w	r3, r3, #7
 8006bc0:	3308      	adds	r3, #8
 8006bc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f003 0307 	and.w	r3, r3, #7
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d00a      	beq.n	8006be4 <pvPortMalloc+0x6c>
	__asm volatile
 8006bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bd2:	f383 8811 	msr	BASEPRI, r3
 8006bd6:	f3bf 8f6f 	isb	sy
 8006bda:	f3bf 8f4f 	dsb	sy
 8006bde:	617b      	str	r3, [r7, #20]
}
 8006be0:	bf00      	nop
 8006be2:	e7fe      	b.n	8006be2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d06e      	beq.n	8006cc8 <pvPortMalloc+0x150>
 8006bea:	4b45      	ldr	r3, [pc, #276]	; (8006d00 <pvPortMalloc+0x188>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d869      	bhi.n	8006cc8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006bf4:	4b43      	ldr	r3, [pc, #268]	; (8006d04 <pvPortMalloc+0x18c>)
 8006bf6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006bf8:	4b42      	ldr	r3, [pc, #264]	; (8006d04 <pvPortMalloc+0x18c>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006bfe:	e004      	b.n	8006c0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	429a      	cmp	r2, r3
 8006c12:	d903      	bls.n	8006c1c <pvPortMalloc+0xa4>
 8006c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d1f1      	bne.n	8006c00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006c1c:	4b36      	ldr	r3, [pc, #216]	; (8006cf8 <pvPortMalloc+0x180>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c22:	429a      	cmp	r2, r3
 8006c24:	d050      	beq.n	8006cc8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006c26:	6a3b      	ldr	r3, [r7, #32]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	2208      	movs	r2, #8
 8006c2c:	4413      	add	r3, r2
 8006c2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	6a3b      	ldr	r3, [r7, #32]
 8006c36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3a:	685a      	ldr	r2, [r3, #4]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	1ad2      	subs	r2, r2, r3
 8006c40:	2308      	movs	r3, #8
 8006c42:	005b      	lsls	r3, r3, #1
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d91f      	bls.n	8006c88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4413      	add	r3, r2
 8006c4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	f003 0307 	and.w	r3, r3, #7
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d00a      	beq.n	8006c70 <pvPortMalloc+0xf8>
	__asm volatile
 8006c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c5e:	f383 8811 	msr	BASEPRI, r3
 8006c62:	f3bf 8f6f 	isb	sy
 8006c66:	f3bf 8f4f 	dsb	sy
 8006c6a:	613b      	str	r3, [r7, #16]
}
 8006c6c:	bf00      	nop
 8006c6e:	e7fe      	b.n	8006c6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c72:	685a      	ldr	r2, [r3, #4]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	1ad2      	subs	r2, r2, r3
 8006c78:	69bb      	ldr	r3, [r7, #24]
 8006c7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006c82:	69b8      	ldr	r0, [r7, #24]
 8006c84:	f000 f908 	bl	8006e98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006c88:	4b1d      	ldr	r3, [pc, #116]	; (8006d00 <pvPortMalloc+0x188>)
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	1ad3      	subs	r3, r2, r3
 8006c92:	4a1b      	ldr	r2, [pc, #108]	; (8006d00 <pvPortMalloc+0x188>)
 8006c94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006c96:	4b1a      	ldr	r3, [pc, #104]	; (8006d00 <pvPortMalloc+0x188>)
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	4b1b      	ldr	r3, [pc, #108]	; (8006d08 <pvPortMalloc+0x190>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d203      	bcs.n	8006caa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006ca2:	4b17      	ldr	r3, [pc, #92]	; (8006d00 <pvPortMalloc+0x188>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a18      	ldr	r2, [pc, #96]	; (8006d08 <pvPortMalloc+0x190>)
 8006ca8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cac:	685a      	ldr	r2, [r3, #4]
 8006cae:	4b13      	ldr	r3, [pc, #76]	; (8006cfc <pvPortMalloc+0x184>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	431a      	orrs	r2, r3
 8006cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cba:	2200      	movs	r2, #0
 8006cbc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006cbe:	4b13      	ldr	r3, [pc, #76]	; (8006d0c <pvPortMalloc+0x194>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	4a11      	ldr	r2, [pc, #68]	; (8006d0c <pvPortMalloc+0x194>)
 8006cc6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006cc8:	f7fe fbf6 	bl	80054b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ccc:	69fb      	ldr	r3, [r7, #28]
 8006cce:	f003 0307 	and.w	r3, r3, #7
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d00a      	beq.n	8006cec <pvPortMalloc+0x174>
	__asm volatile
 8006cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cda:	f383 8811 	msr	BASEPRI, r3
 8006cde:	f3bf 8f6f 	isb	sy
 8006ce2:	f3bf 8f4f 	dsb	sy
 8006ce6:	60fb      	str	r3, [r7, #12]
}
 8006ce8:	bf00      	nop
 8006cea:	e7fe      	b.n	8006cea <pvPortMalloc+0x172>
	return pvReturn;
 8006cec:	69fb      	ldr	r3, [r7, #28]
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3728      	adds	r7, #40	; 0x28
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	20004a74 	.word	0x20004a74
 8006cfc:	20004a88 	.word	0x20004a88
 8006d00:	20004a78 	.word	0x20004a78
 8006d04:	20004a6c 	.word	0x20004a6c
 8006d08:	20004a7c 	.word	0x20004a7c
 8006d0c:	20004a80 	.word	0x20004a80

08006d10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b086      	sub	sp, #24
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d04d      	beq.n	8006dbe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006d22:	2308      	movs	r3, #8
 8006d24:	425b      	negs	r3, r3
 8006d26:	697a      	ldr	r2, [r7, #20]
 8006d28:	4413      	add	r3, r2
 8006d2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	685a      	ldr	r2, [r3, #4]
 8006d34:	4b24      	ldr	r3, [pc, #144]	; (8006dc8 <vPortFree+0xb8>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4013      	ands	r3, r2
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d10a      	bne.n	8006d54 <vPortFree+0x44>
	__asm volatile
 8006d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d42:	f383 8811 	msr	BASEPRI, r3
 8006d46:	f3bf 8f6f 	isb	sy
 8006d4a:	f3bf 8f4f 	dsb	sy
 8006d4e:	60fb      	str	r3, [r7, #12]
}
 8006d50:	bf00      	nop
 8006d52:	e7fe      	b.n	8006d52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d00a      	beq.n	8006d72 <vPortFree+0x62>
	__asm volatile
 8006d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d60:	f383 8811 	msr	BASEPRI, r3
 8006d64:	f3bf 8f6f 	isb	sy
 8006d68:	f3bf 8f4f 	dsb	sy
 8006d6c:	60bb      	str	r3, [r7, #8]
}
 8006d6e:	bf00      	nop
 8006d70:	e7fe      	b.n	8006d70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	685a      	ldr	r2, [r3, #4]
 8006d76:	4b14      	ldr	r3, [pc, #80]	; (8006dc8 <vPortFree+0xb8>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4013      	ands	r3, r2
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d01e      	beq.n	8006dbe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d11a      	bne.n	8006dbe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	685a      	ldr	r2, [r3, #4]
 8006d8c:	4b0e      	ldr	r3, [pc, #56]	; (8006dc8 <vPortFree+0xb8>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	43db      	mvns	r3, r3
 8006d92:	401a      	ands	r2, r3
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006d98:	f7fe fb80 	bl	800549c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	685a      	ldr	r2, [r3, #4]
 8006da0:	4b0a      	ldr	r3, [pc, #40]	; (8006dcc <vPortFree+0xbc>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4413      	add	r3, r2
 8006da6:	4a09      	ldr	r2, [pc, #36]	; (8006dcc <vPortFree+0xbc>)
 8006da8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006daa:	6938      	ldr	r0, [r7, #16]
 8006dac:	f000 f874 	bl	8006e98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006db0:	4b07      	ldr	r3, [pc, #28]	; (8006dd0 <vPortFree+0xc0>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	3301      	adds	r3, #1
 8006db6:	4a06      	ldr	r2, [pc, #24]	; (8006dd0 <vPortFree+0xc0>)
 8006db8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006dba:	f7fe fb7d 	bl	80054b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006dbe:	bf00      	nop
 8006dc0:	3718      	adds	r7, #24
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}
 8006dc6:	bf00      	nop
 8006dc8:	20004a88 	.word	0x20004a88
 8006dcc:	20004a78 	.word	0x20004a78
 8006dd0:	20004a84 	.word	0x20004a84

08006dd4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b085      	sub	sp, #20
 8006dd8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006dda:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006dde:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006de0:	4b27      	ldr	r3, [pc, #156]	; (8006e80 <prvHeapInit+0xac>)
 8006de2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f003 0307 	and.w	r3, r3, #7
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d00c      	beq.n	8006e08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	3307      	adds	r3, #7
 8006df2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f023 0307 	bic.w	r3, r3, #7
 8006dfa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006dfc:	68ba      	ldr	r2, [r7, #8]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	1ad3      	subs	r3, r2, r3
 8006e02:	4a1f      	ldr	r2, [pc, #124]	; (8006e80 <prvHeapInit+0xac>)
 8006e04:	4413      	add	r3, r2
 8006e06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006e0c:	4a1d      	ldr	r2, [pc, #116]	; (8006e84 <prvHeapInit+0xb0>)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006e12:	4b1c      	ldr	r3, [pc, #112]	; (8006e84 <prvHeapInit+0xb0>)
 8006e14:	2200      	movs	r2, #0
 8006e16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	68ba      	ldr	r2, [r7, #8]
 8006e1c:	4413      	add	r3, r2
 8006e1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006e20:	2208      	movs	r2, #8
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	1a9b      	subs	r3, r3, r2
 8006e26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f023 0307 	bic.w	r3, r3, #7
 8006e2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	4a15      	ldr	r2, [pc, #84]	; (8006e88 <prvHeapInit+0xb4>)
 8006e34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006e36:	4b14      	ldr	r3, [pc, #80]	; (8006e88 <prvHeapInit+0xb4>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006e3e:	4b12      	ldr	r3, [pc, #72]	; (8006e88 <prvHeapInit+0xb4>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	2200      	movs	r2, #0
 8006e44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	68fa      	ldr	r2, [r7, #12]
 8006e4e:	1ad2      	subs	r2, r2, r3
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006e54:	4b0c      	ldr	r3, [pc, #48]	; (8006e88 <prvHeapInit+0xb4>)
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	4a0a      	ldr	r2, [pc, #40]	; (8006e8c <prvHeapInit+0xb8>)
 8006e62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	4a09      	ldr	r2, [pc, #36]	; (8006e90 <prvHeapInit+0xbc>)
 8006e6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006e6c:	4b09      	ldr	r3, [pc, #36]	; (8006e94 <prvHeapInit+0xc0>)
 8006e6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006e72:	601a      	str	r2, [r3, #0]
}
 8006e74:	bf00      	nop
 8006e76:	3714      	adds	r7, #20
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7e:	4770      	bx	lr
 8006e80:	20000e6c 	.word	0x20000e6c
 8006e84:	20004a6c 	.word	0x20004a6c
 8006e88:	20004a74 	.word	0x20004a74
 8006e8c:	20004a7c 	.word	0x20004a7c
 8006e90:	20004a78 	.word	0x20004a78
 8006e94:	20004a88 	.word	0x20004a88

08006e98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b085      	sub	sp, #20
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006ea0:	4b28      	ldr	r3, [pc, #160]	; (8006f44 <prvInsertBlockIntoFreeList+0xac>)
 8006ea2:	60fb      	str	r3, [r7, #12]
 8006ea4:	e002      	b.n	8006eac <prvInsertBlockIntoFreeList+0x14>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	60fb      	str	r3, [r7, #12]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	d8f7      	bhi.n	8006ea6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	68ba      	ldr	r2, [r7, #8]
 8006ec0:	4413      	add	r3, r2
 8006ec2:	687a      	ldr	r2, [r7, #4]
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d108      	bne.n	8006eda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	685a      	ldr	r2, [r3, #4]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	441a      	add	r2, r3
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	68ba      	ldr	r2, [r7, #8]
 8006ee4:	441a      	add	r2, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	429a      	cmp	r2, r3
 8006eec:	d118      	bne.n	8006f20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	4b15      	ldr	r3, [pc, #84]	; (8006f48 <prvInsertBlockIntoFreeList+0xb0>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d00d      	beq.n	8006f16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	685a      	ldr	r2, [r3, #4]
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	441a      	add	r2, r3
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	601a      	str	r2, [r3, #0]
 8006f14:	e008      	b.n	8006f28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006f16:	4b0c      	ldr	r3, [pc, #48]	; (8006f48 <prvInsertBlockIntoFreeList+0xb0>)
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	601a      	str	r2, [r3, #0]
 8006f1e:	e003      	b.n	8006f28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681a      	ldr	r2, [r3, #0]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006f28:	68fa      	ldr	r2, [r7, #12]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d002      	beq.n	8006f36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	687a      	ldr	r2, [r7, #4]
 8006f34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f36:	bf00      	nop
 8006f38:	3714      	adds	r7, #20
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr
 8006f42:	bf00      	nop
 8006f44:	20004a6c 	.word	0x20004a6c
 8006f48:	20004a74 	.word	0x20004a74

08006f4c <__errno>:
 8006f4c:	4b01      	ldr	r3, [pc, #4]	; (8006f54 <__errno+0x8>)
 8006f4e:	6818      	ldr	r0, [r3, #0]
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	20000010 	.word	0x20000010

08006f58 <__libc_init_array>:
 8006f58:	b570      	push	{r4, r5, r6, lr}
 8006f5a:	4d0d      	ldr	r5, [pc, #52]	; (8006f90 <__libc_init_array+0x38>)
 8006f5c:	4c0d      	ldr	r4, [pc, #52]	; (8006f94 <__libc_init_array+0x3c>)
 8006f5e:	1b64      	subs	r4, r4, r5
 8006f60:	10a4      	asrs	r4, r4, #2
 8006f62:	2600      	movs	r6, #0
 8006f64:	42a6      	cmp	r6, r4
 8006f66:	d109      	bne.n	8006f7c <__libc_init_array+0x24>
 8006f68:	4d0b      	ldr	r5, [pc, #44]	; (8006f98 <__libc_init_array+0x40>)
 8006f6a:	4c0c      	ldr	r4, [pc, #48]	; (8006f9c <__libc_init_array+0x44>)
 8006f6c:	f000 fe20 	bl	8007bb0 <_init>
 8006f70:	1b64      	subs	r4, r4, r5
 8006f72:	10a4      	asrs	r4, r4, #2
 8006f74:	2600      	movs	r6, #0
 8006f76:	42a6      	cmp	r6, r4
 8006f78:	d105      	bne.n	8006f86 <__libc_init_array+0x2e>
 8006f7a:	bd70      	pop	{r4, r5, r6, pc}
 8006f7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f80:	4798      	blx	r3
 8006f82:	3601      	adds	r6, #1
 8006f84:	e7ee      	b.n	8006f64 <__libc_init_array+0xc>
 8006f86:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f8a:	4798      	blx	r3
 8006f8c:	3601      	adds	r6, #1
 8006f8e:	e7f2      	b.n	8006f76 <__libc_init_array+0x1e>
 8006f90:	08007e60 	.word	0x08007e60
 8006f94:	08007e60 	.word	0x08007e60
 8006f98:	08007e60 	.word	0x08007e60
 8006f9c:	08007e64 	.word	0x08007e64

08006fa0 <memcpy>:
 8006fa0:	440a      	add	r2, r1
 8006fa2:	4291      	cmp	r1, r2
 8006fa4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fa8:	d100      	bne.n	8006fac <memcpy+0xc>
 8006faa:	4770      	bx	lr
 8006fac:	b510      	push	{r4, lr}
 8006fae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fb6:	4291      	cmp	r1, r2
 8006fb8:	d1f9      	bne.n	8006fae <memcpy+0xe>
 8006fba:	bd10      	pop	{r4, pc}

08006fbc <memset>:
 8006fbc:	4402      	add	r2, r0
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d100      	bne.n	8006fc6 <memset+0xa>
 8006fc4:	4770      	bx	lr
 8006fc6:	f803 1b01 	strb.w	r1, [r3], #1
 8006fca:	e7f9      	b.n	8006fc0 <memset+0x4>

08006fcc <siscanf>:
 8006fcc:	b40e      	push	{r1, r2, r3}
 8006fce:	b510      	push	{r4, lr}
 8006fd0:	b09f      	sub	sp, #124	; 0x7c
 8006fd2:	ac21      	add	r4, sp, #132	; 0x84
 8006fd4:	f44f 7101 	mov.w	r1, #516	; 0x204
 8006fd8:	f854 2b04 	ldr.w	r2, [r4], #4
 8006fdc:	9201      	str	r2, [sp, #4]
 8006fde:	f8ad 101c 	strh.w	r1, [sp, #28]
 8006fe2:	9004      	str	r0, [sp, #16]
 8006fe4:	9008      	str	r0, [sp, #32]
 8006fe6:	f7f9 f8fb 	bl	80001e0 <strlen>
 8006fea:	4b0c      	ldr	r3, [pc, #48]	; (800701c <siscanf+0x50>)
 8006fec:	9005      	str	r0, [sp, #20]
 8006fee:	9009      	str	r0, [sp, #36]	; 0x24
 8006ff0:	930d      	str	r3, [sp, #52]	; 0x34
 8006ff2:	480b      	ldr	r0, [pc, #44]	; (8007020 <siscanf+0x54>)
 8006ff4:	9a01      	ldr	r2, [sp, #4]
 8006ff6:	6800      	ldr	r0, [r0, #0]
 8006ff8:	9403      	str	r4, [sp, #12]
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	9311      	str	r3, [sp, #68]	; 0x44
 8006ffe:	9316      	str	r3, [sp, #88]	; 0x58
 8007000:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007004:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007008:	a904      	add	r1, sp, #16
 800700a:	4623      	mov	r3, r4
 800700c:	f000 f866 	bl	80070dc <__ssvfiscanf_r>
 8007010:	b01f      	add	sp, #124	; 0x7c
 8007012:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007016:	b003      	add	sp, #12
 8007018:	4770      	bx	lr
 800701a:	bf00      	nop
 800701c:	08007025 	.word	0x08007025
 8007020:	20000010 	.word	0x20000010

08007024 <__seofread>:
 8007024:	2000      	movs	r0, #0
 8007026:	4770      	bx	lr

08007028 <_sungetc_r>:
 8007028:	b538      	push	{r3, r4, r5, lr}
 800702a:	1c4b      	adds	r3, r1, #1
 800702c:	4614      	mov	r4, r2
 800702e:	d103      	bne.n	8007038 <_sungetc_r+0x10>
 8007030:	f04f 35ff 	mov.w	r5, #4294967295
 8007034:	4628      	mov	r0, r5
 8007036:	bd38      	pop	{r3, r4, r5, pc}
 8007038:	8993      	ldrh	r3, [r2, #12]
 800703a:	f023 0320 	bic.w	r3, r3, #32
 800703e:	8193      	strh	r3, [r2, #12]
 8007040:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007042:	6852      	ldr	r2, [r2, #4]
 8007044:	b2cd      	uxtb	r5, r1
 8007046:	b18b      	cbz	r3, 800706c <_sungetc_r+0x44>
 8007048:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800704a:	4293      	cmp	r3, r2
 800704c:	dd08      	ble.n	8007060 <_sungetc_r+0x38>
 800704e:	6823      	ldr	r3, [r4, #0]
 8007050:	1e5a      	subs	r2, r3, #1
 8007052:	6022      	str	r2, [r4, #0]
 8007054:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007058:	6863      	ldr	r3, [r4, #4]
 800705a:	3301      	adds	r3, #1
 800705c:	6063      	str	r3, [r4, #4]
 800705e:	e7e9      	b.n	8007034 <_sungetc_r+0xc>
 8007060:	4621      	mov	r1, r4
 8007062:	f000 fc35 	bl	80078d0 <__submore>
 8007066:	2800      	cmp	r0, #0
 8007068:	d0f1      	beq.n	800704e <_sungetc_r+0x26>
 800706a:	e7e1      	b.n	8007030 <_sungetc_r+0x8>
 800706c:	6921      	ldr	r1, [r4, #16]
 800706e:	6823      	ldr	r3, [r4, #0]
 8007070:	b151      	cbz	r1, 8007088 <_sungetc_r+0x60>
 8007072:	4299      	cmp	r1, r3
 8007074:	d208      	bcs.n	8007088 <_sungetc_r+0x60>
 8007076:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800707a:	42a9      	cmp	r1, r5
 800707c:	d104      	bne.n	8007088 <_sungetc_r+0x60>
 800707e:	3b01      	subs	r3, #1
 8007080:	3201      	adds	r2, #1
 8007082:	6023      	str	r3, [r4, #0]
 8007084:	6062      	str	r2, [r4, #4]
 8007086:	e7d5      	b.n	8007034 <_sungetc_r+0xc>
 8007088:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800708c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007090:	6363      	str	r3, [r4, #52]	; 0x34
 8007092:	2303      	movs	r3, #3
 8007094:	63a3      	str	r3, [r4, #56]	; 0x38
 8007096:	4623      	mov	r3, r4
 8007098:	f803 5f46 	strb.w	r5, [r3, #70]!
 800709c:	6023      	str	r3, [r4, #0]
 800709e:	2301      	movs	r3, #1
 80070a0:	e7dc      	b.n	800705c <_sungetc_r+0x34>

080070a2 <__ssrefill_r>:
 80070a2:	b510      	push	{r4, lr}
 80070a4:	460c      	mov	r4, r1
 80070a6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80070a8:	b169      	cbz	r1, 80070c6 <__ssrefill_r+0x24>
 80070aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80070ae:	4299      	cmp	r1, r3
 80070b0:	d001      	beq.n	80070b6 <__ssrefill_r+0x14>
 80070b2:	f000 fc49 	bl	8007948 <_free_r>
 80070b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80070b8:	6063      	str	r3, [r4, #4]
 80070ba:	2000      	movs	r0, #0
 80070bc:	6360      	str	r0, [r4, #52]	; 0x34
 80070be:	b113      	cbz	r3, 80070c6 <__ssrefill_r+0x24>
 80070c0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80070c2:	6023      	str	r3, [r4, #0]
 80070c4:	bd10      	pop	{r4, pc}
 80070c6:	6923      	ldr	r3, [r4, #16]
 80070c8:	6023      	str	r3, [r4, #0]
 80070ca:	2300      	movs	r3, #0
 80070cc:	6063      	str	r3, [r4, #4]
 80070ce:	89a3      	ldrh	r3, [r4, #12]
 80070d0:	f043 0320 	orr.w	r3, r3, #32
 80070d4:	81a3      	strh	r3, [r4, #12]
 80070d6:	f04f 30ff 	mov.w	r0, #4294967295
 80070da:	e7f3      	b.n	80070c4 <__ssrefill_r+0x22>

080070dc <__ssvfiscanf_r>:
 80070dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070e0:	460c      	mov	r4, r1
 80070e2:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80070e6:	2100      	movs	r1, #0
 80070e8:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80070ec:	49a6      	ldr	r1, [pc, #664]	; (8007388 <__ssvfiscanf_r+0x2ac>)
 80070ee:	91a0      	str	r1, [sp, #640]	; 0x280
 80070f0:	f10d 0804 	add.w	r8, sp, #4
 80070f4:	49a5      	ldr	r1, [pc, #660]	; (800738c <__ssvfiscanf_r+0x2b0>)
 80070f6:	4fa6      	ldr	r7, [pc, #664]	; (8007390 <__ssvfiscanf_r+0x2b4>)
 80070f8:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8007394 <__ssvfiscanf_r+0x2b8>
 80070fc:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8007100:	4606      	mov	r6, r0
 8007102:	91a1      	str	r1, [sp, #644]	; 0x284
 8007104:	9300      	str	r3, [sp, #0]
 8007106:	7813      	ldrb	r3, [r2, #0]
 8007108:	2b00      	cmp	r3, #0
 800710a:	f000 815a 	beq.w	80073c2 <__ssvfiscanf_r+0x2e6>
 800710e:	5dd9      	ldrb	r1, [r3, r7]
 8007110:	f011 0108 	ands.w	r1, r1, #8
 8007114:	f102 0501 	add.w	r5, r2, #1
 8007118:	d019      	beq.n	800714e <__ssvfiscanf_r+0x72>
 800711a:	6863      	ldr	r3, [r4, #4]
 800711c:	2b00      	cmp	r3, #0
 800711e:	dd0f      	ble.n	8007140 <__ssvfiscanf_r+0x64>
 8007120:	6823      	ldr	r3, [r4, #0]
 8007122:	781a      	ldrb	r2, [r3, #0]
 8007124:	5cba      	ldrb	r2, [r7, r2]
 8007126:	0712      	lsls	r2, r2, #28
 8007128:	d401      	bmi.n	800712e <__ssvfiscanf_r+0x52>
 800712a:	462a      	mov	r2, r5
 800712c:	e7eb      	b.n	8007106 <__ssvfiscanf_r+0x2a>
 800712e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007130:	3201      	adds	r2, #1
 8007132:	9245      	str	r2, [sp, #276]	; 0x114
 8007134:	6862      	ldr	r2, [r4, #4]
 8007136:	3301      	adds	r3, #1
 8007138:	3a01      	subs	r2, #1
 800713a:	6062      	str	r2, [r4, #4]
 800713c:	6023      	str	r3, [r4, #0]
 800713e:	e7ec      	b.n	800711a <__ssvfiscanf_r+0x3e>
 8007140:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007142:	4621      	mov	r1, r4
 8007144:	4630      	mov	r0, r6
 8007146:	4798      	blx	r3
 8007148:	2800      	cmp	r0, #0
 800714a:	d0e9      	beq.n	8007120 <__ssvfiscanf_r+0x44>
 800714c:	e7ed      	b.n	800712a <__ssvfiscanf_r+0x4e>
 800714e:	2b25      	cmp	r3, #37	; 0x25
 8007150:	d012      	beq.n	8007178 <__ssvfiscanf_r+0x9c>
 8007152:	469a      	mov	sl, r3
 8007154:	6863      	ldr	r3, [r4, #4]
 8007156:	2b00      	cmp	r3, #0
 8007158:	f340 8091 	ble.w	800727e <__ssvfiscanf_r+0x1a2>
 800715c:	6822      	ldr	r2, [r4, #0]
 800715e:	7813      	ldrb	r3, [r2, #0]
 8007160:	4553      	cmp	r3, sl
 8007162:	f040 812e 	bne.w	80073c2 <__ssvfiscanf_r+0x2e6>
 8007166:	6863      	ldr	r3, [r4, #4]
 8007168:	3b01      	subs	r3, #1
 800716a:	6063      	str	r3, [r4, #4]
 800716c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800716e:	3201      	adds	r2, #1
 8007170:	3301      	adds	r3, #1
 8007172:	6022      	str	r2, [r4, #0]
 8007174:	9345      	str	r3, [sp, #276]	; 0x114
 8007176:	e7d8      	b.n	800712a <__ssvfiscanf_r+0x4e>
 8007178:	9141      	str	r1, [sp, #260]	; 0x104
 800717a:	9143      	str	r1, [sp, #268]	; 0x10c
 800717c:	7853      	ldrb	r3, [r2, #1]
 800717e:	2b2a      	cmp	r3, #42	; 0x2a
 8007180:	bf02      	ittt	eq
 8007182:	2310      	moveq	r3, #16
 8007184:	1c95      	addeq	r5, r2, #2
 8007186:	9341      	streq	r3, [sp, #260]	; 0x104
 8007188:	220a      	movs	r2, #10
 800718a:	46aa      	mov	sl, r5
 800718c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8007190:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8007194:	2b09      	cmp	r3, #9
 8007196:	d91d      	bls.n	80071d4 <__ssvfiscanf_r+0xf8>
 8007198:	487e      	ldr	r0, [pc, #504]	; (8007394 <__ssvfiscanf_r+0x2b8>)
 800719a:	2203      	movs	r2, #3
 800719c:	f7f9 f828 	bl	80001f0 <memchr>
 80071a0:	b140      	cbz	r0, 80071b4 <__ssvfiscanf_r+0xd8>
 80071a2:	2301      	movs	r3, #1
 80071a4:	eba0 0009 	sub.w	r0, r0, r9
 80071a8:	fa03 f000 	lsl.w	r0, r3, r0
 80071ac:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80071ae:	4318      	orrs	r0, r3
 80071b0:	9041      	str	r0, [sp, #260]	; 0x104
 80071b2:	4655      	mov	r5, sl
 80071b4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80071b8:	2b78      	cmp	r3, #120	; 0x78
 80071ba:	d806      	bhi.n	80071ca <__ssvfiscanf_r+0xee>
 80071bc:	2b57      	cmp	r3, #87	; 0x57
 80071be:	d810      	bhi.n	80071e2 <__ssvfiscanf_r+0x106>
 80071c0:	2b25      	cmp	r3, #37	; 0x25
 80071c2:	d0c6      	beq.n	8007152 <__ssvfiscanf_r+0x76>
 80071c4:	d856      	bhi.n	8007274 <__ssvfiscanf_r+0x198>
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d064      	beq.n	8007294 <__ssvfiscanf_r+0x1b8>
 80071ca:	2303      	movs	r3, #3
 80071cc:	9347      	str	r3, [sp, #284]	; 0x11c
 80071ce:	230a      	movs	r3, #10
 80071d0:	9342      	str	r3, [sp, #264]	; 0x108
 80071d2:	e071      	b.n	80072b8 <__ssvfiscanf_r+0x1dc>
 80071d4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80071d6:	fb02 1103 	mla	r1, r2, r3, r1
 80071da:	3930      	subs	r1, #48	; 0x30
 80071dc:	9143      	str	r1, [sp, #268]	; 0x10c
 80071de:	4655      	mov	r5, sl
 80071e0:	e7d3      	b.n	800718a <__ssvfiscanf_r+0xae>
 80071e2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80071e6:	2a20      	cmp	r2, #32
 80071e8:	d8ef      	bhi.n	80071ca <__ssvfiscanf_r+0xee>
 80071ea:	a101      	add	r1, pc, #4	; (adr r1, 80071f0 <__ssvfiscanf_r+0x114>)
 80071ec:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80071f0:	080072a3 	.word	0x080072a3
 80071f4:	080071cb 	.word	0x080071cb
 80071f8:	080071cb 	.word	0x080071cb
 80071fc:	08007301 	.word	0x08007301
 8007200:	080071cb 	.word	0x080071cb
 8007204:	080071cb 	.word	0x080071cb
 8007208:	080071cb 	.word	0x080071cb
 800720c:	080071cb 	.word	0x080071cb
 8007210:	080071cb 	.word	0x080071cb
 8007214:	080071cb 	.word	0x080071cb
 8007218:	080071cb 	.word	0x080071cb
 800721c:	08007317 	.word	0x08007317
 8007220:	080072ed 	.word	0x080072ed
 8007224:	0800727b 	.word	0x0800727b
 8007228:	0800727b 	.word	0x0800727b
 800722c:	0800727b 	.word	0x0800727b
 8007230:	080071cb 	.word	0x080071cb
 8007234:	080072f1 	.word	0x080072f1
 8007238:	080071cb 	.word	0x080071cb
 800723c:	080071cb 	.word	0x080071cb
 8007240:	080071cb 	.word	0x080071cb
 8007244:	080071cb 	.word	0x080071cb
 8007248:	08007327 	.word	0x08007327
 800724c:	080072f9 	.word	0x080072f9
 8007250:	0800729b 	.word	0x0800729b
 8007254:	080071cb 	.word	0x080071cb
 8007258:	080071cb 	.word	0x080071cb
 800725c:	08007323 	.word	0x08007323
 8007260:	080071cb 	.word	0x080071cb
 8007264:	080072ed 	.word	0x080072ed
 8007268:	080071cb 	.word	0x080071cb
 800726c:	080071cb 	.word	0x080071cb
 8007270:	080072a3 	.word	0x080072a3
 8007274:	3b45      	subs	r3, #69	; 0x45
 8007276:	2b02      	cmp	r3, #2
 8007278:	d8a7      	bhi.n	80071ca <__ssvfiscanf_r+0xee>
 800727a:	2305      	movs	r3, #5
 800727c:	e01b      	b.n	80072b6 <__ssvfiscanf_r+0x1da>
 800727e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007280:	4621      	mov	r1, r4
 8007282:	4630      	mov	r0, r6
 8007284:	4798      	blx	r3
 8007286:	2800      	cmp	r0, #0
 8007288:	f43f af68 	beq.w	800715c <__ssvfiscanf_r+0x80>
 800728c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800728e:	2800      	cmp	r0, #0
 8007290:	f040 808d 	bne.w	80073ae <__ssvfiscanf_r+0x2d2>
 8007294:	f04f 30ff 	mov.w	r0, #4294967295
 8007298:	e08f      	b.n	80073ba <__ssvfiscanf_r+0x2de>
 800729a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800729c:	f042 0220 	orr.w	r2, r2, #32
 80072a0:	9241      	str	r2, [sp, #260]	; 0x104
 80072a2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80072a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072a8:	9241      	str	r2, [sp, #260]	; 0x104
 80072aa:	2210      	movs	r2, #16
 80072ac:	2b6f      	cmp	r3, #111	; 0x6f
 80072ae:	9242      	str	r2, [sp, #264]	; 0x108
 80072b0:	bf34      	ite	cc
 80072b2:	2303      	movcc	r3, #3
 80072b4:	2304      	movcs	r3, #4
 80072b6:	9347      	str	r3, [sp, #284]	; 0x11c
 80072b8:	6863      	ldr	r3, [r4, #4]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	dd42      	ble.n	8007344 <__ssvfiscanf_r+0x268>
 80072be:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80072c0:	0659      	lsls	r1, r3, #25
 80072c2:	d404      	bmi.n	80072ce <__ssvfiscanf_r+0x1f2>
 80072c4:	6823      	ldr	r3, [r4, #0]
 80072c6:	781a      	ldrb	r2, [r3, #0]
 80072c8:	5cba      	ldrb	r2, [r7, r2]
 80072ca:	0712      	lsls	r2, r2, #28
 80072cc:	d441      	bmi.n	8007352 <__ssvfiscanf_r+0x276>
 80072ce:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80072d0:	2b02      	cmp	r3, #2
 80072d2:	dc50      	bgt.n	8007376 <__ssvfiscanf_r+0x29a>
 80072d4:	466b      	mov	r3, sp
 80072d6:	4622      	mov	r2, r4
 80072d8:	a941      	add	r1, sp, #260	; 0x104
 80072da:	4630      	mov	r0, r6
 80072dc:	f000 f876 	bl	80073cc <_scanf_chars>
 80072e0:	2801      	cmp	r0, #1
 80072e2:	d06e      	beq.n	80073c2 <__ssvfiscanf_r+0x2e6>
 80072e4:	2802      	cmp	r0, #2
 80072e6:	f47f af20 	bne.w	800712a <__ssvfiscanf_r+0x4e>
 80072ea:	e7cf      	b.n	800728c <__ssvfiscanf_r+0x1b0>
 80072ec:	220a      	movs	r2, #10
 80072ee:	e7dd      	b.n	80072ac <__ssvfiscanf_r+0x1d0>
 80072f0:	2300      	movs	r3, #0
 80072f2:	9342      	str	r3, [sp, #264]	; 0x108
 80072f4:	2303      	movs	r3, #3
 80072f6:	e7de      	b.n	80072b6 <__ssvfiscanf_r+0x1da>
 80072f8:	2308      	movs	r3, #8
 80072fa:	9342      	str	r3, [sp, #264]	; 0x108
 80072fc:	2304      	movs	r3, #4
 80072fe:	e7da      	b.n	80072b6 <__ssvfiscanf_r+0x1da>
 8007300:	4629      	mov	r1, r5
 8007302:	4640      	mov	r0, r8
 8007304:	f000 f9b4 	bl	8007670 <__sccl>
 8007308:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800730a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800730e:	9341      	str	r3, [sp, #260]	; 0x104
 8007310:	4605      	mov	r5, r0
 8007312:	2301      	movs	r3, #1
 8007314:	e7cf      	b.n	80072b6 <__ssvfiscanf_r+0x1da>
 8007316:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007318:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800731c:	9341      	str	r3, [sp, #260]	; 0x104
 800731e:	2300      	movs	r3, #0
 8007320:	e7c9      	b.n	80072b6 <__ssvfiscanf_r+0x1da>
 8007322:	2302      	movs	r3, #2
 8007324:	e7c7      	b.n	80072b6 <__ssvfiscanf_r+0x1da>
 8007326:	9841      	ldr	r0, [sp, #260]	; 0x104
 8007328:	06c3      	lsls	r3, r0, #27
 800732a:	f53f aefe 	bmi.w	800712a <__ssvfiscanf_r+0x4e>
 800732e:	9b00      	ldr	r3, [sp, #0]
 8007330:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007332:	1d19      	adds	r1, r3, #4
 8007334:	9100      	str	r1, [sp, #0]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f010 0f01 	tst.w	r0, #1
 800733c:	bf14      	ite	ne
 800733e:	801a      	strhne	r2, [r3, #0]
 8007340:	601a      	streq	r2, [r3, #0]
 8007342:	e6f2      	b.n	800712a <__ssvfiscanf_r+0x4e>
 8007344:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007346:	4621      	mov	r1, r4
 8007348:	4630      	mov	r0, r6
 800734a:	4798      	blx	r3
 800734c:	2800      	cmp	r0, #0
 800734e:	d0b6      	beq.n	80072be <__ssvfiscanf_r+0x1e2>
 8007350:	e79c      	b.n	800728c <__ssvfiscanf_r+0x1b0>
 8007352:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007354:	3201      	adds	r2, #1
 8007356:	9245      	str	r2, [sp, #276]	; 0x114
 8007358:	6862      	ldr	r2, [r4, #4]
 800735a:	3a01      	subs	r2, #1
 800735c:	2a00      	cmp	r2, #0
 800735e:	6062      	str	r2, [r4, #4]
 8007360:	dd02      	ble.n	8007368 <__ssvfiscanf_r+0x28c>
 8007362:	3301      	adds	r3, #1
 8007364:	6023      	str	r3, [r4, #0]
 8007366:	e7ad      	b.n	80072c4 <__ssvfiscanf_r+0x1e8>
 8007368:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800736a:	4621      	mov	r1, r4
 800736c:	4630      	mov	r0, r6
 800736e:	4798      	blx	r3
 8007370:	2800      	cmp	r0, #0
 8007372:	d0a7      	beq.n	80072c4 <__ssvfiscanf_r+0x1e8>
 8007374:	e78a      	b.n	800728c <__ssvfiscanf_r+0x1b0>
 8007376:	2b04      	cmp	r3, #4
 8007378:	dc0e      	bgt.n	8007398 <__ssvfiscanf_r+0x2bc>
 800737a:	466b      	mov	r3, sp
 800737c:	4622      	mov	r2, r4
 800737e:	a941      	add	r1, sp, #260	; 0x104
 8007380:	4630      	mov	r0, r6
 8007382:	f000 f87d 	bl	8007480 <_scanf_i>
 8007386:	e7ab      	b.n	80072e0 <__ssvfiscanf_r+0x204>
 8007388:	08007029 	.word	0x08007029
 800738c:	080070a3 	.word	0x080070a3
 8007390:	08007cf8 	.word	0x08007cf8
 8007394:	08007cd8 	.word	0x08007cd8
 8007398:	4b0b      	ldr	r3, [pc, #44]	; (80073c8 <__ssvfiscanf_r+0x2ec>)
 800739a:	2b00      	cmp	r3, #0
 800739c:	f43f aec5 	beq.w	800712a <__ssvfiscanf_r+0x4e>
 80073a0:	466b      	mov	r3, sp
 80073a2:	4622      	mov	r2, r4
 80073a4:	a941      	add	r1, sp, #260	; 0x104
 80073a6:	4630      	mov	r0, r6
 80073a8:	f3af 8000 	nop.w
 80073ac:	e798      	b.n	80072e0 <__ssvfiscanf_r+0x204>
 80073ae:	89a3      	ldrh	r3, [r4, #12]
 80073b0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80073b4:	bf18      	it	ne
 80073b6:	f04f 30ff 	movne.w	r0, #4294967295
 80073ba:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80073be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073c2:	9844      	ldr	r0, [sp, #272]	; 0x110
 80073c4:	e7f9      	b.n	80073ba <__ssvfiscanf_r+0x2de>
 80073c6:	bf00      	nop
 80073c8:	00000000 	.word	0x00000000

080073cc <_scanf_chars>:
 80073cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073d0:	4615      	mov	r5, r2
 80073d2:	688a      	ldr	r2, [r1, #8]
 80073d4:	4680      	mov	r8, r0
 80073d6:	460c      	mov	r4, r1
 80073d8:	b932      	cbnz	r2, 80073e8 <_scanf_chars+0x1c>
 80073da:	698a      	ldr	r2, [r1, #24]
 80073dc:	2a00      	cmp	r2, #0
 80073de:	bf0c      	ite	eq
 80073e0:	2201      	moveq	r2, #1
 80073e2:	f04f 32ff 	movne.w	r2, #4294967295
 80073e6:	608a      	str	r2, [r1, #8]
 80073e8:	6822      	ldr	r2, [r4, #0]
 80073ea:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800747c <_scanf_chars+0xb0>
 80073ee:	06d1      	lsls	r1, r2, #27
 80073f0:	bf5f      	itttt	pl
 80073f2:	681a      	ldrpl	r2, [r3, #0]
 80073f4:	1d11      	addpl	r1, r2, #4
 80073f6:	6019      	strpl	r1, [r3, #0]
 80073f8:	6816      	ldrpl	r6, [r2, #0]
 80073fa:	2700      	movs	r7, #0
 80073fc:	69a0      	ldr	r0, [r4, #24]
 80073fe:	b188      	cbz	r0, 8007424 <_scanf_chars+0x58>
 8007400:	2801      	cmp	r0, #1
 8007402:	d107      	bne.n	8007414 <_scanf_chars+0x48>
 8007404:	682a      	ldr	r2, [r5, #0]
 8007406:	7811      	ldrb	r1, [r2, #0]
 8007408:	6962      	ldr	r2, [r4, #20]
 800740a:	5c52      	ldrb	r2, [r2, r1]
 800740c:	b952      	cbnz	r2, 8007424 <_scanf_chars+0x58>
 800740e:	2f00      	cmp	r7, #0
 8007410:	d031      	beq.n	8007476 <_scanf_chars+0xaa>
 8007412:	e022      	b.n	800745a <_scanf_chars+0x8e>
 8007414:	2802      	cmp	r0, #2
 8007416:	d120      	bne.n	800745a <_scanf_chars+0x8e>
 8007418:	682b      	ldr	r3, [r5, #0]
 800741a:	781b      	ldrb	r3, [r3, #0]
 800741c:	f813 3009 	ldrb.w	r3, [r3, r9]
 8007420:	071b      	lsls	r3, r3, #28
 8007422:	d41a      	bmi.n	800745a <_scanf_chars+0x8e>
 8007424:	6823      	ldr	r3, [r4, #0]
 8007426:	06da      	lsls	r2, r3, #27
 8007428:	bf5e      	ittt	pl
 800742a:	682b      	ldrpl	r3, [r5, #0]
 800742c:	781b      	ldrbpl	r3, [r3, #0]
 800742e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007432:	682a      	ldr	r2, [r5, #0]
 8007434:	686b      	ldr	r3, [r5, #4]
 8007436:	3201      	adds	r2, #1
 8007438:	602a      	str	r2, [r5, #0]
 800743a:	68a2      	ldr	r2, [r4, #8]
 800743c:	3b01      	subs	r3, #1
 800743e:	3a01      	subs	r2, #1
 8007440:	606b      	str	r3, [r5, #4]
 8007442:	3701      	adds	r7, #1
 8007444:	60a2      	str	r2, [r4, #8]
 8007446:	b142      	cbz	r2, 800745a <_scanf_chars+0x8e>
 8007448:	2b00      	cmp	r3, #0
 800744a:	dcd7      	bgt.n	80073fc <_scanf_chars+0x30>
 800744c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007450:	4629      	mov	r1, r5
 8007452:	4640      	mov	r0, r8
 8007454:	4798      	blx	r3
 8007456:	2800      	cmp	r0, #0
 8007458:	d0d0      	beq.n	80073fc <_scanf_chars+0x30>
 800745a:	6823      	ldr	r3, [r4, #0]
 800745c:	f013 0310 	ands.w	r3, r3, #16
 8007460:	d105      	bne.n	800746e <_scanf_chars+0xa2>
 8007462:	68e2      	ldr	r2, [r4, #12]
 8007464:	3201      	adds	r2, #1
 8007466:	60e2      	str	r2, [r4, #12]
 8007468:	69a2      	ldr	r2, [r4, #24]
 800746a:	b102      	cbz	r2, 800746e <_scanf_chars+0xa2>
 800746c:	7033      	strb	r3, [r6, #0]
 800746e:	6923      	ldr	r3, [r4, #16]
 8007470:	443b      	add	r3, r7
 8007472:	6123      	str	r3, [r4, #16]
 8007474:	2000      	movs	r0, #0
 8007476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800747a:	bf00      	nop
 800747c:	08007cf8 	.word	0x08007cf8

08007480 <_scanf_i>:
 8007480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007484:	4698      	mov	r8, r3
 8007486:	4b76      	ldr	r3, [pc, #472]	; (8007660 <_scanf_i+0x1e0>)
 8007488:	460c      	mov	r4, r1
 800748a:	4682      	mov	sl, r0
 800748c:	4616      	mov	r6, r2
 800748e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007492:	b087      	sub	sp, #28
 8007494:	ab03      	add	r3, sp, #12
 8007496:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800749a:	4b72      	ldr	r3, [pc, #456]	; (8007664 <_scanf_i+0x1e4>)
 800749c:	69a1      	ldr	r1, [r4, #24]
 800749e:	4a72      	ldr	r2, [pc, #456]	; (8007668 <_scanf_i+0x1e8>)
 80074a0:	2903      	cmp	r1, #3
 80074a2:	bf18      	it	ne
 80074a4:	461a      	movne	r2, r3
 80074a6:	68a3      	ldr	r3, [r4, #8]
 80074a8:	9201      	str	r2, [sp, #4]
 80074aa:	1e5a      	subs	r2, r3, #1
 80074ac:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80074b0:	bf88      	it	hi
 80074b2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80074b6:	4627      	mov	r7, r4
 80074b8:	bf82      	ittt	hi
 80074ba:	eb03 0905 	addhi.w	r9, r3, r5
 80074be:	f240 135d 	movwhi	r3, #349	; 0x15d
 80074c2:	60a3      	strhi	r3, [r4, #8]
 80074c4:	f857 3b1c 	ldr.w	r3, [r7], #28
 80074c8:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80074cc:	bf98      	it	ls
 80074ce:	f04f 0900 	movls.w	r9, #0
 80074d2:	6023      	str	r3, [r4, #0]
 80074d4:	463d      	mov	r5, r7
 80074d6:	f04f 0b00 	mov.w	fp, #0
 80074da:	6831      	ldr	r1, [r6, #0]
 80074dc:	ab03      	add	r3, sp, #12
 80074de:	7809      	ldrb	r1, [r1, #0]
 80074e0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80074e4:	2202      	movs	r2, #2
 80074e6:	f7f8 fe83 	bl	80001f0 <memchr>
 80074ea:	b328      	cbz	r0, 8007538 <_scanf_i+0xb8>
 80074ec:	f1bb 0f01 	cmp.w	fp, #1
 80074f0:	d159      	bne.n	80075a6 <_scanf_i+0x126>
 80074f2:	6862      	ldr	r2, [r4, #4]
 80074f4:	b92a      	cbnz	r2, 8007502 <_scanf_i+0x82>
 80074f6:	6822      	ldr	r2, [r4, #0]
 80074f8:	2308      	movs	r3, #8
 80074fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074fe:	6063      	str	r3, [r4, #4]
 8007500:	6022      	str	r2, [r4, #0]
 8007502:	6822      	ldr	r2, [r4, #0]
 8007504:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8007508:	6022      	str	r2, [r4, #0]
 800750a:	68a2      	ldr	r2, [r4, #8]
 800750c:	1e51      	subs	r1, r2, #1
 800750e:	60a1      	str	r1, [r4, #8]
 8007510:	b192      	cbz	r2, 8007538 <_scanf_i+0xb8>
 8007512:	6832      	ldr	r2, [r6, #0]
 8007514:	1c51      	adds	r1, r2, #1
 8007516:	6031      	str	r1, [r6, #0]
 8007518:	7812      	ldrb	r2, [r2, #0]
 800751a:	f805 2b01 	strb.w	r2, [r5], #1
 800751e:	6872      	ldr	r2, [r6, #4]
 8007520:	3a01      	subs	r2, #1
 8007522:	2a00      	cmp	r2, #0
 8007524:	6072      	str	r2, [r6, #4]
 8007526:	dc07      	bgt.n	8007538 <_scanf_i+0xb8>
 8007528:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800752c:	4631      	mov	r1, r6
 800752e:	4650      	mov	r0, sl
 8007530:	4790      	blx	r2
 8007532:	2800      	cmp	r0, #0
 8007534:	f040 8085 	bne.w	8007642 <_scanf_i+0x1c2>
 8007538:	f10b 0b01 	add.w	fp, fp, #1
 800753c:	f1bb 0f03 	cmp.w	fp, #3
 8007540:	d1cb      	bne.n	80074da <_scanf_i+0x5a>
 8007542:	6863      	ldr	r3, [r4, #4]
 8007544:	b90b      	cbnz	r3, 800754a <_scanf_i+0xca>
 8007546:	230a      	movs	r3, #10
 8007548:	6063      	str	r3, [r4, #4]
 800754a:	6863      	ldr	r3, [r4, #4]
 800754c:	4947      	ldr	r1, [pc, #284]	; (800766c <_scanf_i+0x1ec>)
 800754e:	6960      	ldr	r0, [r4, #20]
 8007550:	1ac9      	subs	r1, r1, r3
 8007552:	f000 f88d 	bl	8007670 <__sccl>
 8007556:	f04f 0b00 	mov.w	fp, #0
 800755a:	68a3      	ldr	r3, [r4, #8]
 800755c:	6822      	ldr	r2, [r4, #0]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d03d      	beq.n	80075de <_scanf_i+0x15e>
 8007562:	6831      	ldr	r1, [r6, #0]
 8007564:	6960      	ldr	r0, [r4, #20]
 8007566:	f891 c000 	ldrb.w	ip, [r1]
 800756a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800756e:	2800      	cmp	r0, #0
 8007570:	d035      	beq.n	80075de <_scanf_i+0x15e>
 8007572:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8007576:	d124      	bne.n	80075c2 <_scanf_i+0x142>
 8007578:	0510      	lsls	r0, r2, #20
 800757a:	d522      	bpl.n	80075c2 <_scanf_i+0x142>
 800757c:	f10b 0b01 	add.w	fp, fp, #1
 8007580:	f1b9 0f00 	cmp.w	r9, #0
 8007584:	d003      	beq.n	800758e <_scanf_i+0x10e>
 8007586:	3301      	adds	r3, #1
 8007588:	f109 39ff 	add.w	r9, r9, #4294967295
 800758c:	60a3      	str	r3, [r4, #8]
 800758e:	6873      	ldr	r3, [r6, #4]
 8007590:	3b01      	subs	r3, #1
 8007592:	2b00      	cmp	r3, #0
 8007594:	6073      	str	r3, [r6, #4]
 8007596:	dd1b      	ble.n	80075d0 <_scanf_i+0x150>
 8007598:	6833      	ldr	r3, [r6, #0]
 800759a:	3301      	adds	r3, #1
 800759c:	6033      	str	r3, [r6, #0]
 800759e:	68a3      	ldr	r3, [r4, #8]
 80075a0:	3b01      	subs	r3, #1
 80075a2:	60a3      	str	r3, [r4, #8]
 80075a4:	e7d9      	b.n	800755a <_scanf_i+0xda>
 80075a6:	f1bb 0f02 	cmp.w	fp, #2
 80075aa:	d1ae      	bne.n	800750a <_scanf_i+0x8a>
 80075ac:	6822      	ldr	r2, [r4, #0]
 80075ae:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80075b2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80075b6:	d1bf      	bne.n	8007538 <_scanf_i+0xb8>
 80075b8:	2310      	movs	r3, #16
 80075ba:	6063      	str	r3, [r4, #4]
 80075bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80075c0:	e7a2      	b.n	8007508 <_scanf_i+0x88>
 80075c2:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80075c6:	6022      	str	r2, [r4, #0]
 80075c8:	780b      	ldrb	r3, [r1, #0]
 80075ca:	f805 3b01 	strb.w	r3, [r5], #1
 80075ce:	e7de      	b.n	800758e <_scanf_i+0x10e>
 80075d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80075d4:	4631      	mov	r1, r6
 80075d6:	4650      	mov	r0, sl
 80075d8:	4798      	blx	r3
 80075da:	2800      	cmp	r0, #0
 80075dc:	d0df      	beq.n	800759e <_scanf_i+0x11e>
 80075de:	6823      	ldr	r3, [r4, #0]
 80075e0:	05db      	lsls	r3, r3, #23
 80075e2:	d50d      	bpl.n	8007600 <_scanf_i+0x180>
 80075e4:	42bd      	cmp	r5, r7
 80075e6:	d909      	bls.n	80075fc <_scanf_i+0x17c>
 80075e8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80075ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80075f0:	4632      	mov	r2, r6
 80075f2:	4650      	mov	r0, sl
 80075f4:	4798      	blx	r3
 80075f6:	f105 39ff 	add.w	r9, r5, #4294967295
 80075fa:	464d      	mov	r5, r9
 80075fc:	42bd      	cmp	r5, r7
 80075fe:	d02d      	beq.n	800765c <_scanf_i+0x1dc>
 8007600:	6822      	ldr	r2, [r4, #0]
 8007602:	f012 0210 	ands.w	r2, r2, #16
 8007606:	d113      	bne.n	8007630 <_scanf_i+0x1b0>
 8007608:	702a      	strb	r2, [r5, #0]
 800760a:	6863      	ldr	r3, [r4, #4]
 800760c:	9e01      	ldr	r6, [sp, #4]
 800760e:	4639      	mov	r1, r7
 8007610:	4650      	mov	r0, sl
 8007612:	47b0      	blx	r6
 8007614:	6821      	ldr	r1, [r4, #0]
 8007616:	f8d8 3000 	ldr.w	r3, [r8]
 800761a:	f011 0f20 	tst.w	r1, #32
 800761e:	d013      	beq.n	8007648 <_scanf_i+0x1c8>
 8007620:	1d1a      	adds	r2, r3, #4
 8007622:	f8c8 2000 	str.w	r2, [r8]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	6018      	str	r0, [r3, #0]
 800762a:	68e3      	ldr	r3, [r4, #12]
 800762c:	3301      	adds	r3, #1
 800762e:	60e3      	str	r3, [r4, #12]
 8007630:	1bed      	subs	r5, r5, r7
 8007632:	44ab      	add	fp, r5
 8007634:	6925      	ldr	r5, [r4, #16]
 8007636:	445d      	add	r5, fp
 8007638:	6125      	str	r5, [r4, #16]
 800763a:	2000      	movs	r0, #0
 800763c:	b007      	add	sp, #28
 800763e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007642:	f04f 0b00 	mov.w	fp, #0
 8007646:	e7ca      	b.n	80075de <_scanf_i+0x15e>
 8007648:	1d1a      	adds	r2, r3, #4
 800764a:	f8c8 2000 	str.w	r2, [r8]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f011 0f01 	tst.w	r1, #1
 8007654:	bf14      	ite	ne
 8007656:	8018      	strhne	r0, [r3, #0]
 8007658:	6018      	streq	r0, [r3, #0]
 800765a:	e7e6      	b.n	800762a <_scanf_i+0x1aa>
 800765c:	2001      	movs	r0, #1
 800765e:	e7ed      	b.n	800763c <_scanf_i+0x1bc>
 8007660:	08007c20 	.word	0x08007c20
 8007664:	080078cd 	.word	0x080078cd
 8007668:	080077e5 	.word	0x080077e5
 800766c:	08007cf5 	.word	0x08007cf5

08007670 <__sccl>:
 8007670:	b570      	push	{r4, r5, r6, lr}
 8007672:	780b      	ldrb	r3, [r1, #0]
 8007674:	4604      	mov	r4, r0
 8007676:	2b5e      	cmp	r3, #94	; 0x5e
 8007678:	bf0b      	itete	eq
 800767a:	784b      	ldrbeq	r3, [r1, #1]
 800767c:	1c48      	addne	r0, r1, #1
 800767e:	1c88      	addeq	r0, r1, #2
 8007680:	2200      	movne	r2, #0
 8007682:	bf08      	it	eq
 8007684:	2201      	moveq	r2, #1
 8007686:	1e61      	subs	r1, r4, #1
 8007688:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800768c:	f801 2f01 	strb.w	r2, [r1, #1]!
 8007690:	42a9      	cmp	r1, r5
 8007692:	d1fb      	bne.n	800768c <__sccl+0x1c>
 8007694:	b90b      	cbnz	r3, 800769a <__sccl+0x2a>
 8007696:	3801      	subs	r0, #1
 8007698:	bd70      	pop	{r4, r5, r6, pc}
 800769a:	f082 0201 	eor.w	r2, r2, #1
 800769e:	54e2      	strb	r2, [r4, r3]
 80076a0:	4605      	mov	r5, r0
 80076a2:	4628      	mov	r0, r5
 80076a4:	f810 1b01 	ldrb.w	r1, [r0], #1
 80076a8:	292d      	cmp	r1, #45	; 0x2d
 80076aa:	d006      	beq.n	80076ba <__sccl+0x4a>
 80076ac:	295d      	cmp	r1, #93	; 0x5d
 80076ae:	d0f3      	beq.n	8007698 <__sccl+0x28>
 80076b0:	b909      	cbnz	r1, 80076b6 <__sccl+0x46>
 80076b2:	4628      	mov	r0, r5
 80076b4:	e7f0      	b.n	8007698 <__sccl+0x28>
 80076b6:	460b      	mov	r3, r1
 80076b8:	e7f1      	b.n	800769e <__sccl+0x2e>
 80076ba:	786e      	ldrb	r6, [r5, #1]
 80076bc:	2e5d      	cmp	r6, #93	; 0x5d
 80076be:	d0fa      	beq.n	80076b6 <__sccl+0x46>
 80076c0:	42b3      	cmp	r3, r6
 80076c2:	dcf8      	bgt.n	80076b6 <__sccl+0x46>
 80076c4:	3502      	adds	r5, #2
 80076c6:	4619      	mov	r1, r3
 80076c8:	3101      	adds	r1, #1
 80076ca:	428e      	cmp	r6, r1
 80076cc:	5462      	strb	r2, [r4, r1]
 80076ce:	dcfb      	bgt.n	80076c8 <__sccl+0x58>
 80076d0:	1af1      	subs	r1, r6, r3
 80076d2:	3901      	subs	r1, #1
 80076d4:	1c58      	adds	r0, r3, #1
 80076d6:	42b3      	cmp	r3, r6
 80076d8:	bfa8      	it	ge
 80076da:	2100      	movge	r1, #0
 80076dc:	1843      	adds	r3, r0, r1
 80076de:	e7e0      	b.n	80076a2 <__sccl+0x32>

080076e0 <_strtol_l.constprop.0>:
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076e6:	d001      	beq.n	80076ec <_strtol_l.constprop.0+0xc>
 80076e8:	2b24      	cmp	r3, #36	; 0x24
 80076ea:	d906      	bls.n	80076fa <_strtol_l.constprop.0+0x1a>
 80076ec:	f7ff fc2e 	bl	8006f4c <__errno>
 80076f0:	2316      	movs	r3, #22
 80076f2:	6003      	str	r3, [r0, #0]
 80076f4:	2000      	movs	r0, #0
 80076f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076fa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80077e0 <_strtol_l.constprop.0+0x100>
 80076fe:	460d      	mov	r5, r1
 8007700:	462e      	mov	r6, r5
 8007702:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007706:	f814 700c 	ldrb.w	r7, [r4, ip]
 800770a:	f017 0708 	ands.w	r7, r7, #8
 800770e:	d1f7      	bne.n	8007700 <_strtol_l.constprop.0+0x20>
 8007710:	2c2d      	cmp	r4, #45	; 0x2d
 8007712:	d132      	bne.n	800777a <_strtol_l.constprop.0+0x9a>
 8007714:	782c      	ldrb	r4, [r5, #0]
 8007716:	2701      	movs	r7, #1
 8007718:	1cb5      	adds	r5, r6, #2
 800771a:	2b00      	cmp	r3, #0
 800771c:	d05b      	beq.n	80077d6 <_strtol_l.constprop.0+0xf6>
 800771e:	2b10      	cmp	r3, #16
 8007720:	d109      	bne.n	8007736 <_strtol_l.constprop.0+0x56>
 8007722:	2c30      	cmp	r4, #48	; 0x30
 8007724:	d107      	bne.n	8007736 <_strtol_l.constprop.0+0x56>
 8007726:	782c      	ldrb	r4, [r5, #0]
 8007728:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800772c:	2c58      	cmp	r4, #88	; 0x58
 800772e:	d14d      	bne.n	80077cc <_strtol_l.constprop.0+0xec>
 8007730:	786c      	ldrb	r4, [r5, #1]
 8007732:	2310      	movs	r3, #16
 8007734:	3502      	adds	r5, #2
 8007736:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800773a:	f108 38ff 	add.w	r8, r8, #4294967295
 800773e:	f04f 0c00 	mov.w	ip, #0
 8007742:	fbb8 f9f3 	udiv	r9, r8, r3
 8007746:	4666      	mov	r6, ip
 8007748:	fb03 8a19 	mls	sl, r3, r9, r8
 800774c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007750:	f1be 0f09 	cmp.w	lr, #9
 8007754:	d816      	bhi.n	8007784 <_strtol_l.constprop.0+0xa4>
 8007756:	4674      	mov	r4, lr
 8007758:	42a3      	cmp	r3, r4
 800775a:	dd24      	ble.n	80077a6 <_strtol_l.constprop.0+0xc6>
 800775c:	f1bc 0f00 	cmp.w	ip, #0
 8007760:	db1e      	blt.n	80077a0 <_strtol_l.constprop.0+0xc0>
 8007762:	45b1      	cmp	r9, r6
 8007764:	d31c      	bcc.n	80077a0 <_strtol_l.constprop.0+0xc0>
 8007766:	d101      	bne.n	800776c <_strtol_l.constprop.0+0x8c>
 8007768:	45a2      	cmp	sl, r4
 800776a:	db19      	blt.n	80077a0 <_strtol_l.constprop.0+0xc0>
 800776c:	fb06 4603 	mla	r6, r6, r3, r4
 8007770:	f04f 0c01 	mov.w	ip, #1
 8007774:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007778:	e7e8      	b.n	800774c <_strtol_l.constprop.0+0x6c>
 800777a:	2c2b      	cmp	r4, #43	; 0x2b
 800777c:	bf04      	itt	eq
 800777e:	782c      	ldrbeq	r4, [r5, #0]
 8007780:	1cb5      	addeq	r5, r6, #2
 8007782:	e7ca      	b.n	800771a <_strtol_l.constprop.0+0x3a>
 8007784:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007788:	f1be 0f19 	cmp.w	lr, #25
 800778c:	d801      	bhi.n	8007792 <_strtol_l.constprop.0+0xb2>
 800778e:	3c37      	subs	r4, #55	; 0x37
 8007790:	e7e2      	b.n	8007758 <_strtol_l.constprop.0+0x78>
 8007792:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007796:	f1be 0f19 	cmp.w	lr, #25
 800779a:	d804      	bhi.n	80077a6 <_strtol_l.constprop.0+0xc6>
 800779c:	3c57      	subs	r4, #87	; 0x57
 800779e:	e7db      	b.n	8007758 <_strtol_l.constprop.0+0x78>
 80077a0:	f04f 3cff 	mov.w	ip, #4294967295
 80077a4:	e7e6      	b.n	8007774 <_strtol_l.constprop.0+0x94>
 80077a6:	f1bc 0f00 	cmp.w	ip, #0
 80077aa:	da05      	bge.n	80077b8 <_strtol_l.constprop.0+0xd8>
 80077ac:	2322      	movs	r3, #34	; 0x22
 80077ae:	6003      	str	r3, [r0, #0]
 80077b0:	4646      	mov	r6, r8
 80077b2:	b942      	cbnz	r2, 80077c6 <_strtol_l.constprop.0+0xe6>
 80077b4:	4630      	mov	r0, r6
 80077b6:	e79e      	b.n	80076f6 <_strtol_l.constprop.0+0x16>
 80077b8:	b107      	cbz	r7, 80077bc <_strtol_l.constprop.0+0xdc>
 80077ba:	4276      	negs	r6, r6
 80077bc:	2a00      	cmp	r2, #0
 80077be:	d0f9      	beq.n	80077b4 <_strtol_l.constprop.0+0xd4>
 80077c0:	f1bc 0f00 	cmp.w	ip, #0
 80077c4:	d000      	beq.n	80077c8 <_strtol_l.constprop.0+0xe8>
 80077c6:	1e69      	subs	r1, r5, #1
 80077c8:	6011      	str	r1, [r2, #0]
 80077ca:	e7f3      	b.n	80077b4 <_strtol_l.constprop.0+0xd4>
 80077cc:	2430      	movs	r4, #48	; 0x30
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d1b1      	bne.n	8007736 <_strtol_l.constprop.0+0x56>
 80077d2:	2308      	movs	r3, #8
 80077d4:	e7af      	b.n	8007736 <_strtol_l.constprop.0+0x56>
 80077d6:	2c30      	cmp	r4, #48	; 0x30
 80077d8:	d0a5      	beq.n	8007726 <_strtol_l.constprop.0+0x46>
 80077da:	230a      	movs	r3, #10
 80077dc:	e7ab      	b.n	8007736 <_strtol_l.constprop.0+0x56>
 80077de:	bf00      	nop
 80077e0:	08007cf8 	.word	0x08007cf8

080077e4 <_strtol_r>:
 80077e4:	f7ff bf7c 	b.w	80076e0 <_strtol_l.constprop.0>

080077e8 <_strtoul_l.constprop.0>:
 80077e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80077ec:	4f36      	ldr	r7, [pc, #216]	; (80078c8 <_strtoul_l.constprop.0+0xe0>)
 80077ee:	4686      	mov	lr, r0
 80077f0:	460d      	mov	r5, r1
 80077f2:	4628      	mov	r0, r5
 80077f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80077f8:	5de6      	ldrb	r6, [r4, r7]
 80077fa:	f016 0608 	ands.w	r6, r6, #8
 80077fe:	d1f8      	bne.n	80077f2 <_strtoul_l.constprop.0+0xa>
 8007800:	2c2d      	cmp	r4, #45	; 0x2d
 8007802:	d12f      	bne.n	8007864 <_strtoul_l.constprop.0+0x7c>
 8007804:	782c      	ldrb	r4, [r5, #0]
 8007806:	2601      	movs	r6, #1
 8007808:	1c85      	adds	r5, r0, #2
 800780a:	2b00      	cmp	r3, #0
 800780c:	d057      	beq.n	80078be <_strtoul_l.constprop.0+0xd6>
 800780e:	2b10      	cmp	r3, #16
 8007810:	d109      	bne.n	8007826 <_strtoul_l.constprop.0+0x3e>
 8007812:	2c30      	cmp	r4, #48	; 0x30
 8007814:	d107      	bne.n	8007826 <_strtoul_l.constprop.0+0x3e>
 8007816:	7828      	ldrb	r0, [r5, #0]
 8007818:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800781c:	2858      	cmp	r0, #88	; 0x58
 800781e:	d149      	bne.n	80078b4 <_strtoul_l.constprop.0+0xcc>
 8007820:	786c      	ldrb	r4, [r5, #1]
 8007822:	2310      	movs	r3, #16
 8007824:	3502      	adds	r5, #2
 8007826:	f04f 38ff 	mov.w	r8, #4294967295
 800782a:	2700      	movs	r7, #0
 800782c:	fbb8 f8f3 	udiv	r8, r8, r3
 8007830:	fb03 f908 	mul.w	r9, r3, r8
 8007834:	ea6f 0909 	mvn.w	r9, r9
 8007838:	4638      	mov	r0, r7
 800783a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800783e:	f1bc 0f09 	cmp.w	ip, #9
 8007842:	d814      	bhi.n	800786e <_strtoul_l.constprop.0+0x86>
 8007844:	4664      	mov	r4, ip
 8007846:	42a3      	cmp	r3, r4
 8007848:	dd22      	ble.n	8007890 <_strtoul_l.constprop.0+0xa8>
 800784a:	2f00      	cmp	r7, #0
 800784c:	db1d      	blt.n	800788a <_strtoul_l.constprop.0+0xa2>
 800784e:	4580      	cmp	r8, r0
 8007850:	d31b      	bcc.n	800788a <_strtoul_l.constprop.0+0xa2>
 8007852:	d101      	bne.n	8007858 <_strtoul_l.constprop.0+0x70>
 8007854:	45a1      	cmp	r9, r4
 8007856:	db18      	blt.n	800788a <_strtoul_l.constprop.0+0xa2>
 8007858:	fb00 4003 	mla	r0, r0, r3, r4
 800785c:	2701      	movs	r7, #1
 800785e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007862:	e7ea      	b.n	800783a <_strtoul_l.constprop.0+0x52>
 8007864:	2c2b      	cmp	r4, #43	; 0x2b
 8007866:	bf04      	itt	eq
 8007868:	782c      	ldrbeq	r4, [r5, #0]
 800786a:	1c85      	addeq	r5, r0, #2
 800786c:	e7cd      	b.n	800780a <_strtoul_l.constprop.0+0x22>
 800786e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007872:	f1bc 0f19 	cmp.w	ip, #25
 8007876:	d801      	bhi.n	800787c <_strtoul_l.constprop.0+0x94>
 8007878:	3c37      	subs	r4, #55	; 0x37
 800787a:	e7e4      	b.n	8007846 <_strtoul_l.constprop.0+0x5e>
 800787c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007880:	f1bc 0f19 	cmp.w	ip, #25
 8007884:	d804      	bhi.n	8007890 <_strtoul_l.constprop.0+0xa8>
 8007886:	3c57      	subs	r4, #87	; 0x57
 8007888:	e7dd      	b.n	8007846 <_strtoul_l.constprop.0+0x5e>
 800788a:	f04f 37ff 	mov.w	r7, #4294967295
 800788e:	e7e6      	b.n	800785e <_strtoul_l.constprop.0+0x76>
 8007890:	2f00      	cmp	r7, #0
 8007892:	da07      	bge.n	80078a4 <_strtoul_l.constprop.0+0xbc>
 8007894:	2322      	movs	r3, #34	; 0x22
 8007896:	f8ce 3000 	str.w	r3, [lr]
 800789a:	f04f 30ff 	mov.w	r0, #4294967295
 800789e:	b932      	cbnz	r2, 80078ae <_strtoul_l.constprop.0+0xc6>
 80078a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80078a4:	b106      	cbz	r6, 80078a8 <_strtoul_l.constprop.0+0xc0>
 80078a6:	4240      	negs	r0, r0
 80078a8:	2a00      	cmp	r2, #0
 80078aa:	d0f9      	beq.n	80078a0 <_strtoul_l.constprop.0+0xb8>
 80078ac:	b107      	cbz	r7, 80078b0 <_strtoul_l.constprop.0+0xc8>
 80078ae:	1e69      	subs	r1, r5, #1
 80078b0:	6011      	str	r1, [r2, #0]
 80078b2:	e7f5      	b.n	80078a0 <_strtoul_l.constprop.0+0xb8>
 80078b4:	2430      	movs	r4, #48	; 0x30
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d1b5      	bne.n	8007826 <_strtoul_l.constprop.0+0x3e>
 80078ba:	2308      	movs	r3, #8
 80078bc:	e7b3      	b.n	8007826 <_strtoul_l.constprop.0+0x3e>
 80078be:	2c30      	cmp	r4, #48	; 0x30
 80078c0:	d0a9      	beq.n	8007816 <_strtoul_l.constprop.0+0x2e>
 80078c2:	230a      	movs	r3, #10
 80078c4:	e7af      	b.n	8007826 <_strtoul_l.constprop.0+0x3e>
 80078c6:	bf00      	nop
 80078c8:	08007cf8 	.word	0x08007cf8

080078cc <_strtoul_r>:
 80078cc:	f7ff bf8c 	b.w	80077e8 <_strtoul_l.constprop.0>

080078d0 <__submore>:
 80078d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078d4:	460c      	mov	r4, r1
 80078d6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80078d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80078dc:	4299      	cmp	r1, r3
 80078de:	d11d      	bne.n	800791c <__submore+0x4c>
 80078e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80078e4:	f000 f89c 	bl	8007a20 <_malloc_r>
 80078e8:	b918      	cbnz	r0, 80078f2 <__submore+0x22>
 80078ea:	f04f 30ff 	mov.w	r0, #4294967295
 80078ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078f6:	63a3      	str	r3, [r4, #56]	; 0x38
 80078f8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80078fc:	6360      	str	r0, [r4, #52]	; 0x34
 80078fe:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8007902:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007906:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800790a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800790e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8007912:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8007916:	6020      	str	r0, [r4, #0]
 8007918:	2000      	movs	r0, #0
 800791a:	e7e8      	b.n	80078ee <__submore+0x1e>
 800791c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800791e:	0077      	lsls	r7, r6, #1
 8007920:	463a      	mov	r2, r7
 8007922:	f000 f8f1 	bl	8007b08 <_realloc_r>
 8007926:	4605      	mov	r5, r0
 8007928:	2800      	cmp	r0, #0
 800792a:	d0de      	beq.n	80078ea <__submore+0x1a>
 800792c:	eb00 0806 	add.w	r8, r0, r6
 8007930:	4601      	mov	r1, r0
 8007932:	4632      	mov	r2, r6
 8007934:	4640      	mov	r0, r8
 8007936:	f7ff fb33 	bl	8006fa0 <memcpy>
 800793a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800793e:	f8c4 8000 	str.w	r8, [r4]
 8007942:	e7e9      	b.n	8007918 <__submore+0x48>

08007944 <__retarget_lock_acquire_recursive>:
 8007944:	4770      	bx	lr

08007946 <__retarget_lock_release_recursive>:
 8007946:	4770      	bx	lr

08007948 <_free_r>:
 8007948:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800794a:	2900      	cmp	r1, #0
 800794c:	d044      	beq.n	80079d8 <_free_r+0x90>
 800794e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007952:	9001      	str	r0, [sp, #4]
 8007954:	2b00      	cmp	r3, #0
 8007956:	f1a1 0404 	sub.w	r4, r1, #4
 800795a:	bfb8      	it	lt
 800795c:	18e4      	addlt	r4, r4, r3
 800795e:	f000 f913 	bl	8007b88 <__malloc_lock>
 8007962:	4a1e      	ldr	r2, [pc, #120]	; (80079dc <_free_r+0x94>)
 8007964:	9801      	ldr	r0, [sp, #4]
 8007966:	6813      	ldr	r3, [r2, #0]
 8007968:	b933      	cbnz	r3, 8007978 <_free_r+0x30>
 800796a:	6063      	str	r3, [r4, #4]
 800796c:	6014      	str	r4, [r2, #0]
 800796e:	b003      	add	sp, #12
 8007970:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007974:	f000 b90e 	b.w	8007b94 <__malloc_unlock>
 8007978:	42a3      	cmp	r3, r4
 800797a:	d908      	bls.n	800798e <_free_r+0x46>
 800797c:	6825      	ldr	r5, [r4, #0]
 800797e:	1961      	adds	r1, r4, r5
 8007980:	428b      	cmp	r3, r1
 8007982:	bf01      	itttt	eq
 8007984:	6819      	ldreq	r1, [r3, #0]
 8007986:	685b      	ldreq	r3, [r3, #4]
 8007988:	1949      	addeq	r1, r1, r5
 800798a:	6021      	streq	r1, [r4, #0]
 800798c:	e7ed      	b.n	800796a <_free_r+0x22>
 800798e:	461a      	mov	r2, r3
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	b10b      	cbz	r3, 8007998 <_free_r+0x50>
 8007994:	42a3      	cmp	r3, r4
 8007996:	d9fa      	bls.n	800798e <_free_r+0x46>
 8007998:	6811      	ldr	r1, [r2, #0]
 800799a:	1855      	adds	r5, r2, r1
 800799c:	42a5      	cmp	r5, r4
 800799e:	d10b      	bne.n	80079b8 <_free_r+0x70>
 80079a0:	6824      	ldr	r4, [r4, #0]
 80079a2:	4421      	add	r1, r4
 80079a4:	1854      	adds	r4, r2, r1
 80079a6:	42a3      	cmp	r3, r4
 80079a8:	6011      	str	r1, [r2, #0]
 80079aa:	d1e0      	bne.n	800796e <_free_r+0x26>
 80079ac:	681c      	ldr	r4, [r3, #0]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	6053      	str	r3, [r2, #4]
 80079b2:	4421      	add	r1, r4
 80079b4:	6011      	str	r1, [r2, #0]
 80079b6:	e7da      	b.n	800796e <_free_r+0x26>
 80079b8:	d902      	bls.n	80079c0 <_free_r+0x78>
 80079ba:	230c      	movs	r3, #12
 80079bc:	6003      	str	r3, [r0, #0]
 80079be:	e7d6      	b.n	800796e <_free_r+0x26>
 80079c0:	6825      	ldr	r5, [r4, #0]
 80079c2:	1961      	adds	r1, r4, r5
 80079c4:	428b      	cmp	r3, r1
 80079c6:	bf04      	itt	eq
 80079c8:	6819      	ldreq	r1, [r3, #0]
 80079ca:	685b      	ldreq	r3, [r3, #4]
 80079cc:	6063      	str	r3, [r4, #4]
 80079ce:	bf04      	itt	eq
 80079d0:	1949      	addeq	r1, r1, r5
 80079d2:	6021      	streq	r1, [r4, #0]
 80079d4:	6054      	str	r4, [r2, #4]
 80079d6:	e7ca      	b.n	800796e <_free_r+0x26>
 80079d8:	b003      	add	sp, #12
 80079da:	bd30      	pop	{r4, r5, pc}
 80079dc:	20004a94 	.word	0x20004a94

080079e0 <sbrk_aligned>:
 80079e0:	b570      	push	{r4, r5, r6, lr}
 80079e2:	4e0e      	ldr	r6, [pc, #56]	; (8007a1c <sbrk_aligned+0x3c>)
 80079e4:	460c      	mov	r4, r1
 80079e6:	6831      	ldr	r1, [r6, #0]
 80079e8:	4605      	mov	r5, r0
 80079ea:	b911      	cbnz	r1, 80079f2 <sbrk_aligned+0x12>
 80079ec:	f000 f8bc 	bl	8007b68 <_sbrk_r>
 80079f0:	6030      	str	r0, [r6, #0]
 80079f2:	4621      	mov	r1, r4
 80079f4:	4628      	mov	r0, r5
 80079f6:	f000 f8b7 	bl	8007b68 <_sbrk_r>
 80079fa:	1c43      	adds	r3, r0, #1
 80079fc:	d00a      	beq.n	8007a14 <sbrk_aligned+0x34>
 80079fe:	1cc4      	adds	r4, r0, #3
 8007a00:	f024 0403 	bic.w	r4, r4, #3
 8007a04:	42a0      	cmp	r0, r4
 8007a06:	d007      	beq.n	8007a18 <sbrk_aligned+0x38>
 8007a08:	1a21      	subs	r1, r4, r0
 8007a0a:	4628      	mov	r0, r5
 8007a0c:	f000 f8ac 	bl	8007b68 <_sbrk_r>
 8007a10:	3001      	adds	r0, #1
 8007a12:	d101      	bne.n	8007a18 <sbrk_aligned+0x38>
 8007a14:	f04f 34ff 	mov.w	r4, #4294967295
 8007a18:	4620      	mov	r0, r4
 8007a1a:	bd70      	pop	{r4, r5, r6, pc}
 8007a1c:	20004a98 	.word	0x20004a98

08007a20 <_malloc_r>:
 8007a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a24:	1ccd      	adds	r5, r1, #3
 8007a26:	f025 0503 	bic.w	r5, r5, #3
 8007a2a:	3508      	adds	r5, #8
 8007a2c:	2d0c      	cmp	r5, #12
 8007a2e:	bf38      	it	cc
 8007a30:	250c      	movcc	r5, #12
 8007a32:	2d00      	cmp	r5, #0
 8007a34:	4607      	mov	r7, r0
 8007a36:	db01      	blt.n	8007a3c <_malloc_r+0x1c>
 8007a38:	42a9      	cmp	r1, r5
 8007a3a:	d905      	bls.n	8007a48 <_malloc_r+0x28>
 8007a3c:	230c      	movs	r3, #12
 8007a3e:	603b      	str	r3, [r7, #0]
 8007a40:	2600      	movs	r6, #0
 8007a42:	4630      	mov	r0, r6
 8007a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a48:	4e2e      	ldr	r6, [pc, #184]	; (8007b04 <_malloc_r+0xe4>)
 8007a4a:	f000 f89d 	bl	8007b88 <__malloc_lock>
 8007a4e:	6833      	ldr	r3, [r6, #0]
 8007a50:	461c      	mov	r4, r3
 8007a52:	bb34      	cbnz	r4, 8007aa2 <_malloc_r+0x82>
 8007a54:	4629      	mov	r1, r5
 8007a56:	4638      	mov	r0, r7
 8007a58:	f7ff ffc2 	bl	80079e0 <sbrk_aligned>
 8007a5c:	1c43      	adds	r3, r0, #1
 8007a5e:	4604      	mov	r4, r0
 8007a60:	d14d      	bne.n	8007afe <_malloc_r+0xde>
 8007a62:	6834      	ldr	r4, [r6, #0]
 8007a64:	4626      	mov	r6, r4
 8007a66:	2e00      	cmp	r6, #0
 8007a68:	d140      	bne.n	8007aec <_malloc_r+0xcc>
 8007a6a:	6823      	ldr	r3, [r4, #0]
 8007a6c:	4631      	mov	r1, r6
 8007a6e:	4638      	mov	r0, r7
 8007a70:	eb04 0803 	add.w	r8, r4, r3
 8007a74:	f000 f878 	bl	8007b68 <_sbrk_r>
 8007a78:	4580      	cmp	r8, r0
 8007a7a:	d13a      	bne.n	8007af2 <_malloc_r+0xd2>
 8007a7c:	6821      	ldr	r1, [r4, #0]
 8007a7e:	3503      	adds	r5, #3
 8007a80:	1a6d      	subs	r5, r5, r1
 8007a82:	f025 0503 	bic.w	r5, r5, #3
 8007a86:	3508      	adds	r5, #8
 8007a88:	2d0c      	cmp	r5, #12
 8007a8a:	bf38      	it	cc
 8007a8c:	250c      	movcc	r5, #12
 8007a8e:	4629      	mov	r1, r5
 8007a90:	4638      	mov	r0, r7
 8007a92:	f7ff ffa5 	bl	80079e0 <sbrk_aligned>
 8007a96:	3001      	adds	r0, #1
 8007a98:	d02b      	beq.n	8007af2 <_malloc_r+0xd2>
 8007a9a:	6823      	ldr	r3, [r4, #0]
 8007a9c:	442b      	add	r3, r5
 8007a9e:	6023      	str	r3, [r4, #0]
 8007aa0:	e00e      	b.n	8007ac0 <_malloc_r+0xa0>
 8007aa2:	6822      	ldr	r2, [r4, #0]
 8007aa4:	1b52      	subs	r2, r2, r5
 8007aa6:	d41e      	bmi.n	8007ae6 <_malloc_r+0xc6>
 8007aa8:	2a0b      	cmp	r2, #11
 8007aaa:	d916      	bls.n	8007ada <_malloc_r+0xba>
 8007aac:	1961      	adds	r1, r4, r5
 8007aae:	42a3      	cmp	r3, r4
 8007ab0:	6025      	str	r5, [r4, #0]
 8007ab2:	bf18      	it	ne
 8007ab4:	6059      	strne	r1, [r3, #4]
 8007ab6:	6863      	ldr	r3, [r4, #4]
 8007ab8:	bf08      	it	eq
 8007aba:	6031      	streq	r1, [r6, #0]
 8007abc:	5162      	str	r2, [r4, r5]
 8007abe:	604b      	str	r3, [r1, #4]
 8007ac0:	4638      	mov	r0, r7
 8007ac2:	f104 060b 	add.w	r6, r4, #11
 8007ac6:	f000 f865 	bl	8007b94 <__malloc_unlock>
 8007aca:	f026 0607 	bic.w	r6, r6, #7
 8007ace:	1d23      	adds	r3, r4, #4
 8007ad0:	1af2      	subs	r2, r6, r3
 8007ad2:	d0b6      	beq.n	8007a42 <_malloc_r+0x22>
 8007ad4:	1b9b      	subs	r3, r3, r6
 8007ad6:	50a3      	str	r3, [r4, r2]
 8007ad8:	e7b3      	b.n	8007a42 <_malloc_r+0x22>
 8007ada:	6862      	ldr	r2, [r4, #4]
 8007adc:	42a3      	cmp	r3, r4
 8007ade:	bf0c      	ite	eq
 8007ae0:	6032      	streq	r2, [r6, #0]
 8007ae2:	605a      	strne	r2, [r3, #4]
 8007ae4:	e7ec      	b.n	8007ac0 <_malloc_r+0xa0>
 8007ae6:	4623      	mov	r3, r4
 8007ae8:	6864      	ldr	r4, [r4, #4]
 8007aea:	e7b2      	b.n	8007a52 <_malloc_r+0x32>
 8007aec:	4634      	mov	r4, r6
 8007aee:	6876      	ldr	r6, [r6, #4]
 8007af0:	e7b9      	b.n	8007a66 <_malloc_r+0x46>
 8007af2:	230c      	movs	r3, #12
 8007af4:	603b      	str	r3, [r7, #0]
 8007af6:	4638      	mov	r0, r7
 8007af8:	f000 f84c 	bl	8007b94 <__malloc_unlock>
 8007afc:	e7a1      	b.n	8007a42 <_malloc_r+0x22>
 8007afe:	6025      	str	r5, [r4, #0]
 8007b00:	e7de      	b.n	8007ac0 <_malloc_r+0xa0>
 8007b02:	bf00      	nop
 8007b04:	20004a94 	.word	0x20004a94

08007b08 <_realloc_r>:
 8007b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b0c:	4680      	mov	r8, r0
 8007b0e:	4614      	mov	r4, r2
 8007b10:	460e      	mov	r6, r1
 8007b12:	b921      	cbnz	r1, 8007b1e <_realloc_r+0x16>
 8007b14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b18:	4611      	mov	r1, r2
 8007b1a:	f7ff bf81 	b.w	8007a20 <_malloc_r>
 8007b1e:	b92a      	cbnz	r2, 8007b2c <_realloc_r+0x24>
 8007b20:	f7ff ff12 	bl	8007948 <_free_r>
 8007b24:	4625      	mov	r5, r4
 8007b26:	4628      	mov	r0, r5
 8007b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b2c:	f000 f838 	bl	8007ba0 <_malloc_usable_size_r>
 8007b30:	4284      	cmp	r4, r0
 8007b32:	4607      	mov	r7, r0
 8007b34:	d802      	bhi.n	8007b3c <_realloc_r+0x34>
 8007b36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007b3a:	d812      	bhi.n	8007b62 <_realloc_r+0x5a>
 8007b3c:	4621      	mov	r1, r4
 8007b3e:	4640      	mov	r0, r8
 8007b40:	f7ff ff6e 	bl	8007a20 <_malloc_r>
 8007b44:	4605      	mov	r5, r0
 8007b46:	2800      	cmp	r0, #0
 8007b48:	d0ed      	beq.n	8007b26 <_realloc_r+0x1e>
 8007b4a:	42bc      	cmp	r4, r7
 8007b4c:	4622      	mov	r2, r4
 8007b4e:	4631      	mov	r1, r6
 8007b50:	bf28      	it	cs
 8007b52:	463a      	movcs	r2, r7
 8007b54:	f7ff fa24 	bl	8006fa0 <memcpy>
 8007b58:	4631      	mov	r1, r6
 8007b5a:	4640      	mov	r0, r8
 8007b5c:	f7ff fef4 	bl	8007948 <_free_r>
 8007b60:	e7e1      	b.n	8007b26 <_realloc_r+0x1e>
 8007b62:	4635      	mov	r5, r6
 8007b64:	e7df      	b.n	8007b26 <_realloc_r+0x1e>
	...

08007b68 <_sbrk_r>:
 8007b68:	b538      	push	{r3, r4, r5, lr}
 8007b6a:	4d06      	ldr	r5, [pc, #24]	; (8007b84 <_sbrk_r+0x1c>)
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	4604      	mov	r4, r0
 8007b70:	4608      	mov	r0, r1
 8007b72:	602b      	str	r3, [r5, #0]
 8007b74:	f7f9 f88c 	bl	8000c90 <_sbrk>
 8007b78:	1c43      	adds	r3, r0, #1
 8007b7a:	d102      	bne.n	8007b82 <_sbrk_r+0x1a>
 8007b7c:	682b      	ldr	r3, [r5, #0]
 8007b7e:	b103      	cbz	r3, 8007b82 <_sbrk_r+0x1a>
 8007b80:	6023      	str	r3, [r4, #0]
 8007b82:	bd38      	pop	{r3, r4, r5, pc}
 8007b84:	20004a8c 	.word	0x20004a8c

08007b88 <__malloc_lock>:
 8007b88:	4801      	ldr	r0, [pc, #4]	; (8007b90 <__malloc_lock+0x8>)
 8007b8a:	f7ff bedb 	b.w	8007944 <__retarget_lock_acquire_recursive>
 8007b8e:	bf00      	nop
 8007b90:	20004a90 	.word	0x20004a90

08007b94 <__malloc_unlock>:
 8007b94:	4801      	ldr	r0, [pc, #4]	; (8007b9c <__malloc_unlock+0x8>)
 8007b96:	f7ff bed6 	b.w	8007946 <__retarget_lock_release_recursive>
 8007b9a:	bf00      	nop
 8007b9c:	20004a90 	.word	0x20004a90

08007ba0 <_malloc_usable_size_r>:
 8007ba0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ba4:	1f18      	subs	r0, r3, #4
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	bfbc      	itt	lt
 8007baa:	580b      	ldrlt	r3, [r1, r0]
 8007bac:	18c0      	addlt	r0, r0, r3
 8007bae:	4770      	bx	lr

08007bb0 <_init>:
 8007bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bb2:	bf00      	nop
 8007bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bb6:	bc08      	pop	{r3}
 8007bb8:	469e      	mov	lr, r3
 8007bba:	4770      	bx	lr

08007bbc <_fini>:
 8007bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bbe:	bf00      	nop
 8007bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bc2:	bc08      	pop	{r3}
 8007bc4:	469e      	mov	lr, r3
 8007bc6:	4770      	bx	lr
