{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672307765822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672307765822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 12:56:05 2022 " "Processing started: Thu Dec 29 12:56:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672307765822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672307765822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672307765822 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672307766367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SUB " "Found entity 1: _32bit_SUB" {  } { { "_32bit_SUB.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_XOR " "Found entity 1: _32bit_XOR" {  } { { "_32bit_XOR.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_XOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_add.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_ADD " "Found entity 1: _32bit_ADD" {  } { { "_32bit_ADD.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_REG " "Found entity 1: _32bit_REG" {  } { { "_32bit_REG.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_OR " "Found entity 1: _32bit_OR" {  } { { "_32bit_OR.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_OR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_slt.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SLT " "Found entity 1: _32bit_SLT" {  } { { "_32bit_SLT.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SLT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_2x1MUX " "Found entity 1: _32bit_2x1MUX" {  } { { "_32bit_2x1MUX.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV " "Found entity 1: _32bit_DIV" {  } { { "_32bit_DIV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_datpath.v 1 1 " "Found 1 design units, including 1 entities, in source file div_datpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_datpath " "Found entity 1: DIV_datpath" {  } { { "DIV_datpath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_control.v 1 1 " "Found 1 design units, including 1 entities, in source file div_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_control " "Found entity 1: DIV_control" {  } { { "DIV_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV_testbench " "Found entity 1: _32bit_DIV_testbench" {  } { { "_32bit_DIV_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_test.v 1 1 " "Found 1 design units, including 1 entities, in source file div_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_test " "Found entity 1: DIV_test" {  } { { "DIV_test.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_7seg " "Found entity 1: decimal_to_7seg" {  } { { "decimal_to_7seg.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_test " "Found entity 1: decToSeg_test" {  } { { "decToSeg_test.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_testbench " "Found entity 1: decToSeg_testbench" {  } { { "decToSeg_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1.v 1 1 " "Found 1 design units, including 1 entities, in source file path1.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1 " "Found entity 1: path1" {  } { { "path1.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file path1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1_testbench " "Found entity 1: path1_testbench" {  } { { "path1_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_control.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_control " "Found entity 1: delay_control" {  } { { "delay_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_datapath " "Found entity 1: delay_datapath" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_testbench " "Found entity 1: delay_testbench" {  } { { "delay_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Vcc VCC singlepath_plode.v(4) " "Verilog HDL Declaration information at singlepath_plode.v(4): object \"Vcc\" differs only in case from object \"VCC\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1672307766480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gnd GND singlepath_plode.v(4) " "Verilog HDL Declaration information at singlepath_plode.v(4): object \"gnd\" differs only in case from object \"GND\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1672307766480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode " "Found entity 1: singlepath_plode" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_testbench " "Found entity 1: singlepath_plode_testbench" {  } { { "singlepath_plode_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_control.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_control " "Found entity 1: LowtoHigh_control" {  } { { "LowtoHigh_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh " "Found entity 1: LowtoHigh" {  } { { "LowtoHigh.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_testbench " "Found entity 1: LowtoHigh_testbench" {  } { { "LowtoHigh_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_wrapper " "Found entity 1: singlepath_plode_wrapper" {  } { { "singlepath_plode_wrapper.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll250.v 1 1 " "Found 1 design units, including 1 entities, in source file pll250.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll250 " "Found entity 1: pll250" {  } { { "pll250.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll250/pll250_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll250/pll250_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll250_0002 " "Found entity 1: pll250_0002" {  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2 " "Found entity 1: singlepath_2" {  } { { "singlepath_2.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_testbench " "Found entity 1: singlepath_2_testbench" {  } { { "singlepath_2_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_2_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3 " "Found entity 1: singlepath_3" {  } { { "singlepath_3.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_testbench " "Found entity 1: singlepath_3_testbench" {  } { { "singlepath_3_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_wrapper " "Found entity 1: singlepath_2_wrapper" {  } { { "singlepath_2_wrapper.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_2_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_wrapper " "Found entity 1: singlepath_3_wrapper" {  } { { "singlepath_3_wrapper.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672307766507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672307766507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst DE0_CV.v(33) " "Verilog HDL Implicit Net warning at DE0_CV.v(33): created implicit net for \"rst\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307766507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fin DE0_CV.v(81) " "Verilog HDL Implicit Net warning at DE0_CV.v(81): created implicit net for \"fin\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307766508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672307766550 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.v(23) " "Output port \"SD_CLK\" at DE0_CV.v(23) has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1672307766551 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll250_0002 pll250_0002:pll250_inst " "Elaborating entity \"pll250_0002\" for hierarchy \"pll250_0002:pll250_inst\"" {  } { { "DE0_CV.v" "pll250_inst" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\"" {  } { { "pll250/pll250_0002.v" "altera_pll_i" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1672307766583 "|DE0_CV|pll250_0002:pll250_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1672307766584 "|DE0_CV|pll250_0002:pll250_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1672307766584 "|DE0_CV|pll250_0002:pll250_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1672307766584 "|DE0_CV|pll250_0002:pll250_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1672307766584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\"" {  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307766584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 250.000000 MHz " "Parameter \"output_clock_frequency0\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766585 ""}  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672307766585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowtoHigh LowtoHigh:htl " "Elaborating entity \"LowtoHigh\" for hierarchy \"LowtoHigh:htl\"" {  } { { "DE0_CV.v" "htl" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowtoHigh_control LowtoHigh:htl\|LowtoHigh_control:control " "Elaborating entity \"LowtoHigh_control\" for hierarchy \"LowtoHigh:htl\|LowtoHigh_control:control\"" {  } { { "LowtoHigh.v" "control" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_datapath LowtoHigh:htl\|delay_datapath:datapath " "Elaborating entity \"delay_datapath\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\"" {  } { { "LowtoHigh.v" "datapath" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlepath_3_wrapper LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path " "Elaborating entity \"singlepath_3_wrapper\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\"" {  } { { "delay_datapath.v" "path" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlepath_3 LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0 " "Elaborating entity \"singlepath_3\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\"" {  } { { "singlepath_3_wrapper.v" "p0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_REG LowtoHigh:htl\|delay_datapath:datapath\|_32bit_REG:r " "Elaborating entity \"_32bit_REG\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_REG:r\"" {  } { { "delay_datapath.v" "r" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_ADD LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a " "Elaborating entity \"_32bit_ADD\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\"" {  } { { "delay_datapath.v" "a" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\"" {  } { { "_32bit_ADD.v" "FA0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_7seg decimal_to_7seg:dectoseg " "Elaborating entity \"decimal_to_7seg\" for hierarchy \"decimal_to_7seg:dectoseg\"" {  } { { "DE0_CV.v" "dectoseg" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_DIV decimal_to_7seg:dectoseg\|_32bit_DIV:h0 " "Elaborating entity \"_32bit_DIV\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\"" {  } { { "decimal_to_7seg.v" "h0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_control decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0 " "Elaborating entity \"DIV_control\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0\"" {  } { { "_32bit_DIV.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_datpath decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1 " "Elaborating entity \"DIV_datpath\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\"" {  } { { "_32bit_DIV.v" "g1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_2x1MUX decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1 " "Elaborating entity \"_32bit_2x1MUX\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1\"" {  } { { "DIV_datpath.v" "g1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SUB decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2 " "Elaborating entity \"_32bit_SUB\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\"" {  } { { "DIV_datpath.v" "g2" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_XOR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0 " "Elaborating entity \"_32bit_XOR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0\"" {  } { { "_32bit_SUB.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SLT decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3 " "Elaborating entity \"_32bit_SLT\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3\"" {  } { { "DIV_datpath.v" "g3" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_OR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32 " "Elaborating entity \"_32bit_OR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32\"" {  } { { "DIV_datpath.v" "g32" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307766918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:g0 " "Elaborating entity \"display\" for hierarchy \"display:g0\"" {  } { { "DE0_CV.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672307768305 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1672307769844 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "Bidir \"CLOCK4_50\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1672307769870 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1672307769870 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "Bidir \"SD_DATA\[0\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1672307769870 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "Bidir \"SD_DATA\[1\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1672307769870 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "Bidir \"SD_DATA\[2\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1672307769870 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "Bidir \"SD_DATA\[3\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1672307769870 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1672307769870 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1672307770184 "|DE0_CV|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1672307770184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1672307770385 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|pathResult " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|pathResult\"" {  } { { "singlepath_3_wrapper.v" "pathResult" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p49\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w48 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w48\"" {  } { { "singlepath_3_wrapper.v" "w48" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p48\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w47 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w47\"" {  } { { "singlepath_3_wrapper.v" "w47" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p47\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w46 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w46\"" {  } { { "singlepath_3_wrapper.v" "w46" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p46\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w45 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w45\"" {  } { { "singlepath_3_wrapper.v" "w45" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p45\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w44 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w44\"" {  } { { "singlepath_3_wrapper.v" "w44" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p44\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w43 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w43\"" {  } { { "singlepath_3_wrapper.v" "w43" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p43\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w42 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w42\"" {  } { { "singlepath_3_wrapper.v" "w42" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p42\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w41 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w41\"" {  } { { "singlepath_3_wrapper.v" "w41" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p41\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w40 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w40\"" {  } { { "singlepath_3_wrapper.v" "w40" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p40\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w39 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w39\"" {  } { { "singlepath_3_wrapper.v" "w39" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p39\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w38 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w38\"" {  } { { "singlepath_3_wrapper.v" "w38" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p38\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w37 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w37\"" {  } { { "singlepath_3_wrapper.v" "w37" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p37\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w36 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w36\"" {  } { { "singlepath_3_wrapper.v" "w36" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p36\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w35 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w35\"" {  } { { "singlepath_3_wrapper.v" "w35" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p35\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w34 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w34\"" {  } { { "singlepath_3_wrapper.v" "w34" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p34\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w33 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w33\"" {  } { { "singlepath_3_wrapper.v" "w33" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p33\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w32 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w32\"" {  } { { "singlepath_3_wrapper.v" "w32" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p32\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w31 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w31\"" {  } { { "singlepath_3_wrapper.v" "w31" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p31\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w30 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w30\"" {  } { { "singlepath_3_wrapper.v" "w30" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p30\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w29 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w29\"" {  } { { "singlepath_3_wrapper.v" "w29" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p29\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w28 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w28\"" {  } { { "singlepath_3_wrapper.v" "w28" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p28\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w27 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w27\"" {  } { { "singlepath_3_wrapper.v" "w27" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p27\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w26 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w26\"" {  } { { "singlepath_3_wrapper.v" "w26" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p26\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w25 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w25\"" {  } { { "singlepath_3_wrapper.v" "w25" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p25\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w24 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w24\"" {  } { { "singlepath_3_wrapper.v" "w24" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p24\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w23 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w23\"" {  } { { "singlepath_3_wrapper.v" "w23" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p23\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w22 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w22\"" {  } { { "singlepath_3_wrapper.v" "w22" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p22\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w21 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w21\"" {  } { { "singlepath_3_wrapper.v" "w21" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p21\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w20 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w20\"" {  } { { "singlepath_3_wrapper.v" "w20" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p20\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w19 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w19\"" {  } { { "singlepath_3_wrapper.v" "w19" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p19\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w18 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w18\"" {  } { { "singlepath_3_wrapper.v" "w18" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p18\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w17 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w17\"" {  } { { "singlepath_3_wrapper.v" "w17" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p17\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w16 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w16\"" {  } { { "singlepath_3_wrapper.v" "w16" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p16\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w15 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w15\"" {  } { { "singlepath_3_wrapper.v" "w15" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p15\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w14 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w14\"" {  } { { "singlepath_3_wrapper.v" "w14" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p14\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w13 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w13\"" {  } { { "singlepath_3_wrapper.v" "w13" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p13\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w12 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w12\"" {  } { { "singlepath_3_wrapper.v" "w12" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p12\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w11 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w11\"" {  } { { "singlepath_3_wrapper.v" "w11" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p11\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w10 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w10\"" {  } { { "singlepath_3_wrapper.v" "w10" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p10\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w9 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w9\"" {  } { { "singlepath_3_wrapper.v" "w9" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p9\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w8 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w8\"" {  } { { "singlepath_3_wrapper.v" "w8" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p8\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w7 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w7\"" {  } { { "singlepath_3_wrapper.v" "w7" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p7\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w6 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w6\"" {  } { { "singlepath_3_wrapper.v" "w6" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p6\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w5 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w5\"" {  } { { "singlepath_3_wrapper.v" "w5" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p5\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w4 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w4\"" {  } { { "singlepath_3_wrapper.v" "w4" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p4\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w3 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w3\"" {  } { { "singlepath_3_wrapper.v" "w3" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p3\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w2 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w2\"" {  } { { "singlepath_3_wrapper.v" "w2" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p2\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w1 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w1\"" {  } { { "singlepath_3_wrapper.v" "w1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p1\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|w0\"" {  } { { "singlepath_3_wrapper.v" "w0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11334\"" {  } { { "singlepath_3.v" "N11334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11328\"" {  } { { "singlepath_3.v" "N11328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11321\"" {  } { { "singlepath_3.v" "N11321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11314\"" {  } { { "singlepath_3.v" "N11314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11299\"" {  } { { "singlepath_3.v" "N11299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11278\"" {  } { { "singlepath_3.v" "N11278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11260\"" {  } { { "singlepath_3.v" "N11260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11242\"" {  } { { "singlepath_3.v" "N11242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11213\"" {  } { { "singlepath_3.v" "N11213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11168\"" {  } { { "singlepath_3.v" "N11168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11115\"" {  } { { "singlepath_3.v" "N11115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11044 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N11044\"" {  } { { "singlepath_3.v" "N11044" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10989\"" {  } { { "singlepath_3.v" "N10989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10928\"" {  } { { "singlepath_3.v" "N10928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10873\"" {  } { { "singlepath_3.v" "N10873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10789\"" {  } { { "singlepath_3.v" "N10789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10737\"" {  } { { "singlepath_3.v" "N10737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10671\"" {  } { { "singlepath_3.v" "N10671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10509\"" {  } { { "singlepath_3.v" "N10509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10431\"" {  } { { "singlepath_3.v" "N10431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10314\"" {  } { { "singlepath_3.v" "N10314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N10170\"" {  } { { "singlepath_3.v" "N10170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9958\"" {  } { { "singlepath_3.v" "N9958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9642\"" {  } { { "singlepath_3.v" "N9642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9432\"" {  } { { "singlepath_3.v" "N9432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N9066\"" {  } { { "singlepath_3.v" "N9066" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N8114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N8114\"" {  } { { "singlepath_3.v" "N8114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N6779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N6779\"" {  } { { "singlepath_3.v" "N6779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N5683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N5683\"" {  } { { "singlepath_3.v" "N5683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N4471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N4471\"" {  } { { "singlepath_3.v" "N4471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N1833\"" {  } { { "singlepath_3.v" "N1833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N1302\"" {  } { { "singlepath_3.v" "N1302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N644\"" {  } { { "singlepath_3.v" "N644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N251~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_wrapper:path\|singlepath_3:p0\|N251~buf0\"" {  } { { "singlepath_3.v" "N251~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307770647 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1672307770647 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll250 " "Ignored assignments for entity \"pll250\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -qip pll250.qip -library pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -qip pll250.qip -library pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307770747 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307770747 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -qip pll250.qip -library pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -qip pll250.qip -library pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307770747 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307770747 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -qip pll250.qip -library pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -qip pll250.qip -library pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307770747 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1672307770747 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1672307770747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1672307771418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672307771908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307771908 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1672307771958 ""}  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1672307771958 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307772283 "|DE0_CV|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672307772283 "|DE0_CV|CLOCK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1672307772283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2424 " "Implemented 2424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672307772292 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672307772292 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1672307772292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2371 " "Implemented 2371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672307772292 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1672307772292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1672307772292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672307772391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 12:56:12 2022 " "Processing ended: Thu Dec 29 12:56:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672307772391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672307772391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672307772391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672307772391 ""}
