#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x56157a7d4ec0 .scope module, "test" "test" 2 5;
 .timescale -6 -6;
L_0x56157a5c3f90 .functor BUFZ 16, v0x56157a875670_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56157a875200_0 .var "addr", 7 0;
v0x56157a8752e0_0 .var "clk", 0 0;
RS_0x7f1f320ff258 .resolv tri, v0x56157a7a4680_0, v0x56157a7838e0_0, v0x56157a75fb90_0, v0x56157a73ed90_0, v0x56157a71b010_0, v0x56157a6f96d0_0, v0x56157a6d9ee0_0, v0x56157a7dd400_0, v0x56157a7dfd30_0, v0x56157a7e27a0_0, v0x56157a7e5090_0, v0x56157a7e80f0_0, v0x56157a7ea9e0_0, v0x56157a7ed2d0_0, v0x56157a7efbc0_0, v0x56157a7f24b0_0, v0x56157a7f4d10_0, v0x56157a7f7a10_0, v0x56157a7fa300_0, v0x56157a7fcbf0_0, v0x56157a7ff4e0_0, v0x56157a801dd0_0, v0x56157a8056e0_0, v0x56157a807fd0_0, v0x56157a80a8c0_0, v0x56157a80d1b0_0, v0x56157a80faa0_0, v0x56157a812390_0, v0x56157a814c80_0, v0x56157a817570_0, v0x56157a819e60_0, v0x56157a81c750_0, v0x56157a81f040_0, v0x56157a822140_0, v0x56157a824a30_0, v0x56157a827320_0, v0x56157a829c10_0, v0x56157a82c500_0, v0x56157a82edf0_0, v0x56157a8316e0_0, v0x56157a833fd0_0, v0x56157a8368c0_0, v0x56157a8391b0_0, v0x56157a83caa0_0, v0x56157a83f390_0, v0x56157a841c80_0, v0x56157a844570_0, v0x56157a846e60_0, v0x56157a849750_0, v0x56157a84c040_0, v0x56157a84e930_0, v0x56157a851220_0, v0x56157a853b10_0, v0x56157a856400_0, v0x56157a858cf0_0, v0x56157a85b5e0_0, v0x56157a85ded0_0, v0x56157a8607c0_0, v0x56157a8630b0_0, v0x56157a8659a0_0, v0x56157a868290_0, v0x56157a86ab80_0, v0x56157a86d470_0, v0x56157a86fd60_0, L_0x56157a5c3f90;
v0x56157a8753a0_0 .net8 "data", 15 0, RS_0x7f1f320ff258;  65 drivers
v0x56157a875440_0 .var "ram_clk", 0 0;
v0x56157a8754e0_0 .var "re", 0 0;
v0x56157a8755d0_0 .var "rst", 0 0;
v0x56157a875670_0 .var "w_data", 15 0;
v0x56157a875750_0 .var "we", 0 0;
E_0x56157a5bf5c0 .event posedge, v0x56157a875440_0;
S_0x56157a7d45e0 .scope module, "hwag0" "hwag" 2 12, 3 24 0, S_0x56157a7d4ec0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "ssram_we"
    .port_info 3 /INPUT 1 "ssram_re"
    .port_info 4 /INPUT 8 "ssram_addr"
    .port_info 5 /INOUT 16 "ssram_data"
L_0x56157a8a1860 .functor BUFZ 16, v0x56157a79fd20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a1960 .functor BUFZ 16, v0x56157a77c070_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a1a80 .functor BUFZ 16, v0x56157a75a5e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a1b80 .functor BUFZ 16, v0x56157a737470_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a1cb0 .functor BUFZ 16, v0x56157a716760_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a1db0 .functor BUFZ 16, v0x56157a5b8e30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a1f20 .functor BUFZ 16, v0x56157a5cbd40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a2020 .functor BUFZ 16, v0x56157a7ddae0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a21a0 .functor BUFZ 16, v0x56157a7e0410_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a22d0 .functor BUFZ 16, v0x56157a7e2e80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a2400 .functor BUFZ 16, v0x56157a7e5770_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a2530 .functor BUFZ 16, v0x56157a7e87d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a26d0 .functor BUFZ 16, v0x56157a7eb0c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a2800 .functor BUFZ 16, v0x56157a7ed9b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a2660 .functor BUFZ 16, v0x56157a7f02a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a2a70 .functor BUFZ 16, v0x56157a7f2b90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a2c30 .functor BUFZ 16, v0x56157a7f53f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a2d60 .functor BUFZ 16, v0x56157a7f80f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a2f30 .functor BUFZ 16, v0x56157a7fa9e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a2fd0 .functor BUFZ 16, v0x56157a7fd2d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a31b0 .functor BUFZ 16, v0x56157a7ffbc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a32e0 .functor BUFZ 16, v0x56157a8034d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a34d0 .functor BUFZ 16, v0x56157a805dc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a3600 .functor BUFZ 16, v0x56157a8086b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a3800 .functor BUFZ 16, v0x56157a80afa0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a3930 .functor BUFZ 16, v0x56157a80d890_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a3730 .functor BUFZ 16, v0x56157a810180_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a3bd0 .functor BUFZ 16, v0x56157a812a70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a3dc0 .functor BUFZ 16, v0x56157a815360_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a3ef0 .functor BUFZ 16, v0x56157a817c50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a4120 .functor BUFZ 16, v0x56157a81a540_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a4250 .functor BUFZ 16, v0x56157a81ce30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a4490 .functor BUFZ 16, v0x56157a81f720_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a45c0 .functor BUFZ 16, v0x56157a822820_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a4810 .functor BUFZ 16, v0x56157a825110_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a4940 .functor BUFZ 16, v0x56157a827a00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a46f0 .functor BUFZ 16, v0x56157a82a2f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a4790 .functor BUFZ 16, v0x56157a82cbe0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a4e30 .functor BUFZ 16, v0x56157a82f4d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a4f60 .functor BUFZ 16, v0x56157a831dc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a51e0 .functor BUFZ 16, v0x56157a8346b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a5310 .functor BUFZ 16, v0x56157a836fa0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a55a0 .functor BUFZ 16, v0x56157a839890_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a56d0 .functor BUFZ 16, v0x56157a83d180_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a5970 .functor BUFZ 16, v0x56157a83fa70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a5aa0 .functor BUFZ 16, v0x56157a842360_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a5d50 .functor BUFZ 16, v0x56157a844c50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a5e80 .functor BUFZ 16, v0x56157a847540_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a6140 .functor BUFZ 16, v0x56157a849e30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a6270 .functor BUFZ 16, v0x56157a84c720_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a6540 .functor BUFZ 16, v0x56157a84f010_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a6670 .functor BUFZ 16, v0x56157a851900_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a6950 .functor BUFZ 16, v0x56157a8541f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a6a80 .functor BUFZ 16, v0x56157a856ae0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a6d70 .functor BUFZ 16, v0x56157a8593d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a6ea0 .functor BUFZ 16, v0x56157a85bcc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a71a0 .functor BUFZ 16, v0x56157a85e5b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a72d0 .functor BUFZ 16, v0x56157a860ea0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a75e0 .functor BUFZ 16, v0x56157a863790_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a7710 .functor BUFZ 16, v0x56157a866080_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a7a30 .functor BUFZ 16, v0x56157a868970_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a7b60 .functor BUFZ 16, v0x56157a86b260_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a7e90 .functor BUFZ 16, v0x56157a86db50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56157a8a7fc0 .functor BUFZ 16, v0x56157a870440_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56157a8741e0_0 .net "clk", 0 0, v0x56157a8752e0_0;  1 drivers
v0x56157a874280_0 .net "rst", 0 0, v0x56157a8755d0_0;  1 drivers
v0x56157a874340_0 .net "ssram_addr", 7 0, v0x56157a875200_0;  1 drivers
v0x56157a874410_0 .net "ssram_column", 15 0, v0x56157a8738b0_0;  1 drivers
v0x56157a8744b0_0 .net8 "ssram_data", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a8745a0 .array "ssram_out", 0 63;
v0x56157a8745a0_0 .net v0x56157a8745a0 0, 15 0, L_0x56157a8a1860; 1 drivers
v0x56157a8745a0_1 .net v0x56157a8745a0 1, 15 0, L_0x56157a8a1960; 1 drivers
v0x56157a8745a0_2 .net v0x56157a8745a0 2, 15 0, L_0x56157a8a1a80; 1 drivers
v0x56157a8745a0_3 .net v0x56157a8745a0 3, 15 0, L_0x56157a8a1b80; 1 drivers
v0x56157a8745a0_4 .net v0x56157a8745a0 4, 15 0, L_0x56157a8a1cb0; 1 drivers
v0x56157a8745a0_5 .net v0x56157a8745a0 5, 15 0, L_0x56157a8a1db0; 1 drivers
v0x56157a8745a0_6 .net v0x56157a8745a0 6, 15 0, L_0x56157a8a1f20; 1 drivers
v0x56157a8745a0_7 .net v0x56157a8745a0 7, 15 0, L_0x56157a8a2020; 1 drivers
v0x56157a8745a0_8 .net v0x56157a8745a0 8, 15 0, L_0x56157a8a21a0; 1 drivers
v0x56157a8745a0_9 .net v0x56157a8745a0 9, 15 0, L_0x56157a8a22d0; 1 drivers
v0x56157a8745a0_10 .net v0x56157a8745a0 10, 15 0, L_0x56157a8a2400; 1 drivers
v0x56157a8745a0_11 .net v0x56157a8745a0 11, 15 0, L_0x56157a8a2530; 1 drivers
v0x56157a8745a0_12 .net v0x56157a8745a0 12, 15 0, L_0x56157a8a26d0; 1 drivers
v0x56157a8745a0_13 .net v0x56157a8745a0 13, 15 0, L_0x56157a8a2800; 1 drivers
v0x56157a8745a0_14 .net v0x56157a8745a0 14, 15 0, L_0x56157a8a2660; 1 drivers
v0x56157a8745a0_15 .net v0x56157a8745a0 15, 15 0, L_0x56157a8a2a70; 1 drivers
v0x56157a8745a0_16 .net v0x56157a8745a0 16, 15 0, L_0x56157a8a2c30; 1 drivers
v0x56157a8745a0_17 .net v0x56157a8745a0 17, 15 0, L_0x56157a8a2d60; 1 drivers
v0x56157a8745a0_18 .net v0x56157a8745a0 18, 15 0, L_0x56157a8a2f30; 1 drivers
v0x56157a8745a0_19 .net v0x56157a8745a0 19, 15 0, L_0x56157a8a2fd0; 1 drivers
v0x56157a8745a0_20 .net v0x56157a8745a0 20, 15 0, L_0x56157a8a31b0; 1 drivers
v0x56157a8745a0_21 .net v0x56157a8745a0 21, 15 0, L_0x56157a8a32e0; 1 drivers
v0x56157a8745a0_22 .net v0x56157a8745a0 22, 15 0, L_0x56157a8a34d0; 1 drivers
v0x56157a8745a0_23 .net v0x56157a8745a0 23, 15 0, L_0x56157a8a3600; 1 drivers
v0x56157a8745a0_24 .net v0x56157a8745a0 24, 15 0, L_0x56157a8a3800; 1 drivers
v0x56157a8745a0_25 .net v0x56157a8745a0 25, 15 0, L_0x56157a8a3930; 1 drivers
v0x56157a8745a0_26 .net v0x56157a8745a0 26, 15 0, L_0x56157a8a3730; 1 drivers
v0x56157a8745a0_27 .net v0x56157a8745a0 27, 15 0, L_0x56157a8a3bd0; 1 drivers
v0x56157a8745a0_28 .net v0x56157a8745a0 28, 15 0, L_0x56157a8a3dc0; 1 drivers
v0x56157a8745a0_29 .net v0x56157a8745a0 29, 15 0, L_0x56157a8a3ef0; 1 drivers
v0x56157a8745a0_30 .net v0x56157a8745a0 30, 15 0, L_0x56157a8a4120; 1 drivers
v0x56157a8745a0_31 .net v0x56157a8745a0 31, 15 0, L_0x56157a8a4250; 1 drivers
v0x56157a8745a0_32 .net v0x56157a8745a0 32, 15 0, L_0x56157a8a4490; 1 drivers
v0x56157a8745a0_33 .net v0x56157a8745a0 33, 15 0, L_0x56157a8a45c0; 1 drivers
v0x56157a8745a0_34 .net v0x56157a8745a0 34, 15 0, L_0x56157a8a4810; 1 drivers
v0x56157a8745a0_35 .net v0x56157a8745a0 35, 15 0, L_0x56157a8a4940; 1 drivers
v0x56157a8745a0_36 .net v0x56157a8745a0 36, 15 0, L_0x56157a8a46f0; 1 drivers
v0x56157a8745a0_37 .net v0x56157a8745a0 37, 15 0, L_0x56157a8a4790; 1 drivers
v0x56157a8745a0_38 .net v0x56157a8745a0 38, 15 0, L_0x56157a8a4e30; 1 drivers
v0x56157a8745a0_39 .net v0x56157a8745a0 39, 15 0, L_0x56157a8a4f60; 1 drivers
v0x56157a8745a0_40 .net v0x56157a8745a0 40, 15 0, L_0x56157a8a51e0; 1 drivers
v0x56157a8745a0_41 .net v0x56157a8745a0 41, 15 0, L_0x56157a8a5310; 1 drivers
v0x56157a8745a0_42 .net v0x56157a8745a0 42, 15 0, L_0x56157a8a55a0; 1 drivers
v0x56157a8745a0_43 .net v0x56157a8745a0 43, 15 0, L_0x56157a8a56d0; 1 drivers
v0x56157a8745a0_44 .net v0x56157a8745a0 44, 15 0, L_0x56157a8a5970; 1 drivers
v0x56157a8745a0_45 .net v0x56157a8745a0 45, 15 0, L_0x56157a8a5aa0; 1 drivers
v0x56157a8745a0_46 .net v0x56157a8745a0 46, 15 0, L_0x56157a8a5d50; 1 drivers
v0x56157a8745a0_47 .net v0x56157a8745a0 47, 15 0, L_0x56157a8a5e80; 1 drivers
v0x56157a8745a0_48 .net v0x56157a8745a0 48, 15 0, L_0x56157a8a6140; 1 drivers
v0x56157a8745a0_49 .net v0x56157a8745a0 49, 15 0, L_0x56157a8a6270; 1 drivers
v0x56157a8745a0_50 .net v0x56157a8745a0 50, 15 0, L_0x56157a8a6540; 1 drivers
v0x56157a8745a0_51 .net v0x56157a8745a0 51, 15 0, L_0x56157a8a6670; 1 drivers
v0x56157a8745a0_52 .net v0x56157a8745a0 52, 15 0, L_0x56157a8a6950; 1 drivers
v0x56157a8745a0_53 .net v0x56157a8745a0 53, 15 0, L_0x56157a8a6a80; 1 drivers
v0x56157a8745a0_54 .net v0x56157a8745a0 54, 15 0, L_0x56157a8a6d70; 1 drivers
v0x56157a8745a0_55 .net v0x56157a8745a0 55, 15 0, L_0x56157a8a6ea0; 1 drivers
v0x56157a8745a0_56 .net v0x56157a8745a0 56, 15 0, L_0x56157a8a71a0; 1 drivers
v0x56157a8745a0_57 .net v0x56157a8745a0 57, 15 0, L_0x56157a8a72d0; 1 drivers
v0x56157a8745a0_58 .net v0x56157a8745a0 58, 15 0, L_0x56157a8a75e0; 1 drivers
v0x56157a8745a0_59 .net v0x56157a8745a0 59, 15 0, L_0x56157a8a7710; 1 drivers
v0x56157a8745a0_60 .net v0x56157a8745a0 60, 15 0, L_0x56157a8a7a30; 1 drivers
v0x56157a8745a0_61 .net v0x56157a8745a0 61, 15 0, L_0x56157a8a7b60; 1 drivers
v0x56157a8745a0_62 .net v0x56157a8745a0 62, 15 0, L_0x56157a8a7e90; 1 drivers
v0x56157a8745a0_63 .net v0x56157a8745a0 63, 15 0, L_0x56157a8a7fc0; 1 drivers
v0x56157a874e60_0 .net "ssram_re", 0 0, v0x56157a8754e0_0;  1 drivers
v0x56157a874f50_0 .net "ssram_row", 15 0, v0x56157a873d20_0;  1 drivers
v0x56157a875010_0 .net "ssram_we", 0 0, v0x56157a875750_0;  1 drivers
S_0x56157a7d3a80 .scope module, "ssram" "ssram_256" 3 38, 4 17 0, S_0x56157a7d45e0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 1 "re"
    .port_info 4 /INPUT 16 "row"
    .port_info 5 /INPUT 16 "column"
    .port_info 6 /INOUT 16 "data"
    .port_info 7 /OUTPUT 1024 "out"
P_0x56157a7da710 .param/l "DEPTH" 0 4 17, +C4<00000000000000000000000001000000>;
P_0x56157a7da750 .param/l "WIDTH" 0 4 17, +C4<00000000000000000000000000010000>;
v0x56157a8722a0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a872360_0 .net "column", 15 0, v0x56157a8738b0_0;  alias, 1 drivers
v0x56157a872440_0 .net8 "data", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a8724e0 .array "out", 0 63;
v0x56157a8724e0_0 .net v0x56157a8724e0 0, 15 0, v0x56157a79fd20_0; 1 drivers
v0x56157a8724e0_1 .net v0x56157a8724e0 1, 15 0, v0x56157a77c070_0; 1 drivers
v0x56157a8724e0_2 .net v0x56157a8724e0 2, 15 0, v0x56157a75a5e0_0; 1 drivers
v0x56157a8724e0_3 .net v0x56157a8724e0 3, 15 0, v0x56157a737470_0; 1 drivers
v0x56157a8724e0_4 .net v0x56157a8724e0 4, 15 0, v0x56157a716760_0; 1 drivers
v0x56157a8724e0_5 .net v0x56157a8724e0 5, 15 0, v0x56157a5b8e30_0; 1 drivers
v0x56157a8724e0_6 .net v0x56157a8724e0 6, 15 0, v0x56157a5cbd40_0; 1 drivers
v0x56157a8724e0_7 .net v0x56157a8724e0 7, 15 0, v0x56157a7ddae0_0; 1 drivers
v0x56157a8724e0_8 .net v0x56157a8724e0 8, 15 0, v0x56157a7e0410_0; 1 drivers
v0x56157a8724e0_9 .net v0x56157a8724e0 9, 15 0, v0x56157a7e2e80_0; 1 drivers
v0x56157a8724e0_10 .net v0x56157a8724e0 10, 15 0, v0x56157a7e5770_0; 1 drivers
v0x56157a8724e0_11 .net v0x56157a8724e0 11, 15 0, v0x56157a7e87d0_0; 1 drivers
v0x56157a8724e0_12 .net v0x56157a8724e0 12, 15 0, v0x56157a7eb0c0_0; 1 drivers
v0x56157a8724e0_13 .net v0x56157a8724e0 13, 15 0, v0x56157a7ed9b0_0; 1 drivers
v0x56157a8724e0_14 .net v0x56157a8724e0 14, 15 0, v0x56157a7f02a0_0; 1 drivers
v0x56157a8724e0_15 .net v0x56157a8724e0 15, 15 0, v0x56157a7f2b90_0; 1 drivers
v0x56157a8724e0_16 .net v0x56157a8724e0 16, 15 0, v0x56157a7f53f0_0; 1 drivers
v0x56157a8724e0_17 .net v0x56157a8724e0 17, 15 0, v0x56157a7f80f0_0; 1 drivers
v0x56157a8724e0_18 .net v0x56157a8724e0 18, 15 0, v0x56157a7fa9e0_0; 1 drivers
v0x56157a8724e0_19 .net v0x56157a8724e0 19, 15 0, v0x56157a7fd2d0_0; 1 drivers
v0x56157a8724e0_20 .net v0x56157a8724e0 20, 15 0, v0x56157a7ffbc0_0; 1 drivers
v0x56157a8724e0_21 .net v0x56157a8724e0 21, 15 0, v0x56157a8034d0_0; 1 drivers
v0x56157a8724e0_22 .net v0x56157a8724e0 22, 15 0, v0x56157a805dc0_0; 1 drivers
v0x56157a8724e0_23 .net v0x56157a8724e0 23, 15 0, v0x56157a8086b0_0; 1 drivers
v0x56157a8724e0_24 .net v0x56157a8724e0 24, 15 0, v0x56157a80afa0_0; 1 drivers
v0x56157a8724e0_25 .net v0x56157a8724e0 25, 15 0, v0x56157a80d890_0; 1 drivers
v0x56157a8724e0_26 .net v0x56157a8724e0 26, 15 0, v0x56157a810180_0; 1 drivers
v0x56157a8724e0_27 .net v0x56157a8724e0 27, 15 0, v0x56157a812a70_0; 1 drivers
v0x56157a8724e0_28 .net v0x56157a8724e0 28, 15 0, v0x56157a815360_0; 1 drivers
v0x56157a8724e0_29 .net v0x56157a8724e0 29, 15 0, v0x56157a817c50_0; 1 drivers
v0x56157a8724e0_30 .net v0x56157a8724e0 30, 15 0, v0x56157a81a540_0; 1 drivers
v0x56157a8724e0_31 .net v0x56157a8724e0 31, 15 0, v0x56157a81ce30_0; 1 drivers
v0x56157a8724e0_32 .net v0x56157a8724e0 32, 15 0, v0x56157a81f720_0; 1 drivers
v0x56157a8724e0_33 .net v0x56157a8724e0 33, 15 0, v0x56157a822820_0; 1 drivers
v0x56157a8724e0_34 .net v0x56157a8724e0 34, 15 0, v0x56157a825110_0; 1 drivers
v0x56157a8724e0_35 .net v0x56157a8724e0 35, 15 0, v0x56157a827a00_0; 1 drivers
v0x56157a8724e0_36 .net v0x56157a8724e0 36, 15 0, v0x56157a82a2f0_0; 1 drivers
v0x56157a8724e0_37 .net v0x56157a8724e0 37, 15 0, v0x56157a82cbe0_0; 1 drivers
v0x56157a8724e0_38 .net v0x56157a8724e0 38, 15 0, v0x56157a82f4d0_0; 1 drivers
v0x56157a8724e0_39 .net v0x56157a8724e0 39, 15 0, v0x56157a831dc0_0; 1 drivers
v0x56157a8724e0_40 .net v0x56157a8724e0 40, 15 0, v0x56157a8346b0_0; 1 drivers
v0x56157a8724e0_41 .net v0x56157a8724e0 41, 15 0, v0x56157a836fa0_0; 1 drivers
v0x56157a8724e0_42 .net v0x56157a8724e0 42, 15 0, v0x56157a839890_0; 1 drivers
v0x56157a8724e0_43 .net v0x56157a8724e0 43, 15 0, v0x56157a83d180_0; 1 drivers
v0x56157a8724e0_44 .net v0x56157a8724e0 44, 15 0, v0x56157a83fa70_0; 1 drivers
v0x56157a8724e0_45 .net v0x56157a8724e0 45, 15 0, v0x56157a842360_0; 1 drivers
v0x56157a8724e0_46 .net v0x56157a8724e0 46, 15 0, v0x56157a844c50_0; 1 drivers
v0x56157a8724e0_47 .net v0x56157a8724e0 47, 15 0, v0x56157a847540_0; 1 drivers
v0x56157a8724e0_48 .net v0x56157a8724e0 48, 15 0, v0x56157a849e30_0; 1 drivers
v0x56157a8724e0_49 .net v0x56157a8724e0 49, 15 0, v0x56157a84c720_0; 1 drivers
v0x56157a8724e0_50 .net v0x56157a8724e0 50, 15 0, v0x56157a84f010_0; 1 drivers
v0x56157a8724e0_51 .net v0x56157a8724e0 51, 15 0, v0x56157a851900_0; 1 drivers
v0x56157a8724e0_52 .net v0x56157a8724e0 52, 15 0, v0x56157a8541f0_0; 1 drivers
v0x56157a8724e0_53 .net v0x56157a8724e0 53, 15 0, v0x56157a856ae0_0; 1 drivers
v0x56157a8724e0_54 .net v0x56157a8724e0 54, 15 0, v0x56157a8593d0_0; 1 drivers
v0x56157a8724e0_55 .net v0x56157a8724e0 55, 15 0, v0x56157a85bcc0_0; 1 drivers
v0x56157a8724e0_56 .net v0x56157a8724e0 56, 15 0, v0x56157a85e5b0_0; 1 drivers
v0x56157a8724e0_57 .net v0x56157a8724e0 57, 15 0, v0x56157a860ea0_0; 1 drivers
v0x56157a8724e0_58 .net v0x56157a8724e0 58, 15 0, v0x56157a863790_0; 1 drivers
v0x56157a8724e0_59 .net v0x56157a8724e0 59, 15 0, v0x56157a866080_0; 1 drivers
v0x56157a8724e0_60 .net v0x56157a8724e0 60, 15 0, v0x56157a868970_0; 1 drivers
v0x56157a8724e0_61 .net v0x56157a8724e0 61, 15 0, v0x56157a86b260_0; 1 drivers
v0x56157a8724e0_62 .net v0x56157a8724e0 62, 15 0, v0x56157a86db50_0; 1 drivers
v0x56157a8724e0_63 .net v0x56157a8724e0 63, 15 0, v0x56157a870440_0; 1 drivers
v0x56157a8725a0_0 .net "re", 0 0, v0x56157a8754e0_0;  alias, 1 drivers
v0x56157a872690_0 .net "re_delay", 0 0, v0x56157a871820_0;  1 drivers
v0x56157a872760_0 .net "row", 15 0, v0x56157a873d20_0;  alias, 1 drivers
v0x56157a872800_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a81f900_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a875c30 .part v0x56157a873d20_0, 0, 1;
L_0x56157a875d60 .part v0x56157a8738b0_0, 0, 1;
L_0x56157a876430 .part v0x56157a873d20_0, 0, 1;
L_0x56157a8764d0 .part v0x56157a8738b0_0, 1, 1;
L_0x56157a876c80 .part v0x56157a873d20_0, 0, 1;
L_0x56157a876d20 .part v0x56157a8738b0_0, 2, 1;
L_0x56157a877520 .part v0x56157a873d20_0, 0, 1;
L_0x56157a8775c0 .part v0x56157a8738b0_0, 3, 1;
L_0x56157a877db0 .part v0x56157a873d20_0, 0, 1;
L_0x56157a877e50 .part v0x56157a8738b0_0, 4, 1;
L_0x56157a8784f0 .part v0x56157a873d20_0, 0, 1;
L_0x56157a878590 .part v0x56157a8738b0_0, 5, 1;
L_0x56157a878d10 .part v0x56157a873d20_0, 0, 1;
L_0x56157a878db0 .part v0x56157a8738b0_0, 6, 1;
L_0x56157a8795c0 .part v0x56157a873d20_0, 0, 1;
L_0x56157a879660 .part v0x56157a8738b0_0, 7, 1;
L_0x56157a879de0 .part v0x56157a873d20_0, 0, 1;
L_0x56157a879e80 .part v0x56157a8738b0_0, 8, 1;
L_0x56157a87a610 .part v0x56157a873d20_0, 0, 1;
L_0x56157a87a6b0 .part v0x56157a8738b0_0, 9, 1;
L_0x56157a87ae40 .part v0x56157a873d20_0, 0, 1;
L_0x56157a87aee0 .part v0x56157a8738b0_0, 10, 1;
L_0x56157a87b720 .part v0x56157a873d20_0, 0, 1;
L_0x56157a87b7c0 .part v0x56157a8738b0_0, 11, 1;
L_0x56157a87c010 .part v0x56157a873d20_0, 0, 1;
L_0x56157a87c0b0 .part v0x56157a8738b0_0, 12, 1;
L_0x56157a87cc70 .part v0x56157a873d20_0, 0, 1;
L_0x56157a87cd10 .part v0x56157a8738b0_0, 13, 1;
L_0x56157a87d580 .part v0x56157a873d20_0, 0, 1;
L_0x56157a87d620 .part v0x56157a8738b0_0, 14, 1;
L_0x56157a87e0b0 .part v0x56157a873d20_0, 0, 1;
L_0x56157a87e150 .part v0x56157a8738b0_0, 15, 1;
L_0x56157a87e9e0 .part v0x56157a873d20_0, 1, 1;
L_0x56157a87ea80 .part v0x56157a8738b0_0, 0, 1;
L_0x56157a87f320 .part v0x56157a873d20_0, 1, 1;
L_0x56157a87f3c0 .part v0x56157a8738b0_0, 1, 1;
L_0x56157a87fb60 .part v0x56157a873d20_0, 1, 1;
L_0x56157a87fc00 .part v0x56157a8738b0_0, 2, 1;
L_0x56157a8804c0 .part v0x56157a873d20_0, 1, 1;
L_0x56157a880560 .part v0x56157a8738b0_0, 3, 1;
L_0x56157a880e30 .part v0x56157a873d20_0, 1, 1;
L_0x56157a880ed0 .part v0x56157a8738b0_0, 4, 1;
L_0x56157a8817b0 .part v0x56157a873d20_0, 1, 1;
L_0x56157a881850 .part v0x56157a8738b0_0, 5, 1;
L_0x56157a882140 .part v0x56157a873d20_0, 1, 1;
L_0x56157a8821e0 .part v0x56157a8738b0_0, 6, 1;
L_0x56157a882ae0 .part v0x56157a873d20_0, 1, 1;
L_0x56157a882b80 .part v0x56157a8738b0_0, 7, 1;
L_0x56157a883490 .part v0x56157a873d20_0, 1, 1;
L_0x56157a883530 .part v0x56157a8738b0_0, 8, 1;
L_0x56157a883e50 .part v0x56157a873d20_0, 1, 1;
L_0x56157a883ef0 .part v0x56157a8738b0_0, 9, 1;
L_0x56157a884820 .part v0x56157a873d20_0, 1, 1;
L_0x56157a8848c0 .part v0x56157a8738b0_0, 10, 1;
L_0x56157a885200 .part v0x56157a873d20_0, 1, 1;
L_0x56157a8852a0 .part v0x56157a8738b0_0, 11, 1;
L_0x56157a885bf0 .part v0x56157a873d20_0, 1, 1;
L_0x56157a885c90 .part v0x56157a8738b0_0, 12, 1;
L_0x56157a8869b0 .part v0x56157a873d20_0, 1, 1;
L_0x56157a886a50 .part v0x56157a8738b0_0, 13, 1;
L_0x56157a871c20 .part v0x56157a873d20_0, 1, 1;
L_0x56157a871cc0 .part v0x56157a8738b0_0, 14, 1;
L_0x56157a888a00 .part v0x56157a873d20_0, 1, 1;
L_0x56157a888aa0 .part v0x56157a8738b0_0, 15, 1;
L_0x56157a889430 .part v0x56157a873d20_0, 2, 1;
L_0x56157a8894d0 .part v0x56157a8738b0_0, 0, 1;
L_0x56157a889e70 .part v0x56157a873d20_0, 2, 1;
L_0x56157a889f10 .part v0x56157a8738b0_0, 1, 1;
L_0x56157a88a8c0 .part v0x56157a873d20_0, 2, 1;
L_0x56157a88a960 .part v0x56157a8738b0_0, 2, 1;
L_0x56157a88b320 .part v0x56157a873d20_0, 2, 1;
L_0x56157a88b3c0 .part v0x56157a8738b0_0, 3, 1;
L_0x56157a88bd90 .part v0x56157a873d20_0, 2, 1;
L_0x56157a88be30 .part v0x56157a8738b0_0, 4, 1;
L_0x56157a88c810 .part v0x56157a873d20_0, 2, 1;
L_0x56157a88c8b0 .part v0x56157a8738b0_0, 5, 1;
L_0x56157a88d2a0 .part v0x56157a873d20_0, 2, 1;
L_0x56157a88d340 .part v0x56157a8738b0_0, 6, 1;
L_0x56157a88dd40 .part v0x56157a873d20_0, 2, 1;
L_0x56157a88dde0 .part v0x56157a8738b0_0, 7, 1;
L_0x56157a88e7f0 .part v0x56157a873d20_0, 2, 1;
L_0x56157a88e890 .part v0x56157a8738b0_0, 8, 1;
L_0x56157a88f2b0 .part v0x56157a873d20_0, 2, 1;
L_0x56157a88f350 .part v0x56157a8738b0_0, 9, 1;
L_0x56157a88fd80 .part v0x56157a873d20_0, 2, 1;
L_0x56157a88fe20 .part v0x56157a8738b0_0, 10, 1;
L_0x56157a890860 .part v0x56157a873d20_0, 2, 1;
L_0x56157a890900 .part v0x56157a8738b0_0, 11, 1;
L_0x56157a891350 .part v0x56157a873d20_0, 2, 1;
L_0x56157a8913f0 .part v0x56157a8738b0_0, 12, 1;
L_0x56157a891e50 .part v0x56157a873d20_0, 2, 1;
L_0x56157a891ef0 .part v0x56157a8738b0_0, 13, 1;
L_0x56157a892960 .part v0x56157a873d20_0, 2, 1;
L_0x56157a892a00 .part v0x56157a8738b0_0, 14, 1;
L_0x56157a893480 .part v0x56157a873d20_0, 2, 1;
L_0x56157a893520 .part v0x56157a8738b0_0, 15, 1;
L_0x56157a893fb0 .part v0x56157a873d20_0, 3, 1;
L_0x56157a894050 .part v0x56157a8738b0_0, 0, 1;
L_0x56157a894af0 .part v0x56157a873d20_0, 3, 1;
L_0x56157a894b90 .part v0x56157a8738b0_0, 1, 1;
L_0x56157a895640 .part v0x56157a873d20_0, 3, 1;
L_0x56157a8956e0 .part v0x56157a8738b0_0, 2, 1;
L_0x56157a8961a0 .part v0x56157a873d20_0, 3, 1;
L_0x56157a896240 .part v0x56157a8738b0_0, 3, 1;
L_0x56157a896d10 .part v0x56157a873d20_0, 3, 1;
L_0x56157a896db0 .part v0x56157a8738b0_0, 4, 1;
L_0x56157a897890 .part v0x56157a873d20_0, 3, 1;
L_0x56157a897930 .part v0x56157a8738b0_0, 5, 1;
L_0x56157a898420 .part v0x56157a873d20_0, 3, 1;
L_0x56157a8984c0 .part v0x56157a8738b0_0, 6, 1;
L_0x56157a898fc0 .part v0x56157a873d20_0, 3, 1;
L_0x56157a899060 .part v0x56157a8738b0_0, 7, 1;
L_0x56157a899b70 .part v0x56157a873d20_0, 3, 1;
L_0x56157a899c10 .part v0x56157a8738b0_0, 8, 1;
L_0x56157a89a730 .part v0x56157a873d20_0, 3, 1;
L_0x56157a89a7d0 .part v0x56157a8738b0_0, 9, 1;
L_0x56157a89b300 .part v0x56157a873d20_0, 3, 1;
L_0x56157a89b3a0 .part v0x56157a8738b0_0, 10, 1;
L_0x56157a89bee0 .part v0x56157a873d20_0, 3, 1;
L_0x56157a89bf80 .part v0x56157a8738b0_0, 11, 1;
L_0x56157a89cad0 .part v0x56157a873d20_0, 3, 1;
L_0x56157a89d380 .part v0x56157a8738b0_0, 12, 1;
L_0x56157a89ef00 .part v0x56157a873d20_0, 3, 1;
L_0x56157a89efa0 .part v0x56157a8738b0_0, 13, 1;
L_0x56157a89fb10 .part v0x56157a873d20_0, 3, 1;
L_0x56157a89fbb0 .part v0x56157a8738b0_0, 14, 1;
L_0x56157a8a0f40 .part v0x56157a873d20_0, 3, 1;
L_0x56157a8a0fe0 .part v0x56157a8738b0_0, 15, 1;
L_0x56157a8a17c0 .reduce/nor v0x56157a875750_0;
S_0x56157a7d0e10 .scope generate, "gen_ssram_block[0]" "gen_ssram_block[0]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a7be360 .param/l "i" 0 4 30, +C4<00>;
L_0x56157a5c8710 .functor AND 1, L_0x56157a875c30, L_0x56157a875d60, C4<1>, C4<1>;
L_0x56157a5be5f0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a875e90, C4<1>, C4<1>;
L_0x56157a592890 .functor AND 1, L_0x56157a5be5f0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a797030_0 .net *"_s0", 0 0, L_0x56157a875c30;  1 drivers
v0x56157a797110_0 .net *"_s1", 0 0, L_0x56157a875d60;  1 drivers
v0x56157a7943c0_0 .net *"_s5", 0 0, L_0x56157a875e90;  1 drivers
v0x56157a794490_0 .net *"_s6", 0 0, L_0x56157a5be5f0;  1 drivers
L_0x56157a875e90 .reduce/nor v0x56157a875750_0;
S_0x56157a7d0530 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a7d0e10;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a7b2150 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a5ca080 .functor AND 1, L_0x56157a5c8710, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a5c8270 .functor AND 1, L_0x56157a5c8710, L_0x56157a592890, C4<1>, C4<1>;
L_0x56157a5c8180 .functor AND 1, L_0x56157a5c8270, v0x56157a6dc150_0, C4<1>, C4<1>;
v0x56157a79f280_0 .net *"_s4", 0 0, L_0x56157a5c8270;  1 drivers
v0x56157a79c580_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a79bc40_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a79bd30_0 .net "ena", 0 0, L_0x56157a5c8710;  1 drivers
v0x56157a79b0e0_0 .net "q", 15 0, v0x56157a79fd20_0;  alias, 1 drivers
v0x56157a798470_0 .net "re", 0 0, L_0x56157a592890;  1 drivers
v0x56157a798510_0 .net "re_delay", 0 0, v0x56157a6dc150_0;  1 drivers
v0x56157a797b90_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a797c30_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a8759e0 .reduce/nor L_0x56157a5c8710;
S_0x56157a7cf9d0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a7d0530;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7a5f40 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a6e0060_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a6e0160_0 .net "d", 0 0, L_0x56157a592890;  alias, 1 drivers
v0x56157a6dc050_0 .net "ena", 0 0, L_0x56157a5c8710;  alias, 1 drivers
v0x56157a6dc150_0 .var "q", 0 0;
v0x56157a6d80d0_0 .net "rst", 0 0, L_0x56157a8759e0;  1 drivers
E_0x56157a5b7580 .event posedge, v0x56157a6d80d0_0, v0x56157a6e0060_0;
S_0x56157a7a7e50 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a7d0530;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7a87c0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a6d81d0_0 .net "d", 15 0, v0x56157a79fd20_0;  alias, 1 drivers
v0x56157a7a7370_0 .net "ena", 0 0, L_0x56157a5c8180;  1 drivers
v0x56157a7a4680_0 .var "q", 15 0;
E_0x56157a5b7d60 .event edge, v0x56157a7a7370_0, v0x56157a6d81d0_0;
S_0x56157a7a3da0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a7d0530;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7a3240 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7a3340_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7a0600_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7a06d0_0 .net "ena", 0 0, L_0x56157a5ca080;  1 drivers
v0x56157a79fd20_0 .var "q", 15 0;
v0x56157a79fdf0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
E_0x56157a7dc470 .event posedge, v0x56157a79fdf0_0, v0x56157a6e0060_0;
S_0x56157a793ae0 .scope generate, "gen_ssram_block[1]" "gen_ssram_block[1]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a792f80 .param/l "i" 0 4 30, +C4<01>;
L_0x56157a8765a0 .functor AND 1, L_0x56157a876430, L_0x56157a8764d0, C4<1>, C4<1>;
L_0x56157a876750 .functor AND 1, v0x56157a8754e0_0, L_0x56157a8766b0, C4<1>, C4<1>;
L_0x56157a876810 .functor AND 1, L_0x56157a876750, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a772a00_0 .net *"_s0", 0 0, L_0x56157a876430;  1 drivers
v0x56157a772b00_0 .net *"_s1", 0 0, L_0x56157a8764d0;  1 drivers
v0x56157a76fd90_0 .net *"_s5", 0 0, L_0x56157a8766b0;  1 drivers
v0x56157a76fe60_0 .net *"_s6", 0 0, L_0x56157a876750;  1 drivers
L_0x56157a8766b0 .reduce/nor v0x56157a875750_0;
S_0x56157a790310 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a793ae0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a793090 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a876170 .functor AND 1, L_0x56157a8765a0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a876200 .functor AND 1, L_0x56157a8765a0, L_0x56157a876810, C4<1>, C4<1>;
L_0x56157a876320 .functor AND 1, L_0x56157a876200, v0x56157a78af10_0, C4<1>, C4<1>;
v0x56157a77ab60_0 .net *"_s4", 0 0, L_0x56157a876200;  1 drivers
v0x56157a77ac60_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a777ef0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a777f90_0 .net "ena", 0 0, L_0x56157a8765a0;  1 drivers
v0x56157a777610_0 .net "q", 15 0, v0x56157a77c070_0;  alias, 1 drivers
v0x56157a776ab0_0 .net "re", 0 0, L_0x56157a876810;  1 drivers
v0x56157a776b50_0 .net "re_delay", 0 0, v0x56157a78af10_0;  1 drivers
v0x56157a773e40_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a773ee0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a876080 .reduce/nor L_0x56157a8765a0;
S_0x56157a78c260 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a790310;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a78ef80 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a78b9a0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a78ba60_0 .net "d", 0 0, L_0x56157a876810;  alias, 1 drivers
v0x56157a78ae40_0 .net "ena", 0 0, L_0x56157a8765a0;  alias, 1 drivers
v0x56157a78af10_0 .var "q", 0 0;
v0x56157a7881f0_0 .net "rst", 0 0, L_0x56157a876080;  1 drivers
E_0x56157a78f020 .event posedge, v0x56157a7881f0_0, v0x56157a6e0060_0;
S_0x56157a786d70 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a790310;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a787980 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a784170_0 .net "d", 15 0, v0x56157a77c070_0;  alias, 1 drivers
v0x56157a783820_0 .net "ena", 0 0, L_0x56157a876320;  1 drivers
v0x56157a7838e0_0 .var "q", 15 0;
E_0x56157a78fb90 .event edge, v0x56157a783820_0, v0x56157a784170_0;
S_0x56157a780050 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a790310;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a782d80 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a77f820_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a77ec10_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a77bfa0_0 .net "ena", 0 0, L_0x56157a876170;  1 drivers
v0x56157a77c070_0 .var "q", 15 0;
v0x56157a77b6c0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a76f4b0 .scope generate, "gen_ssram_block[2]" "gen_ssram_block[2]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a776bf0 .param/l "i" 0 4 30, +C4<010>;
L_0x56157a876e00 .functor AND 1, L_0x56157a876c80, L_0x56157a876d20, C4<1>, C4<1>;
L_0x56157a876fb0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a876f10, C4<1>, C4<1>;
L_0x56157a877070 .functor AND 1, L_0x56157a876fb0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a752490_0 .net *"_s0", 0 0, L_0x56157a876c80;  1 drivers
v0x56157a752570_0 .net *"_s1", 0 0, L_0x56157a876d20;  1 drivers
v0x56157a74f830_0 .net *"_s5", 0 0, L_0x56157a876f10;  1 drivers
v0x56157a74f8d0_0 .net *"_s6", 0 0, L_0x56157a876fb0;  1 drivers
L_0x56157a876f10 .reduce/nor v0x56157a875750_0;
S_0x56157a76e950 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a76f4b0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a773690 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a8769c0 .functor AND 1, L_0x56157a876e00, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a876a50 .functor AND 1, L_0x56157a876e00, L_0x56157a877070, C4<1>, C4<1>;
L_0x56157a876b70 .functor AND 1, L_0x56157a876a50, v0x56157a767420_0, C4<1>, C4<1>;
v0x56157a757990_0 .net *"_s4", 0 0, L_0x56157a876a50;  1 drivers
v0x56157a757090_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a757150_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a756530_0 .net "ena", 0 0, L_0x56157a876e00;  1 drivers
v0x56157a756600_0 .net "q", 15 0, v0x56157a75a5e0_0;  alias, 1 drivers
v0x56157a7538d0_0 .net "re", 0 0, L_0x56157a877070;  1 drivers
v0x56157a753970_0 .net "re_delay", 0 0, v0x56157a767420_0;  1 drivers
v0x56157a752ff0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a753090_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a8768d0 .reduce/nor L_0x56157a876e00;
S_0x56157a76b400 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a76e950;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a76a8a0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a767c70_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a767d10_0 .net "d", 0 0, L_0x56157a877070;  alias, 1 drivers
v0x56157a767350_0 .net "ena", 0 0, L_0x56157a876e00;  alias, 1 drivers
v0x56157a767420_0 .var "q", 0 0;
v0x56157a766810_0 .net "rst", 0 0, L_0x56157a8768d0;  1 drivers
E_0x56157a767c30 .event posedge, v0x56157a766810_0, v0x56157a6e0060_0;
S_0x56157a7632a0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a76e950;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a763c10 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7627a0_0 .net "d", 15 0, v0x56157a75a5e0_0;  alias, 1 drivers
v0x56157a75fad0_0 .net "ena", 0 0, L_0x56157a876b70;  1 drivers
v0x56157a75fb90_0 .var "q", 15 0;
E_0x56157a762740 .event edge, v0x56157a75fad0_0, v0x56157a7627a0_0;
S_0x56157a75e690 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a76e950;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a75f2b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a75bad0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a75b140_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a75b1e0_0 .net "ena", 0 0, L_0x56157a8769c0;  1 drivers
v0x56157a75a5e0_0 .var "q", 15 0;
v0x56157a75a680_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a74ef50 .scope generate, "gen_ssram_block[3]" "gen_ssram_block[3]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a74e440 .param/l "i" 0 4 30, +C4<011>;
L_0x56157a8776b0 .functor AND 1, L_0x56157a877520, L_0x56157a8775c0, C4<1>, C4<1>;
L_0x56157a877860 .functor AND 1, v0x56157a8754e0_0, L_0x56157a8777c0, C4<1>, C4<1>;
L_0x56157a877920 .functor AND 1, L_0x56157a877860, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a72f330_0 .net *"_s0", 0 0, L_0x56157a877520;  1 drivers
v0x56157a72f430_0 .net *"_s1", 0 0, L_0x56157a8775c0;  1 drivers
v0x56157a72ea50_0 .net *"_s5", 0 0, L_0x56157a8777c0;  1 drivers
v0x56157a72eb20_0 .net *"_s6", 0 0, L_0x56157a877860;  1 drivers
L_0x56157a8777c0 .reduce/nor v0x56157a875750_0;
S_0x56157a74b790 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a74ef50;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a74aeb0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a877260 .functor AND 1, L_0x56157a8776b0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a8772f0 .functor AND 1, L_0x56157a8776b0, L_0x56157a877920, C4<1>, C4<1>;
L_0x56157a877410 .functor AND 1, L_0x56157a8772f0, v0x56157a743650_0, C4<1>, C4<1>;
v0x56157a736b90_0 .net *"_s4", 0 0, L_0x56157a8772f0;  1 drivers
v0x56157a736c90_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a736050_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7360f0_0 .net "ena", 0 0, L_0x56157a8776b0;  1 drivers
v0x56157a7333d0_0 .net "q", 15 0, v0x56157a737470_0;  alias, 1 drivers
v0x56157a732af0_0 .net "re", 0 0, L_0x56157a877920;  1 drivers
v0x56157a732b90_0 .net "re_delay", 0 0, v0x56157a743650_0;  1 drivers
v0x56157a731f90_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a732030_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a8771c0 .reduce/nor L_0x56157a8776b0;
S_0x56157a74a350 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a74b790;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a747740 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a746eb0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7462b0_0 .net "d", 0 0, L_0x56157a877920;  alias, 1 drivers
v0x56157a746390_0 .net "ena", 0 0, L_0x56157a8776b0;  alias, 1 drivers
v0x56157a743650_0 .var "q", 0 0;
v0x56157a7436f0_0 .net "rst", 0 0, L_0x56157a8771c0;  1 drivers
E_0x56157a74f990 .event posedge, v0x56157a7436f0_0, v0x56157a6e0060_0;
S_0x56157a742210 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a74b790;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a742e20 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a73f5f0_0 .net "d", 15 0, v0x56157a737470_0;  alias, 1 drivers
v0x56157a73ecd0_0 .net "ena", 0 0, L_0x56157a877410;  1 drivers
v0x56157a73ed90_0 .var "q", 15 0;
E_0x56157a74e550 .event edge, v0x56157a73ecd0_0, v0x56157a73f5f0_0;
S_0x56157a73e190 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a74b790;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a73b590 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a73acb0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a73a0d0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a73a170_0 .net "ena", 0 0, L_0x56157a877260;  1 drivers
v0x56157a737470_0 .var "q", 15 0;
v0x56157a737510_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a72def0 .scope generate, "gen_ssram_block[4]" "gen_ssram_block[4]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a72b2e0 .param/l "i" 0 4 30, +C4<0100>;
L_0x56157a877ef0 .functor AND 1, L_0x56157a877db0, L_0x56157a877e50, C4<1>, C4<1>;
L_0x56157a878050 .functor AND 1, v0x56157a8754e0_0, L_0x56157a877fb0, C4<1>, C4<1>;
L_0x56157a878110 .functor AND 1, L_0x56157a878050, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a70d9f0_0 .net *"_s0", 0 0, L_0x56157a877db0;  1 drivers
v0x56157a70dad0_0 .net *"_s1", 0 0, L_0x56157a877e50;  1 drivers
v0x56157a70adb0_0 .net *"_s5", 0 0, L_0x56157a877fb0;  1 drivers
v0x56157a70ae80_0 .net *"_s6", 0 0, L_0x56157a878050;  1 drivers
L_0x56157a877fb0 .reduce/nor v0x56157a875750_0;
S_0x56157a72a9b0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a72def0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a729e50 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a877af0 .functor AND 1, L_0x56157a877ef0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a877b80 .functor AND 1, L_0x56157a877ef0, L_0x56157a878110, C4<1>, C4<1>;
L_0x56157a877ca0 .functor AND 1, L_0x56157a877b80, v0x56157a722870_0, C4<1>, C4<1>;
v0x56157a715bd0_0 .net *"_s4", 0 0, L_0x56157a877b80;  1 drivers
v0x56157a7125f0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a712690_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a711a90_0 .net "ena", 0 0, L_0x56157a877ef0;  1 drivers
v0x56157a711b60_0 .net "q", 15 0, v0x56157a716760_0;  alias, 1 drivers
v0x56157a70ee30_0 .net "re", 0 0, L_0x56157a878110;  1 drivers
v0x56157a70eed0_0 .net "re_delay", 0 0, v0x56157a722870_0;  1 drivers
v0x56157a70e550_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a70e5f0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a877a00 .reduce/nor L_0x56157a877ef0;
S_0x56157a726910 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a72a9b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7272a0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a725ea0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a723150_0 .net "d", 0 0, L_0x56157a878110;  alias, 1 drivers
v0x56157a723210_0 .net "ena", 0 0, L_0x56157a877ef0;  alias, 1 drivers
v0x56157a722870_0 .var "q", 0 0;
v0x56157a722950_0 .net "rst", 0 0, L_0x56157a877a00;  1 drivers
E_0x56157a725e60 .event posedge, v0x56157a722950_0, v0x56157a6e0060_0;
S_0x56157a71f0b0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a72a9b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a71e7d0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a71dc70_0 .net "d", 15 0, v0x56157a716760_0;  alias, 1 drivers
v0x56157a71dd70_0 .net "ena", 0 0, L_0x56157a877ca0;  1 drivers
v0x56157a71b010_0 .var "q", 15 0;
E_0x56157a7232b0 .event edge, v0x56157a71dd70_0, v0x56157a71dc70_0;
S_0x56157a71a730 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a72a9b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a719bd0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a716f70_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a717010_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a716690_0 .net "ena", 0 0, L_0x56157a877af0;  1 drivers
v0x56157a716760_0 .var "q", 15 0;
v0x56157a715b30_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a709950 .scope generate, "gen_ssram_block[5]" "gen_ssram_block[5]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a70a4f0 .param/l "i" 0 4 30, +C4<0101>;
L_0x56157a8786a0 .functor AND 1, L_0x56157a8784f0, L_0x56157a878590, C4<1>, C4<1>;
L_0x56157a878850 .functor AND 1, v0x56157a8754e0_0, L_0x56157a8787b0, C4<1>, C4<1>;
L_0x56157a878910 .functor AND 1, L_0x56157a878850, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a6ee050_0 .net *"_s0", 0 0, L_0x56157a8784f0;  1 drivers
v0x56157a6ee150_0 .net *"_s1", 0 0, L_0x56157a878590;  1 drivers
v0x56157a6ed4f0_0 .net *"_s5", 0 0, L_0x56157a8787b0;  1 drivers
v0x56157a6ed5c0_0 .net *"_s6", 0 0, L_0x56157a878850;  1 drivers
L_0x56157a8787b0 .reduce/nor v0x56157a875750_0;
S_0x56157a706cf0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a709950;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a706410 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a8782c0 .functor AND 1, L_0x56157a8786a0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a878350 .functor AND 1, L_0x56157a8786a0, L_0x56157a878910, C4<1>, C4<1>;
L_0x56157a8783e0 .functor AND 1, L_0x56157a878350, v0x56157a6febe0_0, C4<1>, C4<1>;
v0x56157a5be440_0 .net *"_s4", 0 0, L_0x56157a878350;  1 drivers
v0x56157a6f29d0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a6f2a90_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a6f20f0_0 .net "ena", 0 0, L_0x56157a8786a0;  1 drivers
v0x56157a6f2190_0 .net "q", 15 0, v0x56157a5b8e30_0;  alias, 1 drivers
v0x56157a6f1590_0 .net "re", 0 0, L_0x56157a878910;  1 drivers
v0x56157a6f1630_0 .net "re_delay", 0 0, v0x56157a6febe0_0;  1 drivers
v0x56157a6ee930_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a6ee9d0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a8781d0 .reduce/nor L_0x56157a8786a0;
S_0x56157a702c50 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a706cf0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a705960 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a702460_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a701810_0 .net "d", 0 0, L_0x56157a878910;  alias, 1 drivers
v0x56157a7018f0_0 .net "ena", 0 0, L_0x56157a8786a0;  alias, 1 drivers
v0x56157a6febe0_0 .var "q", 0 0;
v0x56157a6feca0_0 .net "rst", 0 0, L_0x56157a8781d0;  1 drivers
E_0x56157a702420 .event posedge, v0x56157a6feca0_0, v0x56157a6e0060_0;
S_0x56157a6fd770 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a706cf0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a6fab10 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a6fa230_0 .net "d", 15 0, v0x56157a5b8e30_0;  alias, 1 drivers
v0x56157a6fa330_0 .net "ena", 0 0, L_0x56157a8783e0;  1 drivers
v0x56157a6f96d0_0 .var "q", 15 0;
E_0x56157a6fe430 .event edge, v0x56157a6fa330_0, v0x56157a6fa230_0;
S_0x56157a6f6a70 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a706cf0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a6f9820 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a6f5630_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a5be3a0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a5b8d60_0 .net "ena", 0 0, L_0x56157a8782c0;  1 drivers
v0x56157a5b8e30_0 .var "q", 15 0;
v0x56157a6f56d0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a6ea890 .scope generate, "gen_ssram_block[6]" "gen_ssram_block[6]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a6ea000 .param/l "i" 0 4 30, +C4<0110>;
L_0x56157a878630 .functor AND 1, L_0x56157a878d10, L_0x56157a878db0, C4<1>, C4<1>;
L_0x56157a879010 .functor AND 1, v0x56157a8754e0_0, L_0x56157a878f70, C4<1>, C4<1>;
L_0x56157a8790d0 .functor AND 1, L_0x56157a879010, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a5c3d30_0 .net *"_s0", 0 0, L_0x56157a878d10;  1 drivers
v0x56157a5c3e30_0 .net *"_s1", 0 0, L_0x56157a878db0;  1 drivers
v0x56157a5ceb30_0 .net *"_s5", 0 0, L_0x56157a878f70;  1 drivers
v0x56157a5cebd0_0 .net *"_s6", 0 0, L_0x56157a879010;  1 drivers
L_0x56157a878f70 .reduce/nor v0x56157a875750_0;
S_0x56157a6e9450 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a6ea890;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a6e67f0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a878ae0 .functor AND 1, L_0x56157a878630, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a878b70 .functor AND 1, L_0x56157a878630, L_0x56157a8790d0, C4<1>, C4<1>;
L_0x56157a878c00 .functor AND 1, L_0x56157a878b70, v0x56157a6e13e0_0, C4<1>, C4<1>;
v0x56157a5cbf80_0 .net *"_s4", 0 0, L_0x56157a878b70;  1 drivers
v0x56157a5cc080_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a5c7d20_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a5c7dc0_0 .net "ena", 0 0, L_0x56157a878630;  1 drivers
v0x56157a5c7e90_0 .net "q", 15 0, v0x56157a5cbd40_0;  alias, 1 drivers
v0x56157a5c7fd0_0 .net "re", 0 0, L_0x56157a8790d0;  1 drivers
v0x56157a5c8070_0 .net "re_delay", 0 0, v0x56157a6e13e0_0;  1 drivers
v0x56157a5c3b30_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a5c3bd0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a8789f0 .reduce/nor L_0x56157a878630;
S_0x56157a6e53b0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a6e9450;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a6e6010 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a6e1e70_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a6e1f10_0 .net "d", 0 0, L_0x56157a8790d0;  alias, 1 drivers
v0x56157a6e1310_0 .net "ena", 0 0, L_0x56157a878630;  alias, 1 drivers
v0x56157a6e13e0_0 .var "q", 0 0;
v0x56157a6de6b0_0 .net "rst", 0 0, L_0x56157a8789f0;  1 drivers
E_0x56157a6e2800 .event posedge, v0x56157a6de6b0_0, v0x56157a6e0060_0;
S_0x56157a6dde60 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a6e9450;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a6dd300 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a6da730_0 .net "d", 15 0, v0x56157a5cbd40_0;  alias, 1 drivers
v0x56157a6da830_0 .net "ena", 0 0, L_0x56157a878c00;  1 drivers
v0x56157a6d9ee0_0 .var "q", 15 0;
E_0x56157a6dd3f0 .event edge, v0x56157a6da830_0, v0x56157a6da730_0;
S_0x56157a6d9380 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a6e9450;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a5bc760 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a5bc8e0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a5bc980_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a5bca20_0 .net "ena", 0 0, L_0x56157a878ae0;  1 drivers
v0x56157a5cbd40_0 .var "q", 15 0;
v0x56157a5cbe10_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a5cecb0 .scope generate, "gen_ssram_block[7]" "gen_ssram_block[7]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a5cee50 .param/l "i" 0 4 30, +C4<0111>;
L_0x56157a879790 .functor AND 1, L_0x56157a8795c0, L_0x56157a879660, C4<1>, C4<1>;
L_0x56157a879940 .functor AND 1, v0x56157a8754e0_0, L_0x56157a8798a0, C4<1>, C4<1>;
L_0x56157a879a00 .functor AND 1, L_0x56157a879940, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a7de4f0_0 .net *"_s0", 0 0, L_0x56157a8795c0;  1 drivers
v0x56157a7de5f0_0 .net *"_s1", 0 0, L_0x56157a879660;  1 drivers
v0x56157a7de6d0_0 .net *"_s5", 0 0, L_0x56157a8798a0;  1 drivers
v0x56157a7de7a0_0 .net *"_s6", 0 0, L_0x56157a879940;  1 drivers
L_0x56157a8798a0 .reduce/nor v0x56157a875750_0;
S_0x56157a592390 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a5cecb0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a592560 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a879390 .functor AND 1, L_0x56157a879790, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a879420 .functor AND 1, L_0x56157a879790, L_0x56157a879a00, C4<1>, C4<1>;
L_0x56157a8794b0 .functor AND 1, L_0x56157a879420, v0x56157a5c0c30_0, C4<1>, C4<1>;
v0x56157a7ddd40_0 .net *"_s4", 0 0, L_0x56157a879420;  1 drivers
v0x56157a7dde40_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7ddf00_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7ddfa0_0 .net "ena", 0 0, L_0x56157a879790;  1 drivers
v0x56157a7de070_0 .net "q", 15 0, v0x56157a7ddae0_0;  alias, 1 drivers
v0x56157a7de1b0_0 .net "re", 0 0, L_0x56157a879a00;  1 drivers
v0x56157a7de250_0 .net "re_delay", 0 0, v0x56157a5c0c30_0;  1 drivers
v0x56157a7de2f0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a7de390_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a8792a0 .reduce/nor L_0x56157a879790;
S_0x56157a5c9bc0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a592390;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a5c9db0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a5926e0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a5c0a90_0 .net "d", 0 0, L_0x56157a879a00;  alias, 1 drivers
v0x56157a5c0b90_0 .net "ena", 0 0, L_0x56157a879790;  alias, 1 drivers
v0x56157a5c0c30_0 .var "q", 0 0;
v0x56157a5c0d10_0 .net "rst", 0 0, L_0x56157a8792a0;  1 drivers
E_0x56157a5c3f10 .event posedge, v0x56157a5c0d10_0, v0x56157a6e0060_0;
S_0x56157a7dcfb0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a592390;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7dd130 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7dd240_0 .net "d", 15 0, v0x56157a7ddae0_0;  alias, 1 drivers
v0x56157a7dd340_0 .net "ena", 0 0, L_0x56157a8794b0;  1 drivers
v0x56157a7dd400_0 .var "q", 15 0;
E_0x56157a5cef10 .event edge, v0x56157a7dd340_0, v0x56157a7dd240_0;
S_0x56157a7dd550 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a592390;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7dd750 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7dd8d0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7dd970_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7dda10_0 .net "ena", 0 0, L_0x56157a879390;  1 drivers
v0x56157a7ddae0_0 .var "q", 15 0;
v0x56157a7ddbd0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a7de880 .scope generate, "gen_ssram_block[8]" "gen_ssram_block[8]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a72b290 .param/l "i" 0 4 30, +C4<01000>;
L_0x56157a879fc0 .functor AND 1, L_0x56157a879de0, L_0x56157a879e80, C4<1>, C4<1>;
L_0x56157a87a170 .functor AND 1, v0x56157a8754e0_0, L_0x56157a87a0d0, C4<1>, C4<1>;
L_0x56157a87a230 .functor AND 1, L_0x56157a87a170, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a7e1030_0 .net *"_s0", 0 0, L_0x56157a879de0;  1 drivers
v0x56157a7e1130_0 .net *"_s1", 0 0, L_0x56157a879e80;  1 drivers
v0x56157a7e1210_0 .net *"_s5", 0 0, L_0x56157a87a0d0;  1 drivers
v0x56157a7e12e0_0 .net *"_s6", 0 0, L_0x56157a87a170;  1 drivers
L_0x56157a87a0d0 .reduce/nor v0x56157a875750_0;
S_0x56157a7deb40 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a7de880;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a7ded10 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a879bb0 .functor AND 1, L_0x56157a879fc0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a879c40 .functor AND 1, L_0x56157a879fc0, L_0x56157a87a230, C4<1>, C4<1>;
L_0x56157a879cd0 .functor AND 1, L_0x56157a879c40, v0x56157a7df580_0, C4<1>, C4<1>;
v0x56157a7e0880_0 .net *"_s4", 0 0, L_0x56157a879c40;  1 drivers
v0x56157a7e0980_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7e0a40_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7e0ae0_0 .net "ena", 0 0, L_0x56157a879fc0;  1 drivers
v0x56157a7e0bb0_0 .net "q", 15 0, v0x56157a7e0410_0;  alias, 1 drivers
v0x56157a7e0cf0_0 .net "re", 0 0, L_0x56157a87a230;  1 drivers
v0x56157a7e0d90_0 .net "re_delay", 0 0, v0x56157a7df580_0;  1 drivers
v0x56157a7e0e30_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a7e0ed0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a879ac0 .reduce/nor L_0x56157a879fc0;
S_0x56157a7def20 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a7deb40;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7df110 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a7df310_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7df3d0_0 .net "d", 0 0, L_0x56157a87a230;  alias, 1 drivers
v0x56157a7df4b0_0 .net "ena", 0 0, L_0x56157a879fc0;  alias, 1 drivers
v0x56157a7df580_0 .var "q", 0 0;
v0x56157a7df660_0 .net "rst", 0 0, L_0x56157a879ac0;  1 drivers
E_0x56157a7df290 .event posedge, v0x56157a7df660_0, v0x56157a6e0060_0;
S_0x56157a7df810 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a7deb40;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7dfa00 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7dfb70_0 .net "d", 15 0, v0x56157a7e0410_0;  alias, 1 drivers
v0x56157a7dfc70_0 .net "ena", 0 0, L_0x56157a879cd0;  1 drivers
v0x56157a7dfd30_0 .var "q", 15 0;
E_0x56157a7dfaf0 .event edge, v0x56157a7dfc70_0, v0x56157a7dfb70_0;
S_0x56157a7dfe80 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a7deb40;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7e0080 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7e0200_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7e02a0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7e0340_0 .net "ena", 0 0, L_0x56157a879bb0;  1 drivers
v0x56157a7e0410_0 .var "q", 15 0;
v0x56157a7e0500_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a7e13c0 .scope generate, "gen_ssram_block[9]" "gen_ssram_block[9]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a7e1560 .param/l "i" 0 4 30, +C4<01001>;
L_0x56157a87a800 .functor AND 1, L_0x56157a87a610, L_0x56157a87a6b0, C4<1>, C4<1>;
L_0x56157a87a910 .functor AND 1, v0x56157a8754e0_0, L_0x56157a879f20, C4<1>, C4<1>;
L_0x56157a87a9d0 .functor AND 1, L_0x56157a87a910, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a7e3890_0 .net *"_s0", 0 0, L_0x56157a87a610;  1 drivers
v0x56157a7e3990_0 .net *"_s1", 0 0, L_0x56157a87a6b0;  1 drivers
v0x56157a7e3a70_0 .net *"_s5", 0 0, L_0x56157a879f20;  1 drivers
v0x56157a7e3b40_0 .net *"_s6", 0 0, L_0x56157a87a910;  1 drivers
L_0x56157a879f20 .reduce/nor v0x56157a875750_0;
S_0x56157a7e1640 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a7e13c0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a7e1810 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a87a3e0 .functor AND 1, L_0x56157a87a800, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a87a470 .functor AND 1, L_0x56157a87a800, L_0x56157a87a9d0, C4<1>, C4<1>;
L_0x56157a87a500 .functor AND 1, L_0x56157a87a470, v0x56157a7e1ff0_0, C4<1>, C4<1>;
v0x56157a7e30e0_0 .net *"_s4", 0 0, L_0x56157a87a470;  1 drivers
v0x56157a7e31e0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7e32a0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7e3340_0 .net "ena", 0 0, L_0x56157a87a800;  1 drivers
v0x56157a7e3410_0 .net "q", 15 0, v0x56157a7e2e80_0;  alias, 1 drivers
v0x56157a7e3550_0 .net "re", 0 0, L_0x56157a87a9d0;  1 drivers
v0x56157a7e35f0_0 .net "re_delay", 0 0, v0x56157a7e1ff0_0;  1 drivers
v0x56157a7e3690_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a7e3730_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a87a2f0 .reduce/nor L_0x56157a87a800;
S_0x56157a7e1990 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a7e1640;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7e1b80 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a7e1d80_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7e1e40_0 .net "d", 0 0, L_0x56157a87a9d0;  alias, 1 drivers
v0x56157a7e1f20_0 .net "ena", 0 0, L_0x56157a87a800;  alias, 1 drivers
v0x56157a7e1ff0_0 .var "q", 0 0;
v0x56157a7e20d0_0 .net "rst", 0 0, L_0x56157a87a2f0;  1 drivers
E_0x56157a7e1d00 .event posedge, v0x56157a7e20d0_0, v0x56157a6e0060_0;
S_0x56157a7e2280 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a7e1640;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7e2470 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7e25e0_0 .net "d", 15 0, v0x56157a7e2e80_0;  alias, 1 drivers
v0x56157a7e26e0_0 .net "ena", 0 0, L_0x56157a87a500;  1 drivers
v0x56157a7e27a0_0 .var "q", 15 0;
E_0x56157a7e2560 .event edge, v0x56157a7e26e0_0, v0x56157a7e25e0_0;
S_0x56157a7e28f0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a7e1640;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7e2af0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7e2c70_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7e2d10_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7e2db0_0 .net "ena", 0 0, L_0x56157a87a3e0;  1 drivers
v0x56157a7e2e80_0 .var "q", 15 0;
v0x56157a7e2f70_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a7e3c20 .scope generate, "gen_ssram_block[10]" "gen_ssram_block[10]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a7e3dc0 .param/l "i" 0 4 30, +C4<01010>;
L_0x56157a87b040 .functor AND 1, L_0x56157a87ae40, L_0x56157a87aee0, C4<1>, C4<1>;
L_0x56157a87b1f0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a87b150, C4<1>, C4<1>;
L_0x56157a87b2b0 .functor AND 1, L_0x56157a87b1f0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a7e6900_0 .net *"_s0", 0 0, L_0x56157a87ae40;  1 drivers
v0x56157a7e6a00_0 .net *"_s1", 0 0, L_0x56157a87aee0;  1 drivers
v0x56157a7e6ae0_0 .net *"_s5", 0 0, L_0x56157a87b150;  1 drivers
v0x56157a7e6bb0_0 .net *"_s6", 0 0, L_0x56157a87b1f0;  1 drivers
L_0x56157a87b150 .reduce/nor v0x56157a875750_0;
S_0x56157a7e3ea0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a7e3c20;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a7e4070 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a87ab80 .functor AND 1, L_0x56157a87b040, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a87ac10 .functor AND 1, L_0x56157a87b040, L_0x56157a87b2b0, C4<1>, C4<1>;
L_0x56157a87ad30 .functor AND 1, L_0x56157a87ac10, v0x56157a7e48e0_0, C4<1>, C4<1>;
v0x56157a7e59d0_0 .net *"_s4", 0 0, L_0x56157a87ac10;  1 drivers
v0x56157a7e5ad0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7e5fa0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7e6450_0 .net "ena", 0 0, L_0x56157a87b040;  1 drivers
v0x56157a7e64f0_0 .net "q", 15 0, v0x56157a7e5770_0;  alias, 1 drivers
v0x56157a7e65e0_0 .net "re", 0 0, L_0x56157a87b2b0;  1 drivers
v0x56157a7e6680_0 .net "re_delay", 0 0, v0x56157a7e48e0_0;  1 drivers
v0x56157a7e6720_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a7e67c0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a87aa90 .reduce/nor L_0x56157a87b040;
S_0x56157a7e4280 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a7e3ea0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7e4470 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a7e4670_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7e4730_0 .net "d", 0 0, L_0x56157a87b2b0;  alias, 1 drivers
v0x56157a7e4810_0 .net "ena", 0 0, L_0x56157a87b040;  alias, 1 drivers
v0x56157a7e48e0_0 .var "q", 0 0;
v0x56157a7e49c0_0 .net "rst", 0 0, L_0x56157a87aa90;  1 drivers
E_0x56157a7e45f0 .event posedge, v0x56157a7e49c0_0, v0x56157a6e0060_0;
S_0x56157a7e4b70 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a7e3ea0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7e4d60 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7e4ed0_0 .net "d", 15 0, v0x56157a7e5770_0;  alias, 1 drivers
v0x56157a7e4fd0_0 .net "ena", 0 0, L_0x56157a87ad30;  1 drivers
v0x56157a7e5090_0 .var "q", 15 0;
E_0x56157a7e4e50 .event edge, v0x56157a7e4fd0_0, v0x56157a7e4ed0_0;
S_0x56157a7e51e0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a7e3ea0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7e53e0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7e5560_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7e5600_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7e56a0_0 .net "ena", 0 0, L_0x56157a87ab80;  1 drivers
v0x56157a7e5770_0 .var "q", 15 0;
v0x56157a7e5860_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a7e6c90 .scope generate, "gen_ssram_block[11]" "gen_ssram_block[11]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a7e6e80 .param/l "i" 0 4 30, +C4<01011>;
L_0x56157a87b930 .functor AND 1, L_0x56157a87b720, L_0x56157a87b7c0, C4<1>, C4<1>;
L_0x56157a87bae0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a87ba40, C4<1>, C4<1>;
L_0x56157a87bba0 .functor AND 1, L_0x56157a87bae0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a7e91e0_0 .net *"_s0", 0 0, L_0x56157a87b720;  1 drivers
v0x56157a7e92e0_0 .net *"_s1", 0 0, L_0x56157a87b7c0;  1 drivers
v0x56157a7e93c0_0 .net *"_s5", 0 0, L_0x56157a87ba40;  1 drivers
v0x56157a7e9490_0 .net *"_s6", 0 0, L_0x56157a87bae0;  1 drivers
L_0x56157a87ba40 .reduce/nor v0x56157a875750_0;
S_0x56157a7e6f60 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a7e6c90;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a7e7130 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a87b460 .functor AND 1, L_0x56157a87b930, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a87b4f0 .functor AND 1, L_0x56157a87b930, L_0x56157a87bba0, C4<1>, C4<1>;
L_0x56157a87b610 .functor AND 1, L_0x56157a87b4f0, v0x56157a7e79a0_0, C4<1>, C4<1>;
v0x56157a7e8a30_0 .net *"_s4", 0 0, L_0x56157a87b4f0;  1 drivers
v0x56157a7e8b30_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7e8bf0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7e8c90_0 .net "ena", 0 0, L_0x56157a87b930;  1 drivers
v0x56157a7e8d60_0 .net "q", 15 0, v0x56157a7e87d0_0;  alias, 1 drivers
v0x56157a7e8ea0_0 .net "re", 0 0, L_0x56157a87bba0;  1 drivers
v0x56157a7e8f40_0 .net "re_delay", 0 0, v0x56157a7e79a0_0;  1 drivers
v0x56157a7e8fe0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a7e9080_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a87b370 .reduce/nor L_0x56157a87b930;
S_0x56157a7e7340 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a7e6f60;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7e7530 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a7e7730_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7e77f0_0 .net "d", 0 0, L_0x56157a87bba0;  alias, 1 drivers
v0x56157a7e78d0_0 .net "ena", 0 0, L_0x56157a87b930;  alias, 1 drivers
v0x56157a7e79a0_0 .var "q", 0 0;
v0x56157a7e7a80_0 .net "rst", 0 0, L_0x56157a87b370;  1 drivers
E_0x56157a7e76b0 .event posedge, v0x56157a7e7a80_0, v0x56157a6e0060_0;
S_0x56157a7e7c30 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a7e6f60;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7e7e20 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7e7f90_0 .net "d", 15 0, v0x56157a7e87d0_0;  alias, 1 drivers
v0x56157a7e8030_0 .net "ena", 0 0, L_0x56157a87b610;  1 drivers
v0x56157a7e80f0_0 .var "q", 15 0;
E_0x56157a7e7f10 .event edge, v0x56157a7e8030_0, v0x56157a7e7f90_0;
S_0x56157a7e8240 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a7e6f60;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7e8440 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7e85c0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7e8660_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7e8700_0 .net "ena", 0 0, L_0x56157a87b460;  1 drivers
v0x56157a7e87d0_0 .var "q", 15 0;
v0x56157a7e88c0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a7e9570 .scope generate, "gen_ssram_block[12]" "gen_ssram_block[12]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a7e9710 .param/l "i" 0 4 30, +C4<01100>;
L_0x56157a87b860 .functor AND 1, L_0x56157a87c010, L_0x56157a87c0b0, C4<1>, C4<1>;
L_0x56157a87c530 .functor AND 1, v0x56157a8754e0_0, L_0x56157a87c490, C4<1>, C4<1>;
L_0x56157a87c800 .functor AND 1, L_0x56157a87c530, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a7ebad0_0 .net *"_s0", 0 0, L_0x56157a87c010;  1 drivers
v0x56157a7ebbd0_0 .net *"_s1", 0 0, L_0x56157a87c0b0;  1 drivers
v0x56157a7ebcb0_0 .net *"_s5", 0 0, L_0x56157a87c490;  1 drivers
v0x56157a7ebd80_0 .net *"_s6", 0 0, L_0x56157a87c530;  1 drivers
L_0x56157a87c490 .reduce/nor v0x56157a875750_0;
S_0x56157a7e97f0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a7e9570;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a7e99c0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a87bd50 .functor AND 1, L_0x56157a87b860, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a87bde0 .functor AND 1, L_0x56157a87b860, L_0x56157a87c800, C4<1>, C4<1>;
L_0x56157a87bf00 .functor AND 1, L_0x56157a87bde0, v0x56157a7ea230_0, C4<1>, C4<1>;
v0x56157a7eb320_0 .net *"_s4", 0 0, L_0x56157a87bde0;  1 drivers
v0x56157a7eb420_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7eb4e0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7eb580_0 .net "ena", 0 0, L_0x56157a87b860;  1 drivers
v0x56157a7eb650_0 .net "q", 15 0, v0x56157a7eb0c0_0;  alias, 1 drivers
v0x56157a7eb790_0 .net "re", 0 0, L_0x56157a87c800;  1 drivers
v0x56157a7eb830_0 .net "re_delay", 0 0, v0x56157a7ea230_0;  1 drivers
v0x56157a7eb8d0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a7eb970_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a87bc60 .reduce/nor L_0x56157a87b860;
S_0x56157a7e9bd0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a7e97f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7e9dc0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a7e9fc0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7ea080_0 .net "d", 0 0, L_0x56157a87c800;  alias, 1 drivers
v0x56157a7ea160_0 .net "ena", 0 0, L_0x56157a87b860;  alias, 1 drivers
v0x56157a7ea230_0 .var "q", 0 0;
v0x56157a7ea310_0 .net "rst", 0 0, L_0x56157a87bc60;  1 drivers
E_0x56157a7e9f40 .event posedge, v0x56157a7ea310_0, v0x56157a6e0060_0;
S_0x56157a7ea4c0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a7e97f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7ea6b0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7ea820_0 .net "d", 15 0, v0x56157a7eb0c0_0;  alias, 1 drivers
v0x56157a7ea920_0 .net "ena", 0 0, L_0x56157a87bf00;  1 drivers
v0x56157a7ea9e0_0 .var "q", 15 0;
E_0x56157a7ea7a0 .event edge, v0x56157a7ea920_0, v0x56157a7ea820_0;
S_0x56157a7eab30 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a7e97f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7ead30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7eaeb0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7eaf50_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7eaff0_0 .net "ena", 0 0, L_0x56157a87bd50;  1 drivers
v0x56157a7eb0c0_0 .var "q", 15 0;
v0x56157a7eb1b0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a7ebe60 .scope generate, "gen_ssram_block[13]" "gen_ssram_block[13]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a7ec000 .param/l "i" 0 4 30, +C4<01101>;
L_0x56157a87cea0 .functor AND 1, L_0x56157a87cc70, L_0x56157a87cd10, C4<1>, C4<1>;
L_0x56157a87d050 .functor AND 1, v0x56157a8754e0_0, L_0x56157a87cfb0, C4<1>, C4<1>;
L_0x56157a87d110 .functor AND 1, L_0x56157a87d050, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a7ee3c0_0 .net *"_s0", 0 0, L_0x56157a87cc70;  1 drivers
v0x56157a7ee4c0_0 .net *"_s1", 0 0, L_0x56157a87cd10;  1 drivers
v0x56157a7ee5a0_0 .net *"_s5", 0 0, L_0x56157a87cfb0;  1 drivers
v0x56157a7ee670_0 .net *"_s6", 0 0, L_0x56157a87d050;  1 drivers
L_0x56157a87cfb0 .reduce/nor v0x56157a875750_0;
S_0x56157a7ec0e0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a7ebe60;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a7ec2b0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a87c9b0 .functor AND 1, L_0x56157a87cea0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a87ca40 .functor AND 1, L_0x56157a87cea0, L_0x56157a87d110, C4<1>, C4<1>;
L_0x56157a87cb60 .functor AND 1, L_0x56157a87ca40, v0x56157a7ecb20_0, C4<1>, C4<1>;
v0x56157a7edc10_0 .net *"_s4", 0 0, L_0x56157a87ca40;  1 drivers
v0x56157a7edd10_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7eddd0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7ede70_0 .net "ena", 0 0, L_0x56157a87cea0;  1 drivers
v0x56157a7edf40_0 .net "q", 15 0, v0x56157a7ed9b0_0;  alias, 1 drivers
v0x56157a7ee080_0 .net "re", 0 0, L_0x56157a87d110;  1 drivers
v0x56157a7ee120_0 .net "re_delay", 0 0, v0x56157a7ecb20_0;  1 drivers
v0x56157a7ee1c0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a7ee260_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a87c8c0 .reduce/nor L_0x56157a87cea0;
S_0x56157a7ec4c0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a7ec0e0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7ec6b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a7ec8b0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7ec970_0 .net "d", 0 0, L_0x56157a87d110;  alias, 1 drivers
v0x56157a7eca50_0 .net "ena", 0 0, L_0x56157a87cea0;  alias, 1 drivers
v0x56157a7ecb20_0 .var "q", 0 0;
v0x56157a7ecc00_0 .net "rst", 0 0, L_0x56157a87c8c0;  1 drivers
E_0x56157a7ec830 .event posedge, v0x56157a7ecc00_0, v0x56157a6e0060_0;
S_0x56157a7ecdb0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a7ec0e0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7ecfa0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7ed110_0 .net "d", 15 0, v0x56157a7ed9b0_0;  alias, 1 drivers
v0x56157a7ed210_0 .net "ena", 0 0, L_0x56157a87cb60;  1 drivers
v0x56157a7ed2d0_0 .var "q", 15 0;
E_0x56157a7ed090 .event edge, v0x56157a7ed210_0, v0x56157a7ed110_0;
S_0x56157a7ed420 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a7ec0e0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7ed620 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7ed7a0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7ed840_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7ed8e0_0 .net "ena", 0 0, L_0x56157a87c9b0;  1 drivers
v0x56157a7ed9b0_0 .var "q", 15 0;
v0x56157a7edaa0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a7ee750 .scope generate, "gen_ssram_block[14]" "gen_ssram_block[14]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a7ee8f0 .param/l "i" 0 4 30, +C4<01110>;
L_0x56157a87d7c0 .functor AND 1, L_0x56157a87d580, L_0x56157a87d620, C4<1>, C4<1>;
L_0x56157a87d970 .functor AND 1, v0x56157a8754e0_0, L_0x56157a87d8d0, C4<1>, C4<1>;
L_0x56157a87da30 .functor AND 1, L_0x56157a87d970, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a7f0cb0_0 .net *"_s0", 0 0, L_0x56157a87d580;  1 drivers
v0x56157a7f0db0_0 .net *"_s1", 0 0, L_0x56157a87d620;  1 drivers
v0x56157a7f0e90_0 .net *"_s5", 0 0, L_0x56157a87d8d0;  1 drivers
v0x56157a7f0f60_0 .net *"_s6", 0 0, L_0x56157a87d970;  1 drivers
L_0x56157a87d8d0 .reduce/nor v0x56157a875750_0;
S_0x56157a7ee9d0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a7ee750;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a7eeba0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a87d2c0 .functor AND 1, L_0x56157a87d7c0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a87d350 .functor AND 1, L_0x56157a87d7c0, L_0x56157a87da30, C4<1>, C4<1>;
L_0x56157a87d470 .functor AND 1, L_0x56157a87d350, v0x56157a7ef410_0, C4<1>, C4<1>;
v0x56157a7f0500_0 .net *"_s4", 0 0, L_0x56157a87d350;  1 drivers
v0x56157a7f0600_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7f06c0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7f0760_0 .net "ena", 0 0, L_0x56157a87d7c0;  1 drivers
v0x56157a7f0830_0 .net "q", 15 0, v0x56157a7f02a0_0;  alias, 1 drivers
v0x56157a7f0970_0 .net "re", 0 0, L_0x56157a87da30;  1 drivers
v0x56157a7f0a10_0 .net "re_delay", 0 0, v0x56157a7ef410_0;  1 drivers
v0x56157a7f0ab0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a7f0b50_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a87d1d0 .reduce/nor L_0x56157a87d7c0;
S_0x56157a7eedb0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a7ee9d0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7eefa0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a7ef1a0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7ef260_0 .net "d", 0 0, L_0x56157a87da30;  alias, 1 drivers
v0x56157a7ef340_0 .net "ena", 0 0, L_0x56157a87d7c0;  alias, 1 drivers
v0x56157a7ef410_0 .var "q", 0 0;
v0x56157a7ef4f0_0 .net "rst", 0 0, L_0x56157a87d1d0;  1 drivers
E_0x56157a7ef120 .event posedge, v0x56157a7ef4f0_0, v0x56157a6e0060_0;
S_0x56157a7ef6a0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a7ee9d0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7ef890 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7efa00_0 .net "d", 15 0, v0x56157a7f02a0_0;  alias, 1 drivers
v0x56157a7efb00_0 .net "ena", 0 0, L_0x56157a87d470;  1 drivers
v0x56157a7efbc0_0 .var "q", 15 0;
E_0x56157a7ef980 .event edge, v0x56157a7efb00_0, v0x56157a7efa00_0;
S_0x56157a7efd10 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a7ee9d0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7eff10 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7f0090_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7f0130_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7f01d0_0 .net "ena", 0 0, L_0x56157a87d2c0;  1 drivers
v0x56157a7f02a0_0 .var "q", 15 0;
v0x56157a7f0390_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a7f1040 .scope generate, "gen_ssram_block[15]" "gen_ssram_block[15]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a7f11e0 .param/l "i" 0 4 30, +C4<01111>;
L_0x56157a87e300 .functor AND 1, L_0x56157a87e0b0, L_0x56157a87e150, C4<1>, C4<1>;
L_0x56157a87e4b0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a87e410, C4<1>, C4<1>;
L_0x56157a87e570 .functor AND 1, L_0x56157a87e4b0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a7f35a0_0 .net *"_s0", 0 0, L_0x56157a87e0b0;  1 drivers
v0x56157a7f36a0_0 .net *"_s1", 0 0, L_0x56157a87e150;  1 drivers
v0x56157a7f3780_0 .net *"_s5", 0 0, L_0x56157a87e410;  1 drivers
v0x56157a7f3850_0 .net *"_s6", 0 0, L_0x56157a87e4b0;  1 drivers
L_0x56157a87e410 .reduce/nor v0x56157a875750_0;
S_0x56157a7f12c0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a7f1040;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a7f1490 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a87ddf0 .functor AND 1, L_0x56157a87e300, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a87de80 .functor AND 1, L_0x56157a87e300, L_0x56157a87e570, C4<1>, C4<1>;
L_0x56157a87dfa0 .functor AND 1, L_0x56157a87de80, v0x56157a7f1d00_0, C4<1>, C4<1>;
v0x56157a7f2df0_0 .net *"_s4", 0 0, L_0x56157a87de80;  1 drivers
v0x56157a7f2ef0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7f2fb0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7f3050_0 .net "ena", 0 0, L_0x56157a87e300;  1 drivers
v0x56157a7f3120_0 .net "q", 15 0, v0x56157a7f2b90_0;  alias, 1 drivers
v0x56157a7f3260_0 .net "re", 0 0, L_0x56157a87e570;  1 drivers
v0x56157a7f3300_0 .net "re_delay", 0 0, v0x56157a7f1d00_0;  1 drivers
v0x56157a7f33a0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a7f3440_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a87dd00 .reduce/nor L_0x56157a87e300;
S_0x56157a7f16a0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a7f12c0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7f1890 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a7f1a90_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7f1b50_0 .net "d", 0 0, L_0x56157a87e570;  alias, 1 drivers
v0x56157a7f1c30_0 .net "ena", 0 0, L_0x56157a87e300;  alias, 1 drivers
v0x56157a7f1d00_0 .var "q", 0 0;
v0x56157a7f1de0_0 .net "rst", 0 0, L_0x56157a87dd00;  1 drivers
E_0x56157a7f1a10 .event posedge, v0x56157a7f1de0_0, v0x56157a6e0060_0;
S_0x56157a7f1f90 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a7f12c0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7f2180 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7f22f0_0 .net "d", 15 0, v0x56157a7f2b90_0;  alias, 1 drivers
v0x56157a7f23f0_0 .net "ena", 0 0, L_0x56157a87dfa0;  1 drivers
v0x56157a7f24b0_0 .var "q", 15 0;
E_0x56157a7f2270 .event edge, v0x56157a7f23f0_0, v0x56157a7f22f0_0;
S_0x56157a7f2600 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a7f12c0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7f2800 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7f2980_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7f2a20_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7f2ac0_0 .net "ena", 0 0, L_0x56157a87ddf0;  1 drivers
v0x56157a7f2b90_0 .var "q", 15 0;
v0x56157a7f2c80_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a7f3930 .scope generate, "gen_ssram_block[16]" "gen_ssram_block[16]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a7f3ad0 .param/l "i" 0 4 30, +C4<010000>;
L_0x56157a87ec40 .functor AND 1, L_0x56157a87e9e0, L_0x56157a87ea80, C4<1>, C4<1>;
L_0x56157a87edf0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a87ed50, C4<1>, C4<1>;
L_0x56157a87eeb0 .functor AND 1, L_0x56157a87edf0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a7f6210_0 .net *"_s0", 0 0, L_0x56157a87e9e0;  1 drivers
v0x56157a7f6310_0 .net *"_s1", 0 0, L_0x56157a87ea80;  1 drivers
v0x56157a7f63f0_0 .net *"_s5", 0 0, L_0x56157a87ed50;  1 drivers
v0x56157a7f64c0_0 .net *"_s6", 0 0, L_0x56157a87edf0;  1 drivers
L_0x56157a87ed50 .reduce/nor v0x56157a875750_0;
S_0x56157a7f3bb0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a7f3930;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a7f3d80 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a87e720 .functor AND 1, L_0x56157a87ec40, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a87e7b0 .functor AND 1, L_0x56157a87ec40, L_0x56157a87eeb0, C4<1>, C4<1>;
L_0x56157a87e8d0 .functor AND 1, L_0x56157a87e7b0, v0x56157a7f4560_0, C4<1>, C4<1>;
v0x56157a7f5a60_0 .net *"_s4", 0 0, L_0x56157a87e7b0;  1 drivers
v0x56157a7f5b60_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7f5c20_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7f5cc0_0 .net "ena", 0 0, L_0x56157a87ec40;  1 drivers
v0x56157a7f5d90_0 .net "q", 15 0, v0x56157a7f53f0_0;  alias, 1 drivers
v0x56157a7f5ed0_0 .net "re", 0 0, L_0x56157a87eeb0;  1 drivers
v0x56157a7f5f70_0 .net "re_delay", 0 0, v0x56157a7f4560_0;  1 drivers
v0x56157a7f6010_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a7f60b0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a87e630 .reduce/nor L_0x56157a87ec40;
S_0x56157a7f3f00 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a7f3bb0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7f40f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a7f42f0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7f43b0_0 .net "d", 0 0, L_0x56157a87eeb0;  alias, 1 drivers
v0x56157a7f4490_0 .net "ena", 0 0, L_0x56157a87ec40;  alias, 1 drivers
v0x56157a7f4560_0 .var "q", 0 0;
v0x56157a7f4640_0 .net "rst", 0 0, L_0x56157a87e630;  1 drivers
E_0x56157a7f4270 .event posedge, v0x56157a7f4640_0, v0x56157a6e0060_0;
S_0x56157a7f47f0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a7f3bb0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7f49e0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7f4b50_0 .net "d", 15 0, v0x56157a7f53f0_0;  alias, 1 drivers
v0x56157a7f4c50_0 .net "ena", 0 0, L_0x56157a87e8d0;  1 drivers
v0x56157a7f4d10_0 .var "q", 15 0;
E_0x56157a7f4ad0 .event edge, v0x56157a7f4c50_0, v0x56157a7f4b50_0;
S_0x56157a7f4e60 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a7f3bb0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7f5060 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7f51e0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7f5280_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7f5320_0 .net "ena", 0 0, L_0x56157a87e720;  1 drivers
v0x56157a7f53f0_0 .var "q", 15 0;
v0x56157a7f54e0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a7f65a0 .scope generate, "gen_ssram_block[17]" "gen_ssram_block[17]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a7f6740 .param/l "i" 0 4 30, +C4<010001>;
L_0x56157a87eb20 .functor AND 1, L_0x56157a87f320, L_0x56157a87f3c0, C4<1>, C4<1>;
L_0x56157a87f630 .functor AND 1, v0x56157a8754e0_0, L_0x56157a87f590, C4<1>, C4<1>;
L_0x56157a87f6f0 .functor AND 1, L_0x56157a87f630, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a7f8b00_0 .net *"_s0", 0 0, L_0x56157a87f320;  1 drivers
v0x56157a7f8c00_0 .net *"_s1", 0 0, L_0x56157a87f3c0;  1 drivers
v0x56157a7f8ce0_0 .net *"_s5", 0 0, L_0x56157a87f590;  1 drivers
v0x56157a7f8db0_0 .net *"_s6", 0 0, L_0x56157a87f630;  1 drivers
L_0x56157a87f590 .reduce/nor v0x56157a875750_0;
S_0x56157a7f6820 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a7f65a0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a7f69f0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a87f060 .functor AND 1, L_0x56157a87eb20, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a87f0f0 .functor AND 1, L_0x56157a87eb20, L_0x56157a87f6f0, C4<1>, C4<1>;
L_0x56157a87f210 .functor AND 1, L_0x56157a87f0f0, v0x56157a7f7260_0, C4<1>, C4<1>;
v0x56157a7f8350_0 .net *"_s4", 0 0, L_0x56157a87f0f0;  1 drivers
v0x56157a7f8450_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7f8510_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7f85b0_0 .net "ena", 0 0, L_0x56157a87eb20;  1 drivers
v0x56157a7f8680_0 .net "q", 15 0, v0x56157a7f80f0_0;  alias, 1 drivers
v0x56157a7f87c0_0 .net "re", 0 0, L_0x56157a87f6f0;  1 drivers
v0x56157a7f8860_0 .net "re_delay", 0 0, v0x56157a7f7260_0;  1 drivers
v0x56157a7f8900_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a7f89a0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a87ef70 .reduce/nor L_0x56157a87eb20;
S_0x56157a7f6c00 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a7f6820;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7f6df0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a7f6ff0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7f70b0_0 .net "d", 0 0, L_0x56157a87f6f0;  alias, 1 drivers
v0x56157a7f7190_0 .net "ena", 0 0, L_0x56157a87eb20;  alias, 1 drivers
v0x56157a7f7260_0 .var "q", 0 0;
v0x56157a7f7340_0 .net "rst", 0 0, L_0x56157a87ef70;  1 drivers
E_0x56157a7f6f70 .event posedge, v0x56157a7f7340_0, v0x56157a6e0060_0;
S_0x56157a7f74f0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a7f6820;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7f76e0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7f7850_0 .net "d", 15 0, v0x56157a7f80f0_0;  alias, 1 drivers
v0x56157a7f7950_0 .net "ena", 0 0, L_0x56157a87f210;  1 drivers
v0x56157a7f7a10_0 .var "q", 15 0;
E_0x56157a7f77d0 .event edge, v0x56157a7f7950_0, v0x56157a7f7850_0;
S_0x56157a7f7b60 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a7f6820;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7f7d60 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7f7ee0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7f7f80_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7f8020_0 .net "ena", 0 0, L_0x56157a87f060;  1 drivers
v0x56157a7f80f0_0 .var "q", 15 0;
v0x56157a7f81e0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a7f8e90 .scope generate, "gen_ssram_block[18]" "gen_ssram_block[18]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a7f9030 .param/l "i" 0 4 30, +C4<010010>;
L_0x56157a87fde0 .functor AND 1, L_0x56157a87fb60, L_0x56157a87fc00, C4<1>, C4<1>;
L_0x56157a87ff90 .functor AND 1, v0x56157a8754e0_0, L_0x56157a87fef0, C4<1>, C4<1>;
L_0x56157a880050 .functor AND 1, L_0x56157a87ff90, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a7fb3f0_0 .net *"_s0", 0 0, L_0x56157a87fb60;  1 drivers
v0x56157a7fb4f0_0 .net *"_s1", 0 0, L_0x56157a87fc00;  1 drivers
v0x56157a7fb5d0_0 .net *"_s5", 0 0, L_0x56157a87fef0;  1 drivers
v0x56157a7fb6a0_0 .net *"_s6", 0 0, L_0x56157a87ff90;  1 drivers
L_0x56157a87fef0 .reduce/nor v0x56157a875750_0;
S_0x56157a7f9110 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a7f8e90;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a7f92e0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a87f8a0 .functor AND 1, L_0x56157a87fde0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a87f930 .functor AND 1, L_0x56157a87fde0, L_0x56157a880050, C4<1>, C4<1>;
L_0x56157a87fa50 .functor AND 1, L_0x56157a87f930, v0x56157a7f9b50_0, C4<1>, C4<1>;
v0x56157a7fac40_0 .net *"_s4", 0 0, L_0x56157a87f930;  1 drivers
v0x56157a7fad40_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7fae00_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7faea0_0 .net "ena", 0 0, L_0x56157a87fde0;  1 drivers
v0x56157a7faf70_0 .net "q", 15 0, v0x56157a7fa9e0_0;  alias, 1 drivers
v0x56157a7fb0b0_0 .net "re", 0 0, L_0x56157a880050;  1 drivers
v0x56157a7fb150_0 .net "re_delay", 0 0, v0x56157a7f9b50_0;  1 drivers
v0x56157a7fb1f0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a7fb290_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a87f7b0 .reduce/nor L_0x56157a87fde0;
S_0x56157a7f94f0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a7f9110;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7f96e0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a7f98e0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7f99a0_0 .net "d", 0 0, L_0x56157a880050;  alias, 1 drivers
v0x56157a7f9a80_0 .net "ena", 0 0, L_0x56157a87fde0;  alias, 1 drivers
v0x56157a7f9b50_0 .var "q", 0 0;
v0x56157a7f9c30_0 .net "rst", 0 0, L_0x56157a87f7b0;  1 drivers
E_0x56157a7f9860 .event posedge, v0x56157a7f9c30_0, v0x56157a6e0060_0;
S_0x56157a7f9de0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a7f9110;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7f9fd0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7fa140_0 .net "d", 15 0, v0x56157a7fa9e0_0;  alias, 1 drivers
v0x56157a7fa240_0 .net "ena", 0 0, L_0x56157a87fa50;  1 drivers
v0x56157a7fa300_0 .var "q", 15 0;
E_0x56157a7fa0c0 .event edge, v0x56157a7fa240_0, v0x56157a7fa140_0;
S_0x56157a7fa450 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a7f9110;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7fa650 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7fa7d0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7fa870_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7fa910_0 .net "ena", 0 0, L_0x56157a87f8a0;  1 drivers
v0x56157a7fa9e0_0 .var "q", 15 0;
v0x56157a7faad0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a7fb780 .scope generate, "gen_ssram_block[19]" "gen_ssram_block[19]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a7fb920 .param/l "i" 0 4 30, +C4<010011>;
L_0x56157a880750 .functor AND 1, L_0x56157a8804c0, L_0x56157a880560, C4<1>, C4<1>;
L_0x56157a880900 .functor AND 1, v0x56157a8754e0_0, L_0x56157a880860, C4<1>, C4<1>;
L_0x56157a8809c0 .functor AND 1, L_0x56157a880900, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a7fdce0_0 .net *"_s0", 0 0, L_0x56157a8804c0;  1 drivers
v0x56157a7fdde0_0 .net *"_s1", 0 0, L_0x56157a880560;  1 drivers
v0x56157a7fdec0_0 .net *"_s5", 0 0, L_0x56157a880860;  1 drivers
v0x56157a7fdf90_0 .net *"_s6", 0 0, L_0x56157a880900;  1 drivers
L_0x56157a880860 .reduce/nor v0x56157a875750_0;
S_0x56157a7fba00 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a7fb780;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a7fbbd0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a880200 .functor AND 1, L_0x56157a880750, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a880290 .functor AND 1, L_0x56157a880750, L_0x56157a8809c0, C4<1>, C4<1>;
L_0x56157a8803b0 .functor AND 1, L_0x56157a880290, v0x56157a7fc440_0, C4<1>, C4<1>;
v0x56157a7fd530_0 .net *"_s4", 0 0, L_0x56157a880290;  1 drivers
v0x56157a7fd630_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7fd6f0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7fd790_0 .net "ena", 0 0, L_0x56157a880750;  1 drivers
v0x56157a7fd860_0 .net "q", 15 0, v0x56157a7fd2d0_0;  alias, 1 drivers
v0x56157a7fd9a0_0 .net "re", 0 0, L_0x56157a8809c0;  1 drivers
v0x56157a7fda40_0 .net "re_delay", 0 0, v0x56157a7fc440_0;  1 drivers
v0x56157a7fdae0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a7fdb80_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a880110 .reduce/nor L_0x56157a880750;
S_0x56157a7fbde0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a7fba00;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7fbfd0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a7fc1d0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7fc290_0 .net "d", 0 0, L_0x56157a8809c0;  alias, 1 drivers
v0x56157a7fc370_0 .net "ena", 0 0, L_0x56157a880750;  alias, 1 drivers
v0x56157a7fc440_0 .var "q", 0 0;
v0x56157a7fc520_0 .net "rst", 0 0, L_0x56157a880110;  1 drivers
E_0x56157a7fc150 .event posedge, v0x56157a7fc520_0, v0x56157a6e0060_0;
S_0x56157a7fc6d0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a7fba00;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7fc8c0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7fca30_0 .net "d", 15 0, v0x56157a7fd2d0_0;  alias, 1 drivers
v0x56157a7fcb30_0 .net "ena", 0 0, L_0x56157a8803b0;  1 drivers
v0x56157a7fcbf0_0 .var "q", 15 0;
E_0x56157a7fc9b0 .event edge, v0x56157a7fcb30_0, v0x56157a7fca30_0;
S_0x56157a7fcd40 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a7fba00;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7fcf40 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7fd0c0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7fd160_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7fd200_0 .net "ena", 0 0, L_0x56157a880200;  1 drivers
v0x56157a7fd2d0_0 .var "q", 15 0;
v0x56157a7fd3c0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a7fe070 .scope generate, "gen_ssram_block[20]" "gen_ssram_block[20]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a7fe210 .param/l "i" 0 4 30, +C4<010100>;
L_0x56157a8810d0 .functor AND 1, L_0x56157a880e30, L_0x56157a880ed0, C4<1>, C4<1>;
L_0x56157a881280 .functor AND 1, v0x56157a8754e0_0, L_0x56157a8811e0, C4<1>, C4<1>;
L_0x56157a881340 .functor AND 1, L_0x56157a881280, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a8005d0_0 .net *"_s0", 0 0, L_0x56157a880e30;  1 drivers
v0x56157a8006d0_0 .net *"_s1", 0 0, L_0x56157a880ed0;  1 drivers
v0x56157a8007b0_0 .net *"_s5", 0 0, L_0x56157a8811e0;  1 drivers
v0x56157a800880_0 .net *"_s6", 0 0, L_0x56157a881280;  1 drivers
L_0x56157a8811e0 .reduce/nor v0x56157a875750_0;
S_0x56157a7fe2f0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a7fe070;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a7fe4c0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a880b70 .functor AND 1, L_0x56157a8810d0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a880c00 .functor AND 1, L_0x56157a8810d0, L_0x56157a881340, C4<1>, C4<1>;
L_0x56157a880d20 .functor AND 1, L_0x56157a880c00, v0x56157a7fed30_0, C4<1>, C4<1>;
v0x56157a7ffe20_0 .net *"_s4", 0 0, L_0x56157a880c00;  1 drivers
v0x56157a7fff20_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7fffe0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a800080_0 .net "ena", 0 0, L_0x56157a8810d0;  1 drivers
v0x56157a800150_0 .net "q", 15 0, v0x56157a7ffbc0_0;  alias, 1 drivers
v0x56157a800290_0 .net "re", 0 0, L_0x56157a881340;  1 drivers
v0x56157a800330_0 .net "re_delay", 0 0, v0x56157a7fed30_0;  1 drivers
v0x56157a8003d0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a800470_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a880a80 .reduce/nor L_0x56157a8810d0;
S_0x56157a7fe6d0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a7fe2f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a7fe8c0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a7feac0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7feb80_0 .net "d", 0 0, L_0x56157a881340;  alias, 1 drivers
v0x56157a7fec60_0 .net "ena", 0 0, L_0x56157a8810d0;  alias, 1 drivers
v0x56157a7fed30_0 .var "q", 0 0;
v0x56157a7fee10_0 .net "rst", 0 0, L_0x56157a880a80;  1 drivers
E_0x56157a7fea40 .event posedge, v0x56157a7fee10_0, v0x56157a6e0060_0;
S_0x56157a7fefc0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a7fe2f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a7ff1b0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a7ff320_0 .net "d", 15 0, v0x56157a7ffbc0_0;  alias, 1 drivers
v0x56157a7ff420_0 .net "ena", 0 0, L_0x56157a880d20;  1 drivers
v0x56157a7ff4e0_0 .var "q", 15 0;
E_0x56157a7ff2a0 .event edge, v0x56157a7ff420_0, v0x56157a7ff320_0;
S_0x56157a7ff630 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a7fe2f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a7ff830 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a7ff9b0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a7ffa50_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a7ffaf0_0 .net "ena", 0 0, L_0x56157a880b70;  1 drivers
v0x56157a7ffbc0_0 .var "q", 15 0;
v0x56157a7ffcb0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a800960 .scope generate, "gen_ssram_block[21]" "gen_ssram_block[21]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a800b00 .param/l "i" 0 4 30, +C4<010101>;
L_0x56157a881a60 .functor AND 1, L_0x56157a8817b0, L_0x56157a881850, C4<1>, C4<1>;
L_0x56157a881c10 .functor AND 1, v0x56157a8754e0_0, L_0x56157a881b70, C4<1>, C4<1>;
L_0x56157a881cd0 .functor AND 1, L_0x56157a881c10, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a803ee0_0 .net *"_s0", 0 0, L_0x56157a8817b0;  1 drivers
v0x56157a803fe0_0 .net *"_s1", 0 0, L_0x56157a881850;  1 drivers
v0x56157a8040c0_0 .net *"_s5", 0 0, L_0x56157a881b70;  1 drivers
v0x56157a804190_0 .net *"_s6", 0 0, L_0x56157a881c10;  1 drivers
L_0x56157a881b70 .reduce/nor v0x56157a875750_0;
S_0x56157a800be0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a800960;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a800db0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a8814f0 .functor AND 1, L_0x56157a881a60, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a881580 .functor AND 1, L_0x56157a881a60, L_0x56157a881cd0, C4<1>, C4<1>;
L_0x56157a8816a0 .functor AND 1, L_0x56157a881580, v0x56157a801620_0, C4<1>, C4<1>;
v0x56157a803730_0 .net *"_s4", 0 0, L_0x56157a881580;  1 drivers
v0x56157a803830_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8038f0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a803990_0 .net "ena", 0 0, L_0x56157a881a60;  1 drivers
v0x56157a803a60_0 .net "q", 15 0, v0x56157a8034d0_0;  alias, 1 drivers
v0x56157a803ba0_0 .net "re", 0 0, L_0x56157a881cd0;  1 drivers
v0x56157a803c40_0 .net "re_delay", 0 0, v0x56157a801620_0;  1 drivers
v0x56157a803ce0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a803d80_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a881400 .reduce/nor L_0x56157a881a60;
S_0x56157a800fc0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a800be0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a8011b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a8013b0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a801470_0 .net "d", 0 0, L_0x56157a881cd0;  alias, 1 drivers
v0x56157a801550_0 .net "ena", 0 0, L_0x56157a881a60;  alias, 1 drivers
v0x56157a801620_0 .var "q", 0 0;
v0x56157a801700_0 .net "rst", 0 0, L_0x56157a881400;  1 drivers
E_0x56157a801330 .event posedge, v0x56157a801700_0, v0x56157a6e0060_0;
S_0x56157a8018b0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a800be0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a801aa0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a801c10_0 .net "d", 15 0, v0x56157a8034d0_0;  alias, 1 drivers
v0x56157a801d10_0 .net "ena", 0 0, L_0x56157a8816a0;  1 drivers
v0x56157a801dd0_0 .var "q", 15 0;
E_0x56157a801b90 .event edge, v0x56157a801d10_0, v0x56157a801c10_0;
S_0x56157a801f20 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a800be0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a802120 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a8022a0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a802b50_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a803400_0 .net "ena", 0 0, L_0x56157a8814f0;  1 drivers
v0x56157a8034d0_0 .var "q", 15 0;
v0x56157a8035c0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a804270 .scope generate, "gen_ssram_block[22]" "gen_ssram_block[22]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a804410 .param/l "i" 0 4 30, +C4<010110>;
L_0x56157a882400 .functor AND 1, L_0x56157a882140, L_0x56157a8821e0, C4<1>, C4<1>;
L_0x56157a8825b0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a882510, C4<1>, C4<1>;
L_0x56157a882670 .functor AND 1, L_0x56157a8825b0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a8067d0_0 .net *"_s0", 0 0, L_0x56157a882140;  1 drivers
v0x56157a8068d0_0 .net *"_s1", 0 0, L_0x56157a8821e0;  1 drivers
v0x56157a8069b0_0 .net *"_s5", 0 0, L_0x56157a882510;  1 drivers
v0x56157a806a80_0 .net *"_s6", 0 0, L_0x56157a8825b0;  1 drivers
L_0x56157a882510 .reduce/nor v0x56157a875750_0;
S_0x56157a8044f0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a804270;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a8046c0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a881e80 .functor AND 1, L_0x56157a882400, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a881f10 .functor AND 1, L_0x56157a882400, L_0x56157a882670, C4<1>, C4<1>;
L_0x56157a882030 .functor AND 1, L_0x56157a881f10, v0x56157a804f30_0, C4<1>, C4<1>;
v0x56157a806020_0 .net *"_s4", 0 0, L_0x56157a881f10;  1 drivers
v0x56157a806120_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8061e0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a806280_0 .net "ena", 0 0, L_0x56157a882400;  1 drivers
v0x56157a806350_0 .net "q", 15 0, v0x56157a805dc0_0;  alias, 1 drivers
v0x56157a806490_0 .net "re", 0 0, L_0x56157a882670;  1 drivers
v0x56157a806530_0 .net "re_delay", 0 0, v0x56157a804f30_0;  1 drivers
v0x56157a8065d0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a806670_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a881d90 .reduce/nor L_0x56157a882400;
S_0x56157a8048d0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a8044f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a804ac0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a804cc0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a804d80_0 .net "d", 0 0, L_0x56157a882670;  alias, 1 drivers
v0x56157a804e60_0 .net "ena", 0 0, L_0x56157a882400;  alias, 1 drivers
v0x56157a804f30_0 .var "q", 0 0;
v0x56157a805010_0 .net "rst", 0 0, L_0x56157a881d90;  1 drivers
E_0x56157a804c40 .event posedge, v0x56157a805010_0, v0x56157a6e0060_0;
S_0x56157a8051c0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a8044f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a8053b0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a805520_0 .net "d", 15 0, v0x56157a805dc0_0;  alias, 1 drivers
v0x56157a805620_0 .net "ena", 0 0, L_0x56157a882030;  1 drivers
v0x56157a8056e0_0 .var "q", 15 0;
E_0x56157a8054a0 .event edge, v0x56157a805620_0, v0x56157a805520_0;
S_0x56157a805830 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a8044f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a805a30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a805bb0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a805c50_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a805cf0_0 .net "ena", 0 0, L_0x56157a881e80;  1 drivers
v0x56157a805dc0_0 .var "q", 15 0;
v0x56157a805eb0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a806b60 .scope generate, "gen_ssram_block[23]" "gen_ssram_block[23]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a806d00 .param/l "i" 0 4 30, +C4<010111>;
L_0x56157a882db0 .functor AND 1, L_0x56157a882ae0, L_0x56157a882b80, C4<1>, C4<1>;
L_0x56157a882f60 .functor AND 1, v0x56157a8754e0_0, L_0x56157a882ec0, C4<1>, C4<1>;
L_0x56157a883020 .functor AND 1, L_0x56157a882f60, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a8090c0_0 .net *"_s0", 0 0, L_0x56157a882ae0;  1 drivers
v0x56157a8091c0_0 .net *"_s1", 0 0, L_0x56157a882b80;  1 drivers
v0x56157a8092a0_0 .net *"_s5", 0 0, L_0x56157a882ec0;  1 drivers
v0x56157a809370_0 .net *"_s6", 0 0, L_0x56157a882f60;  1 drivers
L_0x56157a882ec0 .reduce/nor v0x56157a875750_0;
S_0x56157a806de0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a806b60;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a806fb0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a882820 .functor AND 1, L_0x56157a882db0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a8828b0 .functor AND 1, L_0x56157a882db0, L_0x56157a883020, C4<1>, C4<1>;
L_0x56157a8829d0 .functor AND 1, L_0x56157a8828b0, v0x56157a807820_0, C4<1>, C4<1>;
v0x56157a808910_0 .net *"_s4", 0 0, L_0x56157a8828b0;  1 drivers
v0x56157a808a10_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a808ad0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a808b70_0 .net "ena", 0 0, L_0x56157a882db0;  1 drivers
v0x56157a808c40_0 .net "q", 15 0, v0x56157a8086b0_0;  alias, 1 drivers
v0x56157a808d80_0 .net "re", 0 0, L_0x56157a883020;  1 drivers
v0x56157a808e20_0 .net "re_delay", 0 0, v0x56157a807820_0;  1 drivers
v0x56157a808ec0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a808f60_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a882730 .reduce/nor L_0x56157a882db0;
S_0x56157a8071c0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a806de0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a8073b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a8075b0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a807670_0 .net "d", 0 0, L_0x56157a883020;  alias, 1 drivers
v0x56157a807750_0 .net "ena", 0 0, L_0x56157a882db0;  alias, 1 drivers
v0x56157a807820_0 .var "q", 0 0;
v0x56157a807900_0 .net "rst", 0 0, L_0x56157a882730;  1 drivers
E_0x56157a807530 .event posedge, v0x56157a807900_0, v0x56157a6e0060_0;
S_0x56157a807ab0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a806de0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a807ca0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a807e10_0 .net "d", 15 0, v0x56157a8086b0_0;  alias, 1 drivers
v0x56157a807f10_0 .net "ena", 0 0, L_0x56157a8829d0;  1 drivers
v0x56157a807fd0_0 .var "q", 15 0;
E_0x56157a807d90 .event edge, v0x56157a807f10_0, v0x56157a807e10_0;
S_0x56157a808120 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a806de0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a808320 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a8084a0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a808540_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a8085e0_0 .net "ena", 0 0, L_0x56157a882820;  1 drivers
v0x56157a8086b0_0 .var "q", 15 0;
v0x56157a8087a0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a809450 .scope generate, "gen_ssram_block[24]" "gen_ssram_block[24]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a8095f0 .param/l "i" 0 4 30, +C4<011000>;
L_0x56157a883770 .functor AND 1, L_0x56157a883490, L_0x56157a883530, C4<1>, C4<1>;
L_0x56157a883920 .functor AND 1, v0x56157a8754e0_0, L_0x56157a883880, C4<1>, C4<1>;
L_0x56157a8839e0 .functor AND 1, L_0x56157a883920, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a80b9b0_0 .net *"_s0", 0 0, L_0x56157a883490;  1 drivers
v0x56157a80bab0_0 .net *"_s1", 0 0, L_0x56157a883530;  1 drivers
v0x56157a80bb90_0 .net *"_s5", 0 0, L_0x56157a883880;  1 drivers
v0x56157a80bc60_0 .net *"_s6", 0 0, L_0x56157a883920;  1 drivers
L_0x56157a883880 .reduce/nor v0x56157a875750_0;
S_0x56157a8096d0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a809450;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a8098a0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a8831d0 .functor AND 1, L_0x56157a883770, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a883260 .functor AND 1, L_0x56157a883770, L_0x56157a8839e0, C4<1>, C4<1>;
L_0x56157a883380 .functor AND 1, L_0x56157a883260, v0x56157a80a110_0, C4<1>, C4<1>;
v0x56157a80b200_0 .net *"_s4", 0 0, L_0x56157a883260;  1 drivers
v0x56157a80b300_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a80b3c0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a80b460_0 .net "ena", 0 0, L_0x56157a883770;  1 drivers
v0x56157a80b530_0 .net "q", 15 0, v0x56157a80afa0_0;  alias, 1 drivers
v0x56157a80b670_0 .net "re", 0 0, L_0x56157a8839e0;  1 drivers
v0x56157a80b710_0 .net "re_delay", 0 0, v0x56157a80a110_0;  1 drivers
v0x56157a80b7b0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a80b850_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a8830e0 .reduce/nor L_0x56157a883770;
S_0x56157a809ab0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a8096d0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a809ca0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a809ea0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a809f60_0 .net "d", 0 0, L_0x56157a8839e0;  alias, 1 drivers
v0x56157a80a040_0 .net "ena", 0 0, L_0x56157a883770;  alias, 1 drivers
v0x56157a80a110_0 .var "q", 0 0;
v0x56157a80a1f0_0 .net "rst", 0 0, L_0x56157a8830e0;  1 drivers
E_0x56157a809e20 .event posedge, v0x56157a80a1f0_0, v0x56157a6e0060_0;
S_0x56157a80a3a0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a8096d0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a80a590 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a80a700_0 .net "d", 15 0, v0x56157a80afa0_0;  alias, 1 drivers
v0x56157a80a800_0 .net "ena", 0 0, L_0x56157a883380;  1 drivers
v0x56157a80a8c0_0 .var "q", 15 0;
E_0x56157a80a680 .event edge, v0x56157a80a800_0, v0x56157a80a700_0;
S_0x56157a80aa10 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a8096d0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a80ac10 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a80ad90_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a80ae30_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a80aed0_0 .net "ena", 0 0, L_0x56157a8831d0;  1 drivers
v0x56157a80afa0_0 .var "q", 15 0;
v0x56157a80b090_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a80bd40 .scope generate, "gen_ssram_block[25]" "gen_ssram_block[25]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a80bee0 .param/l "i" 0 4 30, +C4<011001>;
L_0x56157a884140 .functor AND 1, L_0x56157a883e50, L_0x56157a883ef0, C4<1>, C4<1>;
L_0x56157a8842f0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a884250, C4<1>, C4<1>;
L_0x56157a8843b0 .functor AND 1, L_0x56157a8842f0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a80e2a0_0 .net *"_s0", 0 0, L_0x56157a883e50;  1 drivers
v0x56157a80e3a0_0 .net *"_s1", 0 0, L_0x56157a883ef0;  1 drivers
v0x56157a80e480_0 .net *"_s5", 0 0, L_0x56157a884250;  1 drivers
v0x56157a80e550_0 .net *"_s6", 0 0, L_0x56157a8842f0;  1 drivers
L_0x56157a884250 .reduce/nor v0x56157a875750_0;
S_0x56157a80bfc0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a80bd40;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a80c190 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a883b90 .functor AND 1, L_0x56157a884140, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a883c20 .functor AND 1, L_0x56157a884140, L_0x56157a8843b0, C4<1>, C4<1>;
L_0x56157a883d40 .functor AND 1, L_0x56157a883c20, v0x56157a80ca00_0, C4<1>, C4<1>;
v0x56157a80daf0_0 .net *"_s4", 0 0, L_0x56157a883c20;  1 drivers
v0x56157a80dbf0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a80dcb0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a80dd50_0 .net "ena", 0 0, L_0x56157a884140;  1 drivers
v0x56157a80de20_0 .net "q", 15 0, v0x56157a80d890_0;  alias, 1 drivers
v0x56157a80df60_0 .net "re", 0 0, L_0x56157a8843b0;  1 drivers
v0x56157a80e000_0 .net "re_delay", 0 0, v0x56157a80ca00_0;  1 drivers
v0x56157a80e0a0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a80e140_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a883aa0 .reduce/nor L_0x56157a884140;
S_0x56157a80c3a0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a80bfc0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a80c590 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a80c790_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a80c850_0 .net "d", 0 0, L_0x56157a8843b0;  alias, 1 drivers
v0x56157a80c930_0 .net "ena", 0 0, L_0x56157a884140;  alias, 1 drivers
v0x56157a80ca00_0 .var "q", 0 0;
v0x56157a80cae0_0 .net "rst", 0 0, L_0x56157a883aa0;  1 drivers
E_0x56157a80c710 .event posedge, v0x56157a80cae0_0, v0x56157a6e0060_0;
S_0x56157a80cc90 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a80bfc0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a80ce80 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a80cff0_0 .net "d", 15 0, v0x56157a80d890_0;  alias, 1 drivers
v0x56157a80d0f0_0 .net "ena", 0 0, L_0x56157a883d40;  1 drivers
v0x56157a80d1b0_0 .var "q", 15 0;
E_0x56157a80cf70 .event edge, v0x56157a80d0f0_0, v0x56157a80cff0_0;
S_0x56157a80d300 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a80bfc0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a80d500 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a80d680_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a80d720_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a80d7c0_0 .net "ena", 0 0, L_0x56157a883b90;  1 drivers
v0x56157a80d890_0 .var "q", 15 0;
v0x56157a80d980_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a80e630 .scope generate, "gen_ssram_block[26]" "gen_ssram_block[26]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a80e7d0 .param/l "i" 0 4 30, +C4<011010>;
L_0x56157a884b20 .functor AND 1, L_0x56157a884820, L_0x56157a8848c0, C4<1>, C4<1>;
L_0x56157a884cd0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a884c30, C4<1>, C4<1>;
L_0x56157a884d90 .functor AND 1, L_0x56157a884cd0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a810b90_0 .net *"_s0", 0 0, L_0x56157a884820;  1 drivers
v0x56157a810c90_0 .net *"_s1", 0 0, L_0x56157a8848c0;  1 drivers
v0x56157a810d70_0 .net *"_s5", 0 0, L_0x56157a884c30;  1 drivers
v0x56157a810e40_0 .net *"_s6", 0 0, L_0x56157a884cd0;  1 drivers
L_0x56157a884c30 .reduce/nor v0x56157a875750_0;
S_0x56157a80e8b0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a80e630;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a80ea80 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a884560 .functor AND 1, L_0x56157a884b20, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a8845f0 .functor AND 1, L_0x56157a884b20, L_0x56157a884d90, C4<1>, C4<1>;
L_0x56157a884710 .functor AND 1, L_0x56157a8845f0, v0x56157a80f2f0_0, C4<1>, C4<1>;
v0x56157a8103e0_0 .net *"_s4", 0 0, L_0x56157a8845f0;  1 drivers
v0x56157a8104e0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8105a0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a810640_0 .net "ena", 0 0, L_0x56157a884b20;  1 drivers
v0x56157a810710_0 .net "q", 15 0, v0x56157a810180_0;  alias, 1 drivers
v0x56157a810850_0 .net "re", 0 0, L_0x56157a884d90;  1 drivers
v0x56157a8108f0_0 .net "re_delay", 0 0, v0x56157a80f2f0_0;  1 drivers
v0x56157a810990_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a810a30_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a884470 .reduce/nor L_0x56157a884b20;
S_0x56157a80ec90 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a80e8b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a80ee80 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a80f080_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a80f140_0 .net "d", 0 0, L_0x56157a884d90;  alias, 1 drivers
v0x56157a80f220_0 .net "ena", 0 0, L_0x56157a884b20;  alias, 1 drivers
v0x56157a80f2f0_0 .var "q", 0 0;
v0x56157a80f3d0_0 .net "rst", 0 0, L_0x56157a884470;  1 drivers
E_0x56157a80f000 .event posedge, v0x56157a80f3d0_0, v0x56157a6e0060_0;
S_0x56157a80f580 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a80e8b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a80f770 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a80f8e0_0 .net "d", 15 0, v0x56157a810180_0;  alias, 1 drivers
v0x56157a80f9e0_0 .net "ena", 0 0, L_0x56157a884710;  1 drivers
v0x56157a80faa0_0 .var "q", 15 0;
E_0x56157a80f860 .event edge, v0x56157a80f9e0_0, v0x56157a80f8e0_0;
S_0x56157a80fbf0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a80e8b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a80fdf0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a80ff70_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a810010_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a8100b0_0 .net "ena", 0 0, L_0x56157a884560;  1 drivers
v0x56157a810180_0 .var "q", 15 0;
v0x56157a810270_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a810f20 .scope generate, "gen_ssram_block[27]" "gen_ssram_block[27]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a8110c0 .param/l "i" 0 4 30, +C4<011011>;
L_0x56157a885510 .functor AND 1, L_0x56157a885200, L_0x56157a8852a0, C4<1>, C4<1>;
L_0x56157a8856c0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a885620, C4<1>, C4<1>;
L_0x56157a885780 .functor AND 1, L_0x56157a8856c0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a813480_0 .net *"_s0", 0 0, L_0x56157a885200;  1 drivers
v0x56157a813580_0 .net *"_s1", 0 0, L_0x56157a8852a0;  1 drivers
v0x56157a813660_0 .net *"_s5", 0 0, L_0x56157a885620;  1 drivers
v0x56157a813730_0 .net *"_s6", 0 0, L_0x56157a8856c0;  1 drivers
L_0x56157a885620 .reduce/nor v0x56157a875750_0;
S_0x56157a8111a0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a810f20;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a811370 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a884f40 .functor AND 1, L_0x56157a885510, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a884fd0 .functor AND 1, L_0x56157a885510, L_0x56157a885780, C4<1>, C4<1>;
L_0x56157a8850f0 .functor AND 1, L_0x56157a884fd0, v0x56157a811be0_0, C4<1>, C4<1>;
v0x56157a812cd0_0 .net *"_s4", 0 0, L_0x56157a884fd0;  1 drivers
v0x56157a812dd0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a812e90_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a812f30_0 .net "ena", 0 0, L_0x56157a885510;  1 drivers
v0x56157a813000_0 .net "q", 15 0, v0x56157a812a70_0;  alias, 1 drivers
v0x56157a813140_0 .net "re", 0 0, L_0x56157a885780;  1 drivers
v0x56157a8131e0_0 .net "re_delay", 0 0, v0x56157a811be0_0;  1 drivers
v0x56157a813280_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a813320_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a884e50 .reduce/nor L_0x56157a885510;
S_0x56157a811580 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a8111a0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a811770 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a811970_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a811a30_0 .net "d", 0 0, L_0x56157a885780;  alias, 1 drivers
v0x56157a811b10_0 .net "ena", 0 0, L_0x56157a885510;  alias, 1 drivers
v0x56157a811be0_0 .var "q", 0 0;
v0x56157a811cc0_0 .net "rst", 0 0, L_0x56157a884e50;  1 drivers
E_0x56157a8118f0 .event posedge, v0x56157a811cc0_0, v0x56157a6e0060_0;
S_0x56157a811e70 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a8111a0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a812060 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a8121d0_0 .net "d", 15 0, v0x56157a812a70_0;  alias, 1 drivers
v0x56157a8122d0_0 .net "ena", 0 0, L_0x56157a8850f0;  1 drivers
v0x56157a812390_0 .var "q", 15 0;
E_0x56157a812150 .event edge, v0x56157a8122d0_0, v0x56157a8121d0_0;
S_0x56157a8124e0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a8111a0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a8126e0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a812860_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a812900_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a8129a0_0 .net "ena", 0 0, L_0x56157a884f40;  1 drivers
v0x56157a812a70_0 .var "q", 15 0;
v0x56157a812b60_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a813810 .scope generate, "gen_ssram_block[28]" "gen_ssram_block[28]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a8139b0 .param/l "i" 0 4 30, +C4<011100>;
L_0x56157a885f10 .functor AND 1, L_0x56157a885bf0, L_0x56157a885c90, C4<1>, C4<1>;
L_0x56157a8860c0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a886020, C4<1>, C4<1>;
L_0x56157a886540 .functor AND 1, L_0x56157a8860c0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a815d70_0 .net *"_s0", 0 0, L_0x56157a885bf0;  1 drivers
v0x56157a815e70_0 .net *"_s1", 0 0, L_0x56157a885c90;  1 drivers
v0x56157a815f50_0 .net *"_s5", 0 0, L_0x56157a886020;  1 drivers
v0x56157a816020_0 .net *"_s6", 0 0, L_0x56157a8860c0;  1 drivers
L_0x56157a886020 .reduce/nor v0x56157a875750_0;
S_0x56157a813a90 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a813810;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a813c60 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a885930 .functor AND 1, L_0x56157a885f10, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a8859c0 .functor AND 1, L_0x56157a885f10, L_0x56157a886540, C4<1>, C4<1>;
L_0x56157a885ae0 .functor AND 1, L_0x56157a8859c0, v0x56157a8144d0_0, C4<1>, C4<1>;
v0x56157a8155c0_0 .net *"_s4", 0 0, L_0x56157a8859c0;  1 drivers
v0x56157a8156c0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a815780_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a815820_0 .net "ena", 0 0, L_0x56157a885f10;  1 drivers
v0x56157a8158f0_0 .net "q", 15 0, v0x56157a815360_0;  alias, 1 drivers
v0x56157a815a30_0 .net "re", 0 0, L_0x56157a886540;  1 drivers
v0x56157a815ad0_0 .net "re_delay", 0 0, v0x56157a8144d0_0;  1 drivers
v0x56157a815b70_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a815c10_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a885840 .reduce/nor L_0x56157a885f10;
S_0x56157a813e70 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a813a90;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a814060 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a814260_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a814320_0 .net "d", 0 0, L_0x56157a886540;  alias, 1 drivers
v0x56157a814400_0 .net "ena", 0 0, L_0x56157a885f10;  alias, 1 drivers
v0x56157a8144d0_0 .var "q", 0 0;
v0x56157a8145b0_0 .net "rst", 0 0, L_0x56157a885840;  1 drivers
E_0x56157a8141e0 .event posedge, v0x56157a8145b0_0, v0x56157a6e0060_0;
S_0x56157a814760 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a813a90;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a814950 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a814ac0_0 .net "d", 15 0, v0x56157a815360_0;  alias, 1 drivers
v0x56157a814bc0_0 .net "ena", 0 0, L_0x56157a885ae0;  1 drivers
v0x56157a814c80_0 .var "q", 15 0;
E_0x56157a814a40 .event edge, v0x56157a814bc0_0, v0x56157a814ac0_0;
S_0x56157a814dd0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a813a90;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a814fd0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a815150_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8151f0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a815290_0 .net "ena", 0 0, L_0x56157a885930;  1 drivers
v0x56157a815360_0 .var "q", 15 0;
v0x56157a815450_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a816100 .scope generate, "gen_ssram_block[29]" "gen_ssram_block[29]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a8162a0 .param/l "i" 0 4 30, +C4<011101>;
L_0x56157a886ce0 .functor AND 1, L_0x56157a8869b0, L_0x56157a886a50, C4<1>, C4<1>;
L_0x56157a886e90 .functor AND 1, v0x56157a8754e0_0, L_0x56157a886df0, C4<1>, C4<1>;
L_0x56157a886f50 .functor AND 1, L_0x56157a886e90, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a818660_0 .net *"_s0", 0 0, L_0x56157a8869b0;  1 drivers
v0x56157a818760_0 .net *"_s1", 0 0, L_0x56157a886a50;  1 drivers
v0x56157a818840_0 .net *"_s5", 0 0, L_0x56157a886df0;  1 drivers
v0x56157a818910_0 .net *"_s6", 0 0, L_0x56157a886e90;  1 drivers
L_0x56157a886df0 .reduce/nor v0x56157a875750_0;
S_0x56157a816380 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a816100;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a816550 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a8866f0 .functor AND 1, L_0x56157a886ce0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a886780 .functor AND 1, L_0x56157a886ce0, L_0x56157a886f50, C4<1>, C4<1>;
L_0x56157a8868a0 .functor AND 1, L_0x56157a886780, v0x56157a816dc0_0, C4<1>, C4<1>;
v0x56157a817eb0_0 .net *"_s4", 0 0, L_0x56157a886780;  1 drivers
v0x56157a817fb0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a818070_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a818110_0 .net "ena", 0 0, L_0x56157a886ce0;  1 drivers
v0x56157a8181e0_0 .net "q", 15 0, v0x56157a817c50_0;  alias, 1 drivers
v0x56157a818320_0 .net "re", 0 0, L_0x56157a886f50;  1 drivers
v0x56157a8183c0_0 .net "re_delay", 0 0, v0x56157a816dc0_0;  1 drivers
v0x56157a818460_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a818500_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a886600 .reduce/nor L_0x56157a886ce0;
S_0x56157a816760 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a816380;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a816950 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a816b50_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a816c10_0 .net "d", 0 0, L_0x56157a886f50;  alias, 1 drivers
v0x56157a816cf0_0 .net "ena", 0 0, L_0x56157a886ce0;  alias, 1 drivers
v0x56157a816dc0_0 .var "q", 0 0;
v0x56157a816ea0_0 .net "rst", 0 0, L_0x56157a886600;  1 drivers
E_0x56157a816ad0 .event posedge, v0x56157a816ea0_0, v0x56157a6e0060_0;
S_0x56157a817050 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a816380;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a817240 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a8173b0_0 .net "d", 15 0, v0x56157a817c50_0;  alias, 1 drivers
v0x56157a8174b0_0 .net "ena", 0 0, L_0x56157a8868a0;  1 drivers
v0x56157a817570_0 .var "q", 15 0;
E_0x56157a817330 .event edge, v0x56157a8174b0_0, v0x56157a8173b0_0;
S_0x56157a8176c0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a816380;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a8178c0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a817a40_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a817ae0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a817b80_0 .net "ena", 0 0, L_0x56157a8866f0;  1 drivers
v0x56157a817c50_0 .var "q", 15 0;
v0x56157a817d40_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a8189f0 .scope generate, "gen_ssram_block[30]" "gen_ssram_block[30]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a818b90 .param/l "i" 0 4 30, +C4<011110>;
L_0x56157a871f60 .functor AND 1, L_0x56157a871c20, L_0x56157a871cc0, C4<1>, C4<1>;
L_0x56157a872110 .functor AND 1, v0x56157a8754e0_0, L_0x56157a872070, C4<1>, C4<1>;
L_0x56157a8881a0 .functor AND 1, L_0x56157a872110, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a81af50_0 .net *"_s0", 0 0, L_0x56157a871c20;  1 drivers
v0x56157a81b050_0 .net *"_s1", 0 0, L_0x56157a871cc0;  1 drivers
v0x56157a81b130_0 .net *"_s5", 0 0, L_0x56157a872070;  1 drivers
v0x56157a81b200_0 .net *"_s6", 0 0, L_0x56157a872110;  1 drivers
L_0x56157a872070 .reduce/nor v0x56157a875750_0;
S_0x56157a818c70 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a8189f0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a818e40 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a887100 .functor AND 1, L_0x56157a871f60, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a8719f0 .functor AND 1, L_0x56157a871f60, L_0x56157a8881a0, C4<1>, C4<1>;
L_0x56157a871b10 .functor AND 1, L_0x56157a8719f0, v0x56157a8196b0_0, C4<1>, C4<1>;
v0x56157a81a7a0_0 .net *"_s4", 0 0, L_0x56157a8719f0;  1 drivers
v0x56157a81a8a0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a81a960_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a81aa00_0 .net "ena", 0 0, L_0x56157a871f60;  1 drivers
v0x56157a81aad0_0 .net "q", 15 0, v0x56157a81a540_0;  alias, 1 drivers
v0x56157a81ac10_0 .net "re", 0 0, L_0x56157a8881a0;  1 drivers
v0x56157a81acb0_0 .net "re_delay", 0 0, v0x56157a8196b0_0;  1 drivers
v0x56157a81ad50_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a81adf0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a887010 .reduce/nor L_0x56157a871f60;
S_0x56157a819050 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a818c70;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a819240 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a819440_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a819500_0 .net "d", 0 0, L_0x56157a8881a0;  alias, 1 drivers
v0x56157a8195e0_0 .net "ena", 0 0, L_0x56157a871f60;  alias, 1 drivers
v0x56157a8196b0_0 .var "q", 0 0;
v0x56157a819790_0 .net "rst", 0 0, L_0x56157a887010;  1 drivers
E_0x56157a8193c0 .event posedge, v0x56157a819790_0, v0x56157a6e0060_0;
S_0x56157a819940 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a818c70;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a819b30 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a819ca0_0 .net "d", 15 0, v0x56157a81a540_0;  alias, 1 drivers
v0x56157a819da0_0 .net "ena", 0 0, L_0x56157a871b10;  1 drivers
v0x56157a819e60_0 .var "q", 15 0;
E_0x56157a819c20 .event edge, v0x56157a819da0_0, v0x56157a819ca0_0;
S_0x56157a819fb0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a818c70;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a81a1b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a81a330_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a81a3d0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a81a470_0 .net "ena", 0 0, L_0x56157a887100;  1 drivers
v0x56157a81a540_0 .var "q", 15 0;
v0x56157a81a630_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a81b2e0 .scope generate, "gen_ssram_block[31]" "gen_ssram_block[31]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a81b480 .param/l "i" 0 4 30, +C4<011111>;
L_0x56157a888d50 .functor AND 1, L_0x56157a888a00, L_0x56157a888aa0, C4<1>, C4<1>;
L_0x56157a888f00 .functor AND 1, v0x56157a8754e0_0, L_0x56157a888e60, C4<1>, C4<1>;
L_0x56157a888fc0 .functor AND 1, L_0x56157a888f00, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a81d840_0 .net *"_s0", 0 0, L_0x56157a888a00;  1 drivers
v0x56157a81d940_0 .net *"_s1", 0 0, L_0x56157a888aa0;  1 drivers
v0x56157a81da20_0 .net *"_s5", 0 0, L_0x56157a888e60;  1 drivers
v0x56157a81daf0_0 .net *"_s6", 0 0, L_0x56157a888f00;  1 drivers
L_0x56157a888e60 .reduce/nor v0x56157a875750_0;
S_0x56157a81b560 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a81b2e0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a81b730 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a888760 .functor AND 1, L_0x56157a888d50, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a8887d0 .functor AND 1, L_0x56157a888d50, L_0x56157a888fc0, C4<1>, C4<1>;
L_0x56157a8888f0 .functor AND 1, L_0x56157a8887d0, v0x56157a81bfa0_0, C4<1>, C4<1>;
v0x56157a81d090_0 .net *"_s4", 0 0, L_0x56157a8887d0;  1 drivers
v0x56157a81d190_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a81d250_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a81d2f0_0 .net "ena", 0 0, L_0x56157a888d50;  1 drivers
v0x56157a81d3c0_0 .net "q", 15 0, v0x56157a81ce30_0;  alias, 1 drivers
v0x56157a81d500_0 .net "re", 0 0, L_0x56157a888fc0;  1 drivers
v0x56157a81d5a0_0 .net "re_delay", 0 0, v0x56157a81bfa0_0;  1 drivers
v0x56157a81d640_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a81d6e0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a888670 .reduce/nor L_0x56157a888d50;
S_0x56157a81b940 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a81b560;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a81bb30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a81bd30_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a81bdf0_0 .net "d", 0 0, L_0x56157a888fc0;  alias, 1 drivers
v0x56157a81bed0_0 .net "ena", 0 0, L_0x56157a888d50;  alias, 1 drivers
v0x56157a81bfa0_0 .var "q", 0 0;
v0x56157a81c080_0 .net "rst", 0 0, L_0x56157a888670;  1 drivers
E_0x56157a81bcb0 .event posedge, v0x56157a81c080_0, v0x56157a6e0060_0;
S_0x56157a81c230 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a81b560;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a81c420 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a81c590_0 .net "d", 15 0, v0x56157a81ce30_0;  alias, 1 drivers
v0x56157a81c690_0 .net "ena", 0 0, L_0x56157a8888f0;  1 drivers
v0x56157a81c750_0 .var "q", 15 0;
E_0x56157a81c510 .event edge, v0x56157a81c690_0, v0x56157a81c590_0;
S_0x56157a81c8a0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a81b560;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a81caa0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a81cc20_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a81ccc0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a81cd60_0 .net "ena", 0 0, L_0x56157a888760;  1 drivers
v0x56157a81ce30_0 .var "q", 15 0;
v0x56157a81cf20_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a81dbd0 .scope generate, "gen_ssram_block[32]" "gen_ssram_block[32]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a81dd70 .param/l "i" 0 4 30, +C4<0100000>;
L_0x56157a889790 .functor AND 1, L_0x56157a889430, L_0x56157a8894d0, C4<1>, C4<1>;
L_0x56157a889940 .functor AND 1, v0x56157a8754e0_0, L_0x56157a8898a0, C4<1>, C4<1>;
L_0x56157a889a00 .functor AND 1, L_0x56157a889940, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a820940_0 .net *"_s0", 0 0, L_0x56157a889430;  1 drivers
v0x56157a820a40_0 .net *"_s1", 0 0, L_0x56157a8894d0;  1 drivers
v0x56157a820b20_0 .net *"_s5", 0 0, L_0x56157a8898a0;  1 drivers
v0x56157a820bf0_0 .net *"_s6", 0 0, L_0x56157a889940;  1 drivers
L_0x56157a8898a0 .reduce/nor v0x56157a875750_0;
S_0x56157a81de60 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a81dbd0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a81e050 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a889170 .functor AND 1, L_0x56157a889790, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a889200 .functor AND 1, L_0x56157a889790, L_0x56157a889a00, C4<1>, C4<1>;
L_0x56157a889320 .functor AND 1, L_0x56157a889200, v0x56157a81e890_0, C4<1>, C4<1>;
v0x56157a820190_0 .net *"_s4", 0 0, L_0x56157a889200;  1 drivers
v0x56157a820290_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a820350_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a8203f0_0 .net "ena", 0 0, L_0x56157a889790;  1 drivers
v0x56157a8204c0_0 .net "q", 15 0, v0x56157a81f720_0;  alias, 1 drivers
v0x56157a820600_0 .net "re", 0 0, L_0x56157a889a00;  1 drivers
v0x56157a8206a0_0 .net "re_delay", 0 0, v0x56157a81e890_0;  1 drivers
v0x56157a820740_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a8207e0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a889080 .reduce/nor L_0x56157a889790;
S_0x56157a81e230 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a81de60;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a81e420 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a81e620_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a81e6e0_0 .net "d", 0 0, L_0x56157a889a00;  alias, 1 drivers
v0x56157a81e7c0_0 .net "ena", 0 0, L_0x56157a889790;  alias, 1 drivers
v0x56157a81e890_0 .var "q", 0 0;
v0x56157a81e970_0 .net "rst", 0 0, L_0x56157a889080;  1 drivers
E_0x56157a81e5a0 .event posedge, v0x56157a81e970_0, v0x56157a6e0060_0;
S_0x56157a81eb20 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a81de60;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a81ed10 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a81ee80_0 .net "d", 15 0, v0x56157a81f720_0;  alias, 1 drivers
v0x56157a81ef80_0 .net "ena", 0 0, L_0x56157a889320;  1 drivers
v0x56157a81f040_0 .var "q", 15 0;
E_0x56157a81ee00 .event edge, v0x56157a81ef80_0, v0x56157a81ee80_0;
S_0x56157a81f190 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a81de60;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a81f390 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a81f510_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a81f5b0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a81f650_0 .net "ena", 0 0, L_0x56157a889170;  1 drivers
v0x56157a81f720_0 .var "q", 15 0;
v0x56157a81f810_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a820cd0 .scope generate, "gen_ssram_block[33]" "gen_ssram_block[33]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a820e70 .param/l "i" 0 4 30, +C4<0100001>;
L_0x56157a88a1e0 .functor AND 1, L_0x56157a889e70, L_0x56157a889f10, C4<1>, C4<1>;
L_0x56157a88a390 .functor AND 1, v0x56157a8754e0_0, L_0x56157a88a2f0, C4<1>, C4<1>;
L_0x56157a88a450 .functor AND 1, L_0x56157a88a390, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a823230_0 .net *"_s0", 0 0, L_0x56157a889e70;  1 drivers
v0x56157a823330_0 .net *"_s1", 0 0, L_0x56157a889f10;  1 drivers
v0x56157a823410_0 .net *"_s5", 0 0, L_0x56157a88a2f0;  1 drivers
v0x56157a8234e0_0 .net *"_s6", 0 0, L_0x56157a88a390;  1 drivers
L_0x56157a88a2f0 .reduce/nor v0x56157a875750_0;
S_0x56157a820f60 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a820cd0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a821150 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a889bb0 .functor AND 1, L_0x56157a88a1e0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a889c40 .functor AND 1, L_0x56157a88a1e0, L_0x56157a88a450, C4<1>, C4<1>;
L_0x56157a889d60 .functor AND 1, L_0x56157a889c40, v0x56157a821990_0, C4<1>, C4<1>;
v0x56157a822a80_0 .net *"_s4", 0 0, L_0x56157a889c40;  1 drivers
v0x56157a822b80_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a822c40_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a822ce0_0 .net "ena", 0 0, L_0x56157a88a1e0;  1 drivers
v0x56157a822db0_0 .net "q", 15 0, v0x56157a822820_0;  alias, 1 drivers
v0x56157a822ef0_0 .net "re", 0 0, L_0x56157a88a450;  1 drivers
v0x56157a822f90_0 .net "re_delay", 0 0, v0x56157a821990_0;  1 drivers
v0x56157a823030_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a8230d0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a889ac0 .reduce/nor L_0x56157a88a1e0;
S_0x56157a821330 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a820f60;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a821520 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a821720_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8217e0_0 .net "d", 0 0, L_0x56157a88a450;  alias, 1 drivers
v0x56157a8218c0_0 .net "ena", 0 0, L_0x56157a88a1e0;  alias, 1 drivers
v0x56157a821990_0 .var "q", 0 0;
v0x56157a821a70_0 .net "rst", 0 0, L_0x56157a889ac0;  1 drivers
E_0x56157a8216a0 .event posedge, v0x56157a821a70_0, v0x56157a6e0060_0;
S_0x56157a821c20 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a820f60;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a821e10 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a821f80_0 .net "d", 15 0, v0x56157a822820_0;  alias, 1 drivers
v0x56157a822080_0 .net "ena", 0 0, L_0x56157a889d60;  1 drivers
v0x56157a822140_0 .var "q", 15 0;
E_0x56157a821f00 .event edge, v0x56157a822080_0, v0x56157a821f80_0;
S_0x56157a822290 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a820f60;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a822490 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a822610_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8226b0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a822750_0 .net "ena", 0 0, L_0x56157a889bb0;  1 drivers
v0x56157a822820_0 .var "q", 15 0;
v0x56157a822910_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a8235c0 .scope generate, "gen_ssram_block[34]" "gen_ssram_block[34]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a823760 .param/l "i" 0 4 30, +C4<0100010>;
L_0x56157a88ac40 .functor AND 1, L_0x56157a88a8c0, L_0x56157a88a960, C4<1>, C4<1>;
L_0x56157a88adf0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a88ad50, C4<1>, C4<1>;
L_0x56157a88aeb0 .functor AND 1, L_0x56157a88adf0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a825b20_0 .net *"_s0", 0 0, L_0x56157a88a8c0;  1 drivers
v0x56157a825c20_0 .net *"_s1", 0 0, L_0x56157a88a960;  1 drivers
v0x56157a825d00_0 .net *"_s5", 0 0, L_0x56157a88ad50;  1 drivers
v0x56157a825dd0_0 .net *"_s6", 0 0, L_0x56157a88adf0;  1 drivers
L_0x56157a88ad50 .reduce/nor v0x56157a875750_0;
S_0x56157a823850 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a8235c0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a823a40 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a88a600 .functor AND 1, L_0x56157a88ac40, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a88a690 .functor AND 1, L_0x56157a88ac40, L_0x56157a88aeb0, C4<1>, C4<1>;
L_0x56157a88a7b0 .functor AND 1, L_0x56157a88a690, v0x56157a824280_0, C4<1>, C4<1>;
v0x56157a825370_0 .net *"_s4", 0 0, L_0x56157a88a690;  1 drivers
v0x56157a825470_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a825530_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a8255d0_0 .net "ena", 0 0, L_0x56157a88ac40;  1 drivers
v0x56157a8256a0_0 .net "q", 15 0, v0x56157a825110_0;  alias, 1 drivers
v0x56157a8257e0_0 .net "re", 0 0, L_0x56157a88aeb0;  1 drivers
v0x56157a825880_0 .net "re_delay", 0 0, v0x56157a824280_0;  1 drivers
v0x56157a825920_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a8259c0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a88a510 .reduce/nor L_0x56157a88ac40;
S_0x56157a823c20 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a823850;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a823e10 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a824010_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8240d0_0 .net "d", 0 0, L_0x56157a88aeb0;  alias, 1 drivers
v0x56157a8241b0_0 .net "ena", 0 0, L_0x56157a88ac40;  alias, 1 drivers
v0x56157a824280_0 .var "q", 0 0;
v0x56157a824360_0 .net "rst", 0 0, L_0x56157a88a510;  1 drivers
E_0x56157a823f90 .event posedge, v0x56157a824360_0, v0x56157a6e0060_0;
S_0x56157a824510 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a823850;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a824700 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a824870_0 .net "d", 15 0, v0x56157a825110_0;  alias, 1 drivers
v0x56157a824970_0 .net "ena", 0 0, L_0x56157a88a7b0;  1 drivers
v0x56157a824a30_0 .var "q", 15 0;
E_0x56157a8247f0 .event edge, v0x56157a824970_0, v0x56157a824870_0;
S_0x56157a824b80 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a823850;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a824d80 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a824f00_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a824fa0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a825040_0 .net "ena", 0 0, L_0x56157a88a600;  1 drivers
v0x56157a825110_0 .var "q", 15 0;
v0x56157a825200_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a825eb0 .scope generate, "gen_ssram_block[35]" "gen_ssram_block[35]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a826050 .param/l "i" 0 4 30, +C4<0100011>;
L_0x56157a88b6b0 .functor AND 1, L_0x56157a88b320, L_0x56157a88b3c0, C4<1>, C4<1>;
L_0x56157a88b860 .functor AND 1, v0x56157a8754e0_0, L_0x56157a88b7c0, C4<1>, C4<1>;
L_0x56157a88b920 .functor AND 1, L_0x56157a88b860, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a828410_0 .net *"_s0", 0 0, L_0x56157a88b320;  1 drivers
v0x56157a828510_0 .net *"_s1", 0 0, L_0x56157a88b3c0;  1 drivers
v0x56157a8285f0_0 .net *"_s5", 0 0, L_0x56157a88b7c0;  1 drivers
v0x56157a8286c0_0 .net *"_s6", 0 0, L_0x56157a88b860;  1 drivers
L_0x56157a88b7c0 .reduce/nor v0x56157a875750_0;
S_0x56157a826140 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a825eb0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a826330 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a88b060 .functor AND 1, L_0x56157a88b6b0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a88b0f0 .functor AND 1, L_0x56157a88b6b0, L_0x56157a88b920, C4<1>, C4<1>;
L_0x56157a88b210 .functor AND 1, L_0x56157a88b0f0, v0x56157a826b70_0, C4<1>, C4<1>;
v0x56157a827c60_0 .net *"_s4", 0 0, L_0x56157a88b0f0;  1 drivers
v0x56157a827d60_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a827e20_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a827ec0_0 .net "ena", 0 0, L_0x56157a88b6b0;  1 drivers
v0x56157a827f90_0 .net "q", 15 0, v0x56157a827a00_0;  alias, 1 drivers
v0x56157a8280d0_0 .net "re", 0 0, L_0x56157a88b920;  1 drivers
v0x56157a828170_0 .net "re_delay", 0 0, v0x56157a826b70_0;  1 drivers
v0x56157a828210_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a8282b0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a88af70 .reduce/nor L_0x56157a88b6b0;
S_0x56157a826510 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a826140;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a826700 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a826900_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8269c0_0 .net "d", 0 0, L_0x56157a88b920;  alias, 1 drivers
v0x56157a826aa0_0 .net "ena", 0 0, L_0x56157a88b6b0;  alias, 1 drivers
v0x56157a826b70_0 .var "q", 0 0;
v0x56157a826c50_0 .net "rst", 0 0, L_0x56157a88af70;  1 drivers
E_0x56157a826880 .event posedge, v0x56157a826c50_0, v0x56157a6e0060_0;
S_0x56157a826e00 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a826140;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a826ff0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a827160_0 .net "d", 15 0, v0x56157a827a00_0;  alias, 1 drivers
v0x56157a827260_0 .net "ena", 0 0, L_0x56157a88b210;  1 drivers
v0x56157a827320_0 .var "q", 15 0;
E_0x56157a8270e0 .event edge, v0x56157a827260_0, v0x56157a827160_0;
S_0x56157a827470 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a826140;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a827670 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a8277f0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a827890_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a827930_0 .net "ena", 0 0, L_0x56157a88b060;  1 drivers
v0x56157a827a00_0 .var "q", 15 0;
v0x56157a827af0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a8287a0 .scope generate, "gen_ssram_block[36]" "gen_ssram_block[36]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a828940 .param/l "i" 0 4 30, +C4<0100100>;
L_0x56157a88c130 .functor AND 1, L_0x56157a88bd90, L_0x56157a88be30, C4<1>, C4<1>;
L_0x56157a88c2e0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a88c240, C4<1>, C4<1>;
L_0x56157a88c3a0 .functor AND 1, L_0x56157a88c2e0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a82ad00_0 .net *"_s0", 0 0, L_0x56157a88bd90;  1 drivers
v0x56157a82ae00_0 .net *"_s1", 0 0, L_0x56157a88be30;  1 drivers
v0x56157a82aee0_0 .net *"_s5", 0 0, L_0x56157a88c240;  1 drivers
v0x56157a82afb0_0 .net *"_s6", 0 0, L_0x56157a88c2e0;  1 drivers
L_0x56157a88c240 .reduce/nor v0x56157a875750_0;
S_0x56157a828a30 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a8287a0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a828c20 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a88bad0 .functor AND 1, L_0x56157a88c130, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a88bb60 .functor AND 1, L_0x56157a88c130, L_0x56157a88c3a0, C4<1>, C4<1>;
L_0x56157a88bc80 .functor AND 1, L_0x56157a88bb60, v0x56157a829460_0, C4<1>, C4<1>;
v0x56157a82a550_0 .net *"_s4", 0 0, L_0x56157a88bb60;  1 drivers
v0x56157a82a650_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a82a710_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a82a7b0_0 .net "ena", 0 0, L_0x56157a88c130;  1 drivers
v0x56157a82a880_0 .net "q", 15 0, v0x56157a82a2f0_0;  alias, 1 drivers
v0x56157a82a9c0_0 .net "re", 0 0, L_0x56157a88c3a0;  1 drivers
v0x56157a82aa60_0 .net "re_delay", 0 0, v0x56157a829460_0;  1 drivers
v0x56157a82ab00_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a82aba0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a88b9e0 .reduce/nor L_0x56157a88c130;
S_0x56157a828e00 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a828a30;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a828ff0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a8291f0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8292b0_0 .net "d", 0 0, L_0x56157a88c3a0;  alias, 1 drivers
v0x56157a829390_0 .net "ena", 0 0, L_0x56157a88c130;  alias, 1 drivers
v0x56157a829460_0 .var "q", 0 0;
v0x56157a829540_0 .net "rst", 0 0, L_0x56157a88b9e0;  1 drivers
E_0x56157a829170 .event posedge, v0x56157a829540_0, v0x56157a6e0060_0;
S_0x56157a8296f0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a828a30;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a8298e0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a829a50_0 .net "d", 15 0, v0x56157a82a2f0_0;  alias, 1 drivers
v0x56157a829b50_0 .net "ena", 0 0, L_0x56157a88bc80;  1 drivers
v0x56157a829c10_0 .var "q", 15 0;
E_0x56157a8299d0 .event edge, v0x56157a829b50_0, v0x56157a829a50_0;
S_0x56157a829d60 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a828a30;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a829f60 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a82a0e0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a82a180_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a82a220_0 .net "ena", 0 0, L_0x56157a88bad0;  1 drivers
v0x56157a82a2f0_0 .var "q", 15 0;
v0x56157a82a3e0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a82b090 .scope generate, "gen_ssram_block[37]" "gen_ssram_block[37]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a82b230 .param/l "i" 0 4 30, +C4<0100101>;
L_0x56157a88cbc0 .functor AND 1, L_0x56157a88c810, L_0x56157a88c8b0, C4<1>, C4<1>;
L_0x56157a88cd70 .functor AND 1, v0x56157a8754e0_0, L_0x56157a88ccd0, C4<1>, C4<1>;
L_0x56157a88ce30 .functor AND 1, L_0x56157a88cd70, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a82d5f0_0 .net *"_s0", 0 0, L_0x56157a88c810;  1 drivers
v0x56157a82d6f0_0 .net *"_s1", 0 0, L_0x56157a88c8b0;  1 drivers
v0x56157a82d7d0_0 .net *"_s5", 0 0, L_0x56157a88ccd0;  1 drivers
v0x56157a82d8a0_0 .net *"_s6", 0 0, L_0x56157a88cd70;  1 drivers
L_0x56157a88ccd0 .reduce/nor v0x56157a875750_0;
S_0x56157a82b320 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a82b090;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a82b510 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a88c550 .functor AND 1, L_0x56157a88cbc0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a88c5e0 .functor AND 1, L_0x56157a88cbc0, L_0x56157a88ce30, C4<1>, C4<1>;
L_0x56157a88c700 .functor AND 1, L_0x56157a88c5e0, v0x56157a82bd50_0, C4<1>, C4<1>;
v0x56157a82ce40_0 .net *"_s4", 0 0, L_0x56157a88c5e0;  1 drivers
v0x56157a82cf40_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a82d000_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a82d0a0_0 .net "ena", 0 0, L_0x56157a88cbc0;  1 drivers
v0x56157a82d170_0 .net "q", 15 0, v0x56157a82cbe0_0;  alias, 1 drivers
v0x56157a82d2b0_0 .net "re", 0 0, L_0x56157a88ce30;  1 drivers
v0x56157a82d350_0 .net "re_delay", 0 0, v0x56157a82bd50_0;  1 drivers
v0x56157a82d3f0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a82d490_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a88c460 .reduce/nor L_0x56157a88cbc0;
S_0x56157a82b6f0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a82b320;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a82b8e0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a82bae0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a82bba0_0 .net "d", 0 0, L_0x56157a88ce30;  alias, 1 drivers
v0x56157a82bc80_0 .net "ena", 0 0, L_0x56157a88cbc0;  alias, 1 drivers
v0x56157a82bd50_0 .var "q", 0 0;
v0x56157a82be30_0 .net "rst", 0 0, L_0x56157a88c460;  1 drivers
E_0x56157a82ba60 .event posedge, v0x56157a82be30_0, v0x56157a6e0060_0;
S_0x56157a82bfe0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a82b320;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a82c1d0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a82c340_0 .net "d", 15 0, v0x56157a82cbe0_0;  alias, 1 drivers
v0x56157a82c440_0 .net "ena", 0 0, L_0x56157a88c700;  1 drivers
v0x56157a82c500_0 .var "q", 15 0;
E_0x56157a82c2c0 .event edge, v0x56157a82c440_0, v0x56157a82c340_0;
S_0x56157a82c650 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a82b320;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a82c850 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a82c9d0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a82ca70_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a82cb10_0 .net "ena", 0 0, L_0x56157a88c550;  1 drivers
v0x56157a82cbe0_0 .var "q", 15 0;
v0x56157a82ccd0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a82d980 .scope generate, "gen_ssram_block[38]" "gen_ssram_block[38]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a82db20 .param/l "i" 0 4 30, +C4<0100110>;
L_0x56157a88d660 .functor AND 1, L_0x56157a88d2a0, L_0x56157a88d340, C4<1>, C4<1>;
L_0x56157a88d810 .functor AND 1, v0x56157a8754e0_0, L_0x56157a88d770, C4<1>, C4<1>;
L_0x56157a88d8d0 .functor AND 1, L_0x56157a88d810, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a82fee0_0 .net *"_s0", 0 0, L_0x56157a88d2a0;  1 drivers
v0x56157a82ffe0_0 .net *"_s1", 0 0, L_0x56157a88d340;  1 drivers
v0x56157a8300c0_0 .net *"_s5", 0 0, L_0x56157a88d770;  1 drivers
v0x56157a830190_0 .net *"_s6", 0 0, L_0x56157a88d810;  1 drivers
L_0x56157a88d770 .reduce/nor v0x56157a875750_0;
S_0x56157a82dc10 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a82d980;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a82de00 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a88cfe0 .functor AND 1, L_0x56157a88d660, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a88d070 .functor AND 1, L_0x56157a88d660, L_0x56157a88d8d0, C4<1>, C4<1>;
L_0x56157a88d190 .functor AND 1, L_0x56157a88d070, v0x56157a82e640_0, C4<1>, C4<1>;
v0x56157a82f730_0 .net *"_s4", 0 0, L_0x56157a88d070;  1 drivers
v0x56157a82f830_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a82f8f0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a82f990_0 .net "ena", 0 0, L_0x56157a88d660;  1 drivers
v0x56157a82fa60_0 .net "q", 15 0, v0x56157a82f4d0_0;  alias, 1 drivers
v0x56157a82fba0_0 .net "re", 0 0, L_0x56157a88d8d0;  1 drivers
v0x56157a82fc40_0 .net "re_delay", 0 0, v0x56157a82e640_0;  1 drivers
v0x56157a82fce0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a82fd80_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a88cef0 .reduce/nor L_0x56157a88d660;
S_0x56157a82dfe0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a82dc10;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a82e1d0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a82e3d0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a82e490_0 .net "d", 0 0, L_0x56157a88d8d0;  alias, 1 drivers
v0x56157a82e570_0 .net "ena", 0 0, L_0x56157a88d660;  alias, 1 drivers
v0x56157a82e640_0 .var "q", 0 0;
v0x56157a82e720_0 .net "rst", 0 0, L_0x56157a88cef0;  1 drivers
E_0x56157a82e350 .event posedge, v0x56157a82e720_0, v0x56157a6e0060_0;
S_0x56157a82e8d0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a82dc10;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a82eac0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a82ec30_0 .net "d", 15 0, v0x56157a82f4d0_0;  alias, 1 drivers
v0x56157a82ed30_0 .net "ena", 0 0, L_0x56157a88d190;  1 drivers
v0x56157a82edf0_0 .var "q", 15 0;
E_0x56157a82ebb0 .event edge, v0x56157a82ed30_0, v0x56157a82ec30_0;
S_0x56157a82ef40 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a82dc10;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a82f140 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a82f2c0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a82f360_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a82f400_0 .net "ena", 0 0, L_0x56157a88cfe0;  1 drivers
v0x56157a82f4d0_0 .var "q", 15 0;
v0x56157a82f5c0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a830270 .scope generate, "gen_ssram_block[39]" "gen_ssram_block[39]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a830410 .param/l "i" 0 4 30, +C4<0100111>;
L_0x56157a88e110 .functor AND 1, L_0x56157a88dd40, L_0x56157a88dde0, C4<1>, C4<1>;
L_0x56157a88e2c0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a88e220, C4<1>, C4<1>;
L_0x56157a88e380 .functor AND 1, L_0x56157a88e2c0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a8327d0_0 .net *"_s0", 0 0, L_0x56157a88dd40;  1 drivers
v0x56157a8328d0_0 .net *"_s1", 0 0, L_0x56157a88dde0;  1 drivers
v0x56157a8329b0_0 .net *"_s5", 0 0, L_0x56157a88e220;  1 drivers
v0x56157a832a80_0 .net *"_s6", 0 0, L_0x56157a88e2c0;  1 drivers
L_0x56157a88e220 .reduce/nor v0x56157a875750_0;
S_0x56157a830500 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a830270;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a8306f0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a88da80 .functor AND 1, L_0x56157a88e110, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a88db10 .functor AND 1, L_0x56157a88e110, L_0x56157a88e380, C4<1>, C4<1>;
L_0x56157a88dc30 .functor AND 1, L_0x56157a88db10, v0x56157a830f30_0, C4<1>, C4<1>;
v0x56157a832020_0 .net *"_s4", 0 0, L_0x56157a88db10;  1 drivers
v0x56157a832120_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8321e0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a832280_0 .net "ena", 0 0, L_0x56157a88e110;  1 drivers
v0x56157a832350_0 .net "q", 15 0, v0x56157a831dc0_0;  alias, 1 drivers
v0x56157a832490_0 .net "re", 0 0, L_0x56157a88e380;  1 drivers
v0x56157a832530_0 .net "re_delay", 0 0, v0x56157a830f30_0;  1 drivers
v0x56157a8325d0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a832670_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a88d990 .reduce/nor L_0x56157a88e110;
S_0x56157a8308d0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a830500;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a830ac0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a830cc0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a830d80_0 .net "d", 0 0, L_0x56157a88e380;  alias, 1 drivers
v0x56157a830e60_0 .net "ena", 0 0, L_0x56157a88e110;  alias, 1 drivers
v0x56157a830f30_0 .var "q", 0 0;
v0x56157a831010_0 .net "rst", 0 0, L_0x56157a88d990;  1 drivers
E_0x56157a830c40 .event posedge, v0x56157a831010_0, v0x56157a6e0060_0;
S_0x56157a8311c0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a830500;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a8313b0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a831520_0 .net "d", 15 0, v0x56157a831dc0_0;  alias, 1 drivers
v0x56157a831620_0 .net "ena", 0 0, L_0x56157a88dc30;  1 drivers
v0x56157a8316e0_0 .var "q", 15 0;
E_0x56157a8314a0 .event edge, v0x56157a831620_0, v0x56157a831520_0;
S_0x56157a831830 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a830500;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a831a30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a831bb0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a831c50_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a831cf0_0 .net "ena", 0 0, L_0x56157a88da80;  1 drivers
v0x56157a831dc0_0 .var "q", 15 0;
v0x56157a831eb0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a832b60 .scope generate, "gen_ssram_block[40]" "gen_ssram_block[40]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a832d00 .param/l "i" 0 4 30, +C4<0101000>;
L_0x56157a88ebd0 .functor AND 1, L_0x56157a88e7f0, L_0x56157a88e890, C4<1>, C4<1>;
L_0x56157a88ed80 .functor AND 1, v0x56157a8754e0_0, L_0x56157a88ece0, C4<1>, C4<1>;
L_0x56157a88ee40 .functor AND 1, L_0x56157a88ed80, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a8350c0_0 .net *"_s0", 0 0, L_0x56157a88e7f0;  1 drivers
v0x56157a8351c0_0 .net *"_s1", 0 0, L_0x56157a88e890;  1 drivers
v0x56157a8352a0_0 .net *"_s5", 0 0, L_0x56157a88ece0;  1 drivers
v0x56157a835370_0 .net *"_s6", 0 0, L_0x56157a88ed80;  1 drivers
L_0x56157a88ece0 .reduce/nor v0x56157a875750_0;
S_0x56157a832df0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a832b60;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a832fe0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a88e530 .functor AND 1, L_0x56157a88ebd0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a88e5c0 .functor AND 1, L_0x56157a88ebd0, L_0x56157a88ee40, C4<1>, C4<1>;
L_0x56157a88e6e0 .functor AND 1, L_0x56157a88e5c0, v0x56157a833820_0, C4<1>, C4<1>;
v0x56157a834910_0 .net *"_s4", 0 0, L_0x56157a88e5c0;  1 drivers
v0x56157a834a10_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a834ad0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a834b70_0 .net "ena", 0 0, L_0x56157a88ebd0;  1 drivers
v0x56157a834c40_0 .net "q", 15 0, v0x56157a8346b0_0;  alias, 1 drivers
v0x56157a834d80_0 .net "re", 0 0, L_0x56157a88ee40;  1 drivers
v0x56157a834e20_0 .net "re_delay", 0 0, v0x56157a833820_0;  1 drivers
v0x56157a834ec0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a834f60_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a88e440 .reduce/nor L_0x56157a88ebd0;
S_0x56157a8331c0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a832df0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a8333b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a8335b0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a833670_0 .net "d", 0 0, L_0x56157a88ee40;  alias, 1 drivers
v0x56157a833750_0 .net "ena", 0 0, L_0x56157a88ebd0;  alias, 1 drivers
v0x56157a833820_0 .var "q", 0 0;
v0x56157a833900_0 .net "rst", 0 0, L_0x56157a88e440;  1 drivers
E_0x56157a833530 .event posedge, v0x56157a833900_0, v0x56157a6e0060_0;
S_0x56157a833ab0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a832df0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a833ca0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a833e10_0 .net "d", 15 0, v0x56157a8346b0_0;  alias, 1 drivers
v0x56157a833f10_0 .net "ena", 0 0, L_0x56157a88e6e0;  1 drivers
v0x56157a833fd0_0 .var "q", 15 0;
E_0x56157a833d90 .event edge, v0x56157a833f10_0, v0x56157a833e10_0;
S_0x56157a834120 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a832df0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a834320 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a8344a0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a834540_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a8345e0_0 .net "ena", 0 0, L_0x56157a88e530;  1 drivers
v0x56157a8346b0_0 .var "q", 15 0;
v0x56157a8347a0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a835450 .scope generate, "gen_ssram_block[41]" "gen_ssram_block[41]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a8355f0 .param/l "i" 0 4 30, +C4<0101001>;
L_0x56157a88f6a0 .functor AND 1, L_0x56157a88f2b0, L_0x56157a88f350, C4<1>, C4<1>;
L_0x56157a88f850 .functor AND 1, v0x56157a8754e0_0, L_0x56157a88f7b0, C4<1>, C4<1>;
L_0x56157a88f910 .functor AND 1, L_0x56157a88f850, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a8379b0_0 .net *"_s0", 0 0, L_0x56157a88f2b0;  1 drivers
v0x56157a837ab0_0 .net *"_s1", 0 0, L_0x56157a88f350;  1 drivers
v0x56157a837b90_0 .net *"_s5", 0 0, L_0x56157a88f7b0;  1 drivers
v0x56157a837c60_0 .net *"_s6", 0 0, L_0x56157a88f850;  1 drivers
L_0x56157a88f7b0 .reduce/nor v0x56157a875750_0;
S_0x56157a8356e0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a835450;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a8358d0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a88eff0 .functor AND 1, L_0x56157a88f6a0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a88f080 .functor AND 1, L_0x56157a88f6a0, L_0x56157a88f910, C4<1>, C4<1>;
L_0x56157a88f1a0 .functor AND 1, L_0x56157a88f080, v0x56157a836110_0, C4<1>, C4<1>;
v0x56157a837200_0 .net *"_s4", 0 0, L_0x56157a88f080;  1 drivers
v0x56157a837300_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8373c0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a837460_0 .net "ena", 0 0, L_0x56157a88f6a0;  1 drivers
v0x56157a837530_0 .net "q", 15 0, v0x56157a836fa0_0;  alias, 1 drivers
v0x56157a837670_0 .net "re", 0 0, L_0x56157a88f910;  1 drivers
v0x56157a837710_0 .net "re_delay", 0 0, v0x56157a836110_0;  1 drivers
v0x56157a8377b0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a837850_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a88ef00 .reduce/nor L_0x56157a88f6a0;
S_0x56157a835ab0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a8356e0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a835ca0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a835ea0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a835f60_0 .net "d", 0 0, L_0x56157a88f910;  alias, 1 drivers
v0x56157a836040_0 .net "ena", 0 0, L_0x56157a88f6a0;  alias, 1 drivers
v0x56157a836110_0 .var "q", 0 0;
v0x56157a8361f0_0 .net "rst", 0 0, L_0x56157a88ef00;  1 drivers
E_0x56157a835e20 .event posedge, v0x56157a8361f0_0, v0x56157a6e0060_0;
S_0x56157a8363a0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a8356e0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a836590 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a836700_0 .net "d", 15 0, v0x56157a836fa0_0;  alias, 1 drivers
v0x56157a836800_0 .net "ena", 0 0, L_0x56157a88f1a0;  1 drivers
v0x56157a8368c0_0 .var "q", 15 0;
E_0x56157a836680 .event edge, v0x56157a836800_0, v0x56157a836700_0;
S_0x56157a836a10 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a8356e0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a836c10 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a836d90_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a836e30_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a836ed0_0 .net "ena", 0 0, L_0x56157a88eff0;  1 drivers
v0x56157a836fa0_0 .var "q", 15 0;
v0x56157a837090_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a837d40 .scope generate, "gen_ssram_block[42]" "gen_ssram_block[42]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a837ee0 .param/l "i" 0 4 30, +C4<0101010>;
L_0x56157a890180 .functor AND 1, L_0x56157a88fd80, L_0x56157a88fe20, C4<1>, C4<1>;
L_0x56157a890330 .functor AND 1, v0x56157a8754e0_0, L_0x56157a890290, C4<1>, C4<1>;
L_0x56157a8903f0 .functor AND 1, L_0x56157a890330, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a802930_0 .net *"_s0", 0 0, L_0x56157a88fd80;  1 drivers
v0x56157a802a30_0 .net *"_s1", 0 0, L_0x56157a88fe20;  1 drivers
v0x56157a802bf0_0 .net *"_s5", 0 0, L_0x56157a890290;  1 drivers
v0x56157a802cc0_0 .net *"_s6", 0 0, L_0x56157a890330;  1 drivers
L_0x56157a890290 .reduce/nor v0x56157a875750_0;
S_0x56157a837fd0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a837d40;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a8381c0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a88fac0 .functor AND 1, L_0x56157a890180, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a88fb50 .functor AND 1, L_0x56157a890180, L_0x56157a8903f0, C4<1>, C4<1>;
L_0x56157a88fc70 .functor AND 1, L_0x56157a88fb50, v0x56157a838a00_0, C4<1>, C4<1>;
v0x56157a839af0_0 .net *"_s4", 0 0, L_0x56157a88fb50;  1 drivers
v0x56157a839bf0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a802340_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a8023e0_0 .net "ena", 0 0, L_0x56157a890180;  1 drivers
v0x56157a8024b0_0 .net "q", 15 0, v0x56157a839890_0;  alias, 1 drivers
v0x56157a8025f0_0 .net "re", 0 0, L_0x56157a8903f0;  1 drivers
v0x56157a802690_0 .net "re_delay", 0 0, v0x56157a838a00_0;  1 drivers
v0x56157a802730_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a8027d0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a88f9d0 .reduce/nor L_0x56157a890180;
S_0x56157a8383a0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a837fd0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a838590 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a838790_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a838850_0 .net "d", 0 0, L_0x56157a8903f0;  alias, 1 drivers
v0x56157a838930_0 .net "ena", 0 0, L_0x56157a890180;  alias, 1 drivers
v0x56157a838a00_0 .var "q", 0 0;
v0x56157a838ae0_0 .net "rst", 0 0, L_0x56157a88f9d0;  1 drivers
E_0x56157a838710 .event posedge, v0x56157a838ae0_0, v0x56157a6e0060_0;
S_0x56157a838c90 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a837fd0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a838e80 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a838ff0_0 .net "d", 15 0, v0x56157a839890_0;  alias, 1 drivers
v0x56157a8390f0_0 .net "ena", 0 0, L_0x56157a88fc70;  1 drivers
v0x56157a8391b0_0 .var "q", 15 0;
E_0x56157a838f70 .event edge, v0x56157a8390f0_0, v0x56157a838ff0_0;
S_0x56157a839300 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a837fd0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a839500 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a839680_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a839720_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a8397c0_0 .net "ena", 0 0, L_0x56157a88fac0;  1 drivers
v0x56157a839890_0 .var "q", 15 0;
v0x56157a839980_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a802da0 .scope generate, "gen_ssram_block[43]" "gen_ssram_block[43]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a802f40 .param/l "i" 0 4 30, +C4<0101011>;
L_0x56157a890c70 .functor AND 1, L_0x56157a890860, L_0x56157a890900, C4<1>, C4<1>;
L_0x56157a890e20 .functor AND 1, v0x56157a8754e0_0, L_0x56157a890d80, C4<1>, C4<1>;
L_0x56157a890ee0 .functor AND 1, L_0x56157a890e20, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a83db90_0 .net *"_s0", 0 0, L_0x56157a890860;  1 drivers
v0x56157a83dc90_0 .net *"_s1", 0 0, L_0x56157a890900;  1 drivers
v0x56157a83dd70_0 .net *"_s5", 0 0, L_0x56157a890d80;  1 drivers
v0x56157a83de40_0 .net *"_s6", 0 0, L_0x56157a890e20;  1 drivers
L_0x56157a890d80 .reduce/nor v0x56157a875750_0;
S_0x56157a803030 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a802da0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a803220 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a8905a0 .functor AND 1, L_0x56157a890c70, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a890630 .functor AND 1, L_0x56157a890c70, L_0x56157a890ee0, C4<1>, C4<1>;
L_0x56157a890750 .functor AND 1, L_0x56157a890630, v0x56157a83c2f0_0, C4<1>, C4<1>;
v0x56157a83d3e0_0 .net *"_s4", 0 0, L_0x56157a890630;  1 drivers
v0x56157a83d4e0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a83d5a0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a83d640_0 .net "ena", 0 0, L_0x56157a890c70;  1 drivers
v0x56157a83d710_0 .net "q", 15 0, v0x56157a83d180_0;  alias, 1 drivers
v0x56157a83d850_0 .net "re", 0 0, L_0x56157a890ee0;  1 drivers
v0x56157a83d8f0_0 .net "re_delay", 0 0, v0x56157a83c2f0_0;  1 drivers
v0x56157a83d990_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a83da30_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a8904b0 .reduce/nor L_0x56157a890c70;
S_0x56157a83bcd0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a803030;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a83bea0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a83c080_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a83c140_0 .net "d", 0 0, L_0x56157a890ee0;  alias, 1 drivers
v0x56157a83c220_0 .net "ena", 0 0, L_0x56157a890c70;  alias, 1 drivers
v0x56157a83c2f0_0 .var "q", 0 0;
v0x56157a83c3d0_0 .net "rst", 0 0, L_0x56157a8904b0;  1 drivers
E_0x56157a83c020 .event posedge, v0x56157a83c3d0_0, v0x56157a6e0060_0;
S_0x56157a83c580 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a803030;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a83c770 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a83c8e0_0 .net "d", 15 0, v0x56157a83d180_0;  alias, 1 drivers
v0x56157a83c9e0_0 .net "ena", 0 0, L_0x56157a890750;  1 drivers
v0x56157a83caa0_0 .var "q", 15 0;
E_0x56157a83c860 .event edge, v0x56157a83c9e0_0, v0x56157a83c8e0_0;
S_0x56157a83cbf0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a803030;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a83cdf0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a83cf70_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a83d010_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a83d0b0_0 .net "ena", 0 0, L_0x56157a8905a0;  1 drivers
v0x56157a83d180_0 .var "q", 15 0;
v0x56157a83d270_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a83df20 .scope generate, "gen_ssram_block[44]" "gen_ssram_block[44]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a83e0c0 .param/l "i" 0 4 30, +C4<0101100>;
L_0x56157a891770 .functor AND 1, L_0x56157a891350, L_0x56157a8913f0, C4<1>, C4<1>;
L_0x56157a891920 .functor AND 1, v0x56157a8754e0_0, L_0x56157a891880, C4<1>, C4<1>;
L_0x56157a8919e0 .functor AND 1, L_0x56157a891920, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a840480_0 .net *"_s0", 0 0, L_0x56157a891350;  1 drivers
v0x56157a840580_0 .net *"_s1", 0 0, L_0x56157a8913f0;  1 drivers
v0x56157a840660_0 .net *"_s5", 0 0, L_0x56157a891880;  1 drivers
v0x56157a840730_0 .net *"_s6", 0 0, L_0x56157a891920;  1 drivers
L_0x56157a891880 .reduce/nor v0x56157a875750_0;
S_0x56157a83e1b0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a83df20;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a83e3a0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a891090 .functor AND 1, L_0x56157a891770, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a891120 .functor AND 1, L_0x56157a891770, L_0x56157a8919e0, C4<1>, C4<1>;
L_0x56157a891240 .functor AND 1, L_0x56157a891120, v0x56157a83ebe0_0, C4<1>, C4<1>;
v0x56157a83fcd0_0 .net *"_s4", 0 0, L_0x56157a891120;  1 drivers
v0x56157a83fdd0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a83fe90_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a83ff30_0 .net "ena", 0 0, L_0x56157a891770;  1 drivers
v0x56157a840000_0 .net "q", 15 0, v0x56157a83fa70_0;  alias, 1 drivers
v0x56157a840140_0 .net "re", 0 0, L_0x56157a8919e0;  1 drivers
v0x56157a8401e0_0 .net "re_delay", 0 0, v0x56157a83ebe0_0;  1 drivers
v0x56157a840280_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a840320_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a890fa0 .reduce/nor L_0x56157a891770;
S_0x56157a83e580 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a83e1b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a83e770 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a83e970_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a83ea30_0 .net "d", 0 0, L_0x56157a8919e0;  alias, 1 drivers
v0x56157a83eb10_0 .net "ena", 0 0, L_0x56157a891770;  alias, 1 drivers
v0x56157a83ebe0_0 .var "q", 0 0;
v0x56157a83ecc0_0 .net "rst", 0 0, L_0x56157a890fa0;  1 drivers
E_0x56157a83e8f0 .event posedge, v0x56157a83ecc0_0, v0x56157a6e0060_0;
S_0x56157a83ee70 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a83e1b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a83f060 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a83f1d0_0 .net "d", 15 0, v0x56157a83fa70_0;  alias, 1 drivers
v0x56157a83f2d0_0 .net "ena", 0 0, L_0x56157a891240;  1 drivers
v0x56157a83f390_0 .var "q", 15 0;
E_0x56157a83f150 .event edge, v0x56157a83f2d0_0, v0x56157a83f1d0_0;
S_0x56157a83f4e0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a83e1b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a83f6e0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a83f860_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a83f900_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a83f9a0_0 .net "ena", 0 0, L_0x56157a891090;  1 drivers
v0x56157a83fa70_0 .var "q", 15 0;
v0x56157a83fb60_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a840810 .scope generate, "gen_ssram_block[45]" "gen_ssram_block[45]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a8409b0 .param/l "i" 0 4 30, +C4<0101101>;
L_0x56157a892280 .functor AND 1, L_0x56157a891e50, L_0x56157a891ef0, C4<1>, C4<1>;
L_0x56157a892430 .functor AND 1, v0x56157a8754e0_0, L_0x56157a892390, C4<1>, C4<1>;
L_0x56157a8924f0 .functor AND 1, L_0x56157a892430, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a842d70_0 .net *"_s0", 0 0, L_0x56157a891e50;  1 drivers
v0x56157a842e70_0 .net *"_s1", 0 0, L_0x56157a891ef0;  1 drivers
v0x56157a842f50_0 .net *"_s5", 0 0, L_0x56157a892390;  1 drivers
v0x56157a843020_0 .net *"_s6", 0 0, L_0x56157a892430;  1 drivers
L_0x56157a892390 .reduce/nor v0x56157a875750_0;
S_0x56157a840aa0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a840810;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a840c90 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a891b90 .functor AND 1, L_0x56157a892280, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a891c20 .functor AND 1, L_0x56157a892280, L_0x56157a8924f0, C4<1>, C4<1>;
L_0x56157a891d40 .functor AND 1, L_0x56157a891c20, v0x56157a8414d0_0, C4<1>, C4<1>;
v0x56157a8425c0_0 .net *"_s4", 0 0, L_0x56157a891c20;  1 drivers
v0x56157a8426c0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a842780_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a842820_0 .net "ena", 0 0, L_0x56157a892280;  1 drivers
v0x56157a8428f0_0 .net "q", 15 0, v0x56157a842360_0;  alias, 1 drivers
v0x56157a842a30_0 .net "re", 0 0, L_0x56157a8924f0;  1 drivers
v0x56157a842ad0_0 .net "re_delay", 0 0, v0x56157a8414d0_0;  1 drivers
v0x56157a842b70_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a842c10_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a891aa0 .reduce/nor L_0x56157a892280;
S_0x56157a840e70 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a840aa0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a841060 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a841260_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a841320_0 .net "d", 0 0, L_0x56157a8924f0;  alias, 1 drivers
v0x56157a841400_0 .net "ena", 0 0, L_0x56157a892280;  alias, 1 drivers
v0x56157a8414d0_0 .var "q", 0 0;
v0x56157a8415b0_0 .net "rst", 0 0, L_0x56157a891aa0;  1 drivers
E_0x56157a8411e0 .event posedge, v0x56157a8415b0_0, v0x56157a6e0060_0;
S_0x56157a841760 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a840aa0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a841950 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a841ac0_0 .net "d", 15 0, v0x56157a842360_0;  alias, 1 drivers
v0x56157a841bc0_0 .net "ena", 0 0, L_0x56157a891d40;  1 drivers
v0x56157a841c80_0 .var "q", 15 0;
E_0x56157a841a40 .event edge, v0x56157a841bc0_0, v0x56157a841ac0_0;
S_0x56157a841dd0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a840aa0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a841fd0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a842150_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8421f0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a842290_0 .net "ena", 0 0, L_0x56157a891b90;  1 drivers
v0x56157a842360_0 .var "q", 15 0;
v0x56157a842450_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a843100 .scope generate, "gen_ssram_block[46]" "gen_ssram_block[46]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a8432a0 .param/l "i" 0 4 30, +C4<0101110>;
L_0x56157a892da0 .functor AND 1, L_0x56157a892960, L_0x56157a892a00, C4<1>, C4<1>;
L_0x56157a892f50 .functor AND 1, v0x56157a8754e0_0, L_0x56157a892eb0, C4<1>, C4<1>;
L_0x56157a893010 .functor AND 1, L_0x56157a892f50, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a845660_0 .net *"_s0", 0 0, L_0x56157a892960;  1 drivers
v0x56157a845760_0 .net *"_s1", 0 0, L_0x56157a892a00;  1 drivers
v0x56157a845840_0 .net *"_s5", 0 0, L_0x56157a892eb0;  1 drivers
v0x56157a845910_0 .net *"_s6", 0 0, L_0x56157a892f50;  1 drivers
L_0x56157a892eb0 .reduce/nor v0x56157a875750_0;
S_0x56157a843390 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a843100;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a843580 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a8926a0 .functor AND 1, L_0x56157a892da0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a892730 .functor AND 1, L_0x56157a892da0, L_0x56157a893010, C4<1>, C4<1>;
L_0x56157a892850 .functor AND 1, L_0x56157a892730, v0x56157a843dc0_0, C4<1>, C4<1>;
v0x56157a844eb0_0 .net *"_s4", 0 0, L_0x56157a892730;  1 drivers
v0x56157a844fb0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a845070_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a845110_0 .net "ena", 0 0, L_0x56157a892da0;  1 drivers
v0x56157a8451e0_0 .net "q", 15 0, v0x56157a844c50_0;  alias, 1 drivers
v0x56157a845320_0 .net "re", 0 0, L_0x56157a893010;  1 drivers
v0x56157a8453c0_0 .net "re_delay", 0 0, v0x56157a843dc0_0;  1 drivers
v0x56157a845460_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a845500_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a8925b0 .reduce/nor L_0x56157a892da0;
S_0x56157a843760 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a843390;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a843950 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a843b50_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a843c10_0 .net "d", 0 0, L_0x56157a893010;  alias, 1 drivers
v0x56157a843cf0_0 .net "ena", 0 0, L_0x56157a892da0;  alias, 1 drivers
v0x56157a843dc0_0 .var "q", 0 0;
v0x56157a843ea0_0 .net "rst", 0 0, L_0x56157a8925b0;  1 drivers
E_0x56157a843ad0 .event posedge, v0x56157a843ea0_0, v0x56157a6e0060_0;
S_0x56157a844050 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a843390;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a844240 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a8443b0_0 .net "d", 15 0, v0x56157a844c50_0;  alias, 1 drivers
v0x56157a8444b0_0 .net "ena", 0 0, L_0x56157a892850;  1 drivers
v0x56157a844570_0 .var "q", 15 0;
E_0x56157a844330 .event edge, v0x56157a8444b0_0, v0x56157a8443b0_0;
S_0x56157a8446c0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a843390;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a8448c0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a844a40_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a844ae0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a844b80_0 .net "ena", 0 0, L_0x56157a8926a0;  1 drivers
v0x56157a844c50_0 .var "q", 15 0;
v0x56157a844d40_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a8459f0 .scope generate, "gen_ssram_block[47]" "gen_ssram_block[47]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a845b90 .param/l "i" 0 4 30, +C4<0101111>;
L_0x56157a8938d0 .functor AND 1, L_0x56157a893480, L_0x56157a893520, C4<1>, C4<1>;
L_0x56157a893a80 .functor AND 1, v0x56157a8754e0_0, L_0x56157a8939e0, C4<1>, C4<1>;
L_0x56157a893b40 .functor AND 1, L_0x56157a893a80, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a847f50_0 .net *"_s0", 0 0, L_0x56157a893480;  1 drivers
v0x56157a848050_0 .net *"_s1", 0 0, L_0x56157a893520;  1 drivers
v0x56157a848130_0 .net *"_s5", 0 0, L_0x56157a8939e0;  1 drivers
v0x56157a848200_0 .net *"_s6", 0 0, L_0x56157a893a80;  1 drivers
L_0x56157a8939e0 .reduce/nor v0x56157a875750_0;
S_0x56157a845c80 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a8459f0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a845e70 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a8931c0 .functor AND 1, L_0x56157a8938d0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a893250 .functor AND 1, L_0x56157a8938d0, L_0x56157a893b40, C4<1>, C4<1>;
L_0x56157a893370 .functor AND 1, L_0x56157a893250, v0x56157a8466b0_0, C4<1>, C4<1>;
v0x56157a8477a0_0 .net *"_s4", 0 0, L_0x56157a893250;  1 drivers
v0x56157a8478a0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a847960_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a847a00_0 .net "ena", 0 0, L_0x56157a8938d0;  1 drivers
v0x56157a847ad0_0 .net "q", 15 0, v0x56157a847540_0;  alias, 1 drivers
v0x56157a847c10_0 .net "re", 0 0, L_0x56157a893b40;  1 drivers
v0x56157a847cb0_0 .net "re_delay", 0 0, v0x56157a8466b0_0;  1 drivers
v0x56157a847d50_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a847df0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a8930d0 .reduce/nor L_0x56157a8938d0;
S_0x56157a846050 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a845c80;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a846240 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a846440_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a846500_0 .net "d", 0 0, L_0x56157a893b40;  alias, 1 drivers
v0x56157a8465e0_0 .net "ena", 0 0, L_0x56157a8938d0;  alias, 1 drivers
v0x56157a8466b0_0 .var "q", 0 0;
v0x56157a846790_0 .net "rst", 0 0, L_0x56157a8930d0;  1 drivers
E_0x56157a8463c0 .event posedge, v0x56157a846790_0, v0x56157a6e0060_0;
S_0x56157a846940 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a845c80;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a846b30 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a846ca0_0 .net "d", 15 0, v0x56157a847540_0;  alias, 1 drivers
v0x56157a846da0_0 .net "ena", 0 0, L_0x56157a893370;  1 drivers
v0x56157a846e60_0 .var "q", 15 0;
E_0x56157a846c20 .event edge, v0x56157a846da0_0, v0x56157a846ca0_0;
S_0x56157a846fb0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a845c80;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a8471b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a847330_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8473d0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a847470_0 .net "ena", 0 0, L_0x56157a8931c0;  1 drivers
v0x56157a847540_0 .var "q", 15 0;
v0x56157a847630_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a8482e0 .scope generate, "gen_ssram_block[48]" "gen_ssram_block[48]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a848480 .param/l "i" 0 4 30, +C4<0110000>;
L_0x56157a894410 .functor AND 1, L_0x56157a893fb0, L_0x56157a894050, C4<1>, C4<1>;
L_0x56157a8945c0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a894520, C4<1>, C4<1>;
L_0x56157a894680 .functor AND 1, L_0x56157a8945c0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a84a840_0 .net *"_s0", 0 0, L_0x56157a893fb0;  1 drivers
v0x56157a84a940_0 .net *"_s1", 0 0, L_0x56157a894050;  1 drivers
v0x56157a84aa20_0 .net *"_s5", 0 0, L_0x56157a894520;  1 drivers
v0x56157a84aaf0_0 .net *"_s6", 0 0, L_0x56157a8945c0;  1 drivers
L_0x56157a894520 .reduce/nor v0x56157a875750_0;
S_0x56157a848570 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a8482e0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a848760 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a893cf0 .functor AND 1, L_0x56157a894410, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a893d80 .functor AND 1, L_0x56157a894410, L_0x56157a894680, C4<1>, C4<1>;
L_0x56157a893ea0 .functor AND 1, L_0x56157a893d80, v0x56157a848fa0_0, C4<1>, C4<1>;
v0x56157a84a090_0 .net *"_s4", 0 0, L_0x56157a893d80;  1 drivers
v0x56157a84a190_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a84a250_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a84a2f0_0 .net "ena", 0 0, L_0x56157a894410;  1 drivers
v0x56157a84a3c0_0 .net "q", 15 0, v0x56157a849e30_0;  alias, 1 drivers
v0x56157a84a500_0 .net "re", 0 0, L_0x56157a894680;  1 drivers
v0x56157a84a5a0_0 .net "re_delay", 0 0, v0x56157a848fa0_0;  1 drivers
v0x56157a84a640_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a84a6e0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a893c00 .reduce/nor L_0x56157a894410;
S_0x56157a848940 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a848570;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a848b30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a848d30_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a848df0_0 .net "d", 0 0, L_0x56157a894680;  alias, 1 drivers
v0x56157a848ed0_0 .net "ena", 0 0, L_0x56157a894410;  alias, 1 drivers
v0x56157a848fa0_0 .var "q", 0 0;
v0x56157a849080_0 .net "rst", 0 0, L_0x56157a893c00;  1 drivers
E_0x56157a848cb0 .event posedge, v0x56157a849080_0, v0x56157a6e0060_0;
S_0x56157a849230 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a848570;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a849420 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a849590_0 .net "d", 15 0, v0x56157a849e30_0;  alias, 1 drivers
v0x56157a849690_0 .net "ena", 0 0, L_0x56157a893ea0;  1 drivers
v0x56157a849750_0 .var "q", 15 0;
E_0x56157a849510 .event edge, v0x56157a849690_0, v0x56157a849590_0;
S_0x56157a8498a0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a848570;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a849aa0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a849c20_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a849cc0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a849d60_0 .net "ena", 0 0, L_0x56157a893cf0;  1 drivers
v0x56157a849e30_0 .var "q", 15 0;
v0x56157a849f20_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a84abd0 .scope generate, "gen_ssram_block[49]" "gen_ssram_block[49]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a84ad70 .param/l "i" 0 4 30, +C4<0110001>;
L_0x56157a894f60 .functor AND 1, L_0x56157a894af0, L_0x56157a894b90, C4<1>, C4<1>;
L_0x56157a895110 .functor AND 1, v0x56157a8754e0_0, L_0x56157a895070, C4<1>, C4<1>;
L_0x56157a8951d0 .functor AND 1, L_0x56157a895110, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a84d130_0 .net *"_s0", 0 0, L_0x56157a894af0;  1 drivers
v0x56157a84d230_0 .net *"_s1", 0 0, L_0x56157a894b90;  1 drivers
v0x56157a84d310_0 .net *"_s5", 0 0, L_0x56157a895070;  1 drivers
v0x56157a84d3e0_0 .net *"_s6", 0 0, L_0x56157a895110;  1 drivers
L_0x56157a895070 .reduce/nor v0x56157a875750_0;
S_0x56157a84ae60 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a84abd0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a84b050 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a894830 .functor AND 1, L_0x56157a894f60, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a8948c0 .functor AND 1, L_0x56157a894f60, L_0x56157a8951d0, C4<1>, C4<1>;
L_0x56157a8949e0 .functor AND 1, L_0x56157a8948c0, v0x56157a84b890_0, C4<1>, C4<1>;
v0x56157a84c980_0 .net *"_s4", 0 0, L_0x56157a8948c0;  1 drivers
v0x56157a84ca80_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a84cb40_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a84cbe0_0 .net "ena", 0 0, L_0x56157a894f60;  1 drivers
v0x56157a84ccb0_0 .net "q", 15 0, v0x56157a84c720_0;  alias, 1 drivers
v0x56157a84cdf0_0 .net "re", 0 0, L_0x56157a8951d0;  1 drivers
v0x56157a84ce90_0 .net "re_delay", 0 0, v0x56157a84b890_0;  1 drivers
v0x56157a84cf30_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a84cfd0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a894740 .reduce/nor L_0x56157a894f60;
S_0x56157a84b230 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a84ae60;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a84b420 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a84b620_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a84b6e0_0 .net "d", 0 0, L_0x56157a8951d0;  alias, 1 drivers
v0x56157a84b7c0_0 .net "ena", 0 0, L_0x56157a894f60;  alias, 1 drivers
v0x56157a84b890_0 .var "q", 0 0;
v0x56157a84b970_0 .net "rst", 0 0, L_0x56157a894740;  1 drivers
E_0x56157a84b5a0 .event posedge, v0x56157a84b970_0, v0x56157a6e0060_0;
S_0x56157a84bb20 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a84ae60;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a84bd10 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a84be80_0 .net "d", 15 0, v0x56157a84c720_0;  alias, 1 drivers
v0x56157a84bf80_0 .net "ena", 0 0, L_0x56157a8949e0;  1 drivers
v0x56157a84c040_0 .var "q", 15 0;
E_0x56157a84be00 .event edge, v0x56157a84bf80_0, v0x56157a84be80_0;
S_0x56157a84c190 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a84ae60;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a84c390 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a84c510_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a84c5b0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a84c650_0 .net "ena", 0 0, L_0x56157a894830;  1 drivers
v0x56157a84c720_0 .var "q", 15 0;
v0x56157a84c810_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a84d4c0 .scope generate, "gen_ssram_block[50]" "gen_ssram_block[50]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a84d660 .param/l "i" 0 4 30, +C4<0110010>;
L_0x56157a895ac0 .functor AND 1, L_0x56157a895640, L_0x56157a8956e0, C4<1>, C4<1>;
L_0x56157a895c70 .functor AND 1, v0x56157a8754e0_0, L_0x56157a895bd0, C4<1>, C4<1>;
L_0x56157a895d30 .functor AND 1, L_0x56157a895c70, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a84fa20_0 .net *"_s0", 0 0, L_0x56157a895640;  1 drivers
v0x56157a84fb20_0 .net *"_s1", 0 0, L_0x56157a8956e0;  1 drivers
v0x56157a84fc00_0 .net *"_s5", 0 0, L_0x56157a895bd0;  1 drivers
v0x56157a84fcd0_0 .net *"_s6", 0 0, L_0x56157a895c70;  1 drivers
L_0x56157a895bd0 .reduce/nor v0x56157a875750_0;
S_0x56157a84d750 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a84d4c0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a84d940 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a895380 .functor AND 1, L_0x56157a895ac0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a895410 .functor AND 1, L_0x56157a895ac0, L_0x56157a895d30, C4<1>, C4<1>;
L_0x56157a895530 .functor AND 1, L_0x56157a895410, v0x56157a84e180_0, C4<1>, C4<1>;
v0x56157a84f270_0 .net *"_s4", 0 0, L_0x56157a895410;  1 drivers
v0x56157a84f370_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a84f430_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a84f4d0_0 .net "ena", 0 0, L_0x56157a895ac0;  1 drivers
v0x56157a84f5a0_0 .net "q", 15 0, v0x56157a84f010_0;  alias, 1 drivers
v0x56157a84f6e0_0 .net "re", 0 0, L_0x56157a895d30;  1 drivers
v0x56157a84f780_0 .net "re_delay", 0 0, v0x56157a84e180_0;  1 drivers
v0x56157a84f820_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a84f8c0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a895290 .reduce/nor L_0x56157a895ac0;
S_0x56157a84db20 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a84d750;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a84dd10 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a84df10_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a84dfd0_0 .net "d", 0 0, L_0x56157a895d30;  alias, 1 drivers
v0x56157a84e0b0_0 .net "ena", 0 0, L_0x56157a895ac0;  alias, 1 drivers
v0x56157a84e180_0 .var "q", 0 0;
v0x56157a84e260_0 .net "rst", 0 0, L_0x56157a895290;  1 drivers
E_0x56157a84de90 .event posedge, v0x56157a84e260_0, v0x56157a6e0060_0;
S_0x56157a84e410 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a84d750;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a84e600 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a84e770_0 .net "d", 15 0, v0x56157a84f010_0;  alias, 1 drivers
v0x56157a84e870_0 .net "ena", 0 0, L_0x56157a895530;  1 drivers
v0x56157a84e930_0 .var "q", 15 0;
E_0x56157a84e6f0 .event edge, v0x56157a84e870_0, v0x56157a84e770_0;
S_0x56157a84ea80 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a84d750;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a84ec80 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a84ee00_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a84eea0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a84ef40_0 .net "ena", 0 0, L_0x56157a895380;  1 drivers
v0x56157a84f010_0 .var "q", 15 0;
v0x56157a84f100_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a84fdb0 .scope generate, "gen_ssram_block[51]" "gen_ssram_block[51]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a84ff50 .param/l "i" 0 4 30, +C4<0110011>;
L_0x56157a896630 .functor AND 1, L_0x56157a8961a0, L_0x56157a896240, C4<1>, C4<1>;
L_0x56157a8967e0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a896740, C4<1>, C4<1>;
L_0x56157a8968a0 .functor AND 1, L_0x56157a8967e0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a852310_0 .net *"_s0", 0 0, L_0x56157a8961a0;  1 drivers
v0x56157a852410_0 .net *"_s1", 0 0, L_0x56157a896240;  1 drivers
v0x56157a8524f0_0 .net *"_s5", 0 0, L_0x56157a896740;  1 drivers
v0x56157a8525c0_0 .net *"_s6", 0 0, L_0x56157a8967e0;  1 drivers
L_0x56157a896740 .reduce/nor v0x56157a875750_0;
S_0x56157a850040 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a84fdb0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a850230 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a895ee0 .functor AND 1, L_0x56157a896630, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a895f70 .functor AND 1, L_0x56157a896630, L_0x56157a8968a0, C4<1>, C4<1>;
L_0x56157a896090 .functor AND 1, L_0x56157a895f70, v0x56157a850a70_0, C4<1>, C4<1>;
v0x56157a851b60_0 .net *"_s4", 0 0, L_0x56157a895f70;  1 drivers
v0x56157a851c60_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a851d20_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a851dc0_0 .net "ena", 0 0, L_0x56157a896630;  1 drivers
v0x56157a851e90_0 .net "q", 15 0, v0x56157a851900_0;  alias, 1 drivers
v0x56157a851fd0_0 .net "re", 0 0, L_0x56157a8968a0;  1 drivers
v0x56157a852070_0 .net "re_delay", 0 0, v0x56157a850a70_0;  1 drivers
v0x56157a852110_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a8521b0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a895df0 .reduce/nor L_0x56157a896630;
S_0x56157a850410 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a850040;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a850600 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a850800_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8508c0_0 .net "d", 0 0, L_0x56157a8968a0;  alias, 1 drivers
v0x56157a8509a0_0 .net "ena", 0 0, L_0x56157a896630;  alias, 1 drivers
v0x56157a850a70_0 .var "q", 0 0;
v0x56157a850b50_0 .net "rst", 0 0, L_0x56157a895df0;  1 drivers
E_0x56157a850780 .event posedge, v0x56157a850b50_0, v0x56157a6e0060_0;
S_0x56157a850d00 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a850040;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a850ef0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a851060_0 .net "d", 15 0, v0x56157a851900_0;  alias, 1 drivers
v0x56157a851160_0 .net "ena", 0 0, L_0x56157a896090;  1 drivers
v0x56157a851220_0 .var "q", 15 0;
E_0x56157a850fe0 .event edge, v0x56157a851160_0, v0x56157a851060_0;
S_0x56157a851370 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a850040;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a851570 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a8516f0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a851790_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a851830_0 .net "ena", 0 0, L_0x56157a895ee0;  1 drivers
v0x56157a851900_0 .var "q", 15 0;
v0x56157a8519f0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a8526a0 .scope generate, "gen_ssram_block[52]" "gen_ssram_block[52]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a852840 .param/l "i" 0 4 30, +C4<0110100>;
L_0x56157a8971b0 .functor AND 1, L_0x56157a896d10, L_0x56157a896db0, C4<1>, C4<1>;
L_0x56157a897360 .functor AND 1, v0x56157a8754e0_0, L_0x56157a8972c0, C4<1>, C4<1>;
L_0x56157a897420 .functor AND 1, L_0x56157a897360, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a854c00_0 .net *"_s0", 0 0, L_0x56157a896d10;  1 drivers
v0x56157a854d00_0 .net *"_s1", 0 0, L_0x56157a896db0;  1 drivers
v0x56157a854de0_0 .net *"_s5", 0 0, L_0x56157a8972c0;  1 drivers
v0x56157a854eb0_0 .net *"_s6", 0 0, L_0x56157a897360;  1 drivers
L_0x56157a8972c0 .reduce/nor v0x56157a875750_0;
S_0x56157a852930 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a8526a0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a852b20 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a896a50 .functor AND 1, L_0x56157a8971b0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a896ae0 .functor AND 1, L_0x56157a8971b0, L_0x56157a897420, C4<1>, C4<1>;
L_0x56157a896c00 .functor AND 1, L_0x56157a896ae0, v0x56157a853360_0, C4<1>, C4<1>;
v0x56157a854450_0 .net *"_s4", 0 0, L_0x56157a896ae0;  1 drivers
v0x56157a854550_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a854610_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a8546b0_0 .net "ena", 0 0, L_0x56157a8971b0;  1 drivers
v0x56157a854780_0 .net "q", 15 0, v0x56157a8541f0_0;  alias, 1 drivers
v0x56157a8548c0_0 .net "re", 0 0, L_0x56157a897420;  1 drivers
v0x56157a854960_0 .net "re_delay", 0 0, v0x56157a853360_0;  1 drivers
v0x56157a854a00_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a854aa0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a896960 .reduce/nor L_0x56157a8971b0;
S_0x56157a852d00 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a852930;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a852ef0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a8530f0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8531b0_0 .net "d", 0 0, L_0x56157a897420;  alias, 1 drivers
v0x56157a853290_0 .net "ena", 0 0, L_0x56157a8971b0;  alias, 1 drivers
v0x56157a853360_0 .var "q", 0 0;
v0x56157a853440_0 .net "rst", 0 0, L_0x56157a896960;  1 drivers
E_0x56157a853070 .event posedge, v0x56157a853440_0, v0x56157a6e0060_0;
S_0x56157a8535f0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a852930;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a8537e0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a853950_0 .net "d", 15 0, v0x56157a8541f0_0;  alias, 1 drivers
v0x56157a853a50_0 .net "ena", 0 0, L_0x56157a896c00;  1 drivers
v0x56157a853b10_0 .var "q", 15 0;
E_0x56157a8538d0 .event edge, v0x56157a853a50_0, v0x56157a853950_0;
S_0x56157a853c60 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a852930;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a853e60 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a853fe0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a854080_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a854120_0 .net "ena", 0 0, L_0x56157a896a50;  1 drivers
v0x56157a8541f0_0 .var "q", 15 0;
v0x56157a8542e0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a854f90 .scope generate, "gen_ssram_block[53]" "gen_ssram_block[53]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a855130 .param/l "i" 0 4 30, +C4<0110101>;
L_0x56157a897d40 .functor AND 1, L_0x56157a897890, L_0x56157a897930, C4<1>, C4<1>;
L_0x56157a897ef0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a897e50, C4<1>, C4<1>;
L_0x56157a897fb0 .functor AND 1, L_0x56157a897ef0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a8574f0_0 .net *"_s0", 0 0, L_0x56157a897890;  1 drivers
v0x56157a8575f0_0 .net *"_s1", 0 0, L_0x56157a897930;  1 drivers
v0x56157a8576d0_0 .net *"_s5", 0 0, L_0x56157a897e50;  1 drivers
v0x56157a8577a0_0 .net *"_s6", 0 0, L_0x56157a897ef0;  1 drivers
L_0x56157a897e50 .reduce/nor v0x56157a875750_0;
S_0x56157a855220 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a854f90;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a855410 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a8975d0 .functor AND 1, L_0x56157a897d40, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a897660 .functor AND 1, L_0x56157a897d40, L_0x56157a897fb0, C4<1>, C4<1>;
L_0x56157a897780 .functor AND 1, L_0x56157a897660, v0x56157a855c50_0, C4<1>, C4<1>;
v0x56157a856d40_0 .net *"_s4", 0 0, L_0x56157a897660;  1 drivers
v0x56157a856e40_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a856f00_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a856fa0_0 .net "ena", 0 0, L_0x56157a897d40;  1 drivers
v0x56157a857070_0 .net "q", 15 0, v0x56157a856ae0_0;  alias, 1 drivers
v0x56157a8571b0_0 .net "re", 0 0, L_0x56157a897fb0;  1 drivers
v0x56157a857250_0 .net "re_delay", 0 0, v0x56157a855c50_0;  1 drivers
v0x56157a8572f0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a857390_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a8974e0 .reduce/nor L_0x56157a897d40;
S_0x56157a8555f0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a855220;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a8557e0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a8559e0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a855aa0_0 .net "d", 0 0, L_0x56157a897fb0;  alias, 1 drivers
v0x56157a855b80_0 .net "ena", 0 0, L_0x56157a897d40;  alias, 1 drivers
v0x56157a855c50_0 .var "q", 0 0;
v0x56157a855d30_0 .net "rst", 0 0, L_0x56157a8974e0;  1 drivers
E_0x56157a855960 .event posedge, v0x56157a855d30_0, v0x56157a6e0060_0;
S_0x56157a855ee0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a855220;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a8560d0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a856240_0 .net "d", 15 0, v0x56157a856ae0_0;  alias, 1 drivers
v0x56157a856340_0 .net "ena", 0 0, L_0x56157a897780;  1 drivers
v0x56157a856400_0 .var "q", 15 0;
E_0x56157a8561c0 .event edge, v0x56157a856340_0, v0x56157a856240_0;
S_0x56157a856550 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a855220;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a856750 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a8568d0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a856970_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a856a10_0 .net "ena", 0 0, L_0x56157a8975d0;  1 drivers
v0x56157a856ae0_0 .var "q", 15 0;
v0x56157a856bd0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a857880 .scope generate, "gen_ssram_block[54]" "gen_ssram_block[54]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a857a20 .param/l "i" 0 4 30, +C4<0110110>;
L_0x56157a8988e0 .functor AND 1, L_0x56157a898420, L_0x56157a8984c0, C4<1>, C4<1>;
L_0x56157a898a90 .functor AND 1, v0x56157a8754e0_0, L_0x56157a8989f0, C4<1>, C4<1>;
L_0x56157a898b50 .functor AND 1, L_0x56157a898a90, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a859de0_0 .net *"_s0", 0 0, L_0x56157a898420;  1 drivers
v0x56157a859ee0_0 .net *"_s1", 0 0, L_0x56157a8984c0;  1 drivers
v0x56157a859fc0_0 .net *"_s5", 0 0, L_0x56157a8989f0;  1 drivers
v0x56157a85a090_0 .net *"_s6", 0 0, L_0x56157a898a90;  1 drivers
L_0x56157a8989f0 .reduce/nor v0x56157a875750_0;
S_0x56157a857b10 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a857880;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a857d00 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a898160 .functor AND 1, L_0x56157a8988e0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a8981f0 .functor AND 1, L_0x56157a8988e0, L_0x56157a898b50, C4<1>, C4<1>;
L_0x56157a898310 .functor AND 1, L_0x56157a8981f0, v0x56157a858540_0, C4<1>, C4<1>;
v0x56157a859630_0 .net *"_s4", 0 0, L_0x56157a8981f0;  1 drivers
v0x56157a859730_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8597f0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a859890_0 .net "ena", 0 0, L_0x56157a8988e0;  1 drivers
v0x56157a859960_0 .net "q", 15 0, v0x56157a8593d0_0;  alias, 1 drivers
v0x56157a859aa0_0 .net "re", 0 0, L_0x56157a898b50;  1 drivers
v0x56157a859b40_0 .net "re_delay", 0 0, v0x56157a858540_0;  1 drivers
v0x56157a859be0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a859c80_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a898070 .reduce/nor L_0x56157a8988e0;
S_0x56157a857ee0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a857b10;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a8580d0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a8582d0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a858390_0 .net "d", 0 0, L_0x56157a898b50;  alias, 1 drivers
v0x56157a858470_0 .net "ena", 0 0, L_0x56157a8988e0;  alias, 1 drivers
v0x56157a858540_0 .var "q", 0 0;
v0x56157a858620_0 .net "rst", 0 0, L_0x56157a898070;  1 drivers
E_0x56157a858250 .event posedge, v0x56157a858620_0, v0x56157a6e0060_0;
S_0x56157a8587d0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a857b10;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a8589c0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a858b30_0 .net "d", 15 0, v0x56157a8593d0_0;  alias, 1 drivers
v0x56157a858c30_0 .net "ena", 0 0, L_0x56157a898310;  1 drivers
v0x56157a858cf0_0 .var "q", 15 0;
E_0x56157a858ab0 .event edge, v0x56157a858c30_0, v0x56157a858b30_0;
S_0x56157a858e40 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a857b10;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a859040 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a8591c0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a859260_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a859300_0 .net "ena", 0 0, L_0x56157a898160;  1 drivers
v0x56157a8593d0_0 .var "q", 15 0;
v0x56157a8594c0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a85a170 .scope generate, "gen_ssram_block[55]" "gen_ssram_block[55]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a85a310 .param/l "i" 0 4 30, +C4<0110111>;
L_0x56157a899490 .functor AND 1, L_0x56157a898fc0, L_0x56157a899060, C4<1>, C4<1>;
L_0x56157a899640 .functor AND 1, v0x56157a8754e0_0, L_0x56157a8995a0, C4<1>, C4<1>;
L_0x56157a899700 .functor AND 1, L_0x56157a899640, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a85c6d0_0 .net *"_s0", 0 0, L_0x56157a898fc0;  1 drivers
v0x56157a85c7d0_0 .net *"_s1", 0 0, L_0x56157a899060;  1 drivers
v0x56157a85c8b0_0 .net *"_s5", 0 0, L_0x56157a8995a0;  1 drivers
v0x56157a85c980_0 .net *"_s6", 0 0, L_0x56157a899640;  1 drivers
L_0x56157a8995a0 .reduce/nor v0x56157a875750_0;
S_0x56157a85a400 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a85a170;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a85a5f0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a898d00 .functor AND 1, L_0x56157a899490, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a898d90 .functor AND 1, L_0x56157a899490, L_0x56157a899700, C4<1>, C4<1>;
L_0x56157a898eb0 .functor AND 1, L_0x56157a898d90, v0x56157a85ae30_0, C4<1>, C4<1>;
v0x56157a85bf20_0 .net *"_s4", 0 0, L_0x56157a898d90;  1 drivers
v0x56157a85c020_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a85c0e0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a85c180_0 .net "ena", 0 0, L_0x56157a899490;  1 drivers
v0x56157a85c250_0 .net "q", 15 0, v0x56157a85bcc0_0;  alias, 1 drivers
v0x56157a85c390_0 .net "re", 0 0, L_0x56157a899700;  1 drivers
v0x56157a85c430_0 .net "re_delay", 0 0, v0x56157a85ae30_0;  1 drivers
v0x56157a85c4d0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a85c570_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a898c10 .reduce/nor L_0x56157a899490;
S_0x56157a85a7d0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a85a400;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a85a9c0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a85abc0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a85ac80_0 .net "d", 0 0, L_0x56157a899700;  alias, 1 drivers
v0x56157a85ad60_0 .net "ena", 0 0, L_0x56157a899490;  alias, 1 drivers
v0x56157a85ae30_0 .var "q", 0 0;
v0x56157a85af10_0 .net "rst", 0 0, L_0x56157a898c10;  1 drivers
E_0x56157a85ab40 .event posedge, v0x56157a85af10_0, v0x56157a6e0060_0;
S_0x56157a85b0c0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a85a400;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a85b2b0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a85b420_0 .net "d", 15 0, v0x56157a85bcc0_0;  alias, 1 drivers
v0x56157a85b520_0 .net "ena", 0 0, L_0x56157a898eb0;  1 drivers
v0x56157a85b5e0_0 .var "q", 15 0;
E_0x56157a85b3a0 .event edge, v0x56157a85b520_0, v0x56157a85b420_0;
S_0x56157a85b730 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a85a400;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a85b930 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a85bab0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a85bb50_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a85bbf0_0 .net "ena", 0 0, L_0x56157a898d00;  1 drivers
v0x56157a85bcc0_0 .var "q", 15 0;
v0x56157a85bdb0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a85ca60 .scope generate, "gen_ssram_block[56]" "gen_ssram_block[56]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a85cc00 .param/l "i" 0 4 30, +C4<0111000>;
L_0x56157a89a050 .functor AND 1, L_0x56157a899b70, L_0x56157a899c10, C4<1>, C4<1>;
L_0x56157a89a200 .functor AND 1, v0x56157a8754e0_0, L_0x56157a89a160, C4<1>, C4<1>;
L_0x56157a89a2c0 .functor AND 1, L_0x56157a89a200, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a85efc0_0 .net *"_s0", 0 0, L_0x56157a899b70;  1 drivers
v0x56157a85f0c0_0 .net *"_s1", 0 0, L_0x56157a899c10;  1 drivers
v0x56157a85f1a0_0 .net *"_s5", 0 0, L_0x56157a89a160;  1 drivers
v0x56157a85f270_0 .net *"_s6", 0 0, L_0x56157a89a200;  1 drivers
L_0x56157a89a160 .reduce/nor v0x56157a875750_0;
S_0x56157a85ccf0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a85ca60;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a85cee0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a8998b0 .functor AND 1, L_0x56157a89a050, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a899940 .functor AND 1, L_0x56157a89a050, L_0x56157a89a2c0, C4<1>, C4<1>;
L_0x56157a899a60 .functor AND 1, L_0x56157a899940, v0x56157a85d720_0, C4<1>, C4<1>;
v0x56157a85e810_0 .net *"_s4", 0 0, L_0x56157a899940;  1 drivers
v0x56157a85e910_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a85e9d0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a85ea70_0 .net "ena", 0 0, L_0x56157a89a050;  1 drivers
v0x56157a85eb40_0 .net "q", 15 0, v0x56157a85e5b0_0;  alias, 1 drivers
v0x56157a85ec80_0 .net "re", 0 0, L_0x56157a89a2c0;  1 drivers
v0x56157a85ed20_0 .net "re_delay", 0 0, v0x56157a85d720_0;  1 drivers
v0x56157a85edc0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a85ee60_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a8997c0 .reduce/nor L_0x56157a89a050;
S_0x56157a85d0c0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a85ccf0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a85d2b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a85d4b0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a85d570_0 .net "d", 0 0, L_0x56157a89a2c0;  alias, 1 drivers
v0x56157a85d650_0 .net "ena", 0 0, L_0x56157a89a050;  alias, 1 drivers
v0x56157a85d720_0 .var "q", 0 0;
v0x56157a85d800_0 .net "rst", 0 0, L_0x56157a8997c0;  1 drivers
E_0x56157a85d430 .event posedge, v0x56157a85d800_0, v0x56157a6e0060_0;
S_0x56157a85d9b0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a85ccf0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a85dba0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a85dd10_0 .net "d", 15 0, v0x56157a85e5b0_0;  alias, 1 drivers
v0x56157a85de10_0 .net "ena", 0 0, L_0x56157a899a60;  1 drivers
v0x56157a85ded0_0 .var "q", 15 0;
E_0x56157a85dc90 .event edge, v0x56157a85de10_0, v0x56157a85dd10_0;
S_0x56157a85e020 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a85ccf0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a85e220 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a85e3a0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a85e440_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a85e4e0_0 .net "ena", 0 0, L_0x56157a8998b0;  1 drivers
v0x56157a85e5b0_0 .var "q", 15 0;
v0x56157a85e6a0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a85f350 .scope generate, "gen_ssram_block[57]" "gen_ssram_block[57]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a85f4f0 .param/l "i" 0 4 30, +C4<0111001>;
L_0x56157a89ac20 .functor AND 1, L_0x56157a89a730, L_0x56157a89a7d0, C4<1>, C4<1>;
L_0x56157a89add0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a89ad30, C4<1>, C4<1>;
L_0x56157a89ae90 .functor AND 1, L_0x56157a89add0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a8618b0_0 .net *"_s0", 0 0, L_0x56157a89a730;  1 drivers
v0x56157a8619b0_0 .net *"_s1", 0 0, L_0x56157a89a7d0;  1 drivers
v0x56157a861a90_0 .net *"_s5", 0 0, L_0x56157a89ad30;  1 drivers
v0x56157a861b60_0 .net *"_s6", 0 0, L_0x56157a89add0;  1 drivers
L_0x56157a89ad30 .reduce/nor v0x56157a875750_0;
S_0x56157a85f5e0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a85f350;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a85f7d0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a89a470 .functor AND 1, L_0x56157a89ac20, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a89a500 .functor AND 1, L_0x56157a89ac20, L_0x56157a89ae90, C4<1>, C4<1>;
L_0x56157a89a620 .functor AND 1, L_0x56157a89a500, v0x56157a860010_0, C4<1>, C4<1>;
v0x56157a861100_0 .net *"_s4", 0 0, L_0x56157a89a500;  1 drivers
v0x56157a861200_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8612c0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a861360_0 .net "ena", 0 0, L_0x56157a89ac20;  1 drivers
v0x56157a861430_0 .net "q", 15 0, v0x56157a860ea0_0;  alias, 1 drivers
v0x56157a861570_0 .net "re", 0 0, L_0x56157a89ae90;  1 drivers
v0x56157a861610_0 .net "re_delay", 0 0, v0x56157a860010_0;  1 drivers
v0x56157a8616b0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a861750_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a89a380 .reduce/nor L_0x56157a89ac20;
S_0x56157a85f9b0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a85f5e0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a85fba0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a85fda0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a85fe60_0 .net "d", 0 0, L_0x56157a89ae90;  alias, 1 drivers
v0x56157a85ff40_0 .net "ena", 0 0, L_0x56157a89ac20;  alias, 1 drivers
v0x56157a860010_0 .var "q", 0 0;
v0x56157a8600f0_0 .net "rst", 0 0, L_0x56157a89a380;  1 drivers
E_0x56157a85fd20 .event posedge, v0x56157a8600f0_0, v0x56157a6e0060_0;
S_0x56157a8602a0 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a85f5e0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a860490 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a860600_0 .net "d", 15 0, v0x56157a860ea0_0;  alias, 1 drivers
v0x56157a860700_0 .net "ena", 0 0, L_0x56157a89a620;  1 drivers
v0x56157a8607c0_0 .var "q", 15 0;
E_0x56157a860580 .event edge, v0x56157a860700_0, v0x56157a860600_0;
S_0x56157a860910 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a85f5e0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a860b10 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a860c90_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a860d30_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a860dd0_0 .net "ena", 0 0, L_0x56157a89a470;  1 drivers
v0x56157a860ea0_0 .var "q", 15 0;
v0x56157a860f90_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a861c40 .scope generate, "gen_ssram_block[58]" "gen_ssram_block[58]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a861de0 .param/l "i" 0 4 30, +C4<0111010>;
L_0x56157a89b800 .functor AND 1, L_0x56157a89b300, L_0x56157a89b3a0, C4<1>, C4<1>;
L_0x56157a89b9b0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a89b910, C4<1>, C4<1>;
L_0x56157a89ba70 .functor AND 1, L_0x56157a89b9b0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a8641a0_0 .net *"_s0", 0 0, L_0x56157a89b300;  1 drivers
v0x56157a8642a0_0 .net *"_s1", 0 0, L_0x56157a89b3a0;  1 drivers
v0x56157a864380_0 .net *"_s5", 0 0, L_0x56157a89b910;  1 drivers
v0x56157a864450_0 .net *"_s6", 0 0, L_0x56157a89b9b0;  1 drivers
L_0x56157a89b910 .reduce/nor v0x56157a875750_0;
S_0x56157a861ed0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a861c40;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a8620c0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a89b040 .functor AND 1, L_0x56157a89b800, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a89b0d0 .functor AND 1, L_0x56157a89b800, L_0x56157a89ba70, C4<1>, C4<1>;
L_0x56157a89b1f0 .functor AND 1, L_0x56157a89b0d0, v0x56157a862900_0, C4<1>, C4<1>;
v0x56157a8639f0_0 .net *"_s4", 0 0, L_0x56157a89b0d0;  1 drivers
v0x56157a863af0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a863bb0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a863c50_0 .net "ena", 0 0, L_0x56157a89b800;  1 drivers
v0x56157a863d20_0 .net "q", 15 0, v0x56157a863790_0;  alias, 1 drivers
v0x56157a863e60_0 .net "re", 0 0, L_0x56157a89ba70;  1 drivers
v0x56157a863f00_0 .net "re_delay", 0 0, v0x56157a862900_0;  1 drivers
v0x56157a863fa0_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a864040_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a89af50 .reduce/nor L_0x56157a89b800;
S_0x56157a8622a0 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a861ed0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a862490 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a862690_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a862750_0 .net "d", 0 0, L_0x56157a89ba70;  alias, 1 drivers
v0x56157a862830_0 .net "ena", 0 0, L_0x56157a89b800;  alias, 1 drivers
v0x56157a862900_0 .var "q", 0 0;
v0x56157a8629e0_0 .net "rst", 0 0, L_0x56157a89af50;  1 drivers
E_0x56157a862610 .event posedge, v0x56157a8629e0_0, v0x56157a6e0060_0;
S_0x56157a862b90 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a861ed0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a862d80 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a862ef0_0 .net "d", 15 0, v0x56157a863790_0;  alias, 1 drivers
v0x56157a862ff0_0 .net "ena", 0 0, L_0x56157a89b1f0;  1 drivers
v0x56157a8630b0_0 .var "q", 15 0;
E_0x56157a862e70 .event edge, v0x56157a862ff0_0, v0x56157a862ef0_0;
S_0x56157a863200 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a861ed0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a863400 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a863580_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a863620_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a8636c0_0 .net "ena", 0 0, L_0x56157a89b040;  1 drivers
v0x56157a863790_0 .var "q", 15 0;
v0x56157a863880_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a864530 .scope generate, "gen_ssram_block[59]" "gen_ssram_block[59]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a8646d0 .param/l "i" 0 4 30, +C4<0111011>;
L_0x56157a89c3f0 .functor AND 1, L_0x56157a89bee0, L_0x56157a89bf80, C4<1>, C4<1>;
L_0x56157a89c5a0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a89c500, C4<1>, C4<1>;
L_0x56157a89c660 .functor AND 1, L_0x56157a89c5a0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a866a90_0 .net *"_s0", 0 0, L_0x56157a89bee0;  1 drivers
v0x56157a866b90_0 .net *"_s1", 0 0, L_0x56157a89bf80;  1 drivers
v0x56157a866c70_0 .net *"_s5", 0 0, L_0x56157a89c500;  1 drivers
v0x56157a866d40_0 .net *"_s6", 0 0, L_0x56157a89c5a0;  1 drivers
L_0x56157a89c500 .reduce/nor v0x56157a875750_0;
S_0x56157a8647c0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a864530;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a8649b0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a89bc20 .functor AND 1, L_0x56157a89c3f0, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a89bcb0 .functor AND 1, L_0x56157a89c3f0, L_0x56157a89c660, C4<1>, C4<1>;
L_0x56157a89bdd0 .functor AND 1, L_0x56157a89bcb0, v0x56157a8651f0_0, C4<1>, C4<1>;
v0x56157a8662e0_0 .net *"_s4", 0 0, L_0x56157a89bcb0;  1 drivers
v0x56157a8663e0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8664a0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a866540_0 .net "ena", 0 0, L_0x56157a89c3f0;  1 drivers
v0x56157a866610_0 .net "q", 15 0, v0x56157a866080_0;  alias, 1 drivers
v0x56157a866750_0 .net "re", 0 0, L_0x56157a89c660;  1 drivers
v0x56157a8667f0_0 .net "re_delay", 0 0, v0x56157a8651f0_0;  1 drivers
v0x56157a866890_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a866930_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a89bb30 .reduce/nor L_0x56157a89c3f0;
S_0x56157a864b90 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a8647c0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a864d80 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a864f80_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a865040_0 .net "d", 0 0, L_0x56157a89c660;  alias, 1 drivers
v0x56157a865120_0 .net "ena", 0 0, L_0x56157a89c3f0;  alias, 1 drivers
v0x56157a8651f0_0 .var "q", 0 0;
v0x56157a8652d0_0 .net "rst", 0 0, L_0x56157a89bb30;  1 drivers
E_0x56157a864f00 .event posedge, v0x56157a8652d0_0, v0x56157a6e0060_0;
S_0x56157a865480 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a8647c0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a865670 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a8657e0_0 .net "d", 15 0, v0x56157a866080_0;  alias, 1 drivers
v0x56157a8658e0_0 .net "ena", 0 0, L_0x56157a89bdd0;  1 drivers
v0x56157a8659a0_0 .var "q", 15 0;
E_0x56157a865760 .event edge, v0x56157a8658e0_0, v0x56157a8657e0_0;
S_0x56157a865af0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a8647c0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a865cf0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a865e70_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a865f10_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a865fb0_0 .net "ena", 0 0, L_0x56157a89bc20;  1 drivers
v0x56157a866080_0 .var "q", 15 0;
v0x56157a866170_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a866e20 .scope generate, "gen_ssram_block[60]" "gen_ssram_block[60]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a866fc0 .param/l "i" 0 4 30, +C4<0111100>;
L_0x56157a89e010 .functor AND 1, L_0x56157a89cad0, L_0x56157a89d380, C4<1>, C4<1>;
L_0x56157a89e1c0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a89e120, C4<1>, C4<1>;
L_0x56157a89ea90 .functor AND 1, L_0x56157a89e1c0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a869380_0 .net *"_s0", 0 0, L_0x56157a89cad0;  1 drivers
v0x56157a869480_0 .net *"_s1", 0 0, L_0x56157a89d380;  1 drivers
v0x56157a869560_0 .net *"_s5", 0 0, L_0x56157a89e120;  1 drivers
v0x56157a869630_0 .net *"_s6", 0 0, L_0x56157a89e1c0;  1 drivers
L_0x56157a89e120 .reduce/nor v0x56157a875750_0;
S_0x56157a8670b0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a866e20;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a8672a0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a89c810 .functor AND 1, L_0x56157a89e010, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a89c8a0 .functor AND 1, L_0x56157a89e010, L_0x56157a89ea90, C4<1>, C4<1>;
L_0x56157a89c9c0 .functor AND 1, L_0x56157a89c8a0, v0x56157a867ae0_0, C4<1>, C4<1>;
v0x56157a868bd0_0 .net *"_s4", 0 0, L_0x56157a89c8a0;  1 drivers
v0x56157a868cd0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a868d90_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a868e30_0 .net "ena", 0 0, L_0x56157a89e010;  1 drivers
v0x56157a868f00_0 .net "q", 15 0, v0x56157a868970_0;  alias, 1 drivers
v0x56157a869040_0 .net "re", 0 0, L_0x56157a89ea90;  1 drivers
v0x56157a8690e0_0 .net "re_delay", 0 0, v0x56157a867ae0_0;  1 drivers
v0x56157a869180_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a869220_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a89c720 .reduce/nor L_0x56157a89e010;
S_0x56157a867480 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a8670b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a867670 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a867870_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a867930_0 .net "d", 0 0, L_0x56157a89ea90;  alias, 1 drivers
v0x56157a867a10_0 .net "ena", 0 0, L_0x56157a89e010;  alias, 1 drivers
v0x56157a867ae0_0 .var "q", 0 0;
v0x56157a867bc0_0 .net "rst", 0 0, L_0x56157a89c720;  1 drivers
E_0x56157a8677f0 .event posedge, v0x56157a867bc0_0, v0x56157a6e0060_0;
S_0x56157a867d70 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a8670b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a867f60 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a8680d0_0 .net "d", 15 0, v0x56157a868970_0;  alias, 1 drivers
v0x56157a8681d0_0 .net "ena", 0 0, L_0x56157a89c9c0;  1 drivers
v0x56157a868290_0 .var "q", 15 0;
E_0x56157a868050 .event edge, v0x56157a8681d0_0, v0x56157a8680d0_0;
S_0x56157a8683e0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a8670b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a8685e0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a868760_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a868800_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a8688a0_0 .net "ena", 0 0, L_0x56157a89c810;  1 drivers
v0x56157a868970_0 .var "q", 15 0;
v0x56157a868a60_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a869710 .scope generate, "gen_ssram_block[61]" "gen_ssram_block[61]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a8698b0 .param/l "i" 0 4 30, +C4<0111101>;
L_0x56157a89f430 .functor AND 1, L_0x56157a89ef00, L_0x56157a89efa0, C4<1>, C4<1>;
L_0x56157a89f5e0 .functor AND 1, v0x56157a8754e0_0, L_0x56157a89f540, C4<1>, C4<1>;
L_0x56157a89f6a0 .functor AND 1, L_0x56157a89f5e0, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a86bc70_0 .net *"_s0", 0 0, L_0x56157a89ef00;  1 drivers
v0x56157a86bd70_0 .net *"_s1", 0 0, L_0x56157a89efa0;  1 drivers
v0x56157a86be50_0 .net *"_s5", 0 0, L_0x56157a89f540;  1 drivers
v0x56157a86bf20_0 .net *"_s6", 0 0, L_0x56157a89f5e0;  1 drivers
L_0x56157a89f540 .reduce/nor v0x56157a875750_0;
S_0x56157a8699a0 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a869710;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a869b90 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a89ec40 .functor AND 1, L_0x56157a89f430, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a89ecd0 .functor AND 1, L_0x56157a89f430, L_0x56157a89f6a0, C4<1>, C4<1>;
L_0x56157a89edf0 .functor AND 1, L_0x56157a89ecd0, v0x56157a86a3d0_0, C4<1>, C4<1>;
v0x56157a86b4c0_0 .net *"_s4", 0 0, L_0x56157a89ecd0;  1 drivers
v0x56157a86b5c0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a86b680_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a86b720_0 .net "ena", 0 0, L_0x56157a89f430;  1 drivers
v0x56157a86b7f0_0 .net "q", 15 0, v0x56157a86b260_0;  alias, 1 drivers
v0x56157a86b930_0 .net "re", 0 0, L_0x56157a89f6a0;  1 drivers
v0x56157a86b9d0_0 .net "re_delay", 0 0, v0x56157a86a3d0_0;  1 drivers
v0x56157a86ba70_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a86bb10_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a89eb50 .reduce/nor L_0x56157a89f430;
S_0x56157a869d70 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a8699a0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a869f60 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a86a160_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a86a220_0 .net "d", 0 0, L_0x56157a89f6a0;  alias, 1 drivers
v0x56157a86a300_0 .net "ena", 0 0, L_0x56157a89f430;  alias, 1 drivers
v0x56157a86a3d0_0 .var "q", 0 0;
v0x56157a86a4b0_0 .net "rst", 0 0, L_0x56157a89eb50;  1 drivers
E_0x56157a86a0e0 .event posedge, v0x56157a86a4b0_0, v0x56157a6e0060_0;
S_0x56157a86a660 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a8699a0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a86a850 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a86a9c0_0 .net "d", 15 0, v0x56157a86b260_0;  alias, 1 drivers
v0x56157a86aac0_0 .net "ena", 0 0, L_0x56157a89edf0;  1 drivers
v0x56157a86ab80_0 .var "q", 15 0;
E_0x56157a86a940 .event edge, v0x56157a86aac0_0, v0x56157a86a9c0_0;
S_0x56157a86acd0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a8699a0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a86aed0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a86b050_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a86b0f0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a86b190_0 .net "ena", 0 0, L_0x56157a89ec40;  1 drivers
v0x56157a86b260_0 .var "q", 15 0;
v0x56157a86b350_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a86c000 .scope generate, "gen_ssram_block[62]" "gen_ssram_block[62]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a86c1a0 .param/l "i" 0 4 30, +C4<0111110>;
L_0x56157a8a0050 .functor AND 1, L_0x56157a89fb10, L_0x56157a89fbb0, C4<1>, C4<1>;
L_0x56157a8a0200 .functor AND 1, v0x56157a8754e0_0, L_0x56157a8a0160, C4<1>, C4<1>;
L_0x56157a8a02c0 .functor AND 1, L_0x56157a8a0200, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a86e560_0 .net *"_s0", 0 0, L_0x56157a89fb10;  1 drivers
v0x56157a86e660_0 .net *"_s1", 0 0, L_0x56157a89fbb0;  1 drivers
v0x56157a86e740_0 .net *"_s5", 0 0, L_0x56157a8a0160;  1 drivers
v0x56157a86e810_0 .net *"_s6", 0 0, L_0x56157a8a0200;  1 drivers
L_0x56157a8a0160 .reduce/nor v0x56157a875750_0;
S_0x56157a86c290 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a86c000;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a86c480 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a89f850 .functor AND 1, L_0x56157a8a0050, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a89f8e0 .functor AND 1, L_0x56157a8a0050, L_0x56157a8a02c0, C4<1>, C4<1>;
L_0x56157a89fa00 .functor AND 1, L_0x56157a89f8e0, v0x56157a86ccc0_0, C4<1>, C4<1>;
v0x56157a86ddb0_0 .net *"_s4", 0 0, L_0x56157a89f8e0;  1 drivers
v0x56157a86deb0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a86df70_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a86e010_0 .net "ena", 0 0, L_0x56157a8a0050;  1 drivers
v0x56157a86e0e0_0 .net "q", 15 0, v0x56157a86db50_0;  alias, 1 drivers
v0x56157a86e220_0 .net "re", 0 0, L_0x56157a8a02c0;  1 drivers
v0x56157a86e2c0_0 .net "re_delay", 0 0, v0x56157a86ccc0_0;  1 drivers
v0x56157a86e360_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a86e400_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a89f760 .reduce/nor L_0x56157a8a0050;
S_0x56157a86c660 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a86c290;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a86c850 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a86ca50_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a86cb10_0 .net "d", 0 0, L_0x56157a8a02c0;  alias, 1 drivers
v0x56157a86cbf0_0 .net "ena", 0 0, L_0x56157a8a0050;  alias, 1 drivers
v0x56157a86ccc0_0 .var "q", 0 0;
v0x56157a86cda0_0 .net "rst", 0 0, L_0x56157a89f760;  1 drivers
E_0x56157a86c9d0 .event posedge, v0x56157a86cda0_0, v0x56157a6e0060_0;
S_0x56157a86cf50 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a86c290;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a86d140 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a86d2b0_0 .net "d", 15 0, v0x56157a86db50_0;  alias, 1 drivers
v0x56157a86d3b0_0 .net "ena", 0 0, L_0x56157a89fa00;  1 drivers
v0x56157a86d470_0 .var "q", 15 0;
E_0x56157a86d230 .event edge, v0x56157a86d3b0_0, v0x56157a86d2b0_0;
S_0x56157a86d5c0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a86c290;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a86d7c0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a86d940_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a86d9e0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a86da80_0 .net "ena", 0 0, L_0x56157a89f850;  1 drivers
v0x56157a86db50_0 .var "q", 15 0;
v0x56157a86dc40_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a86e8f0 .scope generate, "gen_ssram_block[63]" "gen_ssram_block[63]" 4 30, 4 30 0, S_0x56157a7d3a80;
 .timescale -6 -6;
P_0x56157a86ea90 .param/l "i" 0 4 30, +C4<0111111>;
L_0x56157a8a1490 .functor AND 1, L_0x56157a8a0f40, L_0x56157a8a0fe0, C4<1>, C4<1>;
L_0x56157a8a1640 .functor AND 1, v0x56157a8754e0_0, L_0x56157a8a15a0, C4<1>, C4<1>;
L_0x56157a8a1700 .functor AND 1, L_0x56157a8a1640, v0x56157a871820_0, C4<1>, C4<1>;
v0x56157a870e50_0 .net *"_s0", 0 0, L_0x56157a8a0f40;  1 drivers
v0x56157a870f50_0 .net *"_s1", 0 0, L_0x56157a8a0fe0;  1 drivers
v0x56157a871030_0 .net *"_s5", 0 0, L_0x56157a8a15a0;  1 drivers
v0x56157a871100_0 .net *"_s6", 0 0, L_0x56157a8a1640;  1 drivers
L_0x56157a8a15a0 .reduce/nor v0x56157a875750_0;
S_0x56157a86eb80 .scope module, "ssram_block" "ssram_register" 4 31, 4 5 0, S_0x56157a86e8f0;
 .timescale -6 -6;
    .port_info 0 /INOUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /OUTPUT 16 "q"
P_0x56157a86ed70 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x56157a8a0c80 .functor AND 1, L_0x56157a8a1490, v0x56157a875750_0, C4<1>, C4<1>;
L_0x56157a8a0d10 .functor AND 1, L_0x56157a8a1490, L_0x56157a8a1700, C4<1>, C4<1>;
L_0x56157a8a0e30 .functor AND 1, L_0x56157a8a0d10, v0x56157a86f5b0_0, C4<1>, C4<1>;
v0x56157a8706a0_0 .net *"_s4", 0 0, L_0x56157a8a0d10;  1 drivers
v0x56157a8707a0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a870860_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a870900_0 .net "ena", 0 0, L_0x56157a8a1490;  1 drivers
v0x56157a8709d0_0 .net "q", 15 0, v0x56157a870440_0;  alias, 1 drivers
v0x56157a870b10_0 .net "re", 0 0, L_0x56157a8a1700;  1 drivers
v0x56157a870bb0_0 .net "re_delay", 0 0, v0x56157a86f5b0_0;  1 drivers
v0x56157a870c50_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
v0x56157a870cf0_0 .net "we", 0 0, v0x56157a875750_0;  alias, 1 drivers
L_0x56157a8a0b90 .reduce/nor L_0x56157a8a1490;
S_0x56157a86ef50 .scope module, "read_delay" "d_ff_wide" 4 11, 5 5 0, S_0x56157a86eb80;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a86f140 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a86f340_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a86f400_0 .net "d", 0 0, L_0x56157a8a1700;  alias, 1 drivers
v0x56157a86f4e0_0 .net "ena", 0 0, L_0x56157a8a1490;  alias, 1 drivers
v0x56157a86f5b0_0 .var "q", 0 0;
v0x56157a86f690_0 .net "rst", 0 0, L_0x56157a8a0b90;  1 drivers
E_0x56157a86f2c0 .event posedge, v0x56157a86f690_0, v0x56157a6e0060_0;
S_0x56157a86f840 .scope module, "ssram_buffer" "buffer_z" 4 14, 6 5 0, S_0x56157a86eb80;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "ena"
    .port_info 1 /INPUT 16 "d"
    .port_info 2 /OUTPUT 16 "q"
P_0x56157a86fa30 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0x56157a86fba0_0 .net "d", 15 0, v0x56157a870440_0;  alias, 1 drivers
v0x56157a86fca0_0 .net "ena", 0 0, L_0x56157a8a0e30;  1 drivers
v0x56157a86fd60_0 .var "q", 15 0;
E_0x56157a86fb20 .event edge, v0x56157a86fca0_0, v0x56157a86fba0_0;
S_0x56157a86feb0 .scope module, "ssram_ff" "d_ff_wide" 4 13, 5 5 0, S_0x56157a86eb80;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 16 "q"
P_0x56157a8700b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x56157a870230_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a8702d0_0 .net8 "d", 15 0, RS_0x7f1f320ff258;  alias, 65 drivers
v0x56157a870370_0 .net "ena", 0 0, L_0x56157a8a0c80;  1 drivers
v0x56157a870440_0 .var "q", 15 0;
v0x56157a870530_0 .net "rst", 0 0, v0x56157a8755d0_0;  alias, 1 drivers
S_0x56157a8711e0 .scope module, "read_delay" "d_ff_wide" 4 26, 5 5 0, S_0x56157a7d3a80;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "ena"
    .port_info 4 /OUTPUT 1 "q"
P_0x56157a871360 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0x56157a8715b0_0 .net "clk", 0 0, v0x56157a8752e0_0;  alias, 1 drivers
v0x56157a871670_0 .net "d", 0 0, v0x56157a8754e0_0;  alias, 1 drivers
v0x56157a871750_0 .net "ena", 0 0, L_0x56157a8a17c0;  1 drivers
v0x56157a871820_0 .var "q", 0 0;
v0x56157a871900_0 .net "rst", 0 0, v0x56157a875750_0;  alias, 1 drivers
E_0x56157a5b7960 .event posedge, v0x56157a797c30_0, v0x56157a6e0060_0;
S_0x56157a81faa0 .scope module, "ssram_decoder" "decoder_8_row_column" 3 35, 7 30 0, S_0x56157a7d45e0;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 16 "row"
    .port_info 2 /OUTPUT 16 "column"
v0x56157a873e50_0 .net "column", 15 0, v0x56157a8738b0_0;  alias, 1 drivers
v0x56157a873f60_0 .net "in", 7 0, v0x56157a875200_0;  alias, 1 drivers
v0x56157a874040_0 .net "row", 15 0, v0x56157a873d20_0;  alias, 1 drivers
L_0x56157a875810 .part v0x56157a875200_0, 4, 4;
L_0x56157a8758b0 .part v0x56157a875200_0, 0, 4;
S_0x56157a81fce0 .scope module, "column_decoder" "decoder_4_16" 7 36, 7 5 0, S_0x56157a81faa0;
 .timescale -6 -6;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 16 "out"
v0x56157a81ffb0_0 .net "in", 3 0, L_0x56157a8758b0;  1 drivers
v0x56157a8738b0_0 .var "out", 15 0;
E_0x56157a81ff30 .event edge, v0x56157a81ffb0_0;
S_0x56157a873990 .scope module, "row_decoder" "decoder_4_16" 7 35, 7 5 0, S_0x56157a81faa0;
 .timescale -6 -6;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 16 "out"
v0x56157a873c20_0 .net "in", 3 0, L_0x56157a875810;  1 drivers
v0x56157a873d20_0 .var "out", 15 0;
E_0x56157a873ba0 .event edge, v0x56157a873c20_0;
    .scope S_0x56157a873990;
T_0 ;
    %wait E_0x56157a873ba0;
    %load/vec4 v0x56157a873c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.1 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.2 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.3 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.4 ;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.5 ;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.6 ;
    %pushi/vec4 64, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.7 ;
    %pushi/vec4 128, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.8 ;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 512, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x56157a873d20_0, 0, 16;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56157a81fce0;
T_1 ;
    %wait E_0x56157a81ff30;
    %load/vec4 v0x56157a81ffb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.0 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.1 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.2 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.3 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.4 ;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.5 ;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.6 ;
    %pushi/vec4 64, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.7 ;
    %pushi/vec4 128, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.8 ;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.9 ;
    %pushi/vec4 512, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.10 ;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.11 ;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x56157a8738b0_0, 0, 16;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56157a7cf9d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a6dc150_0, 0;
    %end;
    .thread T_2;
    .scope S_0x56157a7cf9d0;
T_3 ;
    %wait E_0x56157a5b7580;
    %load/vec4 v0x56157a6d80d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a6dc150_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56157a6dc050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56157a6e0160_0;
    %assign/vec4 v0x56157a6dc150_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56157a7a3da0;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a79fd20_0, 0;
    %end;
    .thread T_4;
    .scope S_0x56157a7a3da0;
T_5 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a79fdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a79fd20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56157a7a06d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56157a7a0600_0;
    %assign/vec4 v0x56157a79fd20_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56157a7a7e50;
T_6 ;
    %wait E_0x56157a5b7d60;
    %load/vec4 v0x56157a7a7370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x56157a6d81d0_0;
    %assign/vec4 v0x56157a7a4680_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7a4680_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56157a78c260;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a78af10_0, 0;
    %end;
    .thread T_7;
    .scope S_0x56157a78c260;
T_8 ;
    %wait E_0x56157a78f020;
    %load/vec4 v0x56157a7881f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a78af10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56157a78ae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x56157a78ba60_0;
    %assign/vec4 v0x56157a78af10_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56157a780050;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a77c070_0, 0;
    %end;
    .thread T_9;
    .scope S_0x56157a780050;
T_10 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a77b6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a77c070_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56157a77bfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x56157a77ec10_0;
    %assign/vec4 v0x56157a77c070_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56157a786d70;
T_11 ;
    %wait E_0x56157a78fb90;
    %load/vec4 v0x56157a783820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x56157a784170_0;
    %assign/vec4 v0x56157a7838e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7838e0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56157a76b400;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a767420_0, 0;
    %end;
    .thread T_12;
    .scope S_0x56157a76b400;
T_13 ;
    %wait E_0x56157a767c30;
    %load/vec4 v0x56157a766810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a767420_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56157a767350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x56157a767d10_0;
    %assign/vec4 v0x56157a767420_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56157a75e690;
T_14 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a75a5e0_0, 0;
    %end;
    .thread T_14;
    .scope S_0x56157a75e690;
T_15 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a75a680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a75a5e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x56157a75b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x56157a75b140_0;
    %assign/vec4 v0x56157a75a5e0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x56157a7632a0;
T_16 ;
    %wait E_0x56157a762740;
    %load/vec4 v0x56157a75fad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x56157a7627a0_0;
    %assign/vec4 v0x56157a75fb90_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a75fb90_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x56157a74a350;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a743650_0, 0;
    %end;
    .thread T_17;
    .scope S_0x56157a74a350;
T_18 ;
    %wait E_0x56157a74f990;
    %load/vec4 v0x56157a7436f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a743650_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x56157a746390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x56157a7462b0_0;
    %assign/vec4 v0x56157a743650_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56157a73e190;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a737470_0, 0;
    %end;
    .thread T_19;
    .scope S_0x56157a73e190;
T_20 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a737510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a737470_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x56157a73a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x56157a73a0d0_0;
    %assign/vec4 v0x56157a737470_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x56157a742210;
T_21 ;
    %wait E_0x56157a74e550;
    %load/vec4 v0x56157a73ecd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x56157a73f5f0_0;
    %assign/vec4 v0x56157a73ed90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a73ed90_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x56157a726910;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a722870_0, 0;
    %end;
    .thread T_22;
    .scope S_0x56157a726910;
T_23 ;
    %wait E_0x56157a725e60;
    %load/vec4 v0x56157a722950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a722870_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x56157a723210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x56157a723150_0;
    %assign/vec4 v0x56157a722870_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x56157a71a730;
T_24 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a716760_0, 0;
    %end;
    .thread T_24;
    .scope S_0x56157a71a730;
T_25 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a715b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a716760_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x56157a716690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x56157a717010_0;
    %assign/vec4 v0x56157a716760_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x56157a71f0b0;
T_26 ;
    %wait E_0x56157a7232b0;
    %load/vec4 v0x56157a71dd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x56157a71dc70_0;
    %assign/vec4 v0x56157a71b010_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a71b010_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x56157a702c50;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a6febe0_0, 0;
    %end;
    .thread T_27;
    .scope S_0x56157a702c50;
T_28 ;
    %wait E_0x56157a702420;
    %load/vec4 v0x56157a6feca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a6febe0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x56157a7018f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x56157a701810_0;
    %assign/vec4 v0x56157a6febe0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x56157a6f6a70;
T_29 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a5b8e30_0, 0;
    %end;
    .thread T_29;
    .scope S_0x56157a6f6a70;
T_30 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a6f56d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a5b8e30_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x56157a5b8d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x56157a5be3a0_0;
    %assign/vec4 v0x56157a5b8e30_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x56157a6fd770;
T_31 ;
    %wait E_0x56157a6fe430;
    %load/vec4 v0x56157a6fa330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x56157a6fa230_0;
    %assign/vec4 v0x56157a6f96d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a6f96d0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x56157a6e53b0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a6e13e0_0, 0;
    %end;
    .thread T_32;
    .scope S_0x56157a6e53b0;
T_33 ;
    %wait E_0x56157a6e2800;
    %load/vec4 v0x56157a6de6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a6e13e0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x56157a6e1310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x56157a6e1f10_0;
    %assign/vec4 v0x56157a6e13e0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x56157a6d9380;
T_34 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a5cbd40_0, 0;
    %end;
    .thread T_34;
    .scope S_0x56157a6d9380;
T_35 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a5cbe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a5cbd40_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x56157a5bca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x56157a5bc980_0;
    %assign/vec4 v0x56157a5cbd40_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x56157a6dde60;
T_36 ;
    %wait E_0x56157a6dd3f0;
    %load/vec4 v0x56157a6da830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x56157a6da730_0;
    %assign/vec4 v0x56157a6d9ee0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a6d9ee0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x56157a5c9bc0;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a5c0c30_0, 0;
    %end;
    .thread T_37;
    .scope S_0x56157a5c9bc0;
T_38 ;
    %wait E_0x56157a5c3f10;
    %load/vec4 v0x56157a5c0d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a5c0c30_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x56157a5c0b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x56157a5c0a90_0;
    %assign/vec4 v0x56157a5c0c30_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x56157a7dd550;
T_39 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7ddae0_0, 0;
    %end;
    .thread T_39;
    .scope S_0x56157a7dd550;
T_40 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a7ddbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7ddae0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x56157a7dda10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x56157a7dd970_0;
    %assign/vec4 v0x56157a7ddae0_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x56157a7dcfb0;
T_41 ;
    %wait E_0x56157a5cef10;
    %load/vec4 v0x56157a7dd340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x56157a7dd240_0;
    %assign/vec4 v0x56157a7dd400_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7dd400_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x56157a7def20;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7df580_0, 0;
    %end;
    .thread T_42;
    .scope S_0x56157a7def20;
T_43 ;
    %wait E_0x56157a7df290;
    %load/vec4 v0x56157a7df660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7df580_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x56157a7df4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x56157a7df3d0_0;
    %assign/vec4 v0x56157a7df580_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x56157a7dfe80;
T_44 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7e0410_0, 0;
    %end;
    .thread T_44;
    .scope S_0x56157a7dfe80;
T_45 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a7e0500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7e0410_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x56157a7e0340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x56157a7e02a0_0;
    %assign/vec4 v0x56157a7e0410_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x56157a7df810;
T_46 ;
    %wait E_0x56157a7dfaf0;
    %load/vec4 v0x56157a7dfc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x56157a7dfb70_0;
    %assign/vec4 v0x56157a7dfd30_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7dfd30_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x56157a7e1990;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7e1ff0_0, 0;
    %end;
    .thread T_47;
    .scope S_0x56157a7e1990;
T_48 ;
    %wait E_0x56157a7e1d00;
    %load/vec4 v0x56157a7e20d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7e1ff0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x56157a7e1f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x56157a7e1e40_0;
    %assign/vec4 v0x56157a7e1ff0_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x56157a7e28f0;
T_49 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7e2e80_0, 0;
    %end;
    .thread T_49;
    .scope S_0x56157a7e28f0;
T_50 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a7e2f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7e2e80_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x56157a7e2db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x56157a7e2d10_0;
    %assign/vec4 v0x56157a7e2e80_0, 0;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x56157a7e2280;
T_51 ;
    %wait E_0x56157a7e2560;
    %load/vec4 v0x56157a7e26e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x56157a7e25e0_0;
    %assign/vec4 v0x56157a7e27a0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7e27a0_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x56157a7e4280;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7e48e0_0, 0;
    %end;
    .thread T_52;
    .scope S_0x56157a7e4280;
T_53 ;
    %wait E_0x56157a7e45f0;
    %load/vec4 v0x56157a7e49c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7e48e0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x56157a7e4810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x56157a7e4730_0;
    %assign/vec4 v0x56157a7e48e0_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x56157a7e51e0;
T_54 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7e5770_0, 0;
    %end;
    .thread T_54;
    .scope S_0x56157a7e51e0;
T_55 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a7e5860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7e5770_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x56157a7e56a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x56157a7e5600_0;
    %assign/vec4 v0x56157a7e5770_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x56157a7e4b70;
T_56 ;
    %wait E_0x56157a7e4e50;
    %load/vec4 v0x56157a7e4fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x56157a7e4ed0_0;
    %assign/vec4 v0x56157a7e5090_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7e5090_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x56157a7e7340;
T_57 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7e79a0_0, 0;
    %end;
    .thread T_57;
    .scope S_0x56157a7e7340;
T_58 ;
    %wait E_0x56157a7e76b0;
    %load/vec4 v0x56157a7e7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7e79a0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x56157a7e78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x56157a7e77f0_0;
    %assign/vec4 v0x56157a7e79a0_0, 0;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x56157a7e8240;
T_59 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7e87d0_0, 0;
    %end;
    .thread T_59;
    .scope S_0x56157a7e8240;
T_60 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a7e88c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7e87d0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x56157a7e8700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x56157a7e8660_0;
    %assign/vec4 v0x56157a7e87d0_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x56157a7e7c30;
T_61 ;
    %wait E_0x56157a7e7f10;
    %load/vec4 v0x56157a7e8030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0x56157a7e7f90_0;
    %assign/vec4 v0x56157a7e80f0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7e80f0_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x56157a7e9bd0;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7ea230_0, 0;
    %end;
    .thread T_62;
    .scope S_0x56157a7e9bd0;
T_63 ;
    %wait E_0x56157a7e9f40;
    %load/vec4 v0x56157a7ea310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7ea230_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x56157a7ea160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x56157a7ea080_0;
    %assign/vec4 v0x56157a7ea230_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x56157a7eab30;
T_64 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7eb0c0_0, 0;
    %end;
    .thread T_64;
    .scope S_0x56157a7eab30;
T_65 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a7eb1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7eb0c0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x56157a7eaff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x56157a7eaf50_0;
    %assign/vec4 v0x56157a7eb0c0_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x56157a7ea4c0;
T_66 ;
    %wait E_0x56157a7ea7a0;
    %load/vec4 v0x56157a7ea920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x56157a7ea820_0;
    %assign/vec4 v0x56157a7ea9e0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7ea9e0_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x56157a7ec4c0;
T_67 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7ecb20_0, 0;
    %end;
    .thread T_67;
    .scope S_0x56157a7ec4c0;
T_68 ;
    %wait E_0x56157a7ec830;
    %load/vec4 v0x56157a7ecc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7ecb20_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x56157a7eca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x56157a7ec970_0;
    %assign/vec4 v0x56157a7ecb20_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x56157a7ed420;
T_69 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7ed9b0_0, 0;
    %end;
    .thread T_69;
    .scope S_0x56157a7ed420;
T_70 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a7edaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7ed9b0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x56157a7ed8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x56157a7ed840_0;
    %assign/vec4 v0x56157a7ed9b0_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x56157a7ecdb0;
T_71 ;
    %wait E_0x56157a7ed090;
    %load/vec4 v0x56157a7ed210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %load/vec4 v0x56157a7ed110_0;
    %assign/vec4 v0x56157a7ed2d0_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7ed2d0_0, 0;
T_71.1 ;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x56157a7eedb0;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7ef410_0, 0;
    %end;
    .thread T_72;
    .scope S_0x56157a7eedb0;
T_73 ;
    %wait E_0x56157a7ef120;
    %load/vec4 v0x56157a7ef4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7ef410_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x56157a7ef340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x56157a7ef260_0;
    %assign/vec4 v0x56157a7ef410_0, 0;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x56157a7efd10;
T_74 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7f02a0_0, 0;
    %end;
    .thread T_74;
    .scope S_0x56157a7efd10;
T_75 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a7f0390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7f02a0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x56157a7f01d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x56157a7f0130_0;
    %assign/vec4 v0x56157a7f02a0_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x56157a7ef6a0;
T_76 ;
    %wait E_0x56157a7ef980;
    %load/vec4 v0x56157a7efb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x56157a7efa00_0;
    %assign/vec4 v0x56157a7efbc0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7efbc0_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x56157a7f16a0;
T_77 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7f1d00_0, 0;
    %end;
    .thread T_77;
    .scope S_0x56157a7f16a0;
T_78 ;
    %wait E_0x56157a7f1a10;
    %load/vec4 v0x56157a7f1de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7f1d00_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x56157a7f1c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x56157a7f1b50_0;
    %assign/vec4 v0x56157a7f1d00_0, 0;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x56157a7f2600;
T_79 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7f2b90_0, 0;
    %end;
    .thread T_79;
    .scope S_0x56157a7f2600;
T_80 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a7f2c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7f2b90_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x56157a7f2ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x56157a7f2a20_0;
    %assign/vec4 v0x56157a7f2b90_0, 0;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x56157a7f1f90;
T_81 ;
    %wait E_0x56157a7f2270;
    %load/vec4 v0x56157a7f23f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v0x56157a7f22f0_0;
    %assign/vec4 v0x56157a7f24b0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7f24b0_0, 0;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x56157a7f3f00;
T_82 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7f4560_0, 0;
    %end;
    .thread T_82;
    .scope S_0x56157a7f3f00;
T_83 ;
    %wait E_0x56157a7f4270;
    %load/vec4 v0x56157a7f4640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7f4560_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x56157a7f4490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x56157a7f43b0_0;
    %assign/vec4 v0x56157a7f4560_0, 0;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x56157a7f4e60;
T_84 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7f53f0_0, 0;
    %end;
    .thread T_84;
    .scope S_0x56157a7f4e60;
T_85 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a7f54e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7f53f0_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x56157a7f5320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x56157a7f5280_0;
    %assign/vec4 v0x56157a7f53f0_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x56157a7f47f0;
T_86 ;
    %wait E_0x56157a7f4ad0;
    %load/vec4 v0x56157a7f4c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %load/vec4 v0x56157a7f4b50_0;
    %assign/vec4 v0x56157a7f4d10_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7f4d10_0, 0;
T_86.1 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x56157a7f6c00;
T_87 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7f7260_0, 0;
    %end;
    .thread T_87;
    .scope S_0x56157a7f6c00;
T_88 ;
    %wait E_0x56157a7f6f70;
    %load/vec4 v0x56157a7f7340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7f7260_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x56157a7f7190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x56157a7f70b0_0;
    %assign/vec4 v0x56157a7f7260_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x56157a7f7b60;
T_89 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7f80f0_0, 0;
    %end;
    .thread T_89;
    .scope S_0x56157a7f7b60;
T_90 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a7f81e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7f80f0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x56157a7f8020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0x56157a7f7f80_0;
    %assign/vec4 v0x56157a7f80f0_0, 0;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x56157a7f74f0;
T_91 ;
    %wait E_0x56157a7f77d0;
    %load/vec4 v0x56157a7f7950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0x56157a7f7850_0;
    %assign/vec4 v0x56157a7f7a10_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7f7a10_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x56157a7f94f0;
T_92 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7f9b50_0, 0;
    %end;
    .thread T_92;
    .scope S_0x56157a7f94f0;
T_93 ;
    %wait E_0x56157a7f9860;
    %load/vec4 v0x56157a7f9c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7f9b50_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x56157a7f9a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v0x56157a7f99a0_0;
    %assign/vec4 v0x56157a7f9b50_0, 0;
T_93.2 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x56157a7fa450;
T_94 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7fa9e0_0, 0;
    %end;
    .thread T_94;
    .scope S_0x56157a7fa450;
T_95 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a7faad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7fa9e0_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x56157a7fa910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0x56157a7fa870_0;
    %assign/vec4 v0x56157a7fa9e0_0, 0;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x56157a7f9de0;
T_96 ;
    %wait E_0x56157a7fa0c0;
    %load/vec4 v0x56157a7fa240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %load/vec4 v0x56157a7fa140_0;
    %assign/vec4 v0x56157a7fa300_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7fa300_0, 0;
T_96.1 ;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x56157a7fbde0;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7fc440_0, 0;
    %end;
    .thread T_97;
    .scope S_0x56157a7fbde0;
T_98 ;
    %wait E_0x56157a7fc150;
    %load/vec4 v0x56157a7fc520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7fc440_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x56157a7fc370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v0x56157a7fc290_0;
    %assign/vec4 v0x56157a7fc440_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x56157a7fcd40;
T_99 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7fd2d0_0, 0;
    %end;
    .thread T_99;
    .scope S_0x56157a7fcd40;
T_100 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a7fd3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7fd2d0_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x56157a7fd200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x56157a7fd160_0;
    %assign/vec4 v0x56157a7fd2d0_0, 0;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x56157a7fc6d0;
T_101 ;
    %wait E_0x56157a7fc9b0;
    %load/vec4 v0x56157a7fcb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x56157a7fca30_0;
    %assign/vec4 v0x56157a7fcbf0_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7fcbf0_0, 0;
T_101.1 ;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x56157a7fe6d0;
T_102 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7fed30_0, 0;
    %end;
    .thread T_102;
    .scope S_0x56157a7fe6d0;
T_103 ;
    %wait E_0x56157a7fea40;
    %load/vec4 v0x56157a7fee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a7fed30_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x56157a7fec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v0x56157a7feb80_0;
    %assign/vec4 v0x56157a7fed30_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x56157a7ff630;
T_104 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7ffbc0_0, 0;
    %end;
    .thread T_104;
    .scope S_0x56157a7ff630;
T_105 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a7ffcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a7ffbc0_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x56157a7ffaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x56157a7ffa50_0;
    %assign/vec4 v0x56157a7ffbc0_0, 0;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x56157a7fefc0;
T_106 ;
    %wait E_0x56157a7ff2a0;
    %load/vec4 v0x56157a7ff420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v0x56157a7ff320_0;
    %assign/vec4 v0x56157a7ff4e0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a7ff4e0_0, 0;
T_106.1 ;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x56157a800fc0;
T_107 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a801620_0, 0;
    %end;
    .thread T_107;
    .scope S_0x56157a800fc0;
T_108 ;
    %wait E_0x56157a801330;
    %load/vec4 v0x56157a801700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a801620_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x56157a801550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x56157a801470_0;
    %assign/vec4 v0x56157a801620_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x56157a801f20;
T_109 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a8034d0_0, 0;
    %end;
    .thread T_109;
    .scope S_0x56157a801f20;
T_110 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a8035c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a8034d0_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x56157a803400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0x56157a802b50_0;
    %assign/vec4 v0x56157a8034d0_0, 0;
T_110.2 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x56157a8018b0;
T_111 ;
    %wait E_0x56157a801b90;
    %load/vec4 v0x56157a801d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %load/vec4 v0x56157a801c10_0;
    %assign/vec4 v0x56157a801dd0_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a801dd0_0, 0;
T_111.1 ;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x56157a8048d0;
T_112 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a804f30_0, 0;
    %end;
    .thread T_112;
    .scope S_0x56157a8048d0;
T_113 ;
    %wait E_0x56157a804c40;
    %load/vec4 v0x56157a805010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a804f30_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x56157a804e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v0x56157a804d80_0;
    %assign/vec4 v0x56157a804f30_0, 0;
T_113.2 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x56157a805830;
T_114 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a805dc0_0, 0;
    %end;
    .thread T_114;
    .scope S_0x56157a805830;
T_115 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a805eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a805dc0_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x56157a805cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x56157a805c50_0;
    %assign/vec4 v0x56157a805dc0_0, 0;
T_115.2 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x56157a8051c0;
T_116 ;
    %wait E_0x56157a8054a0;
    %load/vec4 v0x56157a805620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %load/vec4 v0x56157a805520_0;
    %assign/vec4 v0x56157a8056e0_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a8056e0_0, 0;
T_116.1 ;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x56157a8071c0;
T_117 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a807820_0, 0;
    %end;
    .thread T_117;
    .scope S_0x56157a8071c0;
T_118 ;
    %wait E_0x56157a807530;
    %load/vec4 v0x56157a807900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a807820_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x56157a807750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %load/vec4 v0x56157a807670_0;
    %assign/vec4 v0x56157a807820_0, 0;
T_118.2 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x56157a808120;
T_119 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a8086b0_0, 0;
    %end;
    .thread T_119;
    .scope S_0x56157a808120;
T_120 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a8087a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a8086b0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x56157a8085e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x56157a808540_0;
    %assign/vec4 v0x56157a8086b0_0, 0;
T_120.2 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x56157a807ab0;
T_121 ;
    %wait E_0x56157a807d90;
    %load/vec4 v0x56157a807f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x56157a807e10_0;
    %assign/vec4 v0x56157a807fd0_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a807fd0_0, 0;
T_121.1 ;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x56157a809ab0;
T_122 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a80a110_0, 0;
    %end;
    .thread T_122;
    .scope S_0x56157a809ab0;
T_123 ;
    %wait E_0x56157a809e20;
    %load/vec4 v0x56157a80a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a80a110_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x56157a80a040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %load/vec4 v0x56157a809f60_0;
    %assign/vec4 v0x56157a80a110_0, 0;
T_123.2 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x56157a80aa10;
T_124 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a80afa0_0, 0;
    %end;
    .thread T_124;
    .scope S_0x56157a80aa10;
T_125 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a80b090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a80afa0_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x56157a80aed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %load/vec4 v0x56157a80ae30_0;
    %assign/vec4 v0x56157a80afa0_0, 0;
T_125.2 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x56157a80a3a0;
T_126 ;
    %wait E_0x56157a80a680;
    %load/vec4 v0x56157a80a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %load/vec4 v0x56157a80a700_0;
    %assign/vec4 v0x56157a80a8c0_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a80a8c0_0, 0;
T_126.1 ;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0x56157a80c3a0;
T_127 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a80ca00_0, 0;
    %end;
    .thread T_127;
    .scope S_0x56157a80c3a0;
T_128 ;
    %wait E_0x56157a80c710;
    %load/vec4 v0x56157a80cae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a80ca00_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x56157a80c930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %load/vec4 v0x56157a80c850_0;
    %assign/vec4 v0x56157a80ca00_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x56157a80d300;
T_129 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a80d890_0, 0;
    %end;
    .thread T_129;
    .scope S_0x56157a80d300;
T_130 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a80d980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a80d890_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x56157a80d7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.2, 8;
    %load/vec4 v0x56157a80d720_0;
    %assign/vec4 v0x56157a80d890_0, 0;
T_130.2 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x56157a80cc90;
T_131 ;
    %wait E_0x56157a80cf70;
    %load/vec4 v0x56157a80d0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %load/vec4 v0x56157a80cff0_0;
    %assign/vec4 v0x56157a80d1b0_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a80d1b0_0, 0;
T_131.1 ;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x56157a80ec90;
T_132 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a80f2f0_0, 0;
    %end;
    .thread T_132;
    .scope S_0x56157a80ec90;
T_133 ;
    %wait E_0x56157a80f000;
    %load/vec4 v0x56157a80f3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a80f2f0_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x56157a80f220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x56157a80f140_0;
    %assign/vec4 v0x56157a80f2f0_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x56157a80fbf0;
T_134 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a810180_0, 0;
    %end;
    .thread T_134;
    .scope S_0x56157a80fbf0;
T_135 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a810270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a810180_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x56157a8100b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x56157a810010_0;
    %assign/vec4 v0x56157a810180_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x56157a80f580;
T_136 ;
    %wait E_0x56157a80f860;
    %load/vec4 v0x56157a80f9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %load/vec4 v0x56157a80f8e0_0;
    %assign/vec4 v0x56157a80faa0_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a80faa0_0, 0;
T_136.1 ;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x56157a811580;
T_137 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a811be0_0, 0;
    %end;
    .thread T_137;
    .scope S_0x56157a811580;
T_138 ;
    %wait E_0x56157a8118f0;
    %load/vec4 v0x56157a811cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a811be0_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x56157a811b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.2, 8;
    %load/vec4 v0x56157a811a30_0;
    %assign/vec4 v0x56157a811be0_0, 0;
T_138.2 ;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x56157a8124e0;
T_139 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a812a70_0, 0;
    %end;
    .thread T_139;
    .scope S_0x56157a8124e0;
T_140 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a812b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a812a70_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x56157a8129a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0x56157a812900_0;
    %assign/vec4 v0x56157a812a70_0, 0;
T_140.2 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x56157a811e70;
T_141 ;
    %wait E_0x56157a812150;
    %load/vec4 v0x56157a8122d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %load/vec4 v0x56157a8121d0_0;
    %assign/vec4 v0x56157a812390_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a812390_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x56157a813e70;
T_142 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a8144d0_0, 0;
    %end;
    .thread T_142;
    .scope S_0x56157a813e70;
T_143 ;
    %wait E_0x56157a8141e0;
    %load/vec4 v0x56157a8145b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a8144d0_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x56157a814400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.2, 8;
    %load/vec4 v0x56157a814320_0;
    %assign/vec4 v0x56157a8144d0_0, 0;
T_143.2 ;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x56157a814dd0;
T_144 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a815360_0, 0;
    %end;
    .thread T_144;
    .scope S_0x56157a814dd0;
T_145 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a815450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a815360_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x56157a815290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %load/vec4 v0x56157a8151f0_0;
    %assign/vec4 v0x56157a815360_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x56157a814760;
T_146 ;
    %wait E_0x56157a814a40;
    %load/vec4 v0x56157a814bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %load/vec4 v0x56157a814ac0_0;
    %assign/vec4 v0x56157a814c80_0, 0;
    %jmp T_146.1;
T_146.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a814c80_0, 0;
T_146.1 ;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x56157a816760;
T_147 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a816dc0_0, 0;
    %end;
    .thread T_147;
    .scope S_0x56157a816760;
T_148 ;
    %wait E_0x56157a816ad0;
    %load/vec4 v0x56157a816ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a816dc0_0, 0;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x56157a816cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.2, 8;
    %load/vec4 v0x56157a816c10_0;
    %assign/vec4 v0x56157a816dc0_0, 0;
T_148.2 ;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x56157a8176c0;
T_149 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a817c50_0, 0;
    %end;
    .thread T_149;
    .scope S_0x56157a8176c0;
T_150 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a817d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a817c50_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x56157a817b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %load/vec4 v0x56157a817ae0_0;
    %assign/vec4 v0x56157a817c50_0, 0;
T_150.2 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x56157a817050;
T_151 ;
    %wait E_0x56157a817330;
    %load/vec4 v0x56157a8174b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %load/vec4 v0x56157a8173b0_0;
    %assign/vec4 v0x56157a817570_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a817570_0, 0;
T_151.1 ;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x56157a819050;
T_152 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a8196b0_0, 0;
    %end;
    .thread T_152;
    .scope S_0x56157a819050;
T_153 ;
    %wait E_0x56157a8193c0;
    %load/vec4 v0x56157a819790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a8196b0_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x56157a8195e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x56157a819500_0;
    %assign/vec4 v0x56157a8196b0_0, 0;
T_153.2 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x56157a819fb0;
T_154 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a81a540_0, 0;
    %end;
    .thread T_154;
    .scope S_0x56157a819fb0;
T_155 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a81a630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a81a540_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x56157a81a470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x56157a81a3d0_0;
    %assign/vec4 v0x56157a81a540_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x56157a819940;
T_156 ;
    %wait E_0x56157a819c20;
    %load/vec4 v0x56157a819da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %load/vec4 v0x56157a819ca0_0;
    %assign/vec4 v0x56157a819e60_0, 0;
    %jmp T_156.1;
T_156.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a819e60_0, 0;
T_156.1 ;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x56157a81b940;
T_157 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a81bfa0_0, 0;
    %end;
    .thread T_157;
    .scope S_0x56157a81b940;
T_158 ;
    %wait E_0x56157a81bcb0;
    %load/vec4 v0x56157a81c080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a81bfa0_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x56157a81bed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x56157a81bdf0_0;
    %assign/vec4 v0x56157a81bfa0_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x56157a81c8a0;
T_159 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a81ce30_0, 0;
    %end;
    .thread T_159;
    .scope S_0x56157a81c8a0;
T_160 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a81cf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a81ce30_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x56157a81cd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.2, 8;
    %load/vec4 v0x56157a81ccc0_0;
    %assign/vec4 v0x56157a81ce30_0, 0;
T_160.2 ;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x56157a81c230;
T_161 ;
    %wait E_0x56157a81c510;
    %load/vec4 v0x56157a81c690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %load/vec4 v0x56157a81c590_0;
    %assign/vec4 v0x56157a81c750_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a81c750_0, 0;
T_161.1 ;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x56157a81e230;
T_162 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a81e890_0, 0;
    %end;
    .thread T_162;
    .scope S_0x56157a81e230;
T_163 ;
    %wait E_0x56157a81e5a0;
    %load/vec4 v0x56157a81e970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a81e890_0, 0;
    %jmp T_163.1;
T_163.0 ;
    %load/vec4 v0x56157a81e7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.2, 8;
    %load/vec4 v0x56157a81e6e0_0;
    %assign/vec4 v0x56157a81e890_0, 0;
T_163.2 ;
T_163.1 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x56157a81f190;
T_164 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a81f720_0, 0;
    %end;
    .thread T_164;
    .scope S_0x56157a81f190;
T_165 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a81f810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a81f720_0, 0;
    %jmp T_165.1;
T_165.0 ;
    %load/vec4 v0x56157a81f650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.2, 8;
    %load/vec4 v0x56157a81f5b0_0;
    %assign/vec4 v0x56157a81f720_0, 0;
T_165.2 ;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x56157a81eb20;
T_166 ;
    %wait E_0x56157a81ee00;
    %load/vec4 v0x56157a81ef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %load/vec4 v0x56157a81ee80_0;
    %assign/vec4 v0x56157a81f040_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a81f040_0, 0;
T_166.1 ;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x56157a821330;
T_167 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a821990_0, 0;
    %end;
    .thread T_167;
    .scope S_0x56157a821330;
T_168 ;
    %wait E_0x56157a8216a0;
    %load/vec4 v0x56157a821a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a821990_0, 0;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v0x56157a8218c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.2, 8;
    %load/vec4 v0x56157a8217e0_0;
    %assign/vec4 v0x56157a821990_0, 0;
T_168.2 ;
T_168.1 ;
    %jmp T_168;
    .thread T_168;
    .scope S_0x56157a822290;
T_169 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a822820_0, 0;
    %end;
    .thread T_169;
    .scope S_0x56157a822290;
T_170 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a822910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a822820_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x56157a822750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.2, 8;
    %load/vec4 v0x56157a8226b0_0;
    %assign/vec4 v0x56157a822820_0, 0;
T_170.2 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_0x56157a821c20;
T_171 ;
    %wait E_0x56157a821f00;
    %load/vec4 v0x56157a822080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %load/vec4 v0x56157a821f80_0;
    %assign/vec4 v0x56157a822140_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a822140_0, 0;
T_171.1 ;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_0x56157a823c20;
T_172 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a824280_0, 0;
    %end;
    .thread T_172;
    .scope S_0x56157a823c20;
T_173 ;
    %wait E_0x56157a823f90;
    %load/vec4 v0x56157a824360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a824280_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x56157a8241b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.2, 8;
    %load/vec4 v0x56157a8240d0_0;
    %assign/vec4 v0x56157a824280_0, 0;
T_173.2 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x56157a824b80;
T_174 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a825110_0, 0;
    %end;
    .thread T_174;
    .scope S_0x56157a824b80;
T_175 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a825200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a825110_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x56157a825040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x56157a824fa0_0;
    %assign/vec4 v0x56157a825110_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x56157a824510;
T_176 ;
    %wait E_0x56157a8247f0;
    %load/vec4 v0x56157a824970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %load/vec4 v0x56157a824870_0;
    %assign/vec4 v0x56157a824a30_0, 0;
    %jmp T_176.1;
T_176.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a824a30_0, 0;
T_176.1 ;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x56157a826510;
T_177 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a826b70_0, 0;
    %end;
    .thread T_177;
    .scope S_0x56157a826510;
T_178 ;
    %wait E_0x56157a826880;
    %load/vec4 v0x56157a826c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a826b70_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x56157a826aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v0x56157a8269c0_0;
    %assign/vec4 v0x56157a826b70_0, 0;
T_178.2 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x56157a827470;
T_179 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a827a00_0, 0;
    %end;
    .thread T_179;
    .scope S_0x56157a827470;
T_180 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a827af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a827a00_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x56157a827930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x56157a827890_0;
    %assign/vec4 v0x56157a827a00_0, 0;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x56157a826e00;
T_181 ;
    %wait E_0x56157a8270e0;
    %load/vec4 v0x56157a827260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %load/vec4 v0x56157a827160_0;
    %assign/vec4 v0x56157a827320_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a827320_0, 0;
T_181.1 ;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0x56157a828e00;
T_182 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a829460_0, 0;
    %end;
    .thread T_182;
    .scope S_0x56157a828e00;
T_183 ;
    %wait E_0x56157a829170;
    %load/vec4 v0x56157a829540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a829460_0, 0;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x56157a829390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.2, 8;
    %load/vec4 v0x56157a8292b0_0;
    %assign/vec4 v0x56157a829460_0, 0;
T_183.2 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_0x56157a829d60;
T_184 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a82a2f0_0, 0;
    %end;
    .thread T_184;
    .scope S_0x56157a829d60;
T_185 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a82a3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a82a2f0_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x56157a82a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.2, 8;
    %load/vec4 v0x56157a82a180_0;
    %assign/vec4 v0x56157a82a2f0_0, 0;
T_185.2 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x56157a8296f0;
T_186 ;
    %wait E_0x56157a8299d0;
    %load/vec4 v0x56157a829b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %load/vec4 v0x56157a829a50_0;
    %assign/vec4 v0x56157a829c10_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a829c10_0, 0;
T_186.1 ;
    %jmp T_186;
    .thread T_186, $push;
    .scope S_0x56157a82b6f0;
T_187 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a82bd50_0, 0;
    %end;
    .thread T_187;
    .scope S_0x56157a82b6f0;
T_188 ;
    %wait E_0x56157a82ba60;
    %load/vec4 v0x56157a82be30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a82bd50_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x56157a82bc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.2, 8;
    %load/vec4 v0x56157a82bba0_0;
    %assign/vec4 v0x56157a82bd50_0, 0;
T_188.2 ;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x56157a82c650;
T_189 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a82cbe0_0, 0;
    %end;
    .thread T_189;
    .scope S_0x56157a82c650;
T_190 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a82ccd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a82cbe0_0, 0;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0x56157a82cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.2, 8;
    %load/vec4 v0x56157a82ca70_0;
    %assign/vec4 v0x56157a82cbe0_0, 0;
T_190.2 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0x56157a82bfe0;
T_191 ;
    %wait E_0x56157a82c2c0;
    %load/vec4 v0x56157a82c440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %load/vec4 v0x56157a82c340_0;
    %assign/vec4 v0x56157a82c500_0, 0;
    %jmp T_191.1;
T_191.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a82c500_0, 0;
T_191.1 ;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x56157a82dfe0;
T_192 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a82e640_0, 0;
    %end;
    .thread T_192;
    .scope S_0x56157a82dfe0;
T_193 ;
    %wait E_0x56157a82e350;
    %load/vec4 v0x56157a82e720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a82e640_0, 0;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x56157a82e570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.2, 8;
    %load/vec4 v0x56157a82e490_0;
    %assign/vec4 v0x56157a82e640_0, 0;
T_193.2 ;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x56157a82ef40;
T_194 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a82f4d0_0, 0;
    %end;
    .thread T_194;
    .scope S_0x56157a82ef40;
T_195 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a82f5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a82f4d0_0, 0;
    %jmp T_195.1;
T_195.0 ;
    %load/vec4 v0x56157a82f400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.2, 8;
    %load/vec4 v0x56157a82f360_0;
    %assign/vec4 v0x56157a82f4d0_0, 0;
T_195.2 ;
T_195.1 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x56157a82e8d0;
T_196 ;
    %wait E_0x56157a82ebb0;
    %load/vec4 v0x56157a82ed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x56157a82ec30_0;
    %assign/vec4 v0x56157a82edf0_0, 0;
    %jmp T_196.1;
T_196.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a82edf0_0, 0;
T_196.1 ;
    %jmp T_196;
    .thread T_196, $push;
    .scope S_0x56157a8308d0;
T_197 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a830f30_0, 0;
    %end;
    .thread T_197;
    .scope S_0x56157a8308d0;
T_198 ;
    %wait E_0x56157a830c40;
    %load/vec4 v0x56157a831010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a830f30_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x56157a830e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %load/vec4 v0x56157a830d80_0;
    %assign/vec4 v0x56157a830f30_0, 0;
T_198.2 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x56157a831830;
T_199 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a831dc0_0, 0;
    %end;
    .thread T_199;
    .scope S_0x56157a831830;
T_200 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a831eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a831dc0_0, 0;
    %jmp T_200.1;
T_200.0 ;
    %load/vec4 v0x56157a831cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.2, 8;
    %load/vec4 v0x56157a831c50_0;
    %assign/vec4 v0x56157a831dc0_0, 0;
T_200.2 ;
T_200.1 ;
    %jmp T_200;
    .thread T_200;
    .scope S_0x56157a8311c0;
T_201 ;
    %wait E_0x56157a8314a0;
    %load/vec4 v0x56157a831620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.0, 8;
    %load/vec4 v0x56157a831520_0;
    %assign/vec4 v0x56157a8316e0_0, 0;
    %jmp T_201.1;
T_201.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a8316e0_0, 0;
T_201.1 ;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x56157a8331c0;
T_202 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a833820_0, 0;
    %end;
    .thread T_202;
    .scope S_0x56157a8331c0;
T_203 ;
    %wait E_0x56157a833530;
    %load/vec4 v0x56157a833900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a833820_0, 0;
    %jmp T_203.1;
T_203.0 ;
    %load/vec4 v0x56157a833750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.2, 8;
    %load/vec4 v0x56157a833670_0;
    %assign/vec4 v0x56157a833820_0, 0;
T_203.2 ;
T_203.1 ;
    %jmp T_203;
    .thread T_203;
    .scope S_0x56157a834120;
T_204 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a8346b0_0, 0;
    %end;
    .thread T_204;
    .scope S_0x56157a834120;
T_205 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a8347a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a8346b0_0, 0;
    %jmp T_205.1;
T_205.0 ;
    %load/vec4 v0x56157a8345e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.2, 8;
    %load/vec4 v0x56157a834540_0;
    %assign/vec4 v0x56157a8346b0_0, 0;
T_205.2 ;
T_205.1 ;
    %jmp T_205;
    .thread T_205;
    .scope S_0x56157a833ab0;
T_206 ;
    %wait E_0x56157a833d90;
    %load/vec4 v0x56157a833f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.0, 8;
    %load/vec4 v0x56157a833e10_0;
    %assign/vec4 v0x56157a833fd0_0, 0;
    %jmp T_206.1;
T_206.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a833fd0_0, 0;
T_206.1 ;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_0x56157a835ab0;
T_207 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a836110_0, 0;
    %end;
    .thread T_207;
    .scope S_0x56157a835ab0;
T_208 ;
    %wait E_0x56157a835e20;
    %load/vec4 v0x56157a8361f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a836110_0, 0;
    %jmp T_208.1;
T_208.0 ;
    %load/vec4 v0x56157a836040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.2, 8;
    %load/vec4 v0x56157a835f60_0;
    %assign/vec4 v0x56157a836110_0, 0;
T_208.2 ;
T_208.1 ;
    %jmp T_208;
    .thread T_208;
    .scope S_0x56157a836a10;
T_209 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a836fa0_0, 0;
    %end;
    .thread T_209;
    .scope S_0x56157a836a10;
T_210 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a837090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a836fa0_0, 0;
    %jmp T_210.1;
T_210.0 ;
    %load/vec4 v0x56157a836ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.2, 8;
    %load/vec4 v0x56157a836e30_0;
    %assign/vec4 v0x56157a836fa0_0, 0;
T_210.2 ;
T_210.1 ;
    %jmp T_210;
    .thread T_210;
    .scope S_0x56157a8363a0;
T_211 ;
    %wait E_0x56157a836680;
    %load/vec4 v0x56157a836800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.0, 8;
    %load/vec4 v0x56157a836700_0;
    %assign/vec4 v0x56157a8368c0_0, 0;
    %jmp T_211.1;
T_211.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a8368c0_0, 0;
T_211.1 ;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x56157a8383a0;
T_212 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a838a00_0, 0;
    %end;
    .thread T_212;
    .scope S_0x56157a8383a0;
T_213 ;
    %wait E_0x56157a838710;
    %load/vec4 v0x56157a838ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a838a00_0, 0;
    %jmp T_213.1;
T_213.0 ;
    %load/vec4 v0x56157a838930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.2, 8;
    %load/vec4 v0x56157a838850_0;
    %assign/vec4 v0x56157a838a00_0, 0;
T_213.2 ;
T_213.1 ;
    %jmp T_213;
    .thread T_213;
    .scope S_0x56157a839300;
T_214 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a839890_0, 0;
    %end;
    .thread T_214;
    .scope S_0x56157a839300;
T_215 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a839980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_215.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a839890_0, 0;
    %jmp T_215.1;
T_215.0 ;
    %load/vec4 v0x56157a8397c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_215.2, 8;
    %load/vec4 v0x56157a839720_0;
    %assign/vec4 v0x56157a839890_0, 0;
T_215.2 ;
T_215.1 ;
    %jmp T_215;
    .thread T_215;
    .scope S_0x56157a838c90;
T_216 ;
    %wait E_0x56157a838f70;
    %load/vec4 v0x56157a8390f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_216.0, 8;
    %load/vec4 v0x56157a838ff0_0;
    %assign/vec4 v0x56157a8391b0_0, 0;
    %jmp T_216.1;
T_216.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a8391b0_0, 0;
T_216.1 ;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0x56157a83bcd0;
T_217 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a83c2f0_0, 0;
    %end;
    .thread T_217;
    .scope S_0x56157a83bcd0;
T_218 ;
    %wait E_0x56157a83c020;
    %load/vec4 v0x56157a83c3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_218.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a83c2f0_0, 0;
    %jmp T_218.1;
T_218.0 ;
    %load/vec4 v0x56157a83c220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_218.2, 8;
    %load/vec4 v0x56157a83c140_0;
    %assign/vec4 v0x56157a83c2f0_0, 0;
T_218.2 ;
T_218.1 ;
    %jmp T_218;
    .thread T_218;
    .scope S_0x56157a83cbf0;
T_219 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a83d180_0, 0;
    %end;
    .thread T_219;
    .scope S_0x56157a83cbf0;
T_220 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a83d270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a83d180_0, 0;
    %jmp T_220.1;
T_220.0 ;
    %load/vec4 v0x56157a83d0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.2, 8;
    %load/vec4 v0x56157a83d010_0;
    %assign/vec4 v0x56157a83d180_0, 0;
T_220.2 ;
T_220.1 ;
    %jmp T_220;
    .thread T_220;
    .scope S_0x56157a83c580;
T_221 ;
    %wait E_0x56157a83c860;
    %load/vec4 v0x56157a83c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_221.0, 8;
    %load/vec4 v0x56157a83c8e0_0;
    %assign/vec4 v0x56157a83caa0_0, 0;
    %jmp T_221.1;
T_221.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a83caa0_0, 0;
T_221.1 ;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_0x56157a83e580;
T_222 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a83ebe0_0, 0;
    %end;
    .thread T_222;
    .scope S_0x56157a83e580;
T_223 ;
    %wait E_0x56157a83e8f0;
    %load/vec4 v0x56157a83ecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_223.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a83ebe0_0, 0;
    %jmp T_223.1;
T_223.0 ;
    %load/vec4 v0x56157a83eb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_223.2, 8;
    %load/vec4 v0x56157a83ea30_0;
    %assign/vec4 v0x56157a83ebe0_0, 0;
T_223.2 ;
T_223.1 ;
    %jmp T_223;
    .thread T_223;
    .scope S_0x56157a83f4e0;
T_224 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a83fa70_0, 0;
    %end;
    .thread T_224;
    .scope S_0x56157a83f4e0;
T_225 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a83fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_225.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a83fa70_0, 0;
    %jmp T_225.1;
T_225.0 ;
    %load/vec4 v0x56157a83f9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_225.2, 8;
    %load/vec4 v0x56157a83f900_0;
    %assign/vec4 v0x56157a83fa70_0, 0;
T_225.2 ;
T_225.1 ;
    %jmp T_225;
    .thread T_225;
    .scope S_0x56157a83ee70;
T_226 ;
    %wait E_0x56157a83f150;
    %load/vec4 v0x56157a83f2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_226.0, 8;
    %load/vec4 v0x56157a83f1d0_0;
    %assign/vec4 v0x56157a83f390_0, 0;
    %jmp T_226.1;
T_226.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a83f390_0, 0;
T_226.1 ;
    %jmp T_226;
    .thread T_226, $push;
    .scope S_0x56157a840e70;
T_227 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a8414d0_0, 0;
    %end;
    .thread T_227;
    .scope S_0x56157a840e70;
T_228 ;
    %wait E_0x56157a8411e0;
    %load/vec4 v0x56157a8415b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_228.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a8414d0_0, 0;
    %jmp T_228.1;
T_228.0 ;
    %load/vec4 v0x56157a841400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_228.2, 8;
    %load/vec4 v0x56157a841320_0;
    %assign/vec4 v0x56157a8414d0_0, 0;
T_228.2 ;
T_228.1 ;
    %jmp T_228;
    .thread T_228;
    .scope S_0x56157a841dd0;
T_229 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a842360_0, 0;
    %end;
    .thread T_229;
    .scope S_0x56157a841dd0;
T_230 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a842450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_230.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a842360_0, 0;
    %jmp T_230.1;
T_230.0 ;
    %load/vec4 v0x56157a842290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_230.2, 8;
    %load/vec4 v0x56157a8421f0_0;
    %assign/vec4 v0x56157a842360_0, 0;
T_230.2 ;
T_230.1 ;
    %jmp T_230;
    .thread T_230;
    .scope S_0x56157a841760;
T_231 ;
    %wait E_0x56157a841a40;
    %load/vec4 v0x56157a841bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_231.0, 8;
    %load/vec4 v0x56157a841ac0_0;
    %assign/vec4 v0x56157a841c80_0, 0;
    %jmp T_231.1;
T_231.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a841c80_0, 0;
T_231.1 ;
    %jmp T_231;
    .thread T_231, $push;
    .scope S_0x56157a843760;
T_232 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a843dc0_0, 0;
    %end;
    .thread T_232;
    .scope S_0x56157a843760;
T_233 ;
    %wait E_0x56157a843ad0;
    %load/vec4 v0x56157a843ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_233.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a843dc0_0, 0;
    %jmp T_233.1;
T_233.0 ;
    %load/vec4 v0x56157a843cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_233.2, 8;
    %load/vec4 v0x56157a843c10_0;
    %assign/vec4 v0x56157a843dc0_0, 0;
T_233.2 ;
T_233.1 ;
    %jmp T_233;
    .thread T_233;
    .scope S_0x56157a8446c0;
T_234 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a844c50_0, 0;
    %end;
    .thread T_234;
    .scope S_0x56157a8446c0;
T_235 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a844d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_235.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a844c50_0, 0;
    %jmp T_235.1;
T_235.0 ;
    %load/vec4 v0x56157a844b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_235.2, 8;
    %load/vec4 v0x56157a844ae0_0;
    %assign/vec4 v0x56157a844c50_0, 0;
T_235.2 ;
T_235.1 ;
    %jmp T_235;
    .thread T_235;
    .scope S_0x56157a844050;
T_236 ;
    %wait E_0x56157a844330;
    %load/vec4 v0x56157a8444b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_236.0, 8;
    %load/vec4 v0x56157a8443b0_0;
    %assign/vec4 v0x56157a844570_0, 0;
    %jmp T_236.1;
T_236.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a844570_0, 0;
T_236.1 ;
    %jmp T_236;
    .thread T_236, $push;
    .scope S_0x56157a846050;
T_237 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a8466b0_0, 0;
    %end;
    .thread T_237;
    .scope S_0x56157a846050;
T_238 ;
    %wait E_0x56157a8463c0;
    %load/vec4 v0x56157a846790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_238.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a8466b0_0, 0;
    %jmp T_238.1;
T_238.0 ;
    %load/vec4 v0x56157a8465e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_238.2, 8;
    %load/vec4 v0x56157a846500_0;
    %assign/vec4 v0x56157a8466b0_0, 0;
T_238.2 ;
T_238.1 ;
    %jmp T_238;
    .thread T_238;
    .scope S_0x56157a846fb0;
T_239 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a847540_0, 0;
    %end;
    .thread T_239;
    .scope S_0x56157a846fb0;
T_240 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a847630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a847540_0, 0;
    %jmp T_240.1;
T_240.0 ;
    %load/vec4 v0x56157a847470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.2, 8;
    %load/vec4 v0x56157a8473d0_0;
    %assign/vec4 v0x56157a847540_0, 0;
T_240.2 ;
T_240.1 ;
    %jmp T_240;
    .thread T_240;
    .scope S_0x56157a846940;
T_241 ;
    %wait E_0x56157a846c20;
    %load/vec4 v0x56157a846da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_241.0, 8;
    %load/vec4 v0x56157a846ca0_0;
    %assign/vec4 v0x56157a846e60_0, 0;
    %jmp T_241.1;
T_241.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a846e60_0, 0;
T_241.1 ;
    %jmp T_241;
    .thread T_241, $push;
    .scope S_0x56157a848940;
T_242 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a848fa0_0, 0;
    %end;
    .thread T_242;
    .scope S_0x56157a848940;
T_243 ;
    %wait E_0x56157a848cb0;
    %load/vec4 v0x56157a849080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_243.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a848fa0_0, 0;
    %jmp T_243.1;
T_243.0 ;
    %load/vec4 v0x56157a848ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_243.2, 8;
    %load/vec4 v0x56157a848df0_0;
    %assign/vec4 v0x56157a848fa0_0, 0;
T_243.2 ;
T_243.1 ;
    %jmp T_243;
    .thread T_243;
    .scope S_0x56157a8498a0;
T_244 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a849e30_0, 0;
    %end;
    .thread T_244;
    .scope S_0x56157a8498a0;
T_245 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a849f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a849e30_0, 0;
    %jmp T_245.1;
T_245.0 ;
    %load/vec4 v0x56157a849d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.2, 8;
    %load/vec4 v0x56157a849cc0_0;
    %assign/vec4 v0x56157a849e30_0, 0;
T_245.2 ;
T_245.1 ;
    %jmp T_245;
    .thread T_245;
    .scope S_0x56157a849230;
T_246 ;
    %wait E_0x56157a849510;
    %load/vec4 v0x56157a849690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.0, 8;
    %load/vec4 v0x56157a849590_0;
    %assign/vec4 v0x56157a849750_0, 0;
    %jmp T_246.1;
T_246.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a849750_0, 0;
T_246.1 ;
    %jmp T_246;
    .thread T_246, $push;
    .scope S_0x56157a84b230;
T_247 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a84b890_0, 0;
    %end;
    .thread T_247;
    .scope S_0x56157a84b230;
T_248 ;
    %wait E_0x56157a84b5a0;
    %load/vec4 v0x56157a84b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_248.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a84b890_0, 0;
    %jmp T_248.1;
T_248.0 ;
    %load/vec4 v0x56157a84b7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_248.2, 8;
    %load/vec4 v0x56157a84b6e0_0;
    %assign/vec4 v0x56157a84b890_0, 0;
T_248.2 ;
T_248.1 ;
    %jmp T_248;
    .thread T_248;
    .scope S_0x56157a84c190;
T_249 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a84c720_0, 0;
    %end;
    .thread T_249;
    .scope S_0x56157a84c190;
T_250 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a84c810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a84c720_0, 0;
    %jmp T_250.1;
T_250.0 ;
    %load/vec4 v0x56157a84c650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.2, 8;
    %load/vec4 v0x56157a84c5b0_0;
    %assign/vec4 v0x56157a84c720_0, 0;
T_250.2 ;
T_250.1 ;
    %jmp T_250;
    .thread T_250;
    .scope S_0x56157a84bb20;
T_251 ;
    %wait E_0x56157a84be00;
    %load/vec4 v0x56157a84bf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.0, 8;
    %load/vec4 v0x56157a84be80_0;
    %assign/vec4 v0x56157a84c040_0, 0;
    %jmp T_251.1;
T_251.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a84c040_0, 0;
T_251.1 ;
    %jmp T_251;
    .thread T_251, $push;
    .scope S_0x56157a84db20;
T_252 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a84e180_0, 0;
    %end;
    .thread T_252;
    .scope S_0x56157a84db20;
T_253 ;
    %wait E_0x56157a84de90;
    %load/vec4 v0x56157a84e260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a84e180_0, 0;
    %jmp T_253.1;
T_253.0 ;
    %load/vec4 v0x56157a84e0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.2, 8;
    %load/vec4 v0x56157a84dfd0_0;
    %assign/vec4 v0x56157a84e180_0, 0;
T_253.2 ;
T_253.1 ;
    %jmp T_253;
    .thread T_253;
    .scope S_0x56157a84ea80;
T_254 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a84f010_0, 0;
    %end;
    .thread T_254;
    .scope S_0x56157a84ea80;
T_255 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a84f100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a84f010_0, 0;
    %jmp T_255.1;
T_255.0 ;
    %load/vec4 v0x56157a84ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.2, 8;
    %load/vec4 v0x56157a84eea0_0;
    %assign/vec4 v0x56157a84f010_0, 0;
T_255.2 ;
T_255.1 ;
    %jmp T_255;
    .thread T_255;
    .scope S_0x56157a84e410;
T_256 ;
    %wait E_0x56157a84e6f0;
    %load/vec4 v0x56157a84e870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.0, 8;
    %load/vec4 v0x56157a84e770_0;
    %assign/vec4 v0x56157a84e930_0, 0;
    %jmp T_256.1;
T_256.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a84e930_0, 0;
T_256.1 ;
    %jmp T_256;
    .thread T_256, $push;
    .scope S_0x56157a850410;
T_257 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a850a70_0, 0;
    %end;
    .thread T_257;
    .scope S_0x56157a850410;
T_258 ;
    %wait E_0x56157a850780;
    %load/vec4 v0x56157a850b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a850a70_0, 0;
    %jmp T_258.1;
T_258.0 ;
    %load/vec4 v0x56157a8509a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.2, 8;
    %load/vec4 v0x56157a8508c0_0;
    %assign/vec4 v0x56157a850a70_0, 0;
T_258.2 ;
T_258.1 ;
    %jmp T_258;
    .thread T_258;
    .scope S_0x56157a851370;
T_259 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a851900_0, 0;
    %end;
    .thread T_259;
    .scope S_0x56157a851370;
T_260 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a8519f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a851900_0, 0;
    %jmp T_260.1;
T_260.0 ;
    %load/vec4 v0x56157a851830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.2, 8;
    %load/vec4 v0x56157a851790_0;
    %assign/vec4 v0x56157a851900_0, 0;
T_260.2 ;
T_260.1 ;
    %jmp T_260;
    .thread T_260;
    .scope S_0x56157a850d00;
T_261 ;
    %wait E_0x56157a850fe0;
    %load/vec4 v0x56157a851160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.0, 8;
    %load/vec4 v0x56157a851060_0;
    %assign/vec4 v0x56157a851220_0, 0;
    %jmp T_261.1;
T_261.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a851220_0, 0;
T_261.1 ;
    %jmp T_261;
    .thread T_261, $push;
    .scope S_0x56157a852d00;
T_262 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a853360_0, 0;
    %end;
    .thread T_262;
    .scope S_0x56157a852d00;
T_263 ;
    %wait E_0x56157a853070;
    %load/vec4 v0x56157a853440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a853360_0, 0;
    %jmp T_263.1;
T_263.0 ;
    %load/vec4 v0x56157a853290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.2, 8;
    %load/vec4 v0x56157a8531b0_0;
    %assign/vec4 v0x56157a853360_0, 0;
T_263.2 ;
T_263.1 ;
    %jmp T_263;
    .thread T_263;
    .scope S_0x56157a853c60;
T_264 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a8541f0_0, 0;
    %end;
    .thread T_264;
    .scope S_0x56157a853c60;
T_265 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a8542e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a8541f0_0, 0;
    %jmp T_265.1;
T_265.0 ;
    %load/vec4 v0x56157a854120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.2, 8;
    %load/vec4 v0x56157a854080_0;
    %assign/vec4 v0x56157a8541f0_0, 0;
T_265.2 ;
T_265.1 ;
    %jmp T_265;
    .thread T_265;
    .scope S_0x56157a8535f0;
T_266 ;
    %wait E_0x56157a8538d0;
    %load/vec4 v0x56157a853a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.0, 8;
    %load/vec4 v0x56157a853950_0;
    %assign/vec4 v0x56157a853b10_0, 0;
    %jmp T_266.1;
T_266.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a853b10_0, 0;
T_266.1 ;
    %jmp T_266;
    .thread T_266, $push;
    .scope S_0x56157a8555f0;
T_267 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a855c50_0, 0;
    %end;
    .thread T_267;
    .scope S_0x56157a8555f0;
T_268 ;
    %wait E_0x56157a855960;
    %load/vec4 v0x56157a855d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a855c50_0, 0;
    %jmp T_268.1;
T_268.0 ;
    %load/vec4 v0x56157a855b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.2, 8;
    %load/vec4 v0x56157a855aa0_0;
    %assign/vec4 v0x56157a855c50_0, 0;
T_268.2 ;
T_268.1 ;
    %jmp T_268;
    .thread T_268;
    .scope S_0x56157a856550;
T_269 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a856ae0_0, 0;
    %end;
    .thread T_269;
    .scope S_0x56157a856550;
T_270 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a856bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a856ae0_0, 0;
    %jmp T_270.1;
T_270.0 ;
    %load/vec4 v0x56157a856a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.2, 8;
    %load/vec4 v0x56157a856970_0;
    %assign/vec4 v0x56157a856ae0_0, 0;
T_270.2 ;
T_270.1 ;
    %jmp T_270;
    .thread T_270;
    .scope S_0x56157a855ee0;
T_271 ;
    %wait E_0x56157a8561c0;
    %load/vec4 v0x56157a856340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.0, 8;
    %load/vec4 v0x56157a856240_0;
    %assign/vec4 v0x56157a856400_0, 0;
    %jmp T_271.1;
T_271.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a856400_0, 0;
T_271.1 ;
    %jmp T_271;
    .thread T_271, $push;
    .scope S_0x56157a857ee0;
T_272 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a858540_0, 0;
    %end;
    .thread T_272;
    .scope S_0x56157a857ee0;
T_273 ;
    %wait E_0x56157a858250;
    %load/vec4 v0x56157a858620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a858540_0, 0;
    %jmp T_273.1;
T_273.0 ;
    %load/vec4 v0x56157a858470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.2, 8;
    %load/vec4 v0x56157a858390_0;
    %assign/vec4 v0x56157a858540_0, 0;
T_273.2 ;
T_273.1 ;
    %jmp T_273;
    .thread T_273;
    .scope S_0x56157a858e40;
T_274 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a8593d0_0, 0;
    %end;
    .thread T_274;
    .scope S_0x56157a858e40;
T_275 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a8594c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_275.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a8593d0_0, 0;
    %jmp T_275.1;
T_275.0 ;
    %load/vec4 v0x56157a859300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_275.2, 8;
    %load/vec4 v0x56157a859260_0;
    %assign/vec4 v0x56157a8593d0_0, 0;
T_275.2 ;
T_275.1 ;
    %jmp T_275;
    .thread T_275;
    .scope S_0x56157a8587d0;
T_276 ;
    %wait E_0x56157a858ab0;
    %load/vec4 v0x56157a858c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_276.0, 8;
    %load/vec4 v0x56157a858b30_0;
    %assign/vec4 v0x56157a858cf0_0, 0;
    %jmp T_276.1;
T_276.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a858cf0_0, 0;
T_276.1 ;
    %jmp T_276;
    .thread T_276, $push;
    .scope S_0x56157a85a7d0;
T_277 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a85ae30_0, 0;
    %end;
    .thread T_277;
    .scope S_0x56157a85a7d0;
T_278 ;
    %wait E_0x56157a85ab40;
    %load/vec4 v0x56157a85af10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a85ae30_0, 0;
    %jmp T_278.1;
T_278.0 ;
    %load/vec4 v0x56157a85ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.2, 8;
    %load/vec4 v0x56157a85ac80_0;
    %assign/vec4 v0x56157a85ae30_0, 0;
T_278.2 ;
T_278.1 ;
    %jmp T_278;
    .thread T_278;
    .scope S_0x56157a85b730;
T_279 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a85bcc0_0, 0;
    %end;
    .thread T_279;
    .scope S_0x56157a85b730;
T_280 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a85bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_280.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a85bcc0_0, 0;
    %jmp T_280.1;
T_280.0 ;
    %load/vec4 v0x56157a85bbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_280.2, 8;
    %load/vec4 v0x56157a85bb50_0;
    %assign/vec4 v0x56157a85bcc0_0, 0;
T_280.2 ;
T_280.1 ;
    %jmp T_280;
    .thread T_280;
    .scope S_0x56157a85b0c0;
T_281 ;
    %wait E_0x56157a85b3a0;
    %load/vec4 v0x56157a85b520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_281.0, 8;
    %load/vec4 v0x56157a85b420_0;
    %assign/vec4 v0x56157a85b5e0_0, 0;
    %jmp T_281.1;
T_281.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a85b5e0_0, 0;
T_281.1 ;
    %jmp T_281;
    .thread T_281, $push;
    .scope S_0x56157a85d0c0;
T_282 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a85d720_0, 0;
    %end;
    .thread T_282;
    .scope S_0x56157a85d0c0;
T_283 ;
    %wait E_0x56157a85d430;
    %load/vec4 v0x56157a85d800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_283.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a85d720_0, 0;
    %jmp T_283.1;
T_283.0 ;
    %load/vec4 v0x56157a85d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_283.2, 8;
    %load/vec4 v0x56157a85d570_0;
    %assign/vec4 v0x56157a85d720_0, 0;
T_283.2 ;
T_283.1 ;
    %jmp T_283;
    .thread T_283;
    .scope S_0x56157a85e020;
T_284 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a85e5b0_0, 0;
    %end;
    .thread T_284;
    .scope S_0x56157a85e020;
T_285 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a85e6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_285.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a85e5b0_0, 0;
    %jmp T_285.1;
T_285.0 ;
    %load/vec4 v0x56157a85e4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_285.2, 8;
    %load/vec4 v0x56157a85e440_0;
    %assign/vec4 v0x56157a85e5b0_0, 0;
T_285.2 ;
T_285.1 ;
    %jmp T_285;
    .thread T_285;
    .scope S_0x56157a85d9b0;
T_286 ;
    %wait E_0x56157a85dc90;
    %load/vec4 v0x56157a85de10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_286.0, 8;
    %load/vec4 v0x56157a85dd10_0;
    %assign/vec4 v0x56157a85ded0_0, 0;
    %jmp T_286.1;
T_286.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a85ded0_0, 0;
T_286.1 ;
    %jmp T_286;
    .thread T_286, $push;
    .scope S_0x56157a85f9b0;
T_287 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a860010_0, 0;
    %end;
    .thread T_287;
    .scope S_0x56157a85f9b0;
T_288 ;
    %wait E_0x56157a85fd20;
    %load/vec4 v0x56157a8600f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_288.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a860010_0, 0;
    %jmp T_288.1;
T_288.0 ;
    %load/vec4 v0x56157a85ff40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_288.2, 8;
    %load/vec4 v0x56157a85fe60_0;
    %assign/vec4 v0x56157a860010_0, 0;
T_288.2 ;
T_288.1 ;
    %jmp T_288;
    .thread T_288;
    .scope S_0x56157a860910;
T_289 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a860ea0_0, 0;
    %end;
    .thread T_289;
    .scope S_0x56157a860910;
T_290 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a860f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_290.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a860ea0_0, 0;
    %jmp T_290.1;
T_290.0 ;
    %load/vec4 v0x56157a860dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_290.2, 8;
    %load/vec4 v0x56157a860d30_0;
    %assign/vec4 v0x56157a860ea0_0, 0;
T_290.2 ;
T_290.1 ;
    %jmp T_290;
    .thread T_290;
    .scope S_0x56157a8602a0;
T_291 ;
    %wait E_0x56157a860580;
    %load/vec4 v0x56157a860700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_291.0, 8;
    %load/vec4 v0x56157a860600_0;
    %assign/vec4 v0x56157a8607c0_0, 0;
    %jmp T_291.1;
T_291.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a8607c0_0, 0;
T_291.1 ;
    %jmp T_291;
    .thread T_291, $push;
    .scope S_0x56157a8622a0;
T_292 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a862900_0, 0;
    %end;
    .thread T_292;
    .scope S_0x56157a8622a0;
T_293 ;
    %wait E_0x56157a862610;
    %load/vec4 v0x56157a8629e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_293.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a862900_0, 0;
    %jmp T_293.1;
T_293.0 ;
    %load/vec4 v0x56157a862830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_293.2, 8;
    %load/vec4 v0x56157a862750_0;
    %assign/vec4 v0x56157a862900_0, 0;
T_293.2 ;
T_293.1 ;
    %jmp T_293;
    .thread T_293;
    .scope S_0x56157a863200;
T_294 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a863790_0, 0;
    %end;
    .thread T_294;
    .scope S_0x56157a863200;
T_295 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a863880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_295.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a863790_0, 0;
    %jmp T_295.1;
T_295.0 ;
    %load/vec4 v0x56157a8636c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_295.2, 8;
    %load/vec4 v0x56157a863620_0;
    %assign/vec4 v0x56157a863790_0, 0;
T_295.2 ;
T_295.1 ;
    %jmp T_295;
    .thread T_295;
    .scope S_0x56157a862b90;
T_296 ;
    %wait E_0x56157a862e70;
    %load/vec4 v0x56157a862ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_296.0, 8;
    %load/vec4 v0x56157a862ef0_0;
    %assign/vec4 v0x56157a8630b0_0, 0;
    %jmp T_296.1;
T_296.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a8630b0_0, 0;
T_296.1 ;
    %jmp T_296;
    .thread T_296, $push;
    .scope S_0x56157a864b90;
T_297 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a8651f0_0, 0;
    %end;
    .thread T_297;
    .scope S_0x56157a864b90;
T_298 ;
    %wait E_0x56157a864f00;
    %load/vec4 v0x56157a8652d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_298.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a8651f0_0, 0;
    %jmp T_298.1;
T_298.0 ;
    %load/vec4 v0x56157a865120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_298.2, 8;
    %load/vec4 v0x56157a865040_0;
    %assign/vec4 v0x56157a8651f0_0, 0;
T_298.2 ;
T_298.1 ;
    %jmp T_298;
    .thread T_298;
    .scope S_0x56157a865af0;
T_299 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a866080_0, 0;
    %end;
    .thread T_299;
    .scope S_0x56157a865af0;
T_300 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a866170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_300.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a866080_0, 0;
    %jmp T_300.1;
T_300.0 ;
    %load/vec4 v0x56157a865fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_300.2, 8;
    %load/vec4 v0x56157a865f10_0;
    %assign/vec4 v0x56157a866080_0, 0;
T_300.2 ;
T_300.1 ;
    %jmp T_300;
    .thread T_300;
    .scope S_0x56157a865480;
T_301 ;
    %wait E_0x56157a865760;
    %load/vec4 v0x56157a8658e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_301.0, 8;
    %load/vec4 v0x56157a8657e0_0;
    %assign/vec4 v0x56157a8659a0_0, 0;
    %jmp T_301.1;
T_301.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a8659a0_0, 0;
T_301.1 ;
    %jmp T_301;
    .thread T_301, $push;
    .scope S_0x56157a867480;
T_302 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a867ae0_0, 0;
    %end;
    .thread T_302;
    .scope S_0x56157a867480;
T_303 ;
    %wait E_0x56157a8677f0;
    %load/vec4 v0x56157a867bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_303.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a867ae0_0, 0;
    %jmp T_303.1;
T_303.0 ;
    %load/vec4 v0x56157a867a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_303.2, 8;
    %load/vec4 v0x56157a867930_0;
    %assign/vec4 v0x56157a867ae0_0, 0;
T_303.2 ;
T_303.1 ;
    %jmp T_303;
    .thread T_303;
    .scope S_0x56157a8683e0;
T_304 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a868970_0, 0;
    %end;
    .thread T_304;
    .scope S_0x56157a8683e0;
T_305 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a868a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_305.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a868970_0, 0;
    %jmp T_305.1;
T_305.0 ;
    %load/vec4 v0x56157a8688a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_305.2, 8;
    %load/vec4 v0x56157a868800_0;
    %assign/vec4 v0x56157a868970_0, 0;
T_305.2 ;
T_305.1 ;
    %jmp T_305;
    .thread T_305;
    .scope S_0x56157a867d70;
T_306 ;
    %wait E_0x56157a868050;
    %load/vec4 v0x56157a8681d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_306.0, 8;
    %load/vec4 v0x56157a8680d0_0;
    %assign/vec4 v0x56157a868290_0, 0;
    %jmp T_306.1;
T_306.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a868290_0, 0;
T_306.1 ;
    %jmp T_306;
    .thread T_306, $push;
    .scope S_0x56157a869d70;
T_307 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a86a3d0_0, 0;
    %end;
    .thread T_307;
    .scope S_0x56157a869d70;
T_308 ;
    %wait E_0x56157a86a0e0;
    %load/vec4 v0x56157a86a4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_308.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a86a3d0_0, 0;
    %jmp T_308.1;
T_308.0 ;
    %load/vec4 v0x56157a86a300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_308.2, 8;
    %load/vec4 v0x56157a86a220_0;
    %assign/vec4 v0x56157a86a3d0_0, 0;
T_308.2 ;
T_308.1 ;
    %jmp T_308;
    .thread T_308;
    .scope S_0x56157a86acd0;
T_309 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a86b260_0, 0;
    %end;
    .thread T_309;
    .scope S_0x56157a86acd0;
T_310 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a86b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_310.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a86b260_0, 0;
    %jmp T_310.1;
T_310.0 ;
    %load/vec4 v0x56157a86b190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_310.2, 8;
    %load/vec4 v0x56157a86b0f0_0;
    %assign/vec4 v0x56157a86b260_0, 0;
T_310.2 ;
T_310.1 ;
    %jmp T_310;
    .thread T_310;
    .scope S_0x56157a86a660;
T_311 ;
    %wait E_0x56157a86a940;
    %load/vec4 v0x56157a86aac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_311.0, 8;
    %load/vec4 v0x56157a86a9c0_0;
    %assign/vec4 v0x56157a86ab80_0, 0;
    %jmp T_311.1;
T_311.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a86ab80_0, 0;
T_311.1 ;
    %jmp T_311;
    .thread T_311, $push;
    .scope S_0x56157a86c660;
T_312 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a86ccc0_0, 0;
    %end;
    .thread T_312;
    .scope S_0x56157a86c660;
T_313 ;
    %wait E_0x56157a86c9d0;
    %load/vec4 v0x56157a86cda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_313.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a86ccc0_0, 0;
    %jmp T_313.1;
T_313.0 ;
    %load/vec4 v0x56157a86cbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_313.2, 8;
    %load/vec4 v0x56157a86cb10_0;
    %assign/vec4 v0x56157a86ccc0_0, 0;
T_313.2 ;
T_313.1 ;
    %jmp T_313;
    .thread T_313;
    .scope S_0x56157a86d5c0;
T_314 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a86db50_0, 0;
    %end;
    .thread T_314;
    .scope S_0x56157a86d5c0;
T_315 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a86dc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_315.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a86db50_0, 0;
    %jmp T_315.1;
T_315.0 ;
    %load/vec4 v0x56157a86da80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_315.2, 8;
    %load/vec4 v0x56157a86d9e0_0;
    %assign/vec4 v0x56157a86db50_0, 0;
T_315.2 ;
T_315.1 ;
    %jmp T_315;
    .thread T_315;
    .scope S_0x56157a86cf50;
T_316 ;
    %wait E_0x56157a86d230;
    %load/vec4 v0x56157a86d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_316.0, 8;
    %load/vec4 v0x56157a86d2b0_0;
    %assign/vec4 v0x56157a86d470_0, 0;
    %jmp T_316.1;
T_316.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a86d470_0, 0;
T_316.1 ;
    %jmp T_316;
    .thread T_316, $push;
    .scope S_0x56157a86ef50;
T_317 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a86f5b0_0, 0;
    %end;
    .thread T_317;
    .scope S_0x56157a86ef50;
T_318 ;
    %wait E_0x56157a86f2c0;
    %load/vec4 v0x56157a86f690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a86f5b0_0, 0;
    %jmp T_318.1;
T_318.0 ;
    %load/vec4 v0x56157a86f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.2, 8;
    %load/vec4 v0x56157a86f400_0;
    %assign/vec4 v0x56157a86f5b0_0, 0;
T_318.2 ;
T_318.1 ;
    %jmp T_318;
    .thread T_318;
    .scope S_0x56157a86feb0;
T_319 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a870440_0, 0;
    %end;
    .thread T_319;
    .scope S_0x56157a86feb0;
T_320 ;
    %wait E_0x56157a7dc470;
    %load/vec4 v0x56157a870530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_320.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a870440_0, 0;
    %jmp T_320.1;
T_320.0 ;
    %load/vec4 v0x56157a870370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_320.2, 8;
    %load/vec4 v0x56157a8702d0_0;
    %assign/vec4 v0x56157a870440_0, 0;
T_320.2 ;
T_320.1 ;
    %jmp T_320;
    .thread T_320;
    .scope S_0x56157a86f840;
T_321 ;
    %wait E_0x56157a86fb20;
    %load/vec4 v0x56157a86fca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_321.0, 8;
    %load/vec4 v0x56157a86fba0_0;
    %assign/vec4 v0x56157a86fd60_0, 0;
    %jmp T_321.1;
T_321.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a86fd60_0, 0;
T_321.1 ;
    %jmp T_321;
    .thread T_321, $push;
    .scope S_0x56157a8711e0;
T_322 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a871820_0, 0;
    %end;
    .thread T_322;
    .scope S_0x56157a8711e0;
T_323 ;
    %wait E_0x56157a5b7960;
    %load/vec4 v0x56157a871900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a871820_0, 0;
    %jmp T_323.1;
T_323.0 ;
    %load/vec4 v0x56157a871750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.2, 8;
    %load/vec4 v0x56157a871670_0;
    %assign/vec4 v0x56157a871820_0, 0;
T_323.2 ;
T_323.1 ;
    %jmp T_323;
    .thread T_323;
    .scope S_0x56157a7d4ec0;
T_324 ;
    %wait E_0x56157a5bf5c0;
    %load/vec4 v0x56157a875200_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_324.0, 5;
    %load/vec4 v0x56157a875750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_324.2, 8;
    %load/vec4 v0x56157a875670_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x56157a875670_0, 0;
T_324.2 ;
    %load/vec4 v0x56157a875200_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x56157a875200_0, 0;
    %jmp T_324.1;
T_324.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56157a875200_0, 0;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x56157a875670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a875750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56157a8754e0_0, 0;
T_324.1 ;
    %jmp T_324;
    .thread T_324;
    .scope S_0x56157a7d4ec0;
T_325 ;
    %delay 10, 0;
    %load/vec4 v0x56157a8752e0_0;
    %inv;
    %assign/vec4 v0x56157a8752e0_0, 0;
    %jmp T_325;
    .thread T_325;
    .scope S_0x56157a7d4ec0;
T_326 ;
    %delay 30, 0;
    %load/vec4 v0x56157a875440_0;
    %inv;
    %assign/vec4 v0x56157a875440_0, 0;
    %jmp T_326;
    .thread T_326;
    .scope S_0x56157a7d4ec0;
T_327 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a8755d0_0, 0;
    %jmp T_327;
    .thread T_327;
    .scope S_0x56157a7d4ec0;
T_328 ;
    %vpi_call/w 2 31 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call/w 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56157a7d4ec0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a8752e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a875440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56157a8755d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56157a875750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56157a8754e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56157a875200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56157a875670_0, 0;
    %delay 1000, 0;
    %vpi_call/w 2 43 "$finish" {0 0 0};
    %end;
    .thread T_328;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "test.v";
    "./hwag.sv";
    "./memory.sv";
    "./flip_flop.sv";
    "./buffer.sv";
    "./decoder.sv";
