
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -1.42

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -1.42

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -1.42

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency counter[0]$_DFF_PN0_/CK ^
  -0.06 target latency counter[7]$_DFF_PN0_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[8]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.09    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold71/A (CLKBUF_X1)
     1    3.54    0.01    0.03    0.23 ^ hold71/Z (CLKBUF_X1)
                                         net81 (net)
                  0.01    0.00    0.23 ^ input5/A (BUF_X4)
    10   28.84    0.02    0.03    0.27 ^ input5/Z (BUF_X4)
                                         net7 (net)
                  0.02    0.00    0.27 ^ counter[8]$_DFF_PN0_/RN (DFFR_X1)
                                  0.27   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.32    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_in/A (CLKBUF_X3)
     2    4.01    0.01    0.03    0.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
                                         clknet_0_clk_in (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_in/A (CLKBUF_X3)
     5    7.21    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_in/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_in (net)
                  0.01    0.00    0.06 ^ counter[8]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.21    0.26   library removal time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)


Startpoint: counter[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[3]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.32    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_in/A (CLKBUF_X3)
     2    4.01    0.01    0.03    0.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
                                         clknet_0_clk_in (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk_in/A (CLKBUF_X3)
     6    8.10    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk_in/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk_in (net)
                  0.01    0.00    0.06 ^ counter[3]$_DFF_PN0_/CK (DFFR_X2)
     1    2.51    0.01    0.08    0.14 ^ counter[3]$_DFF_PN0_/QN (DFFR_X2)
                                         _0012_ (net)
                  0.01    0.00    0.14 ^ _1504_/A (XNOR2_X1)
     1    1.69    0.01    0.01    0.15 v _1504_/ZN (XNOR2_X1)
                                         _0566_ (net)
                  0.01    0.00    0.15 v _1505_/A2 (NOR2_X1)
     1    1.27    0.01    0.03    0.18 ^ _1505_/ZN (NOR2_X1)
                                         _0004_ (net)
                  0.01    0.00    0.18 ^ counter[3]$_DFF_PN0_/D (DFFR_X2)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.32    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_in/A (CLKBUF_X3)
     2    4.01    0.01    0.03    0.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
                                         clknet_0_clk_in (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk_in/A (CLKBUF_X3)
     6    8.10    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk_in/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk_in (net)
                  0.01    0.00    0.06 ^ counter[3]$_DFF_PN0_/CK (DFFR_X2)
                          0.00    0.06   clock reconvergence pessimism
                          0.01    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[8]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.09    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold71/A (CLKBUF_X1)
     1    3.54    0.01    0.03    0.23 ^ hold71/Z (CLKBUF_X1)
                                         net81 (net)
                  0.01    0.00    0.23 ^ input5/A (BUF_X4)
    10   28.84    0.02    0.03    0.27 ^ input5/Z (BUF_X4)
                                         net7 (net)
                  0.02    0.00    0.27 ^ counter[8]$_DFF_PN0_/RN (DFFR_X1)
                                  0.27   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    2.32    0.00    0.00    1.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk_in/A (CLKBUF_X3)
     2    4.01    0.01    0.03    1.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
                                         clknet_0_clk_in (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk_in/A (CLKBUF_X3)
     5    7.21    0.01    0.03    1.06 ^ clkbuf_1_0__f_clk_in/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_in (net)
                  0.01    0.00    1.06 ^ counter[8]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    1.06   clock reconvergence pessimism
                          0.06    1.11   library recovery time
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: div_ratio[6] (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    3.23    0.00    0.00    0.20 v div_ratio[6] (in)
                                         div_ratio[6] (net)
                  0.00    0.00    0.20 v input3/A (BUF_X4)
     4   17.40    0.01    0.02    0.22 v input3/Z (BUF_X4)
                                         net5 (net)
                  0.01    0.00    0.23 v _0883_/A (BUF_X8)
     5    7.57    0.00    0.02    0.25 v _0883_/Z (BUF_X8)
                                         _0018_ (net)
                  0.00    0.00    0.25 v _0906_/A1 (AND2_X1)
     1    3.49    0.01    0.03    0.28 v _0906_/ZN (AND2_X1)
                                         _0629_ (net)
                  0.01    0.00    0.28 v _1588_/B (FA_X1)
     1    1.85    0.01    0.12    0.40 ^ _1588_/S (FA_X1)
                                         _0631_ (net)
                  0.01    0.00    0.40 ^ _1541_/A (INV_X1)
     1    4.15    0.01    0.01    0.41 v _1541_/ZN (INV_X1)
                                         _0645_ (net)
                  0.01    0.00    0.41 v _1592_/A (FA_X1)
     1    2.04    0.01    0.11    0.52 ^ _1592_/S (FA_X1)
                                         _0648_ (net)
                  0.01    0.00    0.52 ^ _1542_/A (INV_X1)
     1    2.77    0.01    0.01    0.53 v _1542_/ZN (INV_X1)
                                         _0666_ (net)
                  0.01    0.00    0.53 v _1597_/CI (FA_X1)
     1    3.22    0.01    0.11    0.64 ^ _1597_/S (FA_X1)
                                         _0669_ (net)
                  0.01    0.00    0.64 ^ _1602_/CI (FA_X1)
     1    3.05    0.02    0.09    0.74 v _1602_/S (FA_X1)
                                         _0689_ (net)
                  0.02    0.00    0.74 v _1571_/A (INV_X2)
     1    3.48    0.01    0.02    0.75 ^ _1571_/ZN (INV_X2)
                                         _0775_ (net)
                  0.01    0.00    0.75 ^ _1629_/A (HA_X1)
     1    3.50    0.03    0.06    0.81 ^ _1629_/S (HA_X1)
                                         _0777_ (net)
                  0.03    0.00    0.81 ^ _0966_/A (BUF_X4)
     4   22.12    0.02    0.04    0.84 ^ _0966_/Z (BUF_X4)
                                         _0049_ (net)
                  0.02    0.00    0.84 ^ _1008_/A (OAI211_X4)
     3   11.26    0.02    0.03    0.88 v _1008_/ZN (OAI211_X4)
                                         _0091_ (net)
                  0.02    0.00    0.88 v _1009_/B1 (OAI21_X4)
     3   11.80    0.02    0.04    0.91 ^ _1009_/ZN (OAI21_X4)
                                         _0092_ (net)
                  0.02    0.00    0.91 ^ _1010_/S (MUX2_X2)
     2    8.88    0.01    0.08    1.00 v _1010_/Z (MUX2_X2)
                                         _0093_ (net)
                  0.01    0.00    1.00 v _1056_/A2 (NOR4_X4)
     1    3.49    0.04    0.06    1.06 ^ _1056_/ZN (NOR4_X4)
                                         _0138_ (net)
                  0.04    0.00    1.06 ^ rebuffer4/A (BUF_X4)
     6   21.97    0.01    0.04    1.09 ^ rebuffer4/Z (BUF_X4)
                                         net14 (net)
                  0.01    0.00    1.09 ^ _1059_/A3 (NOR3_X4)
     3    5.93    0.02    0.01    1.11 v _1059_/ZN (NOR3_X4)
                                         _0141_ (net)
                  0.02    0.00    1.11 v rebuffer42/A (BUF_X2)
     1    6.20    0.01    0.03    1.14 v rebuffer42/Z (BUF_X2)
                                         net52 (net)
                  0.01    0.00    1.14 v rebuffer2/A (BUF_X8)
     3    8.94    0.00    0.02    1.16 v rebuffer2/Z (BUF_X8)
                                         net12 (net)
                  0.00    0.00    1.16 v _1067_/A1 (AOI22_X4)
     5   17.73    0.04    0.04    1.21 ^ _1067_/ZN (AOI22_X4)
                                         _0149_ (net)
                  0.04    0.00    1.21 ^ _1079_/A (XNOR2_X2)
     5   10.35    0.03    0.05    1.26 ^ _1079_/ZN (XNOR2_X2)
                                         _0160_ (net)
                  0.03    0.00    1.26 ^ _1205_/A1 (OAI33_X1)
     1    1.86    0.02    0.03    1.29 v _1205_/ZN (OAI33_X1)
                                         _0284_ (net)
                  0.02    0.00    1.29 v wire8/A (CLKBUF_X2)
     5   10.46    0.01    0.04    1.33 v wire8/Z (CLKBUF_X2)
                                         net10 (net)
                  0.01    0.00    1.33 v _1206_/A1 (OR2_X2)
     4   13.39    0.01    0.05    1.38 v _1206_/ZN (OR2_X2)
                                         _0285_ (net)
                  0.01    0.00    1.38 v _1207_/A4 (OR4_X2)
     2    9.68    0.02    0.12    1.50 v _1207_/ZN (OR4_X2)
                                         _0286_ (net)
                  0.02    0.00    1.51 v _1319_/C2 (AOI221_X2)
     2    8.28    0.06    0.08    1.58 ^ _1319_/ZN (AOI221_X2)
                                         _0397_ (net)
                  0.06    0.00    1.58 ^ _1320_/B2 (OAI22_X4)
     6   12.50    0.02    0.04    1.62 v _1320_/ZN (OAI22_X4)
                                         _0398_ (net)
                  0.02    0.00    1.62 v _1321_/A1 (OR4_X4)
     3    8.21    0.02    0.08    1.70 v _1321_/ZN (OR4_X4)
                                         _0399_ (net)
                  0.02    0.00    1.70 v rebuffer60/A (BUF_X4)
     1    5.83    0.01    0.03    1.73 v rebuffer60/Z (BUF_X4)
                                         net70 (net)
                  0.01    0.00    1.73 v _1322_/A1 (NOR2_X4)
     4   16.97    0.03    0.03    1.76 ^ _1322_/ZN (NOR2_X4)
                                         _0400_ (net)
                  0.03    0.00    1.76 ^ _1343_/A (AOI21_X4)
     3    9.87    0.01    0.02    1.78 v _1343_/ZN (AOI21_X4)
                                         _0420_ (net)
                  0.01    0.00    1.78 v _1366_/A (AOI21_X4)
     3    8.07    0.02    0.04    1.82 ^ _1366_/ZN (AOI21_X4)
                                         _0844_ (net)
                  0.02    0.00    1.82 ^ _1420_/A (XNOR2_X2)
     2    4.67    0.02    0.04    1.87 ^ _1420_/ZN (XNOR2_X2)
                                         _0850_ (net)
                  0.02    0.00    1.87 ^ _1655_/B (HA_X1)
     2    8.63    0.02    0.05    1.92 ^ _1655_/CO (HA_X1)
                                         _0851_ (net)
                  0.02    0.00    1.92 ^ _1407_/A (OAI21_X4)
     1    6.09    0.02    0.02    1.94 v _1407_/ZN (OAI21_X4)
                                         _0483_ (net)
                  0.02    0.00    1.94 v _1418_/A (AOI21_X4)
     2    4.63    0.02    0.04    1.98 ^ _1418_/ZN (AOI21_X4)
                                         _0494_ (net)
                  0.02    0.00    1.98 ^ _1423_/C2 (OAI211_X2)
     2    3.36    0.02    0.03    2.00 v _1423_/ZN (OAI211_X2)
                                         _0498_ (net)
                  0.02    0.00    2.00 v _1424_/A1 (AND2_X2)
     1    3.65    0.01    0.03    2.04 v _1424_/ZN (AND2_X2)
                                         _0847_ (net)
                  0.01    0.00    2.04 v _1654_/B (HA_X1)
     1    2.94    0.01    0.03    2.07 v _1654_/CO (HA_X1)
                                         _0848_ (net)
                  0.01    0.00    2.07 v _1439_/B1 (AOI21_X2)
     1    3.45    0.02    0.03    2.09 ^ _1439_/ZN (AOI21_X2)
                                         _0513_ (net)
                  0.02    0.00    2.09 ^ _1440_/A (INV_X2)
     1    6.10    0.01    0.01    2.11 v _1440_/ZN (INV_X2)
                                         _0514_ (net)
                  0.01    0.00    2.11 v _1441_/B2 (AOI21_X4)
     1    6.76    0.02    0.03    2.14 ^ _1441_/ZN (AOI21_X4)
                                         _0515_ (net)
                  0.02    0.00    2.14 ^ _1443_/B1 (OAI21_X4)
     1    5.71    0.01    0.02    2.15 v _1443_/ZN (OAI21_X4)
                                         _0517_ (net)
                  0.01    0.00    2.15 v _1444_/B1 (AOI21_X4)
     1    7.14    0.02    0.03    2.18 ^ _1444_/ZN (AOI21_X4)
                                         _0518_ (net)
                  0.02    0.00    2.18 ^ _1446_/B2 (OAI21_X4)
     1    5.78    0.01    0.02    2.20 v _1446_/ZN (OAI21_X4)
                                         _0520_ (net)
                  0.01    0.00    2.20 v _1447_/B1 (AOI21_X4)
     1    6.49    0.02    0.03    2.23 ^ _1447_/ZN (AOI21_X4)
                                         _0521_ (net)
                  0.02    0.00    2.23 ^ _1449_/B1 (OAI21_X4)
     2    6.75    0.01    0.02    2.24 v _1449_/ZN (OAI21_X4)
                                         _0523_ (net)
                  0.01    0.00    2.24 v _1450_/A1 (OR2_X4)
     2    6.49    0.01    0.04    2.29 v _1450_/ZN (OR2_X4)
                                         _0524_ (net)
                  0.01    0.00    2.29 v _1451_/A2 (OR3_X4)
     1    5.90    0.01    0.07    2.35 v _1451_/ZN (OR3_X4)
                                         _0525_ (net)
                  0.01    0.00    2.35 v _1452_/A (AOI21_X4)
     1    3.40    0.02    0.04    2.39 ^ _1452_/ZN (AOI21_X4)
                                         _0526_ (net)
                  0.02    0.00    2.39 ^ _1456_/A (OAI21_X2)
     1    3.09    0.01    0.02    2.41 v _1456_/ZN (OAI21_X2)
                                         _0530_ (net)
                  0.01    0.00    2.41 v _1467_/A1 (OAI222_X2)
     1    1.51    0.04    0.03    2.44 ^ _1467_/ZN (OAI222_X2)
                                         _0000_ (net)
                  0.04    0.00    2.44 ^ clk_out$_DFF_PN0_/D (DFFR_X2)
                                  2.44   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    2.32    0.00    0.00    1.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk_in/A (CLKBUF_X3)
     2    4.01    0.01    0.03    1.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
                                         clknet_0_clk_in (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk_in/A (CLKBUF_X3)
     6    8.10    0.01    0.03    1.06 ^ clkbuf_1_1__f_clk_in/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk_in (net)
                  0.01    0.00    1.06 ^ clk_out$_DFF_PN0_/CK (DFFR_X2)
                          0.00    1.06   clock reconvergence pessimism
                         -0.04    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -2.44   data arrival time
-----------------------------------------------------------------------------
                                 -1.42   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[8]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.09    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold71/A (CLKBUF_X1)
     1    3.54    0.01    0.03    0.23 ^ hold71/Z (CLKBUF_X1)
                                         net81 (net)
                  0.01    0.00    0.23 ^ input5/A (BUF_X4)
    10   28.84    0.02    0.03    0.27 ^ input5/Z (BUF_X4)
                                         net7 (net)
                  0.02    0.00    0.27 ^ counter[8]$_DFF_PN0_/RN (DFFR_X1)
                                  0.27   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    2.32    0.00    0.00    1.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk_in/A (CLKBUF_X3)
     2    4.01    0.01    0.03    1.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
                                         clknet_0_clk_in (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk_in/A (CLKBUF_X3)
     5    7.21    0.01    0.03    1.06 ^ clkbuf_1_0__f_clk_in/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_in (net)
                  0.01    0.00    1.06 ^ counter[8]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    1.06   clock reconvergence pessimism
                          0.06    1.11   library recovery time
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: div_ratio[6] (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    3.23    0.00    0.00    0.20 v div_ratio[6] (in)
                                         div_ratio[6] (net)
                  0.00    0.00    0.20 v input3/A (BUF_X4)
     4   17.40    0.01    0.02    0.22 v input3/Z (BUF_X4)
                                         net5 (net)
                  0.01    0.00    0.23 v _0883_/A (BUF_X8)
     5    7.57    0.00    0.02    0.25 v _0883_/Z (BUF_X8)
                                         _0018_ (net)
                  0.00    0.00    0.25 v _0906_/A1 (AND2_X1)
     1    3.49    0.01    0.03    0.28 v _0906_/ZN (AND2_X1)
                                         _0629_ (net)
                  0.01    0.00    0.28 v _1588_/B (FA_X1)
     1    1.85    0.01    0.12    0.40 ^ _1588_/S (FA_X1)
                                         _0631_ (net)
                  0.01    0.00    0.40 ^ _1541_/A (INV_X1)
     1    4.15    0.01    0.01    0.41 v _1541_/ZN (INV_X1)
                                         _0645_ (net)
                  0.01    0.00    0.41 v _1592_/A (FA_X1)
     1    2.04    0.01    0.11    0.52 ^ _1592_/S (FA_X1)
                                         _0648_ (net)
                  0.01    0.00    0.52 ^ _1542_/A (INV_X1)
     1    2.77    0.01    0.01    0.53 v _1542_/ZN (INV_X1)
                                         _0666_ (net)
                  0.01    0.00    0.53 v _1597_/CI (FA_X1)
     1    3.22    0.01    0.11    0.64 ^ _1597_/S (FA_X1)
                                         _0669_ (net)
                  0.01    0.00    0.64 ^ _1602_/CI (FA_X1)
     1    3.05    0.02    0.09    0.74 v _1602_/S (FA_X1)
                                         _0689_ (net)
                  0.02    0.00    0.74 v _1571_/A (INV_X2)
     1    3.48    0.01    0.02    0.75 ^ _1571_/ZN (INV_X2)
                                         _0775_ (net)
                  0.01    0.00    0.75 ^ _1629_/A (HA_X1)
     1    3.50    0.03    0.06    0.81 ^ _1629_/S (HA_X1)
                                         _0777_ (net)
                  0.03    0.00    0.81 ^ _0966_/A (BUF_X4)
     4   22.12    0.02    0.04    0.84 ^ _0966_/Z (BUF_X4)
                                         _0049_ (net)
                  0.02    0.00    0.84 ^ _1008_/A (OAI211_X4)
     3   11.26    0.02    0.03    0.88 v _1008_/ZN (OAI211_X4)
                                         _0091_ (net)
                  0.02    0.00    0.88 v _1009_/B1 (OAI21_X4)
     3   11.80    0.02    0.04    0.91 ^ _1009_/ZN (OAI21_X4)
                                         _0092_ (net)
                  0.02    0.00    0.91 ^ _1010_/S (MUX2_X2)
     2    8.88    0.01    0.08    1.00 v _1010_/Z (MUX2_X2)
                                         _0093_ (net)
                  0.01    0.00    1.00 v _1056_/A2 (NOR4_X4)
     1    3.49    0.04    0.06    1.06 ^ _1056_/ZN (NOR4_X4)
                                         _0138_ (net)
                  0.04    0.00    1.06 ^ rebuffer4/A (BUF_X4)
     6   21.97    0.01    0.04    1.09 ^ rebuffer4/Z (BUF_X4)
                                         net14 (net)
                  0.01    0.00    1.09 ^ _1059_/A3 (NOR3_X4)
     3    5.93    0.02    0.01    1.11 v _1059_/ZN (NOR3_X4)
                                         _0141_ (net)
                  0.02    0.00    1.11 v rebuffer42/A (BUF_X2)
     1    6.20    0.01    0.03    1.14 v rebuffer42/Z (BUF_X2)
                                         net52 (net)
                  0.01    0.00    1.14 v rebuffer2/A (BUF_X8)
     3    8.94    0.00    0.02    1.16 v rebuffer2/Z (BUF_X8)
                                         net12 (net)
                  0.00    0.00    1.16 v _1067_/A1 (AOI22_X4)
     5   17.73    0.04    0.04    1.21 ^ _1067_/ZN (AOI22_X4)
                                         _0149_ (net)
                  0.04    0.00    1.21 ^ _1079_/A (XNOR2_X2)
     5   10.35    0.03    0.05    1.26 ^ _1079_/ZN (XNOR2_X2)
                                         _0160_ (net)
                  0.03    0.00    1.26 ^ _1205_/A1 (OAI33_X1)
     1    1.86    0.02    0.03    1.29 v _1205_/ZN (OAI33_X1)
                                         _0284_ (net)
                  0.02    0.00    1.29 v wire8/A (CLKBUF_X2)
     5   10.46    0.01    0.04    1.33 v wire8/Z (CLKBUF_X2)
                                         net10 (net)
                  0.01    0.00    1.33 v _1206_/A1 (OR2_X2)
     4   13.39    0.01    0.05    1.38 v _1206_/ZN (OR2_X2)
                                         _0285_ (net)
                  0.01    0.00    1.38 v _1207_/A4 (OR4_X2)
     2    9.68    0.02    0.12    1.50 v _1207_/ZN (OR4_X2)
                                         _0286_ (net)
                  0.02    0.00    1.51 v _1319_/C2 (AOI221_X2)
     2    8.28    0.06    0.08    1.58 ^ _1319_/ZN (AOI221_X2)
                                         _0397_ (net)
                  0.06    0.00    1.58 ^ _1320_/B2 (OAI22_X4)
     6   12.50    0.02    0.04    1.62 v _1320_/ZN (OAI22_X4)
                                         _0398_ (net)
                  0.02    0.00    1.62 v _1321_/A1 (OR4_X4)
     3    8.21    0.02    0.08    1.70 v _1321_/ZN (OR4_X4)
                                         _0399_ (net)
                  0.02    0.00    1.70 v rebuffer60/A (BUF_X4)
     1    5.83    0.01    0.03    1.73 v rebuffer60/Z (BUF_X4)
                                         net70 (net)
                  0.01    0.00    1.73 v _1322_/A1 (NOR2_X4)
     4   16.97    0.03    0.03    1.76 ^ _1322_/ZN (NOR2_X4)
                                         _0400_ (net)
                  0.03    0.00    1.76 ^ _1343_/A (AOI21_X4)
     3    9.87    0.01    0.02    1.78 v _1343_/ZN (AOI21_X4)
                                         _0420_ (net)
                  0.01    0.00    1.78 v _1366_/A (AOI21_X4)
     3    8.07    0.02    0.04    1.82 ^ _1366_/ZN (AOI21_X4)
                                         _0844_ (net)
                  0.02    0.00    1.82 ^ _1420_/A (XNOR2_X2)
     2    4.67    0.02    0.04    1.87 ^ _1420_/ZN (XNOR2_X2)
                                         _0850_ (net)
                  0.02    0.00    1.87 ^ _1655_/B (HA_X1)
     2    8.63    0.02    0.05    1.92 ^ _1655_/CO (HA_X1)
                                         _0851_ (net)
                  0.02    0.00    1.92 ^ _1407_/A (OAI21_X4)
     1    6.09    0.02    0.02    1.94 v _1407_/ZN (OAI21_X4)
                                         _0483_ (net)
                  0.02    0.00    1.94 v _1418_/A (AOI21_X4)
     2    4.63    0.02    0.04    1.98 ^ _1418_/ZN (AOI21_X4)
                                         _0494_ (net)
                  0.02    0.00    1.98 ^ _1423_/C2 (OAI211_X2)
     2    3.36    0.02    0.03    2.00 v _1423_/ZN (OAI211_X2)
                                         _0498_ (net)
                  0.02    0.00    2.00 v _1424_/A1 (AND2_X2)
     1    3.65    0.01    0.03    2.04 v _1424_/ZN (AND2_X2)
                                         _0847_ (net)
                  0.01    0.00    2.04 v _1654_/B (HA_X1)
     1    2.94    0.01    0.03    2.07 v _1654_/CO (HA_X1)
                                         _0848_ (net)
                  0.01    0.00    2.07 v _1439_/B1 (AOI21_X2)
     1    3.45    0.02    0.03    2.09 ^ _1439_/ZN (AOI21_X2)
                                         _0513_ (net)
                  0.02    0.00    2.09 ^ _1440_/A (INV_X2)
     1    6.10    0.01    0.01    2.11 v _1440_/ZN (INV_X2)
                                         _0514_ (net)
                  0.01    0.00    2.11 v _1441_/B2 (AOI21_X4)
     1    6.76    0.02    0.03    2.14 ^ _1441_/ZN (AOI21_X4)
                                         _0515_ (net)
                  0.02    0.00    2.14 ^ _1443_/B1 (OAI21_X4)
     1    5.71    0.01    0.02    2.15 v _1443_/ZN (OAI21_X4)
                                         _0517_ (net)
                  0.01    0.00    2.15 v _1444_/B1 (AOI21_X4)
     1    7.14    0.02    0.03    2.18 ^ _1444_/ZN (AOI21_X4)
                                         _0518_ (net)
                  0.02    0.00    2.18 ^ _1446_/B2 (OAI21_X4)
     1    5.78    0.01    0.02    2.20 v _1446_/ZN (OAI21_X4)
                                         _0520_ (net)
                  0.01    0.00    2.20 v _1447_/B1 (AOI21_X4)
     1    6.49    0.02    0.03    2.23 ^ _1447_/ZN (AOI21_X4)
                                         _0521_ (net)
                  0.02    0.00    2.23 ^ _1449_/B1 (OAI21_X4)
     2    6.75    0.01    0.02    2.24 v _1449_/ZN (OAI21_X4)
                                         _0523_ (net)
                  0.01    0.00    2.24 v _1450_/A1 (OR2_X4)
     2    6.49    0.01    0.04    2.29 v _1450_/ZN (OR2_X4)
                                         _0524_ (net)
                  0.01    0.00    2.29 v _1451_/A2 (OR3_X4)
     1    5.90    0.01    0.07    2.35 v _1451_/ZN (OR3_X4)
                                         _0525_ (net)
                  0.01    0.00    2.35 v _1452_/A (AOI21_X4)
     1    3.40    0.02    0.04    2.39 ^ _1452_/ZN (AOI21_X4)
                                         _0526_ (net)
                  0.02    0.00    2.39 ^ _1456_/A (OAI21_X2)
     1    3.09    0.01    0.02    2.41 v _1456_/ZN (OAI21_X2)
                                         _0530_ (net)
                  0.01    0.00    2.41 v _1467_/A1 (OAI222_X2)
     1    1.51    0.04    0.03    2.44 ^ _1467_/ZN (OAI222_X2)
                                         _0000_ (net)
                  0.04    0.00    2.44 ^ clk_out$_DFF_PN0_/D (DFFR_X2)
                                  2.44   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    2.32    0.00    0.00    1.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk_in/A (CLKBUF_X3)
     2    4.01    0.01    0.03    1.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
                                         clknet_0_clk_in (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk_in/A (CLKBUF_X3)
     6    8.10    0.01    0.03    1.06 ^ clkbuf_1_1__f_clk_in/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk_in (net)
                  0.01    0.00    1.06 ^ clk_out$_DFF_PN0_/CK (DFFR_X2)
                          0.00    1.06   clock reconvergence pessimism
                         -0.04    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -2.44   data arrival time
-----------------------------------------------------------------------------
                                 -1.42   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.10797605663537979

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5439

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
5.318304538726807

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.4632

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[2]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.03    0.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk_in/Z (CLKBUF_X3)
   0.00    0.06 ^ counter[2]$_DFF_PN0_/CK (DFFR_X2)
   0.14    0.20 ^ counter[2]$_DFF_PN0_/Q (DFFR_X2)
   0.03    0.23 v _1653_/S (HA_X1)
   0.03    0.26 ^ _1439_/ZN (AOI21_X2)
   0.01    0.27 v _1440_/ZN (INV_X2)
   0.03    0.30 ^ _1441_/ZN (AOI21_X4)
   0.02    0.32 v _1443_/ZN (OAI21_X4)
   0.03    0.35 ^ _1444_/ZN (AOI21_X4)
   0.02    0.37 v _1446_/ZN (OAI21_X4)
   0.03    0.39 ^ _1447_/ZN (AOI21_X4)
   0.02    0.41 v _1449_/ZN (OAI21_X4)
   0.04    0.45 v _1450_/ZN (OR2_X4)
   0.07    0.52 v _1451_/ZN (OR3_X4)
   0.04    0.56 ^ _1452_/ZN (AOI21_X4)
   0.02    0.58 v _1456_/ZN (OAI21_X2)
   0.03    0.61 ^ _1467_/ZN (OAI222_X2)
   0.00    0.61 ^ clk_out$_DFF_PN0_/D (DFFR_X2)
           0.61   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk_in (in)
   0.03    1.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
   0.03    1.06 ^ clkbuf_1_1__f_clk_in/Z (CLKBUF_X3)
   0.00    1.06 ^ clk_out$_DFF_PN0_/CK (DFFR_X2)
   0.00    1.06   clock reconvergence pessimism
  -0.04    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.61   data arrival time
---------------------------------------------------------
           0.41   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[3]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.03    0.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk_in/Z (CLKBUF_X3)
   0.00    0.06 ^ counter[3]$_DFF_PN0_/CK (DFFR_X2)
   0.08    0.14 ^ counter[3]$_DFF_PN0_/QN (DFFR_X2)
   0.01    0.15 v _1504_/ZN (XNOR2_X1)
   0.03    0.18 ^ _1505_/ZN (NOR2_X1)
   0.00    0.18 ^ counter[3]$_DFF_PN0_/D (DFFR_X2)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.03    0.03 ^ clkbuf_0_clk_in/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk_in/Z (CLKBUF_X3)
   0.00    0.06 ^ counter[3]$_DFF_PN0_/CK (DFFR_X2)
   0.00    0.06   clock reconvergence pessimism
   0.01    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0581

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0581

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.4393

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-1.4207

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-58.242119

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.77e-04   8.39e-05   1.18e-06   2.62e-04   1.9%
Combinational          6.48e-03   6.88e-03   4.05e-05   1.34e-02  97.7%
Clock                  3.33e-05   2.34e-05   1.03e-07   5.68e-05   0.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.69e-03   6.99e-03   4.18e-05   1.37e-02 100.0%
                          48.8%      50.9%       0.3%
