$date
	Mon May 23 02:50:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and4_test $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module dd0 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#3
1%
#5
1$
#6
0%
#7
1#
#9
1%
#10
0$
1"
#12
0%
#14
0#
#15
1%
1$
#18
0%
#20
0$
0"
#21
1%
1#
#24
0%
#25
1$
#27
1%
#28
0#
#30
0%
0$
1"
#33
1%
#35
1!
1$
1#
#36
0!
0%
#39
1!
1%
#40
0!
0$
0"
#42
0%
0#
#45
1%
1$
#48
0%
#49
1#
#50
0$
1"
#51
1%
#54
0%
#55
1$
#56
0#
#57
1%
#60
0%
0$
0"
#63
1%
1#
#65
1$
#66
0%
#69
1%
#70
0$
0#
1"
