

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_readweights'
================================================================
* Date:           Thu Apr 11 18:25:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       pipeline_unroll_4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.301 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       10|  90.000 ns|  0.100 us|    9|   10|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- readweights  |        7|        7|         3|          2|          1|     3|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 6 4 
4 --> 2 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [conv2D0.cpp:16]   --->   Operation 7 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weightsT = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 8 'alloca' 'weightsT' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weightsT_1 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 9 'alloca' 'weightsT_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weightsT_2 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 10 'alloca' 'weightsT_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weightsT_3 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 11 'alloca' 'weightsT_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weightsT_4 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 12 'alloca' 'weightsT_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weightsT_5 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 13 'alloca' 'weightsT_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weightsT_6 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 14 'alloca' 'weightsT_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weightsT_7 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 15 'alloca' 'weightsT_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weightsT_8 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 16 'alloca' 'weightsT_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 0, i4 %i_1" [conv2D0.cpp:16]   --->   Operation 18 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc12.0"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [conv2D0.cpp:16]   --->   Operation 20 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%icmp_ln16 = icmp_ult  i4 %i, i4 9" [conv2D0.cpp:16]   --->   Operation 21 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc12.0.loop_orow_crit_edge.exitStub, void %for.inc12.0.split_ifconv" [conv2D0.cpp:16]   --->   Operation 22 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %i" [conv2D0.cpp:16]   --->   Operation 23 'zext' 'zext_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln16 = or i4 %i, i4 1" [conv2D0.cpp:16]   --->   Operation 24 'or' 'or_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i4 %or_ln16" [conv2D0.cpp:16]   --->   Operation 25 'zext' 'zext_ln16_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i8 %weights, i64 0, i64 %zext_ln16" [conv2D0.cpp:19]   --->   Operation 26 'getelementptr' 'weights_addr' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%weightsT_9 = load i4 %weights_addr" [conv2D0.cpp:19]   --->   Operation 27 'load' 'weightsT_9' <Predicate = (icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%icmp_ln16_1 = icmp_ult  i4 %or_ln16, i4 9" [conv2D0.cpp:16]   --->   Operation 28 'icmp' 'icmp_ln16_1' <Predicate = (icmp_ln16)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16_1, void %for.inc12.0.split_ifconv.loop_orow_crit_edge.exitStub, void %for.inc12.1" [conv2D0.cpp:16]   --->   Operation 29 'br' 'br_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%weights_addr_1 = getelementptr i8 %weights, i64 0, i64 %zext_ln16_1" [conv2D0.cpp:19]   --->   Operation 30 'getelementptr' 'weights_addr_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%weightsT_13 = load i4 %weights_addr_1" [conv2D0.cpp:19]   --->   Operation 31 'load' 'weightsT_13' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln16 = add i4 %i, i4 4" [conv2D0.cpp:16]   --->   Operation 32 'add' 'add_ln16' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 %add_ln16, i4 %i_1" [conv2D0.cpp:16]   --->   Operation 33 'store' 'store_ln16' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%weightsT_load_1 = load i8 %weightsT" [conv2D0.cpp:19]   --->   Operation 34 'load' 'weightsT_load_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%weightsT_4_load_1 = load i8 %weightsT_4" [conv2D0.cpp:19]   --->   Operation 35 'load' 'weightsT_4_load_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%weightsT_8_load_1 = load i8 %weightsT_8" [conv2D0.cpp:19]   --->   Operation 36 'load' 'weightsT_8_load_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:17]   --->   Operation 37 'specpipeline' 'specpipeline_ln17' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [conv2D0.cpp:10]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [conv2D0.cpp:16]   --->   Operation 39 'specloopname' 'specloopname_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (2.32ns)   --->   "%weightsT_9 = load i4 %weights_addr" [conv2D0.cpp:19]   --->   Operation 40 'load' 'weightsT_9' <Predicate = (icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 41 [1/1] (1.73ns)   --->   "%icmp_ln19 = icmp_eq  i4 %i, i4 0" [conv2D0.cpp:19]   --->   Operation 41 'icmp' 'icmp_ln19' <Predicate = (icmp_ln16)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.73ns)   --->   "%icmp_ln19_1 = icmp_eq  i4 %i, i4 4" [conv2D0.cpp:19]   --->   Operation 42 'icmp' 'icmp_ln19_1' <Predicate = (icmp_ln16)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node weightsT_10)   --->   "%or_ln19 = or i1 %icmp_ln19, i1 %icmp_ln19_1" [conv2D0.cpp:19]   --->   Operation 43 'or' 'or_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.24ns) (out node of the LUT)   --->   "%weightsT_10 = select i1 %or_ln19, i8 %weightsT_8_load_1, i8 %weightsT_9" [conv2D0.cpp:19]   --->   Operation 44 'select' 'weightsT_10' <Predicate = (icmp_ln16)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.24ns)   --->   "%weightsT_11 = select i1 %icmp_ln19_1, i8 %weightsT_9, i8 %weightsT_4_load_1" [conv2D0.cpp:19]   --->   Operation 45 'select' 'weightsT_11' <Predicate = (icmp_ln16)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.24ns)   --->   "%weightsT_12 = select i1 %icmp_ln19, i8 %weightsT_9, i8 %weightsT_load_1" [conv2D0.cpp:19]   --->   Operation 46 'select' 'weightsT_12' <Predicate = (icmp_ln16)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%weightsT_1_load_1 = load i8 %weightsT_1" [conv2D0.cpp:19]   --->   Operation 47 'load' 'weightsT_1_load_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%weightsT_5_load_1 = load i8 %weightsT_5" [conv2D0.cpp:19]   --->   Operation 48 'load' 'weightsT_5_load_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%weightsT_13 = load i4 %weights_addr_1" [conv2D0.cpp:19]   --->   Operation 49 'load' 'weightsT_13' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln16_1 = or i4 %i, i4 2" [conv2D0.cpp:16]   --->   Operation 50 'or' 'or_ln16_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %or_ln16_1" [conv2D0.cpp:19]   --->   Operation 51 'zext' 'zext_ln19' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%weights_addr_2 = getelementptr i8 %weights, i64 0, i64 %zext_ln19" [conv2D0.cpp:19]   --->   Operation 52 'getelementptr' 'weights_addr_2' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.32ns)   --->   "%weightsT_14 = load i4 %weights_addr_2" [conv2D0.cpp:19]   --->   Operation 53 'load' 'weightsT_14' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln16_2 = or i4 %i, i4 3" [conv2D0.cpp:16]   --->   Operation 54 'or' 'or_ln16_2' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i4 %or_ln16_2" [conv2D0.cpp:19]   --->   Operation 55 'zext' 'zext_ln19_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%weights_addr_3 = getelementptr i8 %weights, i64 0, i64 %zext_ln19_1" [conv2D0.cpp:19]   --->   Operation 56 'getelementptr' 'weights_addr_3' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.32ns)   --->   "%weightsT_15 = load i4 %weights_addr_3" [conv2D0.cpp:19]   --->   Operation 57 'load' 'weightsT_15' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 58 [1/1] (1.24ns)   --->   "%weightsT_19 = select i1 %icmp_ln19, i8 %weightsT_5_load_1, i8 %weightsT_13" [conv2D0.cpp:19]   --->   Operation 58 'select' 'weightsT_19' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.24ns)   --->   "%weightsT_16 = select i1 %icmp_ln19, i8 %weightsT_13, i8 %weightsT_1_load_1" [conv2D0.cpp:19]   --->   Operation 59 'select' 'weightsT_16' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_10, i8 %weightsT_8" [conv2D0.cpp:10]   --->   Operation 60 'store' 'store_ln10' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_19, i8 %weightsT_5" [conv2D0.cpp:10]   --->   Operation 61 'store' 'store_ln10' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_11, i8 %weightsT_4" [conv2D0.cpp:10]   --->   Operation 62 'store' 'store_ln10' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_16, i8 %weightsT_1" [conv2D0.cpp:10]   --->   Operation 63 'store' 'store_ln10' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_12, i8 %weightsT" [conv2D0.cpp:10]   --->   Operation 64 'store' 'store_ln10' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%weightsT_2_load_1 = load i8 %weightsT_2" [conv2D0.cpp:19]   --->   Operation 65 'load' 'weightsT_2_load_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%weightsT_3_load_1 = load i8 %weightsT_3" [conv2D0.cpp:19]   --->   Operation 66 'load' 'weightsT_3_load_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%weightsT_6_load_1 = load i8 %weightsT_6" [conv2D0.cpp:19]   --->   Operation 67 'load' 'weightsT_6_load_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%weightsT_7_load_1 = load i8 %weightsT_7" [conv2D0.cpp:19]   --->   Operation 68 'load' 'weightsT_7_load_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (2.32ns)   --->   "%weightsT_14 = load i4 %weights_addr_2" [conv2D0.cpp:19]   --->   Operation 69 'load' 'weightsT_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 70 [1/2] (2.32ns)   --->   "%weightsT_15 = load i4 %weights_addr_3" [conv2D0.cpp:19]   --->   Operation 70 'load' 'weightsT_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 71 [1/1] (1.24ns)   --->   "%weightsT_21 = select i1 %icmp_ln19, i8 %weightsT_7_load_1, i8 %weightsT_15" [conv2D0.cpp:19]   --->   Operation 71 'select' 'weightsT_21' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.24ns)   --->   "%weightsT_20 = select i1 %icmp_ln19, i8 %weightsT_6_load_1, i8 %weightsT_14" [conv2D0.cpp:19]   --->   Operation 72 'select' 'weightsT_20' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.24ns)   --->   "%weightsT_18 = select i1 %icmp_ln19, i8 %weightsT_15, i8 %weightsT_3_load_1" [conv2D0.cpp:19]   --->   Operation 73 'select' 'weightsT_18' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.24ns)   --->   "%weightsT_17 = select i1 %icmp_ln19, i8 %weightsT_14, i8 %weightsT_2_load_1" [conv2D0.cpp:19]   --->   Operation 74 'select' 'weightsT_17' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_21, i8 %weightsT_7" [conv2D0.cpp:10]   --->   Operation 75 'store' 'store_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_20, i8 %weightsT_6" [conv2D0.cpp:10]   --->   Operation 76 'store' 'store_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_18, i8 %weightsT_3" [conv2D0.cpp:10]   --->   Operation 77 'store' 'store_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_17, i8 %weightsT_2" [conv2D0.cpp:10]   --->   Operation 78 'store' 'store_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc12.0" [conv2D0.cpp:16]   --->   Operation 79 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.58>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%weightsT_1_load_2 = load i8 %weightsT_1"   --->   Operation 80 'load' 'weightsT_1_load_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%weightsT_2_load_2 = load i8 %weightsT_2"   --->   Operation 81 'load' 'weightsT_2_load_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%weightsT_3_load11 = load i8 %weightsT_3"   --->   Operation 82 'load' 'weightsT_3_load11' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%weightsT_5_load_2 = load i8 %weightsT_5"   --->   Operation 83 'load' 'weightsT_5_load_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%weightsT_6_load_2 = load i8 %weightsT_6"   --->   Operation 84 'load' 'weightsT_6_load_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%weightsT_7_load_2 = load i8 %weightsT_7"   --->   Operation 85 'load' 'weightsT_7_load_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_8_out, i8 %weightsT_8_load_1" [conv2D0.cpp:19]   --->   Operation 86 'write' 'write_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_7_out, i8 %weightsT_7_load_2"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_6_out, i8 %weightsT_6_load_2"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_5_out, i8 %weightsT_5_load_2"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_4_out, i8 %weightsT_4_load_1" [conv2D0.cpp:19]   --->   Operation 90 'write' 'write_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_3_out, i8 %weightsT_3_load11"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_2_out, i8 %weightsT_2_load_2"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_1_out, i8 %weightsT_1_load_2"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_out, i8 %weightsT_load_1" [conv2D0.cpp:19]   --->   Operation 94 'write' 'write_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_10_out, i8 %weightsT_10" [conv2D0.cpp:19]   --->   Operation 95 'write' 'write_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_11_out, i8 %weightsT_11" [conv2D0.cpp:19]   --->   Operation 96 'write' 'write_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_12_out, i8 %weightsT_12" [conv2D0.cpp:19]   --->   Operation 97 'write' 'write_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 98 'br' 'br_ln0' <Predicate = (icmp_ln16)> <Delay = 1.58>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.inc12.0.loop_orow_crit_edge.exitStub, i1 0, void %for.inc12.0.split_ifconv.loop_orow_crit_edge.exitStub"   --->   Operation 99 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.58>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%weightsT_load = load i8 %weightsT"   --->   Operation 101 'load' 'weightsT_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%weightsT_1_load = load i8 %weightsT_1"   --->   Operation 102 'load' 'weightsT_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%weightsT_2_load = load i8 %weightsT_2"   --->   Operation 103 'load' 'weightsT_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%weightsT_3_load = load i8 %weightsT_3"   --->   Operation 104 'load' 'weightsT_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%weightsT_4_load = load i8 %weightsT_4"   --->   Operation 105 'load' 'weightsT_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%weightsT_5_load = load i8 %weightsT_5"   --->   Operation 106 'load' 'weightsT_5_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%weightsT_6_load = load i8 %weightsT_6"   --->   Operation 107 'load' 'weightsT_6_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%weightsT_7_load = load i8 %weightsT_7"   --->   Operation 108 'load' 'weightsT_7_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%weightsT_8_load = load i8 %weightsT_8"   --->   Operation 109 'load' 'weightsT_8_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_8_out, i8 %weightsT_8_load"   --->   Operation 110 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_7_out, i8 %weightsT_7_load"   --->   Operation 111 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_6_out, i8 %weightsT_6_load"   --->   Operation 112 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_5_out, i8 %weightsT_5_load"   --->   Operation 113 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_4_out, i8 %weightsT_4_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_3_out, i8 %weightsT_3_load"   --->   Operation 115 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_2_out, i8 %weightsT_2_load"   --->   Operation 116 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_1_out, i8 %weightsT_1_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_out, i8 %weightsT_load"   --->   Operation 118 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 119 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 4 bit ('i', conv2D0.cpp:16) [14]  (0.000 ns)
	'store' operation 0 bit ('store_ln16', conv2D0.cpp:16) of constant 0 on local variable 'i', conv2D0.cpp:16 [25]  (1.588 ns)

 <State 2>: 4.301ns
The critical path consists of the following:
	'load' operation 4 bit ('i', conv2D0.cpp:16) on local variable 'i', conv2D0.cpp:16 [28]  (0.000 ns)
	'add' operation 4 bit ('add_ln16', conv2D0.cpp:16) [74]  (1.735 ns)
	'store' operation 0 bit ('store_ln16', conv2D0.cpp:16) of variable 'add_ln16', conv2D0.cpp:16 on local variable 'i', conv2D0.cpp:16 [84]  (1.588 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 3.570ns
The critical path consists of the following:
	'load' operation 8 bit ('weightsT', conv2D0.cpp:19) on array 'weights' [42]  (2.322 ns)
	'select' operation 8 bit ('weightsT', conv2D0.cpp:19) [46]  (1.248 ns)

 <State 4>: 3.570ns
The critical path consists of the following:
	'load' operation 8 bit ('weightsT', conv2D0.cpp:19) on array 'weights' [67]  (2.322 ns)
	'select' operation 8 bit ('weightsT', conv2D0.cpp:19) [68]  (1.248 ns)

 <State 5>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('UnifiedRetVal') [127]  (1.588 ns)
	'phi' operation 1 bit ('UnifiedRetVal') [127]  (0.000 ns)

 <State 6>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('UnifiedRetVal') [127]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
