<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)</text>
<text>Date: Mon May  4 20:34:23 2020
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>MSS_C0</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\MSS_C0.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>873</cell>
 <cell>12084</cell>
 <cell>7.22</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>559</cell>
 <cell>12084</cell>
 <cell>4.63</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>252</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>24</cell>
 <cell>84</cell>
 <cell>28.57</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>24</cell>
 <cell>84</cell>
 <cell>28.57</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>37</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>4</cell>
 <cell>22</cell>
 <cell>18.18</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>21</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>2</cell>
 <cell>8</cell>
 <cell>25.00</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>729</cell>
 <cell>415</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>144</cell>
 <cell>144</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>873</cell>
 <cell>559</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>7</cell>
</row>
<row>
 <cell>5</cell>
 <cell>2</cell>
</row>
<row>
 <cell>6</cell>
 <cell>4</cell>
</row>
<row>
 <cell>9</cell>
 <cell>2</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>15</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>5</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>17</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 5</cell>
 <cell> 17</cell>
 <cell> 2</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 4</cell>
 <cell>16.67%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 20</cell>
 <cell>83.33%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>420</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_C0_0_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>400</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreResetP_C0_0_MSS_HPMS_READY</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreResetP_C0_0/CoreResetP_C0_0/MSS_HPMS_READY_int_RNIUQL/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>65</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_C0_0_APBmslave0_PADDR[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_C0_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>35</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_C0_0_APBmslave0_PADDR[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_C0_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>35</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_C0_0_APBmslave0_PADDR[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_C0_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>35</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_C0_0_APBmslave0_PADDR[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_C0_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_C0_0_APBmslave0_PADDR[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_C0_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_C0_0_APBmslave1_PSELx</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_C0_MSS_0/MSS_ADLIB_INST_RNIR7C32</cell>
</row>
<row>
 <cell>19</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/clock_rx_fe_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/clock_rx_fe</cell>
</row>
<row>
 <cell>19</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/un1_cfg_enable_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/un1_cfg_enable</cell>
</row>
<row>
 <cell>19</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORESPI_C1_0/CORESPI_C1_0/USPI/UCC/un1_cfg_enable_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORESPI_C1_0/CORESPI_C1_0/USPI/UCC/un1_cfg_enable</cell>
</row>
<row>
 <cell>18</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/spi_clk_tick_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/spi_clk_tick</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>65</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_C0_0_APBmslave0_PADDR[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_C0_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>35</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_C0_0_APBmslave0_PADDR[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_C0_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>35</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_C0_0_APBmslave0_PADDR[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_C0_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>35</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_C0_0_APBmslave0_PADDR[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_C0_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_C0_0_APBmslave0_PADDR[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_C0_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_C0_0_APBmslave1_PSELx</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_C0_MSS_0/MSS_ADLIB_INST_RNIR7C32</cell>
</row>
<row>
 <cell>19</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/clock_rx_fe_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/clock_rx_fe</cell>
</row>
<row>
 <cell>19</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/un1_cfg_enable_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/un1_cfg_enable</cell>
</row>
<row>
 <cell>19</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORESPI_C1_0/CORESPI_C1_0/USPI/UCC/un1_cfg_enable_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORESPI_C1_0/CORESPI_C1_0/USPI/UCC/un1_cfg_enable</cell>
</row>
<row>
 <cell>18</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/spi_clk_tick_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/spi_clk_tick</cell>
</row>
</table>
</doc>
