

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Mon Dec  2 09:47:19 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mlp.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.670 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   189971|   189971| 1.900 ms | 1.900 ms |  189971|  189971|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+----------+----------+--------+--------+---------+
        |                     |          |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------+----------+---------+---------+----------+----------+--------+--------+---------+
        |grp_mlp_xcel_fu_388  |mlp_xcel  |   189949|   189949| 1.899 ms | 1.899 ms |  189949|  189949|   none  |
        +---------------------+----------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       18|       18|         2|          -|          -|     9|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     24|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|    195|   29302|  41587|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     80|    -|
|Register         |        -|      -|     555|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|    195|   29857|  41691|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |     88|      28|     78|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+-------+-------+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +---------------------+----------+---------+-------+-------+-------+-----+
    |grp_mlp_xcel_fu_388  |mlp_xcel  |        2|    195|  29302|  41587|    0|
    +---------------------+----------+---------+-------+-------+-------+-----+
    |Total                |          |        2|    195|  29302|  41587|    0|
    +---------------------+----------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_661_p2          |     +    |      0|  0|  13|           4|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln23_fu_655_p2  |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  24|           9|           6|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  38|          7|    1|          7|
    |i_0_reg_377         |   9|          2|    4|          8|
    |strm_in_V_V_blk_n   |   9|          2|    1|          2|
    |strm_out_V_V_blk_n  |   9|          2|    1|          2|
    |strm_out_V_V_din    |  15|          3|   27|         81|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  80|         16|   34|        100|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |grp_mlp_xcel_fu_388_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_377                       |   4|   0|    4|          0|
    |i_reg_813                         |   4|   0|    4|          0|
    |mean_output_V_reg_863             |  27|   0|   27|          0|
    |tmp_V_2_fu_332                    |  27|   0|   27|          0|
    |tmp_V_2_load_reg_823              |  27|   0|   27|          0|
    |tmp_V_3_fu_336                    |  27|   0|   27|          0|
    |tmp_V_3_load_reg_828              |  27|   0|   27|          0|
    |tmp_V_4_fu_340                    |  27|   0|   27|          0|
    |tmp_V_4_load_reg_833              |  27|   0|   27|          0|
    |tmp_V_5_fu_344                    |  27|   0|   27|          0|
    |tmp_V_5_load_reg_838              |  27|   0|   27|          0|
    |tmp_V_6_fu_348                    |  27|   0|   27|          0|
    |tmp_V_6_load_reg_843              |  27|   0|   27|          0|
    |tmp_V_7_fu_352                    |  27|   0|   27|          0|
    |tmp_V_7_load_reg_848              |  27|   0|   27|          0|
    |tmp_V_8_fu_356                    |  27|   0|   27|          0|
    |tmp_V_8_load_reg_853              |  27|   0|   27|          0|
    |tmp_V_9_fu_360                    |  27|   0|   27|          0|
    |tmp_V_9_load_reg_858              |  27|   0|   27|          0|
    |tmp_V_fu_328                      |  27|   0|   27|          0|
    |tmp_V_load_reg_818                |  27|   0|   27|          0|
    |variance_output_V_reg_868         |  27|   0|   27|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 555|   0|  555|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   27|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   27|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

