// Seed: 919374036
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input wor id_2,
    input wand id_3,
    output supply1 id_4,
    output supply1 id_5,
    input wire id_6,
    output wor id_7,
    output tri id_8,
    output wand id_9,
    input tri id_10,
    input tri0 id_11
);
  wire id_13;
  wire id_14;
  always @(posedge 1 or posedge 1) force id_13 = 1;
  module_0(
      id_13, id_13, id_13
  );
endmodule
