
*** Running vivado
    with args -log final_project_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source final_project_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source final_project_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/utils_1/imports/synth_1/ADXL345_com.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/utils_1/imports/synth_1/ADXL345_com.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top final_project_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 58204
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'TEST_SIGNAL_OUT', assumed default net type 'wire' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:60]
WARNING: [Synth 8-10929] literal value 'hff truncated to fit in 4 bits [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:177]
WARNING: [Synth 8-6901] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [Synth 8-6901] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [Synth 8-6901] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [Synth 8-6901] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [Synth 8-6901] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [Synth 8-6901] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [Synth 8-6901] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [Synth 8-6901] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [Synth 8-6901] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [Synth 8-6901] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [Synth 8-6901] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [Synth 8-6901] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:96]
WARNING: [Synth 8-6901] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [Synth 8-6901] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [Synth 8-6901] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [Synth 8-6901] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [Synth 8-6901] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [Synth 8-6901] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [Synth 8-6901] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [Synth 8-6901] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [Synth 8-6901] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [Synth 8-6901] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [Synth 8-6901] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [Synth 8-6901] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:138]
WARNING: [Synth 8-6901] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:169]
WARNING: [Synth 8-6901] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:170]
WARNING: [Synth 8-6901] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:171]
WARNING: [Synth 8-6901] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:171]
WARNING: [Synth 8-6901] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:171]
WARNING: [Synth 8-6901] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:171]
INFO: [Synth 8-11241] undeclared symbol 'npos_x', assumed default net type 'wire' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:51]
INFO: [Synth 8-11241] undeclared symbol 'npos_y', assumed default net type 'wire' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:52]
WARNING: [Synth 8-8895] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [Synth 8-8895] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [Synth 8-6901] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [Synth 8-6901] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [Synth 8-6901] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [Synth 8-6901] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [Synth 8-6901] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [Synth 8-6901] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [Synth 8-6901] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [Synth 8-6901] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [Synth 8-6901] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [Synth 8-6901] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [Synth 8-6901] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [Synth 8-6901] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [Synth 8-6901] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [Synth 8-6901] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [Synth 8-6901] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [Synth 8-6901] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [Synth 8-6901] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [Synth 8-6901] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [Synth 8-6901] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [Synth 8-6901] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [Synth 8-6901] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [Synth 8-6901] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [Synth 8-6901] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [Synth 8-6901] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [Synth 8-6901] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [Synth 8-6901] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [Synth 8-6901] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [Synth 8-6901] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [Synth 8-6901] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [Synth 8-6901] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [Synth 8-6901] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [Synth 8-6901] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [Synth 8-6901] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [Synth 8-6901] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [Synth 8-6901] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [Synth 8-6901] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [Synth 8-6901] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [Synth 8-6901] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [Synth 8-6901] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [Synth 8-6901] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [Synth 8-6901] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [Synth 8-6901] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [Synth 8-6901] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [Synth 8-6901] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [Synth 8-6901] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [Synth 8-6901] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [Synth 8-6901] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [Synth 8-6901] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [Synth 8-6901] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [Synth 8-6901] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [Synth 8-6901] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [Synth 8-6901] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [Synth 8-6901] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [Synth 8-6901] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [Synth 8-6901] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [Synth 8-6901] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [Synth 8-6901] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [Synth 8-6901] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [Synth 8-6901] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [Synth 8-6901] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [Synth 8-6901] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [Synth 8-6901] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [Synth 8-6901] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [Synth 8-6901] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [Synth 8-6901] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [Synth 8-6901] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [Synth 8-6901] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [Synth 8-6901] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [Synth 8-6901] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [Synth 8-6901] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
INFO: [Common 17-14] Message 'Synth 8-6901' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-11241] undeclared symbol 'spi_miso', assumed default net type 'wire' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv:158]
CRITICAL WARNING: [Synth 8-9339] data object 'display_frame_done' is already declared [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv:48]
INFO: [Synth 8-6826] previous declaration of 'display_frame_done' is from here [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv:45]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'display_frame_done' is ignored [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv:48]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1186.543 ; gain = 408.840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'final_project_top' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/clock_divider.sv:3]
	Parameter DIV_N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/clock_divider.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ADXL345_com' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/clock_divider.sv:3]
	Parameter DIV_N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/clock_divider.sv:3]
INFO: [Synth 8-6157] synthesizing module 'spi_module' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/spi_module.sv:8]
	Parameter CPOL bound to: 1'b1 
	Parameter CPHA bound to: 1'b1 
	Parameter SPI_MASTER bound to: 1'b1 
	Parameter SPI_WORD_LEN bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pos_edge_det' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/pos_edge_det.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pos_edge_det' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/pos_edge_det.sv:3]
INFO: [Synth 8-6157] synthesizing module 'neg_edge_det' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/neg_edge_det.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'neg_edge_det' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/neg_edge_det.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/spi_module.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'spi_module' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/spi_module.sv:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:137]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:204]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:304]
INFO: [Synth 8-6155] done synthesizing module 'ADXL345_com' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'DATA_STREAM' does not match port width (8) of module 'ADXL345_com' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv:80]
INFO: [Synth 8-6157] synthesizing module 'simulation_top' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:16]
INFO: [Synth 8-6157] synthesizing module 'obb_reg' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv:4]
	Parameter X_INIT bound to: 10 - type: integer 
	Parameter Y_INIT bound to: 32 - type: integer 
	Parameter X_VEL_INIT bound to: 0 - type: integer 
	Parameter Y_VEL_INIT bound to: 0 - type: integer 
	Parameter MASS_INIT bound to: 4 - type: integer 
	Parameter ANGLE_INIT bound to: 0.700000 - type: double 
	Parameter OMEGA_INIT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obb_reg' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv:4]
INFO: [Synth 8-6157] synthesizing module 'obb_reg__parameterized0' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv:4]
	Parameter X_INIT bound to: 45 - type: integer 
	Parameter Y_INIT bound to: 32 - type: integer 
	Parameter X_VEL_INIT bound to: 0 - type: integer 
	Parameter Y_VEL_INIT bound to: 0 - type: integer 
	Parameter WIDTH_INIT bound to: 15 - type: integer 
	Parameter HEIGHT_INIT bound to: 5 - type: integer 
	Parameter MASS_INIT bound to: 4 - type: integer 
	Parameter OMEGA_INIT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obb_reg__parameterized0' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv:4]
INFO: [Synth 8-6157] synthesizing module 'box_box_resolver' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:9]
INFO: [Synth 8-6157] synthesizing module 'inverter' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'inverter' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'box_box_resolver' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:9]
INFO: [Synth 8-6157] synthesizing module 'obb_updater' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'obb_updater' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:4]
INFO: [Synth 8-6157] synthesizing module 'juicer' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv:7]
INFO: [Synth 8-6157] synthesizing module 'cos' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'cos' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv:2]
INFO: [Synth 8-6157] synthesizing module 'sin' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'sin' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'juicer' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv:7]
INFO: [Synth 8-6157] synthesizing module 'collision_detector' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'collision_detector' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:20]
WARNING: [Synth 8-7071] port 'separating' of module 'color_mapper' is unconnected for instance 'color_instance' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:422]
WARNING: [Synth 8-7023] instance 'color_instance' of module 'color_mapper' has 58 connections declared, but only 57 given [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:422]
INFO: [Synth 8-6155] done synthesizing module 'simulation_top' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:16]
INFO: [Synth 8-6157] synthesizing module 'frame_manager' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_manager' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'memory_manager' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv:3]
	Parameter BITS_PER_PIXEL bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_pdp_ram' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv:3]
	Parameter BITS_PER_PIXEL bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'display_buffer_bram' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/.Xil/Vivado-51984-Connors_laptop/realtime/display_buffer_bram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'display_buffer_bram' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/.Xil/Vivado-51984-Connors_laptop/realtime/display_buffer_bram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sync_pdp_ram' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv:130]
INFO: [Synth 8-6155] done synthesizing module 'frame_manager' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'final_project_top' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv:23]
WARNING: [Synth 8-6014] Unused sequential element DATAZ1_reg was removed.  [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:257]
WARNING: [Synth 8-87] always_comb on 'read_axis_counter_reg' did not result in combinational logic [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:140]
WARNING: [Synth 8-87] always_comb on 'reset_div_reg' did not result in combinational logic [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:67]
WARNING: [Synth 8-87] always_comb on 'reset_spi_reg' did not result in combinational logic [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:83]
WARNING: [Synth 8-87] always_comb on 'startup_state_nxt_reg' did not result in combinational logic [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv:135]
WARNING: [Synth 8-7129] Port obb1_width[7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_width[6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_width[5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_width[4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_width[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_width[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_width[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_width[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_height[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[15] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[14] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[13] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[12] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[11] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[10] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inertia[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[16] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[15] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[14] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[13] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[12] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[11] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[10] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_mass[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[24] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[23] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[22] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[21] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[20] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[19] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[18] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[17] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[16] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[15] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[14] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[13] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[12] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[11] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[10] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_inv_inertia[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[23] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[22] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[21] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[20] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[19] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[18] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[17] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[16] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[15] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[14] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[13] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[12] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[11] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[10] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_x[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_y[23] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port obb1_vel_y[22] in module color_mapper is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1305.754 ; gain = 528.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1305.754 ; gain = 528.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1305.754 ; gain = 528.051
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1305.754 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.gen/sources_1/ip/display_buffer_bram/display_buffer_bram/display_buffer_bram_in_context.xdc] for cell 'fm/dut/sync_pdp_ram/buffer_top'
Finished Parsing XDC File [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.gen/sources_1/ip/display_buffer_bram/display_buffer_bram/display_buffer_bram_in_context.xdc] for cell 'fm/dut/sync_pdp_ram/buffer_top'
Parsing XDC File [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.gen/sources_1/ip/display_buffer_bram/display_buffer_bram/display_buffer_bram_in_context.xdc] for cell 'fm/dut/sync_pdp_ram/buffer_bottom'
Finished Parsing XDC File [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.gen/sources_1/ip/display_buffer_bram/display_buffer_bram/display_buffer_bram_in_context.xdc] for cell 'fm/dut/sync_pdp_ram/buffer_bottom'
Parsing XDC File [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1353.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1353.125 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.125 ; gain = 575.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.125 ; gain = 575.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for fm/dut/sync_pdp_ram/buffer_bottom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fm/dut/sync_pdp_ram/buffer_top. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.125 ; gain = 575.422
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'spi_status_reg' in module 'spi_module'
WARNING: [Synth 8-3936] Found unconnected internal register 'recv_data_reg' and it is trimmed from '16' to '8' bits. [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:282]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ADXL345_com'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                              000
                 iSTATE0 |                                1 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_status_reg' using encoding 'sequential' in module 'spi_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                            00000
  CONFIG_BW_RATE_ADDRESS |                              001 |                            00001
CONFIG_DATA_FORMAT_ADDRESS |                              010 |                            00010
CONFIG_POWER_CTL_ADDRESS |                              011 |                            00011
 CONFIG_FIFO_CTL_ADDRESS |                              100 |                            00100
          READ_AXIS_DATA |                              101 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'ADXL345_com'
WARNING: [Synth 8-327] inferring latch for variable 'read_axis_counter_reg' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'reset_spi_reg' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'reset_div_reg' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:67]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       READ_STATE_PIXELS |                              000 | 00000000000000000000000000000000
READ_STATE_SET_LATCH_DELAY |                              001 | 00000000000000000000000000000001
    READ_STATE_SET_LATCH |                              010 | 00000000000000000000000000000010
    READ_STATE_OE_STROBE |                              011 | 00000000000000000000000000000011
   READ_STATE_END_OF_ROW |                              100 | 00000000000000000000000000000100
    READ_STATE_NEXT_LINE |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'controller'
WARNING: [Synth 8-327] inferring latch for variable 'startup_state_nxt_reg' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1353.125 ; gain = 575.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   28 Bit       Adders := 1     
	   5 Input   24 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 14    
	   3 Input   24 Bit       Adders := 12    
	   4 Input   22 Bit       Adders := 4     
	   2 Input   22 Bit       Adders := 10    
	   3 Input   22 Bit       Adders := 26    
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 8     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 8     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 19    
+---Multipliers : 
	              16x45  Multipliers := 1     
	              24x32  Multipliers := 2     
	              22x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 53    
	   2 Input   22 Bit        Muxes := 86    
	   2 Input   16 Bit        Muxes := 24    
	   6 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 23    
	   6 Input    1 Bit        Muxes := 15    
	   7 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP opnet_23, operation Mode is: A*B.
DSP Report: operator opnet_23 is absorbed into DSP opnet_23.
DSP Report: Generating DSP opnet_13, operation Mode is: A*B.
DSP Report: operator opnet_13 is absorbed into DSP opnet_13.
DSP Report: Generating DSP impulse1_impulse_x13, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x13 is absorbed into DSP impulse1_impulse_x13.
DSP Report: Generating DSP impulse1_impulse_x13, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x13 is absorbed into DSP impulse1_impulse_x13.
DSP Report: Generating DSP impulse1_impulse_x7, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x7 is absorbed into DSP impulse1_impulse_x7.
DSP Report: Generating DSP impulse1_impulse_x11, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x11 is absorbed into DSP impulse1_impulse_x11.
DSP Report: Generating DSP impulse1_impulse_x11, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x11 is absorbed into DSP impulse1_impulse_x11.
DSP Report: Generating DSP impulse1_impulse_x6, operation Mode is: C+A*B.
DSP Report: operator impulse1_impulse_x6 is absorbed into DSP impulse1_impulse_x6.
DSP Report: operator impulse1_impulse_x7 is absorbed into DSP impulse1_impulse_x6.
DSP Report: Generating DSP x7, operation Mode is: A*B.
DSP Report: operator x7 is absorbed into DSP x7.
DSP Report: Generating DSP x6, operation Mode is: C-A*B.
DSP Report: operator x6 is absorbed into DSP x6.
DSP Report: operator x7 is absorbed into DSP x6.
DSP Report: Generating DSP x6, operation Mode is: A*B.
DSP Report: operator x6 is absorbed into DSP x6.
DSP Report: operator x6 is absorbed into DSP x6.
DSP Report: Generating DSP x4, operation Mode is: A*B.
DSP Report: operator x4 is absorbed into DSP x4.
DSP Report: operator x4 is absorbed into DSP x4.
DSP Report: Generating DSP x4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x4 is absorbed into DSP x4.
DSP Report: operator x4 is absorbed into DSP x4.
DSP Report: Generating DSP x6, operation Mode is: A*B.
DSP Report: operator x6 is absorbed into DSP x6.
DSP Report: Generating DSP x5, operation Mode is: C-A*B.
DSP Report: operator x5 is absorbed into DSP x5.
DSP Report: operator x6 is absorbed into DSP x5.
DSP Report: Generating DSP x5, operation Mode is: A*B.
DSP Report: operator x5 is absorbed into DSP x5.
DSP Report: operator x5 is absorbed into DSP x5.
DSP Report: Generating DSP x3, operation Mode is: A*B.
DSP Report: operator x3 is absorbed into DSP x3.
DSP Report: operator x3 is absorbed into DSP x3.
DSP Report: Generating DSP x3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x3 is absorbed into DSP x3.
DSP Report: operator x3 is absorbed into DSP x3.
DSP Report: Generating DSP impulse1_impulse_x3, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x3 is absorbed into DSP impulse1_impulse_x3.
DSP Report: operator impulse1_impulse_x3 is absorbed into DSP impulse1_impulse_x3.
DSP Report: Generating DSP impulse1_impulse_x3, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x3 is absorbed into DSP impulse1_impulse_x3.
DSP Report: operator impulse1_impulse_x3 is absorbed into DSP impulse1_impulse_x3.
DSP Report: Generating DSP impulse1_impulse_x3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator impulse1_impulse_x3 is absorbed into DSP impulse1_impulse_x3.
DSP Report: operator impulse1_impulse_x3 is absorbed into DSP impulse1_impulse_x3.
DSP Report: Generating DSP impulse1_impulse_x1, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_x1 is absorbed into DSP impulse1_impulse_x1.
DSP Report: Generating DSP impulse1_impulse_y1, operation Mode is: A*B.
DSP Report: operator impulse1_impulse_y1 is absorbed into DSP impulse1_impulse_y1.
DSP Report: Generating DSP impulse1_rotational_impulse1, operation Mode is: A*B.
DSP Report: operator impulse1_rotational_impulse1 is absorbed into DSP impulse1_rotational_impulse1.
DSP Report: operator impulse1_rotational_impulse1 is absorbed into DSP impulse1_rotational_impulse1.
DSP Report: Generating DSP impulse1_rotational_impulse1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator impulse1_rotational_impulse1 is absorbed into DSP impulse1_rotational_impulse1.
DSP Report: operator impulse1_rotational_impulse1 is absorbed into DSP impulse1_rotational_impulse1.
DSP Report: Generating DSP impulse2_rotational_impulse3, operation Mode is: A*B.
DSP Report: operator impulse2_rotational_impulse3 is absorbed into DSP impulse2_rotational_impulse3.
DSP Report: operator impulse2_rotational_impulse3 is absorbed into DSP impulse2_rotational_impulse3.
DSP Report: Generating DSP impulse2_rotational_impulse3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator impulse2_rotational_impulse3 is absorbed into DSP impulse2_rotational_impulse3.
DSP Report: operator impulse2_rotational_impulse3 is absorbed into DSP impulse2_rotational_impulse3.
DSP Report: Generating DSP n_vel_x2, operation Mode is: A*B.
DSP Report: operator n_vel_x2 is absorbed into DSP n_vel_x2.
DSP Report: Generating DSP n_vel_y2, operation Mode is: A*B.
DSP Report: operator n_vel_y2 is absorbed into DSP n_vel_y2.
DSP Report: Generating DSP next_angle1, operation Mode is: (A:0x66666)*B.
DSP Report: operator next_angle1 is absorbed into DSP next_angle1.
DSP Report: Generating DSP next_angle1, operation Mode is: (A:0x66666)*B.
DSP Report: operator next_angle1 is absorbed into DSP next_angle1.
DSP Report: Generating DSP n_vel_x2, operation Mode is: A*B.
DSP Report: operator n_vel_x2 is absorbed into DSP n_vel_x2.
DSP Report: Generating DSP n_vel_y2, operation Mode is: A*B.
DSP Report: operator n_vel_y2 is absorbed into DSP n_vel_y2.
DSP Report: Generating DSP next_angle1, operation Mode is: (A:0x66666)*B.
DSP Report: operator next_angle1 is absorbed into DSP next_angle1.
DSP Report: Generating DSP next_angle1, operation Mode is: (A:0x66666)*B.
DSP Report: operator next_angle1 is absorbed into DSP next_angle1.
DSP Report: Generating DSP opnet_367, operation Mode is: A*B.
DSP Report: operator opnet_367 is absorbed into DSP opnet_367.
DSP Report: Generating DSP opnet_370, operation Mode is: C+A*B.
DSP Report: operator opnet_370 is absorbed into DSP opnet_370.
DSP Report: operator opnet_369 is absorbed into DSP opnet_370.
DSP Report: Generating DSP opnet_372, operation Mode is: A*B.
DSP Report: operator opnet_372 is absorbed into DSP opnet_372.
DSP Report: Generating DSP opnet_375, operation Mode is: C+A*B.
DSP Report: operator opnet_375 is absorbed into DSP opnet_375.
DSP Report: operator opnet_374 is absorbed into DSP opnet_375.
DSP Report: Generating DSP opnet_379, operation Mode is: C+A*B.
DSP Report: operator opnet_379 is absorbed into DSP opnet_379.
DSP Report: operator opnet_378 is absorbed into DSP opnet_379.
DSP Report: Generating DSP opnet_383, operation Mode is: C+A*B.
DSP Report: operator opnet_383 is absorbed into DSP opnet_383.
DSP Report: operator opnet_382 is absorbed into DSP opnet_383.
DSP Report: Generating DSP opnet_367, operation Mode is: A*B.
DSP Report: operator opnet_367 is absorbed into DSP opnet_367.
DSP Report: Generating DSP opnet_370, operation Mode is: C+A*B.
DSP Report: operator opnet_370 is absorbed into DSP opnet_370.
DSP Report: operator opnet_369 is absorbed into DSP opnet_370.
DSP Report: Generating DSP opnet_372, operation Mode is: A*B.
DSP Report: operator opnet_372 is absorbed into DSP opnet_372.
DSP Report: Generating DSP opnet_375, operation Mode is: C+A*B.
DSP Report: operator opnet_375 is absorbed into DSP opnet_375.
DSP Report: operator opnet_374 is absorbed into DSP opnet_375.
DSP Report: Generating DSP opnet_379, operation Mode is: C+A*B.
DSP Report: operator opnet_379 is absorbed into DSP opnet_379.
DSP Report: operator opnet_378 is absorbed into DSP opnet_379.
DSP Report: Generating DSP opnet_383, operation Mode is: C+A*B.
DSP Report: operator opnet_383 is absorbed into DSP opnet_383.
DSP Report: operator opnet_382 is absorbed into DSP opnet_383.
DSP Report: Generating DSP opnet_50, operation Mode is: A*B.
DSP Report: operator opnet_50 is absorbed into DSP opnet_50.
DSP Report: Generating DSP opnet_52, operation Mode is: C+A*B.
DSP Report: operator opnet_52 is absorbed into DSP opnet_52.
DSP Report: operator opnet_51 is absorbed into DSP opnet_52.
DSP Report: Generating DSP opnet_58, operation Mode is: A*B.
DSP Report: operator opnet_58 is absorbed into DSP opnet_58.
DSP Report: Generating DSP opnet_60, operation Mode is: C+A*B.
DSP Report: operator opnet_60 is absorbed into DSP opnet_60.
DSP Report: operator opnet_59 is absorbed into DSP opnet_60.
DSP Report: Generating DSP opnet_66, operation Mode is: A*B.
DSP Report: operator opnet_66 is absorbed into DSP opnet_66.
DSP Report: Generating DSP opnet_68, operation Mode is: C+A*B.
DSP Report: operator opnet_68 is absorbed into DSP opnet_68.
DSP Report: operator opnet_67 is absorbed into DSP opnet_68.
DSP Report: Generating DSP opnet_74, operation Mode is: A*B.
DSP Report: operator opnet_74 is absorbed into DSP opnet_74.
DSP Report: Generating DSP opnet_76, operation Mode is: C+A*B.
DSP Report: operator opnet_76 is absorbed into DSP opnet_76.
DSP Report: operator opnet_75 is absorbed into DSP opnet_76.
DSP Report: Generating DSP opnet_82, operation Mode is: A*B.
DSP Report: operator opnet_82 is absorbed into DSP opnet_82.
DSP Report: Generating DSP opnet_84, operation Mode is: C+A*B.
DSP Report: operator opnet_84 is absorbed into DSP opnet_84.
DSP Report: operator opnet_83 is absorbed into DSP opnet_84.
DSP Report: Generating DSP opnet_90, operation Mode is: A*B.
DSP Report: operator opnet_90 is absorbed into DSP opnet_90.
DSP Report: Generating DSP opnet_92, operation Mode is: C+A*B.
DSP Report: operator opnet_92 is absorbed into DSP opnet_92.
DSP Report: operator opnet_91 is absorbed into DSP opnet_92.
DSP Report: Generating DSP opnet_98, operation Mode is: A*B.
DSP Report: operator opnet_98 is absorbed into DSP opnet_98.
DSP Report: Generating DSP opnet_100, operation Mode is: C+A*B.
DSP Report: operator opnet_100 is absorbed into DSP opnet_100.
DSP Report: operator opnet_99 is absorbed into DSP opnet_100.
DSP Report: Generating DSP opnet_106, operation Mode is: A*B.
DSP Report: operator opnet_106 is absorbed into DSP opnet_106.
DSP Report: Generating DSP opnet_108, operation Mode is: C+A*B.
DSP Report: operator opnet_108 is absorbed into DSP opnet_108.
DSP Report: operator opnet_107 is absorbed into DSP opnet_108.
DSP Report: Generating DSP opnet_53, operation Mode is: A*B.
DSP Report: operator opnet_53 is absorbed into DSP opnet_53.
DSP Report: Generating DSP opnet_55, operation Mode is: C+A*B.
DSP Report: operator opnet_55 is absorbed into DSP opnet_55.
DSP Report: operator opnet_54 is absorbed into DSP opnet_55.
DSP Report: Generating DSP opnet_61, operation Mode is: A*B.
DSP Report: operator opnet_61 is absorbed into DSP opnet_61.
DSP Report: Generating DSP opnet_63, operation Mode is: C+A*B.
DSP Report: operator opnet_63 is absorbed into DSP opnet_63.
DSP Report: operator opnet_62 is absorbed into DSP opnet_63.
DSP Report: Generating DSP opnet_69, operation Mode is: A*B.
DSP Report: operator opnet_69 is absorbed into DSP opnet_69.
DSP Report: Generating DSP opnet_71, operation Mode is: C+A*B.
DSP Report: operator opnet_71 is absorbed into DSP opnet_71.
DSP Report: operator opnet_70 is absorbed into DSP opnet_71.
DSP Report: Generating DSP opnet_77, operation Mode is: A*B.
DSP Report: operator opnet_77 is absorbed into DSP opnet_77.
DSP Report: Generating DSP opnet_79, operation Mode is: C+A*B.
DSP Report: operator opnet_79 is absorbed into DSP opnet_79.
DSP Report: operator opnet_78 is absorbed into DSP opnet_79.
DSP Report: Generating DSP opnet_85, operation Mode is: A*B.
DSP Report: operator opnet_85 is absorbed into DSP opnet_85.
DSP Report: Generating DSP opnet_87, operation Mode is: C+A*B.
DSP Report: operator opnet_87 is absorbed into DSP opnet_87.
DSP Report: operator opnet_86 is absorbed into DSP opnet_87.
DSP Report: Generating DSP opnet_93, operation Mode is: A*B.
DSP Report: operator opnet_93 is absorbed into DSP opnet_93.
DSP Report: Generating DSP opnet_95, operation Mode is: C+A*B.
DSP Report: operator opnet_95 is absorbed into DSP opnet_95.
DSP Report: operator opnet_94 is absorbed into DSP opnet_95.
DSP Report: Generating DSP opnet_101, operation Mode is: A*B.
DSP Report: operator opnet_101 is absorbed into DSP opnet_101.
DSP Report: Generating DSP opnet_103, operation Mode is: C+A*B.
DSP Report: operator opnet_103 is absorbed into DSP opnet_103.
DSP Report: operator opnet_102 is absorbed into DSP opnet_103.
DSP Report: Generating DSP opnet_109, operation Mode is: A*B.
DSP Report: operator opnet_109 is absorbed into DSP opnet_109.
DSP Report: Generating DSP opnet_111, operation Mode is: C+A*B.
DSP Report: operator opnet_111 is absorbed into DSP opnet_111.
DSP Report: operator opnet_110 is absorbed into DSP opnet_111.
DSP Report: Generating DSP Red7, operation Mode is: A*B.
DSP Report: operator Red7 is absorbed into DSP Red7.
DSP Report: Generating DSP Red6, operation Mode is: C+A*B.
DSP Report: operator Red6 is absorbed into DSP Red6.
DSP Report: operator Red7 is absorbed into DSP Red6.
DSP Report: Generating DSP Red6, operation Mode is: A*B.
DSP Report: operator Red6 is absorbed into DSP Red6.
DSP Report: Generating DSP Red5, operation Mode is: C+A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red6 is absorbed into DSP Red5.
DSP Report: Generating DSP Red7, operation Mode is: A*B.
DSP Report: operator Red7 is absorbed into DSP Red7.
DSP Report: Generating DSP Red6, operation Mode is: C+A*B.
DSP Report: operator Red6 is absorbed into DSP Red6.
DSP Report: operator Red7 is absorbed into DSP Red6.
DSP Report: Generating DSP Red6, operation Mode is: A*B.
DSP Report: operator Red6 is absorbed into DSP Red6.
DSP Report: Generating DSP Red5, operation Mode is: C+A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red6 is absorbed into DSP Red5.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'accelerometer_master/reset_spi_reg/Q' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:272]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:272]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:272]
WARNING: [Synth 8-3332] Sequential element (accelerometer_master/reset_spi_reg__0) is unused and will be removed from module final_project_top.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'accelerometer_master/reset_div_reg/Q' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:270]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:270]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/ADXL345.sv:270]
WARNING: [Synth 8-3332] Sequential element (accelerometer_master/reset_div_reg__0) is unused and will be removed from module final_project_top.
WARNING: [Synth 8-3332] Sequential element (fm/startup_state_nxt_reg[2]) is unused and will be removed from module final_project_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1356.270 ; gain = 578.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------+---------------------+---------------+----------------+
|Module Name      | RTL Object          | Depth x Width | Implemented As | 
+-----------------+---------------------+---------------+----------------+
|inverter         | ROM                 | 1024x16       | LUT            | 
|cos              | ROM                 | 1024x16       | LUT            | 
|sin              | ROM                 | 1024x15       | LUT            | 
|box_box_resolver | inverter_inst_1/ROM | 1024x16       | LUT            | 
|juicer           | cos_inst_1/ROM      | 1024x16       | LUT            | 
|juicer           | sin_inst_1/ROM      | 1024x15       | LUT            | 
|juicer           | cos_inst_1/ROM      | 1024x16       | LUT            | 
|juicer           | sin_inst_1/ROM      | 1024x15       | LUT            | 
+-----------------+---------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|box_box_resolver   | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | C+A*B          | 24     | 16     | 38     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | C-A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | (PCIN>>17)+A*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | C-A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | (PCIN>>17)+A*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 16     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | (A:0x66666)*B  | 20     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | (A:0x66666)*B  | 20     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | (A:0x66666)*B  | 20     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | (A:0x66666)*B  | 20     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | A*B            | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | A*B            | 15     | 7      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | A*B            | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | A*B            | 15     | 7      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B          | 16     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B            | 22     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B          | 22     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B          | 24     | 16     | 38     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B          | 24     | 16     | 38     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B          | 24     | 16     | 38     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B          | 24     | 16     | 38     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1357.371 ; gain = 579.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1365.637 ; gain = 587.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1421.383 ; gain = 643.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1436.570 ; gain = 658.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1436.570 ; gain = 658.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1436.570 ; gain = 658.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1436.570 ; gain = 658.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1436.570 ; gain = 658.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1436.570 ; gain = 658.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B'         | 30     | 18     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B'         | 30     | 18     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B'         | 30     | 18     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B'         | 30     | 18     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | C+A*B        | 30     | 18     | 48     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | not(C+A*B)   | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | not(C+A*B)   | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | A*B          | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|box_box_resolver   | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|collision_detector | A*B          | 30     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|collision_detector | C+A*B        | 30     | 18     | 48     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B        | 30     | 18     | 48     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B        | 30     | 18     | 48     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B        | 30     | 18     | 48     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper       | A*B          | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper       | C+A*B        | 30     | 18     | 48     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | A*B          | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 18     | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | A*B          | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 18     | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 3      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 3      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | A*B          | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 18     | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | A*B          | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 18     | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 2      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|juicer             | C+A*B        | 30     | 2      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|obb_updater        | A*B          | 30     | 13     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B          | 30     | 13     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B          | 19     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B          | 19     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B          | 30     | 13     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B          | 30     | 13     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B          | 19     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|obb_updater        | A*B          | 19     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |display_buffer_bram |         2|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |display_buffer_bram |     2|
|3     |BUFG                |     3|
|4     |CARRY4              |   698|
|5     |DSP48E1             |    87|
|8     |LUT1                |   495|
|9     |LUT2                |  1262|
|10    |LUT3                |   870|
|11    |LUT4                |   855|
|12    |LUT5                |   670|
|13    |LUT6                |  2165|
|14    |MUXF7               |   654|
|15    |MUXF8               |   219|
|16    |FDCE                |    81|
|17    |FDPE                |    14|
|18    |FDRE                |   336|
|19    |FDSE                |    12|
|20    |LD                  |     5|
|21    |IBUF                |     3|
|22    |OBUF                |    17|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1436.570 ; gain = 658.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 1158 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 1436.570 ; gain = 611.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1436.570 ; gain = 658.867
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1448.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1663 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1452.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

Synth Design complete, checksum: 52c289ab
INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 220 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1452.352 ; gain = 1049.102
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/final_project_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file final_project_top_utilization_synth.rpt -pb final_project_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 13:30:07 2024...
