From fe9484232ec6c24076c1a7984db74ad4e8020ce8 Mon Sep 17 00:00:00 2001
From: Mingliang Hu <mhu4@marvell.com>
Date: Thu, 17 Jun 2010 16:58:26 +0800
Subject: [PATCH] mmp2: fix assembly code bug for r0 usage

Signed-off-by: Mingliang Hu <mhu4@marvell.com>
---
 board/pxa/flint/flint.c   |   29 +++++++++--------------------
 board/pxa/jasper/jasper.c |   29 +++++++++--------------------
 2 files changed, 18 insertions(+), 40 deletions(-)

diff --git a/board/pxa/flint/flint.c b/board/pxa/flint/flint.c
index 4430174..2bc0297 100644
--- a/board/pxa/flint/flint.c
+++ b/board/pxa/flint/flint.c
@@ -240,26 +240,15 @@ int board_init (void)
 	vmeta_clock_config();
 	lcd_clock_config();
 
-    __asm__ __volatile__ ("                     \n\
-         @ Enable MMX                           \n\
-	 @mrc     p15, 0, r0, c1, c0, 2        \n\
-	 @orr     r0,  r0, #f	@ cp0, cp1      \n\
-	 @mcr     p15, 0, r0, c1, c0, 2        \n\
-                                                \n\
-	 @ Allow access of performance counters \n\
-         @ (PMU) from user space                \n\
-	 mov	r0, #0x1                        \n\
-	 mrc	p15, 0, r0, c9, c14, 0          \n\
-	 orr	r0, r0, #0x1                    \n\
-	 mcr	p15, 0, r0, c9, c14, 0          \n\
-                                                \n\
-	 @ Ensure branch prediction is          \n\
-         @ enabled - BPU (Default)              \n\
-	 mrc	p15, 0, r0, c1, c0, 0           \n\
-	 orr	r0, r0, #(1<<11)                \n\
-	 mcr	p15, 0, r0, c1, c0, 0           \n\
-         " : "=r" (reg));
-
+	/* Allow access of performance counters(PMU) from user space*/
+	__asm__("mrc p15, 0, %0, c9, c14, 0" : "=r" (reg));
+	reg |= 0x1;
+	__asm__("mcr p15, 0, %0, c9, c14, 0" : : "r" (reg));
+
+	/* Ensure branch prediction is enabled - BPU (Default) */
+	__asm__("mrc p15, 0, %0, c1, c0, 0" : "=r" (reg));
+	reg |= (1<<11);
+	__asm__("mcr p15, 0, %0, c1, c0, 0" : : "r" (reg));
 
     gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
     gd->bd->bi_dram[0].size  = PHYS_SDRAM_1_SIZE;
diff --git a/board/pxa/jasper/jasper.c b/board/pxa/jasper/jasper.c
index 230ced0..33ce0a7 100644
--- a/board/pxa/jasper/jasper.c
+++ b/board/pxa/jasper/jasper.c
@@ -296,26 +296,15 @@ int board_init (void)
     /* enable GPIO clock */
     *(volatile unsigned int *)0xd4015038=0x03;
 
-    __asm__ __volatile__ ("                     \n\
-         @ Enable MMX                           \n\
-	 @mrc     p15, 0, r0, c1, c0, 2        \n\
-	 @orr     r0,  r0, #f	@ cp0, cp1      \n\
-	 @mcr     p15, 0, r0, c1, c0, 2        \n\
-                                                \n\
-	 @ Allow access of performance counters \n\
-         @ (PMU) from user space                \n\
-	 mov	r0, #0x1                        \n\
-	 mrc	p15, 0, r0, c9, c14, 0          \n\
-	 orr	r0, r0, #0x1                    \n\
-	 mcr	p15, 0, r0, c9, c14, 0          \n\
-                                                \n\
-	 @ Ensure branch prediction is          \n\
-         @ enabled - BPU (Default)              \n\
-	 mrc	p15, 0, r0, c1, c0, 0           \n\
-	 orr	r0, r0, #(1<<11)                \n\
-	 mcr	p15, 0, r0, c1, c0, 0           \n\
-         " : "=r" (reg));
-
+	/* Allow access of performance counters(PMU) from user space*/
+	__asm__("mrc p15, 0, %0, c9, c14, 0" : "=r" (reg));
+	reg |= 0x1;
+	__asm__("mcr p15, 0, %0, c9, c14, 0" : : "r" (reg));
+
+	/* Ensure branch prediction is enabled - BPU (Default) */
+	__asm__("mrc p15, 0, %0, c1, c0, 0" : "=r" (reg));
+	reg |= (1<<11);
+	__asm__("mcr p15, 0, %0, c1, c0, 0" : : "r" (reg));
 
     gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
     gd->bd->bi_dram[0].size  = PHYS_SDRAM_1_SIZE;
-- 
1.6.0.4

