INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sources_1/imports/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sources_1/imports/new/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sources_1/imports/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sources_1/imports/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sources_1/imports/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sources_1/new/ram_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sources_1/new/rom_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sources_1/imports/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab8/Lab8.srcs/sim_2/new/mips_tester_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tester_full
INFO: [VRFC 10-311] analyzing module selfcheck
