// Seed: 3231354559
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wire id_5,
    input tri0 id_6
    , id_22,
    output wire id_7,
    output supply1 id_8,
    output tri id_9,
    output tri0 id_10,
    input tri id_11,
    input wor id_12,
    output tri0 id_13,
    input tri0 id_14,
    input tri0 id_15,
    input wand id_16,
    input tri1 id_17,
    input wor id_18,
    input wire id_19,
    input tri1 id_20
);
  wire id_23;
  wire id_24;
  always begin
    $display(id_16);
  end
  assign id_8 = id_14;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input uwire id_10,
    input tri id_11,
    input wor id_12,
    input wand id_13,
    input supply0 id_14
    , id_20,
    input wor id_15,
    input wand id_16,
    input supply1 id_17,
    output supply0 id_18
);
  assign id_7 = id_6;
  xor (
      id_1,
      id_6,
      id_9,
      id_16,
      id_10,
      id_13,
      id_20,
      id_17,
      id_14,
      id_8,
      id_12,
      id_0,
      id_11,
      id_15,
      id_5
  );
  module_0(
      id_15,
      id_11,
      id_4,
      id_13,
      id_4,
      id_6,
      id_6,
      id_7,
      id_2,
      id_3,
      id_2,
      id_5,
      id_10,
      id_18,
      id_16,
      id_0,
      id_9,
      id_6,
      id_10,
      id_14,
      id_6
  );
endmodule
