// Seed: 2353995507
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  parameter id_5 = "" !=? id_5 == {id_3, 1, id_5, id_4 !== id_4};
  module_0 modCall_1 ();
endmodule
program module_2 (
    output wire id_0,
    input supply0 id_1,
    input wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri id_6,
    output supply1 id_7,
    input uwire id_8,
    output wire id_9,
    output wor id_10
);
  logic [7:0][-1] id_12 = -1 != id_12;
  and primCall (id_0, id_1, id_12, id_2, id_3, id_4, id_8);
  module_0 modCall_1 ();
  assign id_9 = id_8.sum ^ id_2;
endmodule
