
STM32F103RCT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000bc0  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08000da4  08000da4  00010da4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000dc4  08000dc4  00010dc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000dc8  08000dc8  00010dc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08000dcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000078  2000000c  08000dd8  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000084  08000dd8  00020084  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000060c0  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000015bf  00000000  00000000  000260f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002515  00000000  00000000  000276b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000508  00000000  00000000  00029bd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000618  00000000  00000000  0002a0d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002ac3  00000000  00000000  0002a6f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001c06  00000000  00000000  0002d1b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002edb9  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000cac  00000000  00000000  0002ee38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	08000d8c 	.word	0x08000d8c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	08000d8c 	.word	0x08000d8c

08000224 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000224:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000226:	4b0e      	ldr	r3, [pc, #56]	; (8000260 <HAL_InitTick+0x3c>)
{
 8000228:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800022a:	7818      	ldrb	r0, [r3, #0]
 800022c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000230:	fbb3 f3f0 	udiv	r3, r3, r0
 8000234:	4a0b      	ldr	r2, [pc, #44]	; (8000264 <HAL_InitTick+0x40>)
 8000236:	6810      	ldr	r0, [r2, #0]
 8000238:	fbb0 f0f3 	udiv	r0, r0, r3
 800023c:	f000 f880 	bl	8000340 <HAL_SYSTICK_Config>
 8000240:	4604      	mov	r4, r0
 8000242:	b958      	cbnz	r0, 800025c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000244:	2d0f      	cmp	r5, #15
 8000246:	d809      	bhi.n	800025c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000248:	4602      	mov	r2, r0
 800024a:	4629      	mov	r1, r5
 800024c:	f04f 30ff 	mov.w	r0, #4294967295
 8000250:	f000 f842 	bl	80002d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000254:	4b04      	ldr	r3, [pc, #16]	; (8000268 <HAL_InitTick+0x44>)
 8000256:	4620      	mov	r0, r4
 8000258:	601d      	str	r5, [r3, #0]
 800025a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800025c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800025e:	bd38      	pop	{r3, r4, r5, pc}
 8000260:	20000000 	.word	0x20000000
 8000264:	20000008 	.word	0x20000008
 8000268:	20000004 	.word	0x20000004

0800026c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026c:	4a07      	ldr	r2, [pc, #28]	; (800028c <HAL_Init+0x20>)
{
 800026e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000270:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000272:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000274:	f043 0310 	orr.w	r3, r3, #16
 8000278:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800027a:	f000 f81b 	bl	80002b4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800027e:	2000      	movs	r0, #0
 8000280:	f7ff ffd0 	bl	8000224 <HAL_InitTick>
  HAL_MspInit();
 8000284:	f000 fcde 	bl	8000c44 <HAL_MspInit>
}
 8000288:	2000      	movs	r0, #0
 800028a:	bd08      	pop	{r3, pc}
 800028c:	40022000 	.word	0x40022000

08000290 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000290:	4a03      	ldr	r2, [pc, #12]	; (80002a0 <HAL_IncTick+0x10>)
 8000292:	4b04      	ldr	r3, [pc, #16]	; (80002a4 <HAL_IncTick+0x14>)
 8000294:	6811      	ldr	r1, [r2, #0]
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	440b      	add	r3, r1
 800029a:	6013      	str	r3, [r2, #0]
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop
 80002a0:	20000028 	.word	0x20000028
 80002a4:	20000000 	.word	0x20000000

080002a8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002a8:	4b01      	ldr	r3, [pc, #4]	; (80002b0 <HAL_GetTick+0x8>)
 80002aa:	6818      	ldr	r0, [r3, #0]
}
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	20000028 	.word	0x20000028

080002b4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002b4:	4a07      	ldr	r2, [pc, #28]	; (80002d4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80002b6:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002b8:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80002ba:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002be:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80002c2:	041b      	lsls	r3, r3, #16
 80002c4:	0c1b      	lsrs	r3, r3, #16
 80002c6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80002ce:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80002d0:	60d3      	str	r3, [r2, #12]
 80002d2:	4770      	bx	lr
 80002d4:	e000ed00 	.word	0xe000ed00

080002d8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002d8:	4b17      	ldr	r3, [pc, #92]	; (8000338 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002da:	b530      	push	{r4, r5, lr}
 80002dc:	68dc      	ldr	r4, [r3, #12]
 80002de:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002e2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002e6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002e8:	2b04      	cmp	r3, #4
 80002ea:	bf28      	it	cs
 80002ec:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ee:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002f0:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002f4:	bf98      	it	ls
 80002f6:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002f8:	fa05 f303 	lsl.w	r3, r5, r3
 80002fc:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000300:	bf88      	it	hi
 8000302:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000304:	4019      	ands	r1, r3
 8000306:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000308:	fa05 f404 	lsl.w	r4, r5, r4
 800030c:	3c01      	subs	r4, #1
 800030e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000310:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000312:	ea42 0201 	orr.w	r2, r2, r1
 8000316:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800031a:	bfa9      	itett	ge
 800031c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000320:	4b06      	ldrlt	r3, [pc, #24]	; (800033c <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000322:	b2d2      	uxtbge	r2, r2
 8000324:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000328:	bfbb      	ittet	lt
 800032a:	f000 000f 	andlt.w	r0, r0, #15
 800032e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000330:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000334:	541a      	strblt	r2, [r3, r0]
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	e000ed00 	.word	0xe000ed00
 800033c:	e000ed14 	.word	0xe000ed14

08000340 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000340:	3801      	subs	r0, #1
 8000342:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000346:	d20a      	bcs.n	800035e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000348:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800034a:	4b06      	ldr	r3, [pc, #24]	; (8000364 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800034c:	4a06      	ldr	r2, [pc, #24]	; (8000368 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800034e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000350:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000354:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000356:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000358:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800035a:	601a      	str	r2, [r3, #0]
 800035c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800035e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	e000e010 	.word	0xe000e010
 8000368:	e000ed00 	.word	0xe000ed00

0800036c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800036c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000370:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8000372:	4626      	mov	r6, r4
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000374:	4f6c      	ldr	r7, [pc, #432]	; (8000528 <HAL_GPIO_Init+0x1bc>)
 8000376:	4b6d      	ldr	r3, [pc, #436]	; (800052c <HAL_GPIO_Init+0x1c0>)
        temp = AFIO->EXTICR[position >> 2u];
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000378:	f8df e1b8 	ldr.w	lr, [pc, #440]	; 8000534 <HAL_GPIO_Init+0x1c8>
      switch (GPIO_Init->Mode)
 800037c:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8000538 <HAL_GPIO_Init+0x1cc>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000380:	680a      	ldr	r2, [r1, #0]
 8000382:	fa32 f506 	lsrs.w	r5, r2, r6
 8000386:	d102      	bne.n	800038e <HAL_GPIO_Init+0x22>
      }
    }

	position++;
  }
}
 8000388:	b003      	add	sp, #12
 800038a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 800038e:	f04f 0801 	mov.w	r8, #1
 8000392:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000396:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 800039a:	4590      	cmp	r8, r2
 800039c:	f040 8084 	bne.w	80004a8 <HAL_GPIO_Init+0x13c>
      switch (GPIO_Init->Mode)
 80003a0:	684d      	ldr	r5, [r1, #4]
 80003a2:	2d12      	cmp	r5, #18
 80003a4:	f000 80b1 	beq.w	800050a <HAL_GPIO_Init+0x19e>
 80003a8:	f200 8087 	bhi.w	80004ba <HAL_GPIO_Init+0x14e>
 80003ac:	2d02      	cmp	r5, #2
 80003ae:	f000 80a9 	beq.w	8000504 <HAL_GPIO_Init+0x198>
 80003b2:	d87b      	bhi.n	80004ac <HAL_GPIO_Init+0x140>
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	f000 808c 	beq.w	80004d2 <HAL_GPIO_Init+0x166>
 80003ba:	2d01      	cmp	r5, #1
 80003bc:	f000 80a0 	beq.w	8000500 <HAL_GPIO_Init+0x194>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80003c0:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80003c4:	2aff      	cmp	r2, #255	; 0xff
 80003c6:	bf93      	iteet	ls
 80003c8:	4682      	movls	sl, r0
 80003ca:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80003ce:	3d08      	subhi	r5, #8
 80003d0:	f8d0 b000 	ldrls.w	fp, [r0]
 80003d4:	bf92      	itee	ls
 80003d6:	00b5      	lslls	r5, r6, #2
 80003d8:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80003dc:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80003de:	fa09 f805 	lsl.w	r8, r9, r5
 80003e2:	ea2b 0808 	bic.w	r8, fp, r8
 80003e6:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80003ea:	bf88      	it	hi
 80003ec:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80003f0:	ea48 0505 	orr.w	r5, r8, r5
 80003f4:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80003f8:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80003fc:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000400:	d052      	beq.n	80004a8 <HAL_GPIO_Init+0x13c>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000402:	69bd      	ldr	r5, [r7, #24]
 8000404:	f026 0803 	bic.w	r8, r6, #3
 8000408:	f045 0501 	orr.w	r5, r5, #1
 800040c:	61bd      	str	r5, [r7, #24]
 800040e:	69bd      	ldr	r5, [r7, #24]
 8000410:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000414:	f005 0501 	and.w	r5, r5, #1
 8000418:	9501      	str	r5, [sp, #4]
 800041a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800041e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000422:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000424:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000428:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800042c:	fa09 f90b 	lsl.w	r9, r9, fp
 8000430:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000434:	4d3e      	ldr	r5, [pc, #248]	; (8000530 <HAL_GPIO_Init+0x1c4>)
 8000436:	42a8      	cmp	r0, r5
 8000438:	d06c      	beq.n	8000514 <HAL_GPIO_Init+0x1a8>
 800043a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800043e:	42a8      	cmp	r0, r5
 8000440:	d06a      	beq.n	8000518 <HAL_GPIO_Init+0x1ac>
 8000442:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000446:	42a8      	cmp	r0, r5
 8000448:	d068      	beq.n	800051c <HAL_GPIO_Init+0x1b0>
 800044a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800044e:	42a8      	cmp	r0, r5
 8000450:	d066      	beq.n	8000520 <HAL_GPIO_Init+0x1b4>
 8000452:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000456:	42a8      	cmp	r0, r5
 8000458:	d064      	beq.n	8000524 <HAL_GPIO_Init+0x1b8>
 800045a:	4570      	cmp	r0, lr
 800045c:	bf0c      	ite	eq
 800045e:	2505      	moveq	r5, #5
 8000460:	2506      	movne	r5, #6
 8000462:	fa05 f50b 	lsl.w	r5, r5, fp
 8000466:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 800046a:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800046e:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000470:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000474:	bf14      	ite	ne
 8000476:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000478:	4395      	biceq	r5, r2
 800047a:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 800047c:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800047e:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000482:	bf14      	ite	ne
 8000484:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000486:	4395      	biceq	r5, r2
 8000488:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 800048a:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800048c:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000490:	bf14      	ite	ne
 8000492:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000494:	4395      	biceq	r5, r2
 8000496:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000498:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800049a:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800049e:	bf14      	ite	ne
 80004a0:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80004a2:	ea25 0202 	biceq.w	r2, r5, r2
 80004a6:	60da      	str	r2, [r3, #12]
	position++;
 80004a8:	3601      	adds	r6, #1
 80004aa:	e769      	b.n	8000380 <HAL_GPIO_Init+0x14>
      switch (GPIO_Init->Mode)
 80004ac:	2d03      	cmp	r5, #3
 80004ae:	d025      	beq.n	80004fc <HAL_GPIO_Init+0x190>
 80004b0:	2d11      	cmp	r5, #17
 80004b2:	d185      	bne.n	80003c0 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004b4:	68cc      	ldr	r4, [r1, #12]
 80004b6:	3404      	adds	r4, #4
          break;
 80004b8:	e782      	b.n	80003c0 <HAL_GPIO_Init+0x54>
      switch (GPIO_Init->Mode)
 80004ba:	4565      	cmp	r5, ip
 80004bc:	d009      	beq.n	80004d2 <HAL_GPIO_Init+0x166>
 80004be:	d812      	bhi.n	80004e6 <HAL_GPIO_Init+0x17a>
 80004c0:	f8df 9078 	ldr.w	r9, [pc, #120]	; 800053c <HAL_GPIO_Init+0x1d0>
 80004c4:	454d      	cmp	r5, r9
 80004c6:	d004      	beq.n	80004d2 <HAL_GPIO_Init+0x166>
 80004c8:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80004cc:	454d      	cmp	r5, r9
 80004ce:	f47f af77 	bne.w	80003c0 <HAL_GPIO_Init+0x54>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80004d2:	688c      	ldr	r4, [r1, #8]
 80004d4:	b1e4      	cbz	r4, 8000510 <HAL_GPIO_Init+0x1a4>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80004d6:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 80004d8:	bf0c      	ite	eq
 80004da:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80004de:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004e2:	2408      	movs	r4, #8
 80004e4:	e76c      	b.n	80003c0 <HAL_GPIO_Init+0x54>
      switch (GPIO_Init->Mode)
 80004e6:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8000540 <HAL_GPIO_Init+0x1d4>
 80004ea:	454d      	cmp	r5, r9
 80004ec:	d0f1      	beq.n	80004d2 <HAL_GPIO_Init+0x166>
 80004ee:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80004f2:	454d      	cmp	r5, r9
 80004f4:	d0ed      	beq.n	80004d2 <HAL_GPIO_Init+0x166>
 80004f6:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 80004fa:	e7e7      	b.n	80004cc <HAL_GPIO_Init+0x160>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80004fc:	2400      	movs	r4, #0
 80004fe:	e75f      	b.n	80003c0 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000500:	68cc      	ldr	r4, [r1, #12]
          break;
 8000502:	e75d      	b.n	80003c0 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000504:	68cc      	ldr	r4, [r1, #12]
 8000506:	3408      	adds	r4, #8
          break;
 8000508:	e75a      	b.n	80003c0 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800050a:	68cc      	ldr	r4, [r1, #12]
 800050c:	340c      	adds	r4, #12
          break;
 800050e:	e757      	b.n	80003c0 <HAL_GPIO_Init+0x54>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000510:	2404      	movs	r4, #4
 8000512:	e755      	b.n	80003c0 <HAL_GPIO_Init+0x54>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000514:	2500      	movs	r5, #0
 8000516:	e7a4      	b.n	8000462 <HAL_GPIO_Init+0xf6>
 8000518:	2501      	movs	r5, #1
 800051a:	e7a2      	b.n	8000462 <HAL_GPIO_Init+0xf6>
 800051c:	2502      	movs	r5, #2
 800051e:	e7a0      	b.n	8000462 <HAL_GPIO_Init+0xf6>
 8000520:	2503      	movs	r5, #3
 8000522:	e79e      	b.n	8000462 <HAL_GPIO_Init+0xf6>
 8000524:	2504      	movs	r5, #4
 8000526:	e79c      	b.n	8000462 <HAL_GPIO_Init+0xf6>
 8000528:	40021000 	.word	0x40021000
 800052c:	40010400 	.word	0x40010400
 8000530:	40010800 	.word	0x40010800
 8000534:	40011c00 	.word	0x40011c00
 8000538:	10210000 	.word	0x10210000
 800053c:	10110000 	.word	0x10110000
 8000540:	10310000 	.word	0x10310000

08000544 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000544:	b10a      	cbz	r2, 800054a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000546:	6101      	str	r1, [r0, #16]
 8000548:	4770      	bx	lr
 800054a:	0409      	lsls	r1, r1, #16
 800054c:	e7fb      	b.n	8000546 <HAL_GPIO_WritePin+0x2>
	...

08000550 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000550:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000554:	4605      	mov	r5, r0
 8000556:	b908      	cbnz	r0, 800055c <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8000558:	2001      	movs	r0, #1
 800055a:	e03c      	b.n	80005d6 <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800055c:	6803      	ldr	r3, [r0, #0]
 800055e:	07db      	lsls	r3, r3, #31
 8000560:	d410      	bmi.n	8000584 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000562:	682b      	ldr	r3, [r5, #0]
 8000564:	079f      	lsls	r7, r3, #30
 8000566:	d45d      	bmi.n	8000624 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000568:	682b      	ldr	r3, [r5, #0]
 800056a:	0719      	lsls	r1, r3, #28
 800056c:	f100 8094 	bmi.w	8000698 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000570:	682b      	ldr	r3, [r5, #0]
 8000572:	075a      	lsls	r2, r3, #29
 8000574:	f100 80be 	bmi.w	80006f4 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000578:	69e8      	ldr	r0, [r5, #28]
 800057a:	2800      	cmp	r0, #0
 800057c:	f040 812c 	bne.w	80007d8 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8000580:	2000      	movs	r0, #0
 8000582:	e028      	b.n	80005d6 <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000584:	4c8f      	ldr	r4, [pc, #572]	; (80007c4 <HAL_RCC_OscConfig+0x274>)
 8000586:	6863      	ldr	r3, [r4, #4]
 8000588:	f003 030c 	and.w	r3, r3, #12
 800058c:	2b04      	cmp	r3, #4
 800058e:	d007      	beq.n	80005a0 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000590:	6863      	ldr	r3, [r4, #4]
 8000592:	f003 030c 	and.w	r3, r3, #12
 8000596:	2b08      	cmp	r3, #8
 8000598:	d109      	bne.n	80005ae <HAL_RCC_OscConfig+0x5e>
 800059a:	6863      	ldr	r3, [r4, #4]
 800059c:	03de      	lsls	r6, r3, #15
 800059e:	d506      	bpl.n	80005ae <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80005a0:	6823      	ldr	r3, [r4, #0]
 80005a2:	039c      	lsls	r4, r3, #14
 80005a4:	d5dd      	bpl.n	8000562 <HAL_RCC_OscConfig+0x12>
 80005a6:	686b      	ldr	r3, [r5, #4]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d1da      	bne.n	8000562 <HAL_RCC_OscConfig+0x12>
 80005ac:	e7d4      	b.n	8000558 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005ae:	686b      	ldr	r3, [r5, #4]
 80005b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80005b4:	d112      	bne.n	80005dc <HAL_RCC_OscConfig+0x8c>
 80005b6:	6823      	ldr	r3, [r4, #0]
 80005b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005bc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005be:	f7ff fe73 	bl	80002a8 <HAL_GetTick>
 80005c2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005c4:	6823      	ldr	r3, [r4, #0]
 80005c6:	0398      	lsls	r0, r3, #14
 80005c8:	d4cb      	bmi.n	8000562 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80005ca:	f7ff fe6d 	bl	80002a8 <HAL_GetTick>
 80005ce:	1b80      	subs	r0, r0, r6
 80005d0:	2864      	cmp	r0, #100	; 0x64
 80005d2:	d9f7      	bls.n	80005c4 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80005d4:	2003      	movs	r0, #3
}
 80005d6:	b002      	add	sp, #8
 80005d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005dc:	b99b      	cbnz	r3, 8000606 <HAL_RCC_OscConfig+0xb6>
 80005de:	6823      	ldr	r3, [r4, #0]
 80005e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005e4:	6023      	str	r3, [r4, #0]
 80005e6:	6823      	ldr	r3, [r4, #0]
 80005e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005ec:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005ee:	f7ff fe5b 	bl	80002a8 <HAL_GetTick>
 80005f2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005f4:	6823      	ldr	r3, [r4, #0]
 80005f6:	0399      	lsls	r1, r3, #14
 80005f8:	d5b3      	bpl.n	8000562 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80005fa:	f7ff fe55 	bl	80002a8 <HAL_GetTick>
 80005fe:	1b80      	subs	r0, r0, r6
 8000600:	2864      	cmp	r0, #100	; 0x64
 8000602:	d9f7      	bls.n	80005f4 <HAL_RCC_OscConfig+0xa4>
 8000604:	e7e6      	b.n	80005d4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000606:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800060a:	6823      	ldr	r3, [r4, #0]
 800060c:	d103      	bne.n	8000616 <HAL_RCC_OscConfig+0xc6>
 800060e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000612:	6023      	str	r3, [r4, #0]
 8000614:	e7cf      	b.n	80005b6 <HAL_RCC_OscConfig+0x66>
 8000616:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800061a:	6023      	str	r3, [r4, #0]
 800061c:	6823      	ldr	r3, [r4, #0]
 800061e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000622:	e7cb      	b.n	80005bc <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000624:	4c67      	ldr	r4, [pc, #412]	; (80007c4 <HAL_RCC_OscConfig+0x274>)
 8000626:	6863      	ldr	r3, [r4, #4]
 8000628:	f013 0f0c 	tst.w	r3, #12
 800062c:	d007      	beq.n	800063e <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800062e:	6863      	ldr	r3, [r4, #4]
 8000630:	f003 030c 	and.w	r3, r3, #12
 8000634:	2b08      	cmp	r3, #8
 8000636:	d110      	bne.n	800065a <HAL_RCC_OscConfig+0x10a>
 8000638:	6863      	ldr	r3, [r4, #4]
 800063a:	03da      	lsls	r2, r3, #15
 800063c:	d40d      	bmi.n	800065a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800063e:	6823      	ldr	r3, [r4, #0]
 8000640:	079b      	lsls	r3, r3, #30
 8000642:	d502      	bpl.n	800064a <HAL_RCC_OscConfig+0xfa>
 8000644:	692b      	ldr	r3, [r5, #16]
 8000646:	2b01      	cmp	r3, #1
 8000648:	d186      	bne.n	8000558 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800064a:	6823      	ldr	r3, [r4, #0]
 800064c:	696a      	ldr	r2, [r5, #20]
 800064e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000652:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000656:	6023      	str	r3, [r4, #0]
 8000658:	e786      	b.n	8000568 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800065a:	692a      	ldr	r2, [r5, #16]
 800065c:	4b5a      	ldr	r3, [pc, #360]	; (80007c8 <HAL_RCC_OscConfig+0x278>)
 800065e:	b16a      	cbz	r2, 800067c <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8000660:	2201      	movs	r2, #1
 8000662:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000664:	f7ff fe20 	bl	80002a8 <HAL_GetTick>
 8000668:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800066a:	6823      	ldr	r3, [r4, #0]
 800066c:	079f      	lsls	r7, r3, #30
 800066e:	d4ec      	bmi.n	800064a <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000670:	f7ff fe1a 	bl	80002a8 <HAL_GetTick>
 8000674:	1b80      	subs	r0, r0, r6
 8000676:	2802      	cmp	r0, #2
 8000678:	d9f7      	bls.n	800066a <HAL_RCC_OscConfig+0x11a>
 800067a:	e7ab      	b.n	80005d4 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 800067c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800067e:	f7ff fe13 	bl	80002a8 <HAL_GetTick>
 8000682:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000684:	6823      	ldr	r3, [r4, #0]
 8000686:	0798      	lsls	r0, r3, #30
 8000688:	f57f af6e 	bpl.w	8000568 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800068c:	f7ff fe0c 	bl	80002a8 <HAL_GetTick>
 8000690:	1b80      	subs	r0, r0, r6
 8000692:	2802      	cmp	r0, #2
 8000694:	d9f6      	bls.n	8000684 <HAL_RCC_OscConfig+0x134>
 8000696:	e79d      	b.n	80005d4 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000698:	69aa      	ldr	r2, [r5, #24]
 800069a:	4c4a      	ldr	r4, [pc, #296]	; (80007c4 <HAL_RCC_OscConfig+0x274>)
 800069c:	4b4b      	ldr	r3, [pc, #300]	; (80007cc <HAL_RCC_OscConfig+0x27c>)
 800069e:	b1da      	cbz	r2, 80006d8 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80006a0:	2201      	movs	r2, #1
 80006a2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80006a4:	f7ff fe00 	bl	80002a8 <HAL_GetTick>
 80006a8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006ac:	079b      	lsls	r3, r3, #30
 80006ae:	d50d      	bpl.n	80006cc <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80006b0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80006b4:	4b46      	ldr	r3, [pc, #280]	; (80007d0 <HAL_RCC_OscConfig+0x280>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80006bc:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80006be:	bf00      	nop
  }
  while (Delay --);
 80006c0:	9b01      	ldr	r3, [sp, #4]
 80006c2:	1e5a      	subs	r2, r3, #1
 80006c4:	9201      	str	r2, [sp, #4]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d1f9      	bne.n	80006be <HAL_RCC_OscConfig+0x16e>
 80006ca:	e751      	b.n	8000570 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80006cc:	f7ff fdec 	bl	80002a8 <HAL_GetTick>
 80006d0:	1b80      	subs	r0, r0, r6
 80006d2:	2802      	cmp	r0, #2
 80006d4:	d9e9      	bls.n	80006aa <HAL_RCC_OscConfig+0x15a>
 80006d6:	e77d      	b.n	80005d4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80006d8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80006da:	f7ff fde5 	bl	80002a8 <HAL_GetTick>
 80006de:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006e2:	079f      	lsls	r7, r3, #30
 80006e4:	f57f af44 	bpl.w	8000570 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80006e8:	f7ff fdde 	bl	80002a8 <HAL_GetTick>
 80006ec:	1b80      	subs	r0, r0, r6
 80006ee:	2802      	cmp	r0, #2
 80006f0:	d9f6      	bls.n	80006e0 <HAL_RCC_OscConfig+0x190>
 80006f2:	e76f      	b.n	80005d4 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006f4:	4c33      	ldr	r4, [pc, #204]	; (80007c4 <HAL_RCC_OscConfig+0x274>)
 80006f6:	69e3      	ldr	r3, [r4, #28]
 80006f8:	00d8      	lsls	r0, r3, #3
 80006fa:	d424      	bmi.n	8000746 <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 80006fc:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80006fe:	69e3      	ldr	r3, [r4, #28]
 8000700:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000704:	61e3      	str	r3, [r4, #28]
 8000706:	69e3      	ldr	r3, [r4, #28]
 8000708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800070c:	9300      	str	r3, [sp, #0]
 800070e:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000710:	4e30      	ldr	r6, [pc, #192]	; (80007d4 <HAL_RCC_OscConfig+0x284>)
 8000712:	6833      	ldr	r3, [r6, #0]
 8000714:	05d9      	lsls	r1, r3, #23
 8000716:	d518      	bpl.n	800074a <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000718:	68eb      	ldr	r3, [r5, #12]
 800071a:	2b01      	cmp	r3, #1
 800071c:	d126      	bne.n	800076c <HAL_RCC_OscConfig+0x21c>
 800071e:	6a23      	ldr	r3, [r4, #32]
 8000720:	f043 0301 	orr.w	r3, r3, #1
 8000724:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000726:	f7ff fdbf 	bl	80002a8 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800072a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800072e:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000730:	6a23      	ldr	r3, [r4, #32]
 8000732:	079b      	lsls	r3, r3, #30
 8000734:	d53f      	bpl.n	80007b6 <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8000736:	2f00      	cmp	r7, #0
 8000738:	f43f af1e 	beq.w	8000578 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 800073c:	69e3      	ldr	r3, [r4, #28]
 800073e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000742:	61e3      	str	r3, [r4, #28]
 8000744:	e718      	b.n	8000578 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8000746:	2700      	movs	r7, #0
 8000748:	e7e2      	b.n	8000710 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800074a:	6833      	ldr	r3, [r6, #0]
 800074c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000750:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000752:	f7ff fda9 	bl	80002a8 <HAL_GetTick>
 8000756:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000758:	6833      	ldr	r3, [r6, #0]
 800075a:	05da      	lsls	r2, r3, #23
 800075c:	d4dc      	bmi.n	8000718 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800075e:	f7ff fda3 	bl	80002a8 <HAL_GetTick>
 8000762:	eba0 0008 	sub.w	r0, r0, r8
 8000766:	2864      	cmp	r0, #100	; 0x64
 8000768:	d9f6      	bls.n	8000758 <HAL_RCC_OscConfig+0x208>
 800076a:	e733      	b.n	80005d4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800076c:	b9ab      	cbnz	r3, 800079a <HAL_RCC_OscConfig+0x24a>
 800076e:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000770:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000774:	f023 0301 	bic.w	r3, r3, #1
 8000778:	6223      	str	r3, [r4, #32]
 800077a:	6a23      	ldr	r3, [r4, #32]
 800077c:	f023 0304 	bic.w	r3, r3, #4
 8000780:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000782:	f7ff fd91 	bl	80002a8 <HAL_GetTick>
 8000786:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000788:	6a23      	ldr	r3, [r4, #32]
 800078a:	0798      	lsls	r0, r3, #30
 800078c:	d5d3      	bpl.n	8000736 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800078e:	f7ff fd8b 	bl	80002a8 <HAL_GetTick>
 8000792:	1b80      	subs	r0, r0, r6
 8000794:	4540      	cmp	r0, r8
 8000796:	d9f7      	bls.n	8000788 <HAL_RCC_OscConfig+0x238>
 8000798:	e71c      	b.n	80005d4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800079a:	2b05      	cmp	r3, #5
 800079c:	6a23      	ldr	r3, [r4, #32]
 800079e:	d103      	bne.n	80007a8 <HAL_RCC_OscConfig+0x258>
 80007a0:	f043 0304 	orr.w	r3, r3, #4
 80007a4:	6223      	str	r3, [r4, #32]
 80007a6:	e7ba      	b.n	800071e <HAL_RCC_OscConfig+0x1ce>
 80007a8:	f023 0301 	bic.w	r3, r3, #1
 80007ac:	6223      	str	r3, [r4, #32]
 80007ae:	6a23      	ldr	r3, [r4, #32]
 80007b0:	f023 0304 	bic.w	r3, r3, #4
 80007b4:	e7b6      	b.n	8000724 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80007b6:	f7ff fd77 	bl	80002a8 <HAL_GetTick>
 80007ba:	eba0 0008 	sub.w	r0, r0, r8
 80007be:	42b0      	cmp	r0, r6
 80007c0:	d9b6      	bls.n	8000730 <HAL_RCC_OscConfig+0x1e0>
 80007c2:	e707      	b.n	80005d4 <HAL_RCC_OscConfig+0x84>
 80007c4:	40021000 	.word	0x40021000
 80007c8:	42420000 	.word	0x42420000
 80007cc:	42420480 	.word	0x42420480
 80007d0:	20000008 	.word	0x20000008
 80007d4:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80007d8:	4b2a      	ldr	r3, [pc, #168]	; (8000884 <HAL_RCC_OscConfig+0x334>)
 80007da:	685a      	ldr	r2, [r3, #4]
 80007dc:	461c      	mov	r4, r3
 80007de:	f002 020c 	and.w	r2, r2, #12
 80007e2:	2a08      	cmp	r2, #8
 80007e4:	d03d      	beq.n	8000862 <HAL_RCC_OscConfig+0x312>
 80007e6:	2300      	movs	r3, #0
 80007e8:	4e27      	ldr	r6, [pc, #156]	; (8000888 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80007ea:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80007ec:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80007ee:	d12b      	bne.n	8000848 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80007f0:	f7ff fd5a 	bl	80002a8 <HAL_GetTick>
 80007f4:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80007f6:	6823      	ldr	r3, [r4, #0]
 80007f8:	0199      	lsls	r1, r3, #6
 80007fa:	d41f      	bmi.n	800083c <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80007fc:	6a2b      	ldr	r3, [r5, #32]
 80007fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000802:	d105      	bne.n	8000810 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000804:	6862      	ldr	r2, [r4, #4]
 8000806:	68a9      	ldr	r1, [r5, #8]
 8000808:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800080c:	430a      	orrs	r2, r1
 800080e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000810:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000812:	6862      	ldr	r2, [r4, #4]
 8000814:	430b      	orrs	r3, r1
 8000816:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800081a:	4313      	orrs	r3, r2
 800081c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800081e:	2301      	movs	r3, #1
 8000820:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000822:	f7ff fd41 	bl	80002a8 <HAL_GetTick>
 8000826:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000828:	6823      	ldr	r3, [r4, #0]
 800082a:	019a      	lsls	r2, r3, #6
 800082c:	f53f aea8 	bmi.w	8000580 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000830:	f7ff fd3a 	bl	80002a8 <HAL_GetTick>
 8000834:	1b40      	subs	r0, r0, r5
 8000836:	2802      	cmp	r0, #2
 8000838:	d9f6      	bls.n	8000828 <HAL_RCC_OscConfig+0x2d8>
 800083a:	e6cb      	b.n	80005d4 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800083c:	f7ff fd34 	bl	80002a8 <HAL_GetTick>
 8000840:	1bc0      	subs	r0, r0, r7
 8000842:	2802      	cmp	r0, #2
 8000844:	d9d7      	bls.n	80007f6 <HAL_RCC_OscConfig+0x2a6>
 8000846:	e6c5      	b.n	80005d4 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000848:	f7ff fd2e 	bl	80002a8 <HAL_GetTick>
 800084c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800084e:	6823      	ldr	r3, [r4, #0]
 8000850:	019b      	lsls	r3, r3, #6
 8000852:	f57f ae95 	bpl.w	8000580 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000856:	f7ff fd27 	bl	80002a8 <HAL_GetTick>
 800085a:	1b40      	subs	r0, r0, r5
 800085c:	2802      	cmp	r0, #2
 800085e:	d9f6      	bls.n	800084e <HAL_RCC_OscConfig+0x2fe>
 8000860:	e6b8      	b.n	80005d4 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000862:	2801      	cmp	r0, #1
 8000864:	f43f aeb7 	beq.w	80005d6 <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8000868:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800086a:	6a2b      	ldr	r3, [r5, #32]
 800086c:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8000870:	429a      	cmp	r2, r3
 8000872:	f47f ae71 	bne.w	8000558 <HAL_RCC_OscConfig+0x8>
 8000876:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000878:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 800087c:	1ac0      	subs	r0, r0, r3
 800087e:	bf18      	it	ne
 8000880:	2001      	movne	r0, #1
 8000882:	e6a8      	b.n	80005d6 <HAL_RCC_OscConfig+0x86>
 8000884:	40021000 	.word	0x40021000
 8000888:	42420060 	.word	0x42420060

0800088c <HAL_RCC_GetSysClockFreq>:
{
 800088c:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800088e:	4b19      	ldr	r3, [pc, #100]	; (80008f4 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000890:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000892:	ac02      	add	r4, sp, #8
 8000894:	f103 0510 	add.w	r5, r3, #16
 8000898:	4622      	mov	r2, r4
 800089a:	6818      	ldr	r0, [r3, #0]
 800089c:	6859      	ldr	r1, [r3, #4]
 800089e:	3308      	adds	r3, #8
 80008a0:	c203      	stmia	r2!, {r0, r1}
 80008a2:	42ab      	cmp	r3, r5
 80008a4:	4614      	mov	r4, r2
 80008a6:	d1f7      	bne.n	8000898 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80008a8:	2301      	movs	r3, #1
 80008aa:	f88d 3004 	strb.w	r3, [sp, #4]
 80008ae:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80008b0:	4911      	ldr	r1, [pc, #68]	; (80008f8 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80008b2:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80008b6:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80008b8:	f003 020c 	and.w	r2, r3, #12
 80008bc:	2a08      	cmp	r2, #8
 80008be:	d117      	bne.n	80008f0 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80008c0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80008c4:	a806      	add	r0, sp, #24
 80008c6:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80008c8:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80008ca:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80008ce:	d50c      	bpl.n	80008ea <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80008d0:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80008d2:	480a      	ldr	r0, [pc, #40]	; (80008fc <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80008d4:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80008d8:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80008da:	aa06      	add	r2, sp, #24
 80008dc:	4413      	add	r3, r2
 80008de:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80008e2:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80008e6:	b007      	add	sp, #28
 80008e8:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80008ea:	4805      	ldr	r0, [pc, #20]	; (8000900 <HAL_RCC_GetSysClockFreq+0x74>)
 80008ec:	4350      	muls	r0, r2
 80008ee:	e7fa      	b.n	80008e6 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80008f0:	4802      	ldr	r0, [pc, #8]	; (80008fc <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80008f2:	e7f8      	b.n	80008e6 <HAL_RCC_GetSysClockFreq+0x5a>
 80008f4:	08000da4 	.word	0x08000da4
 80008f8:	40021000 	.word	0x40021000
 80008fc:	007a1200 	.word	0x007a1200
 8000900:	003d0900 	.word	0x003d0900

08000904 <HAL_RCC_ClockConfig>:
{
 8000904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000908:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800090a:	4604      	mov	r4, r0
 800090c:	b910      	cbnz	r0, 8000914 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800090e:	2001      	movs	r0, #1
 8000910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000914:	4a45      	ldr	r2, [pc, #276]	; (8000a2c <HAL_RCC_ClockConfig+0x128>)
 8000916:	6813      	ldr	r3, [r2, #0]
 8000918:	f003 0307 	and.w	r3, r3, #7
 800091c:	428b      	cmp	r3, r1
 800091e:	d329      	bcc.n	8000974 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000920:	6821      	ldr	r1, [r4, #0]
 8000922:	078e      	lsls	r6, r1, #30
 8000924:	d431      	bmi.n	800098a <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000926:	07ca      	lsls	r2, r1, #31
 8000928:	d444      	bmi.n	80009b4 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800092a:	4a40      	ldr	r2, [pc, #256]	; (8000a2c <HAL_RCC_ClockConfig+0x128>)
 800092c:	6813      	ldr	r3, [r2, #0]
 800092e:	f003 0307 	and.w	r3, r3, #7
 8000932:	429d      	cmp	r5, r3
 8000934:	d367      	bcc.n	8000a06 <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000936:	6822      	ldr	r2, [r4, #0]
 8000938:	4d3d      	ldr	r5, [pc, #244]	; (8000a30 <HAL_RCC_ClockConfig+0x12c>)
 800093a:	f012 0f04 	tst.w	r2, #4
 800093e:	d16e      	bne.n	8000a1e <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000940:	0713      	lsls	r3, r2, #28
 8000942:	d506      	bpl.n	8000952 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000944:	686b      	ldr	r3, [r5, #4]
 8000946:	6922      	ldr	r2, [r4, #16]
 8000948:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800094c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000950:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000952:	f7ff ff9b 	bl	800088c <HAL_RCC_GetSysClockFreq>
 8000956:	686b      	ldr	r3, [r5, #4]
 8000958:	4a36      	ldr	r2, [pc, #216]	; (8000a34 <HAL_RCC_ClockConfig+0x130>)
 800095a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800095e:	5cd3      	ldrb	r3, [r2, r3]
 8000960:	40d8      	lsrs	r0, r3
 8000962:	4b35      	ldr	r3, [pc, #212]	; (8000a38 <HAL_RCC_ClockConfig+0x134>)
 8000964:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8000966:	4b35      	ldr	r3, [pc, #212]	; (8000a3c <HAL_RCC_ClockConfig+0x138>)
 8000968:	6818      	ldr	r0, [r3, #0]
 800096a:	f7ff fc5b 	bl	8000224 <HAL_InitTick>
  return HAL_OK;
 800096e:	2000      	movs	r0, #0
 8000970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000974:	6813      	ldr	r3, [r2, #0]
 8000976:	f023 0307 	bic.w	r3, r3, #7
 800097a:	430b      	orrs	r3, r1
 800097c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800097e:	6813      	ldr	r3, [r2, #0]
 8000980:	f003 0307 	and.w	r3, r3, #7
 8000984:	4299      	cmp	r1, r3
 8000986:	d1c2      	bne.n	800090e <HAL_RCC_ClockConfig+0xa>
 8000988:	e7ca      	b.n	8000920 <HAL_RCC_ClockConfig+0x1c>
 800098a:	4b29      	ldr	r3, [pc, #164]	; (8000a30 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800098c:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000990:	bf1e      	ittt	ne
 8000992:	685a      	ldrne	r2, [r3, #4]
 8000994:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000998:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800099a:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800099c:	bf42      	ittt	mi
 800099e:	685a      	ldrmi	r2, [r3, #4]
 80009a0:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80009a4:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80009a6:	685a      	ldr	r2, [r3, #4]
 80009a8:	68a0      	ldr	r0, [r4, #8]
 80009aa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80009ae:	4302      	orrs	r2, r0
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	e7b8      	b.n	8000926 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009b4:	6862      	ldr	r2, [r4, #4]
 80009b6:	4e1e      	ldr	r6, [pc, #120]	; (8000a30 <HAL_RCC_ClockConfig+0x12c>)
 80009b8:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009ba:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009bc:	d11b      	bne.n	80009f6 <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009be:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009c2:	d0a4      	beq.n	800090e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80009c4:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009c6:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80009ca:	f023 0303 	bic.w	r3, r3, #3
 80009ce:	4313      	orrs	r3, r2
 80009d0:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80009d2:	f7ff fc69 	bl	80002a8 <HAL_GetTick>
 80009d6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80009d8:	6873      	ldr	r3, [r6, #4]
 80009da:	6862      	ldr	r2, [r4, #4]
 80009dc:	f003 030c 	and.w	r3, r3, #12
 80009e0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80009e4:	d0a1      	beq.n	800092a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009e6:	f7ff fc5f 	bl	80002a8 <HAL_GetTick>
 80009ea:	1bc0      	subs	r0, r0, r7
 80009ec:	4540      	cmp	r0, r8
 80009ee:	d9f3      	bls.n	80009d8 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 80009f0:	2003      	movs	r0, #3
}
 80009f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80009f6:	2a02      	cmp	r2, #2
 80009f8:	d102      	bne.n	8000a00 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80009fa:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80009fe:	e7e0      	b.n	80009c2 <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a00:	f013 0f02 	tst.w	r3, #2
 8000a04:	e7dd      	b.n	80009c2 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a06:	6813      	ldr	r3, [r2, #0]
 8000a08:	f023 0307 	bic.w	r3, r3, #7
 8000a0c:	432b      	orrs	r3, r5
 8000a0e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000a10:	6813      	ldr	r3, [r2, #0]
 8000a12:	f003 0307 	and.w	r3, r3, #7
 8000a16:	429d      	cmp	r5, r3
 8000a18:	f47f af79 	bne.w	800090e <HAL_RCC_ClockConfig+0xa>
 8000a1c:	e78b      	b.n	8000936 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000a1e:	686b      	ldr	r3, [r5, #4]
 8000a20:	68e1      	ldr	r1, [r4, #12]
 8000a22:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000a26:	430b      	orrs	r3, r1
 8000a28:	606b      	str	r3, [r5, #4]
 8000a2a:	e789      	b.n	8000940 <HAL_RCC_ClockConfig+0x3c>
 8000a2c:	40022000 	.word	0x40022000
 8000a30:	40021000 	.word	0x40021000
 8000a34:	08000db4 	.word	0x08000db4
 8000a38:	20000008 	.word	0x20000008
 8000a3c:	20000004 	.word	0x20000004

08000a40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8000a40:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8000a42:	4604      	mov	r4, r0
 8000a44:	2800      	cmp	r0, #0
 8000a46:	d034      	beq.n	8000ab2 <HAL_SPI_Init+0x72>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8000a4c:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000a50:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000a54:	b91b      	cbnz	r3, 8000a5e <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8000a56:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8000a5a:	f000 f8b9 	bl	8000bd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8000a5e:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8000a60:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000a62:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000a66:	6813      	ldr	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000a68:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8000a6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000a6e:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000a70:	6863      	ldr	r3, [r4, #4]
 8000a72:	69a1      	ldr	r1, [r4, #24]
 8000a74:	4303      	orrs	r3, r0
 8000a76:	68e0      	ldr	r0, [r4, #12]
 8000a78:	4303      	orrs	r3, r0
 8000a7a:	6920      	ldr	r0, [r4, #16]
 8000a7c:	4303      	orrs	r3, r0
 8000a7e:	6960      	ldr	r0, [r4, #20]
 8000a80:	4303      	orrs	r3, r0
 8000a82:	69e0      	ldr	r0, [r4, #28]
 8000a84:	4303      	orrs	r3, r0
 8000a86:	6a20      	ldr	r0, [r4, #32]
 8000a88:	4303      	orrs	r3, r0
 8000a8a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000a8c:	4303      	orrs	r3, r0
 8000a8e:	f401 7000 	and.w	r0, r1, #512	; 0x200
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000a92:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000a94:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000a96:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000a9a:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000a9c:	6051      	str	r1, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000a9e:	69d3      	ldr	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000aa0:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000aa2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000aa6:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8000aa8:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000aaa:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000aac:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8000ab0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000ab2:	2001      	movs	r0, #1
}
 8000ab4:	bd10      	pop	{r4, pc}
	...

08000ab8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ab8:	b510      	push	{r4, lr}
 8000aba:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abc:	2210      	movs	r2, #16
 8000abe:	2100      	movs	r1, #0
 8000ac0:	a802      	add	r0, sp, #8
 8000ac2:	f000 f95b 	bl	8000d7c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ac6:	4b14      	ldr	r3, [pc, #80]	; (8000b18 <MX_GPIO_Init+0x60>)
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8000ac8:	4c14      	ldr	r4, [pc, #80]	; (8000b1c <MX_GPIO_Init+0x64>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aca:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8000acc:	4620      	mov	r0, r4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ace:	f042 0220 	orr.w	r2, r2, #32
 8000ad2:	619a      	str	r2, [r3, #24]
 8000ad4:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8000ad6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ada:	f002 0220 	and.w	r2, r2, #32
 8000ade:	9200      	str	r2, [sp, #0]
 8000ae0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae2:	699a      	ldr	r2, [r3, #24]
 8000ae4:	f042 0204 	orr.w	r2, r2, #4
 8000ae8:	619a      	str	r2, [r3, #24]
 8000aea:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8000aec:	2201      	movs	r2, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aee:	f003 0304 	and.w	r3, r3, #4
 8000af2:	9301      	str	r3, [sp, #4]
 8000af4:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8000af6:	f7ff fd25 	bl	8000544 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 8000afa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afe:	2200      	movs	r2, #0
  GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 8000b00:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b02:	2301      	movs	r3, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 8000b04:	a902      	add	r1, sp, #8
 8000b06:	4620      	mov	r0, r4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b08:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	9204      	str	r2, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000b0c:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 8000b0e:	f7ff fc2d 	bl	800036c <HAL_GPIO_Init>

}
 8000b12:	b006      	add	sp, #24
 8000b14:	bd10      	pop	{r4, pc}
 8000b16:	bf00      	nop
 8000b18:	40021000 	.word	0x40021000
 8000b1c:	40010800 	.word	0x40010800

08000b20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b20:	b510      	push	{r4, lr}
 8000b22:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b24:	2228      	movs	r2, #40	; 0x28
 8000b26:	2100      	movs	r1, #0
 8000b28:	a806      	add	r0, sp, #24
 8000b2a:	f000 f927 	bl	8000d7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b2e:	2100      	movs	r1, #0
 8000b30:	2214      	movs	r2, #20
 8000b32:	a801      	add	r0, sp, #4
 8000b34:	f000 f922 	bl	8000d7c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b3c:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b3e:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b40:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b42:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b44:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b48:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b4a:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b4c:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b4e:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b50:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b52:	f7ff fcfd 	bl	8000550 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b56:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b58:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b5c:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b5e:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b60:	4621      	mov	r1, r4
 8000b62:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b64:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b66:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b68:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b6a:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b6c:	f7ff feca 	bl	8000904 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8000b70:	b010      	add	sp, #64	; 0x40
 8000b72:	bd10      	pop	{r4, pc}

08000b74 <main>:
{
 8000b74:	b508      	push	{r3, lr}
  HAL_Init();
 8000b76:	f7ff fb79 	bl	800026c <HAL_Init>
  SystemClock_Config();
 8000b7a:	f7ff ffd1 	bl	8000b20 <SystemClock_Config>
  MX_GPIO_Init();
 8000b7e:	f7ff ff9b 	bl	8000ab8 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000b82:	f000 f803 	bl	8000b8c <MX_SPI1_Init>
 8000b86:	e7fe      	b.n	8000b86 <main+0x12>

08000b88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b88:	4770      	bx	lr
	...

08000b8c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b8c:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b8e:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi1.Instance = SPI1;
 8000b92:	480d      	ldr	r0, [pc, #52]	; (8000bc8 <MX_SPI1_Init+0x3c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b94:	4b0d      	ldr	r3, [pc, #52]	; (8000bcc <MX_SPI1_Init+0x40>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b96:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b9a:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b9e:	2300      	movs	r3, #0
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ba0:	6182      	str	r2, [r0, #24]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ba2:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ba4:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ba6:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ba8:	6143      	str	r3, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000baa:	2210      	movs	r2, #16
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bac:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bae:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bb0:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000bb2:	230a      	movs	r3, #10
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000bb4:	61c2      	str	r2, [r0, #28]
  hspi1.Init.CRCPolynomial = 10;
 8000bb6:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bb8:	f7ff ff42 	bl	8000a40 <HAL_SPI_Init>
 8000bbc:	b118      	cbz	r0, 8000bc6 <MX_SPI1_Init+0x3a>
  {
    Error_Handler();
  }

}
 8000bbe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8000bc2:	f7ff bfe1 	b.w	8000b88 <Error_Handler>
 8000bc6:	bd08      	pop	{r3, pc}
 8000bc8:	2000002c 	.word	0x2000002c
 8000bcc:	40013000 	.word	0x40013000

08000bd0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000bd0:	b510      	push	{r4, lr}
 8000bd2:	4604      	mov	r4, r0
 8000bd4:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd6:	2210      	movs	r2, #16
 8000bd8:	2100      	movs	r1, #0
 8000bda:	a802      	add	r0, sp, #8
 8000bdc:	f000 f8ce 	bl	8000d7c <memset>
  if(spiHandle->Instance==SPI1)
 8000be0:	6822      	ldr	r2, [r4, #0]
 8000be2:	4b16      	ldr	r3, [pc, #88]	; (8000c3c <HAL_SPI_MspInit+0x6c>)
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d126      	bne.n	8000c36 <HAL_SPI_MspInit+0x66>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000be8:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8000bec:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bee:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bf0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000bf4:	619a      	str	r2, [r3, #24]
 8000bf6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf8:	4811      	ldr	r0, [pc, #68]	; (8000c40 <HAL_SPI_MspInit+0x70>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bfa:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8000bfe:	9200      	str	r2, [sp, #0]
 8000c00:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c02:	699a      	ldr	r2, [r3, #24]
 8000c04:	f042 0204 	orr.w	r2, r2, #4
 8000c08:	619a      	str	r2, [r3, #24]
 8000c0a:	699b      	ldr	r3, [r3, #24]
 8000c0c:	f003 0304 	and.w	r3, r3, #4
 8000c10:	9301      	str	r3, [sp, #4]
 8000c12:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000c14:	23a0      	movs	r3, #160	; 0xa0
 8000c16:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c20:	f7ff fba4 	bl	800036c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000c24:	2340      	movs	r3, #64	; 0x40
 8000c26:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c28:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c2a:	a902      	add	r1, sp, #8
 8000c2c:	4804      	ldr	r0, [pc, #16]	; (8000c40 <HAL_SPI_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c2e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c32:	f7ff fb9b 	bl	800036c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000c36:	b006      	add	sp, #24
 8000c38:	bd10      	pop	{r4, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40013000 	.word	0x40013000
 8000c40:	40010800 	.word	0x40010800

08000c44 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c44:	4b0e      	ldr	r3, [pc, #56]	; (8000c80 <HAL_MspInit+0x3c>)
{
 8000c46:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c48:	699a      	ldr	r2, [r3, #24]
 8000c4a:	f042 0201 	orr.w	r2, r2, #1
 8000c4e:	619a      	str	r2, [r3, #24]
 8000c50:	699a      	ldr	r2, [r3, #24]
 8000c52:	f002 0201 	and.w	r2, r2, #1
 8000c56:	9200      	str	r2, [sp, #0]
 8000c58:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c5a:	69da      	ldr	r2, [r3, #28]
 8000c5c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c60:	61da      	str	r2, [r3, #28]
 8000c62:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c64:	4a07      	ldr	r2, [pc, #28]	; (8000c84 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c6a:	9301      	str	r3, [sp, #4]
 8000c6c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c6e:	6853      	ldr	r3, [r2, #4]
 8000c70:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000c74:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c7a:	b002      	add	sp, #8
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	40021000 	.word	0x40021000
 8000c84:	40010000 	.word	0x40010000

08000c88 <NMI_Handler>:
 8000c88:	4770      	bx	lr

08000c8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c8a:	e7fe      	b.n	8000c8a <HardFault_Handler>

08000c8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c8c:	e7fe      	b.n	8000c8c <MemManage_Handler>

08000c8e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c8e:	e7fe      	b.n	8000c8e <BusFault_Handler>

08000c90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c90:	e7fe      	b.n	8000c90 <UsageFault_Handler>

08000c92 <SVC_Handler>:
 8000c92:	4770      	bx	lr

08000c94 <DebugMon_Handler>:
 8000c94:	4770      	bx	lr

08000c96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c96:	4770      	bx	lr

08000c98 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c98:	f7ff bafa 	b.w	8000290 <HAL_IncTick>

08000c9c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000c9c:	4b0f      	ldr	r3, [pc, #60]	; (8000cdc <SystemInit+0x40>)
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	f042 0201 	orr.w	r2, r2, #1
 8000ca4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000ca6:	6859      	ldr	r1, [r3, #4]
 8000ca8:	4a0d      	ldr	r2, [pc, #52]	; (8000ce0 <SystemInit+0x44>)
 8000caa:	400a      	ands	r2, r1
 8000cac:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000cb4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000cb8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000cc0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000cc2:	685a      	ldr	r2, [r3, #4]
 8000cc4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000cc8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000cca:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000cce:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000cd0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000cd4:	4b03      	ldr	r3, [pc, #12]	; (8000ce4 <SystemInit+0x48>)
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	40021000 	.word	0x40021000
 8000ce0:	f8ff0000 	.word	0xf8ff0000
 8000ce4:	e000ed00 	.word	0xe000ed00

08000ce8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000ce8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000cea:	e003      	b.n	8000cf4 <LoopCopyDataInit>

08000cec <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000cec:	4b0b      	ldr	r3, [pc, #44]	; (8000d1c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000cee:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000cf0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000cf2:	3104      	adds	r1, #4

08000cf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000cf4:	480a      	ldr	r0, [pc, #40]	; (8000d20 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000cf6:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000cf8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000cfa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000cfc:	d3f6      	bcc.n	8000cec <CopyDataInit>
  ldr r2, =_sbss
 8000cfe:	4a0a      	ldr	r2, [pc, #40]	; (8000d28 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000d00:	e002      	b.n	8000d08 <LoopFillZerobss>

08000d02 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000d02:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000d04:	f842 3b04 	str.w	r3, [r2], #4

08000d08 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000d08:	4b08      	ldr	r3, [pc, #32]	; (8000d2c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000d0a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000d0c:	d3f9      	bcc.n	8000d02 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000d0e:	f7ff ffc5 	bl	8000c9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d12:	f000 f80f 	bl	8000d34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d16:	f7ff ff2d 	bl	8000b74 <main>
  bx lr
 8000d1a:	4770      	bx	lr
  ldr r3, =_sidata
 8000d1c:	08000dcc 	.word	0x08000dcc
  ldr r0, =_sdata
 8000d20:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000d24:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000d28:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000d2c:	20000084 	.word	0x20000084

08000d30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d30:	e7fe      	b.n	8000d30 <ADC1_2_IRQHandler>
	...

08000d34 <__libc_init_array>:
 8000d34:	b570      	push	{r4, r5, r6, lr}
 8000d36:	2500      	movs	r5, #0
 8000d38:	4e0c      	ldr	r6, [pc, #48]	; (8000d6c <__libc_init_array+0x38>)
 8000d3a:	4c0d      	ldr	r4, [pc, #52]	; (8000d70 <__libc_init_array+0x3c>)
 8000d3c:	1ba4      	subs	r4, r4, r6
 8000d3e:	10a4      	asrs	r4, r4, #2
 8000d40:	42a5      	cmp	r5, r4
 8000d42:	d109      	bne.n	8000d58 <__libc_init_array+0x24>
 8000d44:	f000 f822 	bl	8000d8c <_init>
 8000d48:	2500      	movs	r5, #0
 8000d4a:	4e0a      	ldr	r6, [pc, #40]	; (8000d74 <__libc_init_array+0x40>)
 8000d4c:	4c0a      	ldr	r4, [pc, #40]	; (8000d78 <__libc_init_array+0x44>)
 8000d4e:	1ba4      	subs	r4, r4, r6
 8000d50:	10a4      	asrs	r4, r4, #2
 8000d52:	42a5      	cmp	r5, r4
 8000d54:	d105      	bne.n	8000d62 <__libc_init_array+0x2e>
 8000d56:	bd70      	pop	{r4, r5, r6, pc}
 8000d58:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000d5c:	4798      	blx	r3
 8000d5e:	3501      	adds	r5, #1
 8000d60:	e7ee      	b.n	8000d40 <__libc_init_array+0xc>
 8000d62:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000d66:	4798      	blx	r3
 8000d68:	3501      	adds	r5, #1
 8000d6a:	e7f2      	b.n	8000d52 <__libc_init_array+0x1e>
 8000d6c:	08000dc4 	.word	0x08000dc4
 8000d70:	08000dc4 	.word	0x08000dc4
 8000d74:	08000dc4 	.word	0x08000dc4
 8000d78:	08000dc8 	.word	0x08000dc8

08000d7c <memset>:
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	4402      	add	r2, r0
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d100      	bne.n	8000d86 <memset+0xa>
 8000d84:	4770      	bx	lr
 8000d86:	f803 1b01 	strb.w	r1, [r3], #1
 8000d8a:	e7f9      	b.n	8000d80 <memset+0x4>

08000d8c <_init>:
 8000d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d8e:	bf00      	nop
 8000d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d92:	bc08      	pop	{r3}
 8000d94:	469e      	mov	lr, r3
 8000d96:	4770      	bx	lr

08000d98 <_fini>:
 8000d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d9a:	bf00      	nop
 8000d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d9e:	bc08      	pop	{r3}
 8000da0:	469e      	mov	lr, r3
 8000da2:	4770      	bx	lr
