// Seed: 1636043786
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  module_3();
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2
    , id_7,
    output uwire id_3,
    input tri0 id_4,
    output wor id_5
);
  wire id_8;
  wire id_9;
  module_0(
      id_8, id_9, id_8, id_9
  );
endmodule
module module_2;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_3;
  wire id_1;
  wire id_3;
  assign id_1 = id_1;
  assign id_3 = id_2;
  assign id_1 = 1;
endmodule
