Analysis & Synthesis report for processor
Thu Nov 06 17:54:53 2014
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: controlUnit:control|lpm_divide:Mod0
 12. Port Connectivity Checks: "reg16:RM"
 13. Port Connectivity Checks: "register16x16:regFile|mux16:m2"
 14. Port Connectivity Checks: "register16x16:regFile|mux16:m1"
 15. Port Connectivity Checks: "register16x16:regFile|decoder16:decoder"
 16. Port Connectivity Checks: "controlUnit:control"
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 06 17:54:53 2014          ;
; Quartus II 64-Bit Version          ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name                      ; processor                                      ;
; Top-level Entity Name              ; processor                                      ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 2,547                                          ;
;     Total combinational functions  ; 2,272                                          ;
;     Dedicated logic registers      ; 359                                            ;
; Total registers                    ; 359                                            ;
; Total pins                         ; 43                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; processor          ; processor          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; register16x16.vhdl               ; yes             ; User VHDL File               ; Z:/Systems/processor/register16x16.vhdl                               ;
; controlUnit.vhdl                 ; yes             ; User VHDL File               ; Z:/Systems/processor/controlUnit.vhdl                                 ;
; adder.vhdl                       ; yes             ; User VHDL File               ; Z:/Systems/processor/adder.vhdl                                       ;
; ps.vhdl                          ; yes             ; User VHDL File               ; Z:/Systems/processor/ps.vhdl                                          ;
; ir.vhdl                          ; yes             ; User VHDL File               ; Z:/Systems/processor/ir.vhdl                                          ;
; processor.vhdl                   ; yes             ; User VHDL File               ; Z:/Systems/processor/processor.vhdl                                   ;
; immediate.vhd                    ; yes             ; Auto-Found VHDL File         ; Z:/Systems/processor/immediate.vhd                                    ;
; decoder16.vhd                    ; yes             ; Auto-Found VHDL File         ; Z:/Systems/processor/decoder16.vhd                                    ;
; reg16.vhd                        ; yes             ; Auto-Found VHDL File         ; Z:/Systems/processor/reg16.vhd                                        ;
; mux16.vhd                        ; yes             ; Auto-Found VHDL File         ; Z:/Systems/processor/mux16.vhd                                        ;
; mux2.vhd                         ; yes             ; Auto-Found VHDL File         ; Z:/Systems/processor/mux2.vhd                                         ;
; alu.vhd                          ; yes             ; Auto-Found VHDL File         ; Z:/Systems/processor/alu.vhd                                          ;
; multibitadder.vhd                ; yes             ; Auto-Found VHDL File         ; Z:/Systems/processor/multibitadder.vhd                                ;
; and16.vhd                        ; yes             ; Auto-Found VHDL File         ; Z:/Systems/processor/and16.vhd                                        ;
; not16.vhd                        ; yes             ; Auto-Found VHDL File         ; Z:/Systems/processor/not16.vhd                                        ;
; variouslogic.vhd                 ; yes             ; Auto-Found VHDL File         ; Z:/Systems/processor/variouslogic.vhd                                 ;
; mux4.vhd                         ; yes             ; Auto-Found VHDL File         ; Z:/Systems/processor/mux4.vhd                                         ;
; or16.vhd                         ; yes             ; Auto-Found VHDL File         ; Z:/Systems/processor/or16.vhd                                         ;
; xor16.vhd                        ; yes             ; Auto-Found VHDL File         ; Z:/Systems/processor/xor16.vhd                                        ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf      ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/abs_divider.inc     ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc ;
; aglobal110.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/aglobal110.inc      ;
; db/lpm_divide_qlo.tdf            ; yes             ; Auto-Generated Megafunction  ; Z:/Systems/processor/db/lpm_divide_qlo.tdf                            ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; Z:/Systems/processor/db/abs_divider_4dg.tdf                           ;
; db/alt_u_div_k5f.tdf             ; yes             ; Auto-Generated Megafunction  ; Z:/Systems/processor/db/alt_u_div_k5f.tdf                             ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; Z:/Systems/processor/db/add_sub_lkc.tdf                               ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; Z:/Systems/processor/db/add_sub_mkc.tdf                               ;
; db/lpm_abs_0s9.tdf               ; yes             ; Auto-Generated Megafunction  ; Z:/Systems/processor/db/lpm_abs_0s9.tdf                               ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,547 ;
;                                             ;       ;
; Total combinational functions               ; 2272  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 876   ;
;     -- 3 input functions                    ; 660   ;
;     -- <=2 input functions                  ; 736   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1593  ;
;     -- arithmetic mode                      ; 679   ;
;                                             ;       ;
; Total registers                             ; 359   ;
;     -- Dedicated logic registers            ; 359   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 43    ;
; Maximum fan-out node                        ; reset ;
; Maximum fan-out                             ; 392   ;
; Total fan-out                               ; 8336  ;
; Average fan-out                             ; 3.12  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                         ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; |processor                               ; 2272 (0)          ; 359 (0)      ; 0           ; 0            ; 0       ; 0         ; 43   ; 0            ; |processor                                                                                                                  ;              ;
;    |Reg16:RA|                            ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Reg16:RA                                                                                                         ;              ;
;    |Reg16:RB|                            ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Reg16:RB                                                                                                         ;              ;
;    |Reg16:RY|                            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Reg16:RY                                                                                                         ;              ;
;    |Reg16:RZ|                            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Reg16:RZ                                                                                                         ;              ;
;    |alu:myAlu|                           ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu                                                                                                        ;              ;
;       |multiBitAdder:b2v_ADDER_16|       ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16                                                                             ;              ;
;          |adder:add0|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16|adder:add0                                                                  ;              ;
;          |adder:add10|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16|adder:add10                                                                 ;              ;
;          |adder:add11|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16|adder:add11                                                                 ;              ;
;          |adder:add12|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16|adder:add12                                                                 ;              ;
;          |adder:add13|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16|adder:add13                                                                 ;              ;
;          |adder:add1|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16|adder:add1                                                                  ;              ;
;          |adder:add2|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16|adder:add2                                                                  ;              ;
;          |adder:add3|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16|adder:add3                                                                  ;              ;
;          |adder:add4|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16|adder:add4                                                                  ;              ;
;          |adder:add5|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16|adder:add5                                                                  ;              ;
;          |adder:add6|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16|adder:add6                                                                  ;              ;
;          |adder:add7|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16|adder:add7                                                                  ;              ;
;          |adder:add8|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16|adder:add8                                                                  ;              ;
;          |adder:add9|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|multiBitAdder:b2v_ADDER_16|adder:add9                                                                  ;              ;
;       |mux4:b2v_inst6|                   ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:myAlu|mux4:b2v_inst6                                                                                         ;              ;
;    |controlUnit:control|                 ; 1896 (194)        ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|controlUnit:control                                                                                              ;              ;
;       |lpm_divide:Mod0|                  ; 1702 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|controlUnit:control|lpm_divide:Mod0                                                                              ;              ;
;          |lpm_divide_qlo:auto_generated| ; 1702 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|controlUnit:control|lpm_divide:Mod0|lpm_divide_qlo:auto_generated                                                ;              ;
;             |abs_divider_4dg:divider|    ; 1702 (64)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|controlUnit:control|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider                        ;              ;
;                |alt_u_div_k5f:divider|   ; 1605 (1605)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|controlUnit:control|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider  ;              ;
;                |lpm_abs_0s9:my_abs_num|  ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|controlUnit:control|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num ;              ;
;    |ir:instrReg|                         ; 0 (0)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|ir:instrReg                                                                                                      ;              ;
;    |register16x16:regFile|               ; 276 (0)           ; 240 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile                                                                                            ;              ;
;       |Reg16:r10|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r10                                                                                  ;              ;
;       |Reg16:r11|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r11                                                                                  ;              ;
;       |Reg16:r12|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r12                                                                                  ;              ;
;       |Reg16:r13|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r13                                                                                  ;              ;
;       |Reg16:r14|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r14                                                                                  ;              ;
;       |Reg16:r15|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r15                                                                                  ;              ;
;       |Reg16:r1|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r1                                                                                   ;              ;
;       |Reg16:r2|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r2                                                                                   ;              ;
;       |Reg16:r3|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r3                                                                                   ;              ;
;       |Reg16:r4|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r4                                                                                   ;              ;
;       |Reg16:r5|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r5                                                                                   ;              ;
;       |Reg16:r6|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r6                                                                                   ;              ;
;       |Reg16:r7|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r7                                                                                   ;              ;
;       |Reg16:r8|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r8                                                                                   ;              ;
;       |Reg16:r9|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|Reg16:r9                                                                                   ;              ;
;       |decoder16:decoder|                ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|decoder16:decoder                                                                          ;              ;
;       |mux16:m1|                         ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|mux16:m1                                                                                   ;              ;
;       |mux16:m2|                         ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16x16:regFile|mux16:m2                                                                                   ;              ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; controlUnit:control|extend[0,1]       ; Stuck at GND due to stuck port data_in ;
; controlUnit:control|a_inv             ; Stuck at GND due to stuck port data_in ;
; controlUnit:control|b_select          ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 359   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 323   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 325   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                               ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------+----------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |processor|Reg16:RZ|output[8]            ;                            ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; |processor|Reg16:RA|output[11]           ;                            ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; |processor|Reg16:RB|output[11]           ;                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; |processor|controlUnit:control|alu_op[1] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controlUnit:control|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 32             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_qlo ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg16:RM"                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "register16x16:regFile|mux16:m2" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; d0[15..1] ; Input ; Info     ; Stuck at GND                ;
; d0[0]     ; Input ; Info     ; Stuck at VCC                ;
+-----------+-------+----------+-----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "register16x16:regFile|mux16:m1" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; d0[15..1] ; Input ; Info     ; Stuck at GND                ;
; d0[0]     ; Input ; Info     ; Stuck at VCC                ;
+-----------+-------+----------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register16x16:regFile|decoder16:decoder"                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; output[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlUnit:control"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; rf_write   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ir_enable  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ma_select  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_read   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_write  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_select  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_enable  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inc_select ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_select   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y_select   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Nov 06 17:54:04 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 2 design units, including 1 entities, in source file register16x16.vhdl
    Info: Found design unit 1: register16x16-behavior
    Info: Found entity 1: register16x16
Info: Found 2 design units, including 1 entities, in source file controlunit.vhdl
    Info: Found design unit 1: controlUnit-behavior
    Info: Found entity 1: controlUnit
Info: Found 2 design units, including 1 entities, in source file adder.vhdl
    Info: Found design unit 1: adder-behavior
    Info: Found entity 1: adder
Info: Found 2 design units, including 1 entities, in source file ps.vhdl
    Info: Found design unit 1: ps-behavior
    Info: Found entity 1: ps
Info: Found 2 design units, including 1 entities, in source file ir.vhdl
    Info: Found design unit 1: ir-behavior
    Info: Found entity 1: ir
Info: Found 2 design units, including 1 entities, in source file processor.vhdl
    Info: Found design unit 1: processor-behavior
    Info: Found entity 1: processor
Info: Elaborating entity "processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(88): object "rf_write" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(88): object "ir_enable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(88): object "ma_select" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(88): object "mem_read" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(88): object "mem_write" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(88): object "pc_select" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(88): object "pc_enable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(88): object "inc_select" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(89): object "c_select" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(89): object "y_select" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(90): object "rmOut" assigned a value but never read
Info: Elaborating entity "ps" for hierarchy "ps:pStatus"
Info: Elaborating entity "ir" for hierarchy "ir:instrReg"
Info: Elaborating entity "controlUnit" for hierarchy "controlUnit:control"
Warning: Using design file immediate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: immediate-arch
    Info: Found entity 1: immediate
Info: Elaborating entity "immediate" for hierarchy "immediate:immediateBlock"
Info: Elaborating entity "register16x16" for hierarchy "register16x16:regFile"
Warning (10036): Verilog HDL or VHDL warning at register16x16.vhdl(36): object "enabled0" assigned a value but never read
Warning: Using design file decoder16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: decoder16-behavior
    Info: Found entity 1: decoder16
Info: Elaborating entity "decoder16" for hierarchy "register16x16:regFile|decoder16:decoder"
Warning: Using design file reg16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Reg16-behavior
    Info: Found entity 1: Reg16
Info: Elaborating entity "reg16" for hierarchy "register16x16:regFile|reg16:r1"
Warning: Using design file mux16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mux16-behavior
    Info: Found entity 1: mux16
Info: Elaborating entity "mux16" for hierarchy "register16x16:regFile|mux16:m1"
Warning: Using design file mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mux2-behavior
    Info: Found entity 1: mux2
Info: Elaborating entity "mux2" for hierarchy "mux2:muxB"
Warning: Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ALU-bdf_type
    Info: Found entity 1: alu
Warning (12300): Found the following files while searching for definition of entity "alu", but did not use these files because already using a different file containing the entity definition
    Warning: File: alu.bdf
Info: Elaborating entity "alu" for hierarchy "alu:myAlu"
Warning: Using design file multibitadder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: multiBitAdder-behavior
    Info: Found entity 1: multiBitAdder
Info: Elaborating entity "multibitadder" for hierarchy "alu:myAlu|multibitadder:b2v_ADDER_16"
Info: Elaborating entity "adder" for hierarchy "alu:myAlu|multibitadder:b2v_ADDER_16|adder:add0"
Warning: Using design file and16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: and16-behavior
    Info: Found entity 1: and16
Info: Elaborating entity "and16" for hierarchy "alu:myAlu|and16:b2v_AND_16"
Warning: Using design file not16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: not16-behavior
    Info: Found entity 1: not16
Info: Elaborating entity "not16" for hierarchy "alu:myAlu|not16:b2v_inst10"
Warning: Using design file variouslogic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: variousLogic-behavior
    Info: Found entity 1: variousLogic
Info: Elaborating entity "variouslogic" for hierarchy "alu:myAlu|variouslogic:b2v_inst14"
Warning: Using design file mux4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mux4-behavior
    Info: Found entity 1: mux4
Info: Elaborating entity "mux4" for hierarchy "alu:myAlu|mux4:b2v_inst6"
Warning: Using design file or16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: or16-behavior
    Info: Found entity 1: or16
Info: Elaborating entity "or16" for hierarchy "alu:myAlu|or16:b2v_OR_16"
Warning: Using design file xor16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: xor16-behavior
    Info: Found entity 1: xor16
Info: Elaborating entity "xor16" for hierarchy "alu:myAlu|xor16:b2v_XOR_16"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "controlUnit:control|Mod0"
Info: Elaborated megafunction instantiation "controlUnit:control|lpm_divide:Mod0"
Info: Instantiated megafunction "controlUnit:control|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "32"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf
    Info: Found entity 1: lpm_divide_qlo
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info: Found entity 1: abs_divider_4dg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info: Found entity 1: alt_u_div_k5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info: Found entity 1: lpm_abs_0s9
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "instruction[4]"
    Warning (15610): No output dependent on input pin "instruction[5]"
    Warning (15610): No output dependent on input pin "instruction[6]"
    Warning (15610): No output dependent on input pin "instruction[7]"
    Warning (15610): No output dependent on input pin "instruction[8]"
Info: Implemented 2620 device resources after synthesis - the final resource count might be different
    Info: Implemented 27 input pins
    Info: Implemented 16 output pins
    Info: Implemented 2577 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 440 megabytes
    Info: Processing ended: Thu Nov 06 17:54:54 2014
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:15


