INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Priority_Check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/APB_Slave_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
