

================================================================
== Vitis HLS Report for 'exec_pipeline'
================================================================
* Date:           Tue Mar 19 21:35:38 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj_ob
* Solution:       simulatedAnnealingTop (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.12 ns|  2.423 ns|     0.84 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  120000079|  120000079|  0.375 sec|  0.375 sec|  120000079|  120000079|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |                                                   |                                        |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
        |                      Instance                     |                 Module                 |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
        +---------------------------------------------------+----------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |grp_exec_pipeline_Pipeline_VITIS_LOOP_6_1_fu_253   |exec_pipeline_Pipeline_VITIS_LOOP_6_1   |         51|         51|   0.159 us|   0.159 us|         51|         51|       no|
        |grp_exec_pipeline_Pipeline_VITIS_LOOP_27_1_fu_267  |exec_pipeline_Pipeline_VITIS_LOOP_27_1  |  120000021|  120000021|  0.375 sec|  0.375 sec|  120000021|  120000021|       no|
        +---------------------------------------------------+----------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     0|    14289|    35797|    -|
|Memory               |        0|     -|       66|       75|    0|
|Multiplexer          |        -|     -|        -|      643|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    14365|    36515|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        1|        8|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |grp_exec_pipeline_Pipeline_VITIS_LOOP_27_1_fu_267  |exec_pipeline_Pipeline_VITIS_LOOP_27_1  |        0|   0|  13750|  35195|    0|
    |grp_exec_pipeline_Pipeline_VITIS_LOOP_6_1_fu_253   |exec_pipeline_Pipeline_VITIS_LOOP_6_1   |        0|   0|    539|    602|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |Total                                              |                                        |        0|   0|  14289|  35797|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |             Memory            |                          Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |st0_m_cell_a_V_U               |exec_pipeline_st0_m_cell_a_V_RAM_AUTO_1R1W               |        0|  8|   9|    0|     6|    8|     1|           48|
    |st0_m_cell_b_V_U               |exec_pipeline_st0_m_cell_b_V_RAM_1WNR_AUTO_1R1W          |        0|  8|   9|    0|     6|    8|     1|           48|
    |st0_m_th_valid_U               |exec_pipeline_st0_m_th_valid_RAM_1WNR_AUTO_1R1W          |        0|  2|   3|    0|     6|    1|     1|            6|
    |st1_m_fifo_a_m_arr_th_idx_V_U  |exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W  |        0|  8|   9|    0|    10|    8|     1|           80|
    |st1_m_fifo_a_m_arr_cell_V_U    |exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W  |        0|  8|   9|    0|    10|    8|     1|           80|
    |st1_m_fifo_a_m_arr_node_V_U    |exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W  |        0|  8|   9|    0|    10|    8|     1|           80|
    |st1_m_fifo_b_m_arr_th_idx_V_U  |exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W  |        0|  8|   9|    0|    10|    8|     1|           80|
    |st1_m_fifo_b_m_arr_cell_V_U    |exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W  |        0|  8|   9|    0|    10|    8|     1|           80|
    |st1_m_fifo_b_m_arr_node_V_U    |exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W  |        0|  8|   9|    0|    10|    8|     1|           80|
    +-------------------------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                          |                                                         |        0| 66|  75|    0|    78|   65|     9|          582|
    +-------------------------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  49|          9|    1|          9|
    |st0_m_cell_a_V_address0               |  26|          5|    3|         15|
    |st0_m_cell_a_V_address1               |  20|          4|    3|         12|
    |st0_m_cell_a_V_ce0                    |  14|          3|    1|          3|
    |st0_m_cell_a_V_d0                     |  14|          3|    8|         24|
    |st0_m_cell_a_V_we0                    |  14|          3|    1|          3|
    |st0_m_cell_b_V_address0               |  43|          8|    3|         24|
    |st0_m_cell_b_V_ce0                    |  14|          3|    1|          3|
    |st0_m_cell_b_V_d0                     |  14|          3|    8|         24|
    |st0_m_cell_b_V_we0                    |  14|          3|    1|          3|
    |st0_m_th_valid_address0               |  43|          8|    3|         24|
    |st0_m_th_valid_ce0                    |  14|          3|    1|          3|
    |st0_m_th_valid_d0                     |  14|          3|    1|          3|
    |st0_m_th_valid_we0                    |  14|          3|    1|          3|
    |st1_m_fifo_a_m_arr_cell_V_address0    |  14|          3|    4|         12|
    |st1_m_fifo_a_m_arr_cell_V_ce0         |  14|          3|    1|          3|
    |st1_m_fifo_a_m_arr_cell_V_d0          |  14|          3|    8|         24|
    |st1_m_fifo_a_m_arr_cell_V_we0         |  14|          3|    1|          3|
    |st1_m_fifo_a_m_arr_node_V_address0    |  14|          3|    4|         12|
    |st1_m_fifo_a_m_arr_node_V_ce0         |  14|          3|    1|          3|
    |st1_m_fifo_a_m_arr_node_V_d0          |  14|          3|    8|         24|
    |st1_m_fifo_a_m_arr_node_V_we0         |  14|          3|    1|          3|
    |st1_m_fifo_a_m_arr_th_idx_V_address0  |  14|          3|    4|         12|
    |st1_m_fifo_a_m_arr_th_idx_V_ce0       |  14|          3|    1|          3|
    |st1_m_fifo_a_m_arr_th_idx_V_d0        |  14|          3|    8|         24|
    |st1_m_fifo_a_m_arr_th_idx_V_we0       |  14|          3|    1|          3|
    |st1_m_fifo_b_m_arr_cell_V_address0    |  14|          3|    4|         12|
    |st1_m_fifo_b_m_arr_cell_V_ce0         |  14|          3|    1|          3|
    |st1_m_fifo_b_m_arr_cell_V_d0          |  14|          3|    8|         24|
    |st1_m_fifo_b_m_arr_cell_V_we0         |  14|          3|    1|          3|
    |st1_m_fifo_b_m_arr_node_V_address0    |  14|          3|    4|         12|
    |st1_m_fifo_b_m_arr_node_V_ce0         |  14|          3|    1|          3|
    |st1_m_fifo_b_m_arr_node_V_d0          |  14|          3|    8|         24|
    |st1_m_fifo_b_m_arr_node_V_we0         |  14|          3|    1|          3|
    |st1_m_fifo_b_m_arr_th_idx_V_address0  |  14|          3|    4|         12|
    |st1_m_fifo_b_m_arr_th_idx_V_ce0       |  14|          3|    1|          3|
    |st1_m_fifo_b_m_arr_th_idx_V_d0        |  14|          3|    8|         24|
    |st1_m_fifo_b_m_arr_th_idx_V_we0       |  14|          3|    1|          3|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 643|        133|  120|        405|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                       |  8|   0|    8|          0|
    |grp_exec_pipeline_Pipeline_VITIS_LOOP_27_1_fu_267_ap_start_reg  |  1|   0|    1|          0|
    |grp_exec_pipeline_Pipeline_VITIS_LOOP_6_1_fu_253_ap_start_reg   |  1|   0|    1|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           | 10|   0|   10|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  exec_pipeline|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  exec_pipeline|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  exec_pipeline|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  exec_pipeline|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  exec_pipeline|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  exec_pipeline|  return value|
|n2c_address0  |  out|    3|   ap_memory|            n2c|         array|
|n2c_ce0       |  out|    1|   ap_memory|            n2c|         array|
|n2c_we0       |  out|  100|   ap_memory|            n2c|         array|
|n2c_d0        |  out|  800|   ap_memory|            n2c|         array|
|n2c_q0        |   in|  800|   ap_memory|            n2c|         array|
|n2c_address1  |  out|    3|   ap_memory|            n2c|         array|
|n2c_ce1       |  out|    1|   ap_memory|            n2c|         array|
|n2c_q1        |   in|  800|   ap_memory|            n2c|         array|
|c2n_address0  |  out|    3|   ap_memory|            c2n|         array|
|c2n_ce0       |  out|    1|   ap_memory|            c2n|         array|
|c2n_we0       |  out|  100|   ap_memory|            c2n|         array|
|c2n_d0        |  out|  800|   ap_memory|            c2n|         array|
|c2n_q0        |   in|  800|   ap_memory|            c2n|         array|
|c2n_address1  |  out|    3|   ap_memory|            c2n|         array|
|c2n_ce1       |  out|    1|   ap_memory|            c2n|         array|
|c2n_q1        |   in|  800|   ap_memory|            c2n|         array|
|n_address0    |  out|    7|   ap_memory|              n|         array|
|n_ce0         |  out|    1|   ap_memory|              n|         array|
|n_q0          |   in|   32|   ap_memory|              n|         array|
|n_address1    |  out|    7|   ap_memory|              n|         array|
|n_ce1         |  out|    1|   ap_memory|              n|         array|
|n_q1          |   in|   32|   ap_memory|              n|         array|
+--------------+-----+-----+------------+---------------+--------------+

