#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Dec 26 14:04:11 2022
# Process ID: 10072
# Current directory: D:/Xilinx/Progetti_Xilinx/12_rete_neurale
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6720 D:\Xilinx\Progetti_Xilinx\12_rete_neurale\12_rete_neurale.xpr
# Log file: D:/Xilinx/Progetti_Xilinx/12_rete_neurale/vivado.log
# Journal file: D:/Xilinx/Progetti_Xilinx/12_rete_neurale\vivado.jou
# Running On: DESKTOP-1RVA572, OS: Windows, CPU Frequency: 3312 MHz, CPU Physical cores: 4, Host memory: 17124 MB
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
close_project
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" ) || (BOARD_NAME =~"*vmk180*" && VENDOR_NAME=="xilinx.com" )||(BOARD_NAME =~"*vpk120*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" ) || (BOARD_NAME =~"*vmk180*" && VENDOR_NAME=="xilinx.com" )||(BOARD_NAME =~"*vpk120*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" ) || (BOARD_NAME =~"*vmk180*" && VENDOR_NAME=="xilinx.com" )||(BOARD_NAME =~"*vpk120*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" ) || (BOARD_NAME =~"*vmk180*" && VENDOR_NAME=="xilinx.com" )||(BOARD_NAME =~"*vpk120*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" ) || (BOARD_NAME =~"*vpk120*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" ) || (BOARD_NAME =~"*vpk120*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(PART_NAME =~"*xczu*" && VENDOR_NAME=="xilinx.com") } -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(PART_NAME =~"*xczu*" && VENDOR_NAME=="xilinx.com") } -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*kcu105*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*kcu105*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" ) || (BOARD_NAME =~"*vmk180*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" ) || (BOARD_NAME =~"*vmk180*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" ) || (BOARD_NAME =~"*vpk120*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" ) || (BOARD_NAME =~"*vpk120*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190" && VENDOR_NAME=="xilinx.com" && PART_NAME=~"xcvc1902-vsva2197-2MP-e-S") || (BOARD_NAME =~"*vmk180" && VENDOR_NAME=="xilinx.com" && PART_NAME=~"xcvm1802-vsva2197-2MP-e-S")} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190" && VENDOR_NAME=="xilinx.com" && PART_NAME=~"xcvc1902-vsva2197-2MP-e-S") || (BOARD_NAME =~"*vmk180" && VENDOR_NAME=="xilinx.com" && PART_NAME=~"xcvm1802-vsva2197-2MP-e-S")} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com")|| (BOARD_NAME =~"*vmk180*" && VENDOR_NAME=="xilinx.com") || (BOARD_NAME =~"*vpk120*" && VENDOR_NAME=="xilinx.com")} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com")|| (BOARD_NAME =~"*vmk180*" && VENDOR_NAME=="xilinx.com") || (BOARD_NAME =~"*vpk120*" && VENDOR_NAME=="xilinx.com")} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" ) || (BOARD_NAME =~"*vmk180*" && VENDOR_NAME=="xilinx.com" )||(BOARD_NAME =~"*vpk120*" && VENDOR_NAME=="xilinx.com" )||(BOARD_NAME =~"*vpk180*" && VENDOR_NAME=="xilinx.com")} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" ) || (BOARD_NAME =~"*vmk180*" && VENDOR_NAME=="xilinx.com" )||(BOARD_NAME =~"*vpk120*" && VENDOR_NAME=="xilinx.com" )||(BOARD_NAME =~"*vpk180*" && VENDOR_NAME=="xilinx.com")} -latest_file_version'.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
can't read "newlist": no such variable
can't read "newlist": no such variable
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" ) || (BOARD_NAME =~"*vmk180*" && VENDOR_NAME=="xilinx.com" )||(BOARD_NAME =~"*vpk120*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(BOARD_NAME =~"*vck190*" && VENDOR_NAME=="xilinx.com" ) || (BOARD_NAME =~"*vmk180*" && VENDOR_NAME=="xilinx.com" )||(BOARD_NAME =~"*vpk120*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(PART_NAME =~"*xczu*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(PART_NAME =~"*xczu*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {PART_NAME=~"*xc7z*" && VENDOR_NAME=="xilinx.com"} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {PART_NAME=~"*xc7z*" && VENDOR_NAME=="xilinx.com"} -latest_file_version'.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
open_project D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
add_files -norecurse {D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/full_adder.vhd D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/32bit_shift_register.vhd D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/ripple_carry_32.vhd D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/adder_sub_32.vhd D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/1bit_register.vhd D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/control_unit_32b.vhd D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/counter_32.vhd}
update_compile_order -fileset sources_1
file mkdir D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd w ]
add_files -fileset sim_1 D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Booth_multiplier_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Booth_multiplier_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Booth_multiplier_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/1bit_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/32bit_shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_shift_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/control_unit_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/counter_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_mod32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/adder_sub_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_sub_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/ripple_carry_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ripple_carry_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier_32'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:128]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Booth_multiplier_32_behav xil_defaultlib.Booth_multiplier_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Booth_multiplier_32_behav xil_defaultlib.Booth_multiplier_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.booth_multiplier_32
Built simulation snapshot Booth_multiplier_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Booth_multiplier_32_behav -key {Behavioral:sim_1:Functional:Booth_multiplier_32} -tclbatch {Booth_multiplier_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Booth_multiplier_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Booth_multiplier_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1605.855 ; gain = 0.000
set_property top sim_booth_32 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_booth_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_booth_32'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'booth_multiplier' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd:70]
ERROR: [VRFC 10-666] expression has 16 elements; expected 32 [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd:87]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sim_booth_32 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_booth_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_booth_32'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'booth_multiplier' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_booth_32_behav -key {Behavioral:sim_1:Functional:sim_booth_32} -tclbatch {sim_booth_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sim_booth_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_booth_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
step
Stopped at time : 1005 ns : File "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd" Line 66
step
Stopped at time : 1005 ns : File "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd" Line 67
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_booth_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_booth_32'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_booth_32'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/control_unit_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier_32'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:128]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/control_unit_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier_32'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:128]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_booth_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_booth_32_behav -key {Behavioral:sim_1:Functional:sim_booth_32} -tclbatch {sim_booth_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sim_booth_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_booth_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/control_unit_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier_32'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:128]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_booth_32'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_booth_32'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/control_unit_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier_32'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:128]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_booth_32'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_booth_32'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_booth_32'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier_32'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:128]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/control_unit_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier_32'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sources_1/new/Booth_multiplier_32.vhd:128]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_booth_32'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_booth_32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.srcs/sim_1/new/sim_booth_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_booth_32'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_booth_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/Multiplier_32/Multiplier_32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_booth_32_behav xil_defaultlib.sim_booth_32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_booth_32
Built simulation snapshot sim_booth_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/32bit_shift_register.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/control_unit_32b.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/counter_32.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/Booth_multiplier_32.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/adder_sub_32.vhd D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/32bit_shift_register.vhd D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/control_unit_32b.vhd D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/counter_32.vhd D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd}
WARNING: [filemgmt 56-12] File 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/adder_sub_32.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/control_unit_32b.vhd] -no_script -reset -force -quiet
remove_files  D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/control_unit_32b.vhd
export_ip_user_files -of_objects  [get_files D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/32bit_shift_register.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/Booth_multiplier_32.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/counter_32.vhd] -no_script -reset -force -quiet
remove_files  {D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/32bit_shift_register.vhd D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/Booth_multiplier_32.vhd D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/counter_32.vhd}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_output_neuron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/32bit_shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_shift_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/control_unit_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/counter_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_mod32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier_32'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:128]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:29]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.type_package_output
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.uc_neurone_output [uc_neurone_output_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_output [\ROM_output(rom_generic=("000000...]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod10 [counter_mod10_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_16_1_output [mux_16_1_output_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_2_1_output [mux_2_1_output_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_64 [ripple_carry_64_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_64 [adder_sub_64_default]
Compiling architecture behavioural of entity xil_defaultlib.register_64 [register_64_default]
Compiling architecture dataflow of entity xil_defaultlib.ReLU_output [relu_output_default]
Compiling architecture structural of entity xil_defaultlib.output_neuron [\output_neuron(weights=("0000000...]
Compiling architecture behavioral of entity xil_defaultlib.sim_output_neuron
Built simulation snapshot sim_output_neuron_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_output_neuron_behav -key {Behavioral:sim_1:Functional:sim_output_neuron} -tclbatch {sim_output_neuron.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sim_output_neuron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1 ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_output_neuron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1 ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:29]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:29]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:29]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:29]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/control_unit_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier_32'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:128]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:29]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.type_package_output
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.uc_neurone_output [uc_neurone_output_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_output [\ROM_output(rom_generic=("000000...]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod10 [counter_mod10_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_16_1_output [mux_16_1_output_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_2_1_output [mux_2_1_output_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_64 [ripple_carry_64_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_64 [adder_sub_64_default]
Compiling architecture behavioural of entity xil_defaultlib.register_64 [register_64_default]
Compiling architecture dataflow of entity xil_defaultlib.ReLU_output [relu_output_default]
Compiling architecture structural of entity xil_defaultlib.output_neuron [\output_neuron(weights=("0000000...]
Compiling architecture behavioral of entity xil_defaultlib.sim_output_neuron
Built simulation snapshot sim_output_neuron_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.855 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/control_unit_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier_32'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:128]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/uc_neurone_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uc_neurone_output'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_neuron'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:101]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:123]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:159]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:29]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.type_package_output
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.uc_neurone_output [uc_neurone_output_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_output [\ROM_output(rom_generic=("000000...]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod10 [counter_mod10_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_16_1_output [mux_16_1_output_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_2_1_output [mux_2_1_output_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_64 [ripple_carry_64_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_64 [adder_sub_64_default]
Compiling architecture behavioural of entity xil_defaultlib.register_64 [register_64_default]
Compiling architecture dataflow of entity xil_defaultlib.ReLU_output [relu_output_default]
Compiling architecture structural of entity xil_defaultlib.output_neuron [\output_neuron(weights=("0000000...]
Compiling architecture behavioral of entity xil_defaultlib.sim_output_neuron
Built simulation snapshot sim_output_neuron_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.855 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/uc_neurone_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uc_neurone_output'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_neuron'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:101]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:123]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:159]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:29]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.type_package_output
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.uc_neurone_output [uc_neurone_output_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_output [\ROM_output(rom_generic=("000000...]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod10 [counter_mod10_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_16_1_output [mux_16_1_output_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_2_1_output [mux_2_1_output_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_64 [ripple_carry_64_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_64 [adder_sub_64_default]
Compiling architecture behavioural of entity xil_defaultlib.register_64 [register_64_default]
Compiling architecture dataflow of entity xil_defaultlib.ReLU_output [relu_output_default]
Compiling architecture structural of entity xil_defaultlib.output_neuron [\output_neuron(weights=("0000000...]
Compiling architecture behavioral of entity xil_defaultlib.sim_output_neuron
Built simulation snapshot sim_output_neuron_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.855 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/control_unit_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/counter_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_mod32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier_32'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:128]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_neuron'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:101]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:123]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:159]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:29]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.type_package_output
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.uc_neurone_output [uc_neurone_output_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_output [\ROM_output(rom_generic=("000000...]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod10 [counter_mod10_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_16_1_output [mux_16_1_output_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_2_1_output [mux_2_1_output_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_64 [ripple_carry_64_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_64 [adder_sub_64_default]
Compiling architecture behavioural of entity xil_defaultlib.register_64 [register_64_default]
Compiling architecture dataflow of entity xil_defaultlib.ReLU_output [relu_output_default]
Compiling architecture structural of entity xil_defaultlib.output_neuron [\output_neuron(weights=("0000000...]
Compiling architecture behavioral of entity xil_defaultlib.sim_output_neuron
Built simulation snapshot sim_output_neuron_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.855 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier_32'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:128]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_neuron'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:101]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:123]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:159]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:29]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.type_package_output
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.uc_neurone_output [uc_neurone_output_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_output [\ROM_output(rom_generic=("000000...]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod10 [counter_mod10_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_16_1_output [mux_16_1_output_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_2_1_output [mux_2_1_output_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_64 [ripple_carry_64_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_64 [adder_sub_64_default]
Compiling architecture behavioural of entity xil_defaultlib.register_64 [register_64_default]
Compiling architecture dataflow of entity xil_defaultlib.ReLU_output [relu_output_default]
Compiling architecture structural of entity xil_defaultlib.output_neuron [\output_neuron(weights=("0000000...]
Compiling architecture behavioral of entity xil_defaultlib.sim_output_neuron
Built simulation snapshot sim_output_neuron_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.855 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:29]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:29]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:29]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:29]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.855 ; gain = 0.000
add_files -norecurse D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/full_adder.vhd
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ripple_carry_32.vhd:29]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:23]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:26]
WARNING: [VRFC 10-4940] 'full_adder' remains a black box since it has no binding entity [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/ripple_carry_64.vhd:29]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1605.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_output_neuron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_output_neuron_behav -key {Behavioral:sim_1:Functional:sim_output_neuron} -tclbatch {sim_output_neuron.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sim_output_neuron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1 ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_output_neuron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1 ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.855 ; gain = 0.000
set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE off [get_runs synth_1]
launch_runs synth_1 -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Dec 26 15:26:21 2022] Launched synth_1...
Run output will be captured here: D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Dec 26 15:27:41 2022] Launched synth_1...
Run output will be captured here: D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_output_neuron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_output_neuron_behav -key {Behavioral:sim_1:Functional:sim_output_neuron} -tclbatch {sim_output_neuron.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sim_output_neuron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1 ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_output_neuron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1 ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.855 ; gain = 0.000
close [ open D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/adder_64_test.vhd w ]
add_files D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/adder_64_test.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier_32'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:128]
ERROR: [VRFC 10-2987] 'add_64_test' is not compiled in library 'xil_defaultlib' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:138]
ERROR: [VRFC 10-9458] unit 'structural' is ignored due to previous errors [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:45]
INFO: [VRFC 10-8704] VHDL file 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Dec 26 15:34:48 2022] Launched synth_1...
Run output will be captured here: D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_output_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_output_neuron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_output_neuron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/adder_64_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_64_test'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier_32'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/mult/Booth_multiplier_32.vhd:128]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_neuron'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:101]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:123]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/output/output_neuron.vhd:159]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_output_neuron_behav xil_defaultlib.sim_output_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:105]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bias' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_output_neuron.vhd:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.type_package_output
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.uc_neurone_output [uc_neurone_output_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_output [\ROM_output(rom_generic=("000000...]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod10 [counter_mod10_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_16_1_output [mux_16_1_output_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_32 [control_unit_32_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod32 [counter_mod32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_shift_32 [register_shift_32_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture behavioral of entity xil_defaultlib.add_64_test [add_64_test_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier_32 [booth_multiplier_32_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_2_1_output [mux_2_1_output_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_64 [ripple_carry_64_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_64 [adder_sub_64_default]
Compiling architecture behavioural of entity xil_defaultlib.register_64 [register_64_default]
Compiling architecture dataflow of entity xil_defaultlib.ReLU_output [relu_output_default]
Compiling architecture structural of entity xil_defaultlib.output_neuron [\output_neuron(weights=("0000000...]
Compiling architecture behavioral of entity xil_defaultlib.sim_output_neuron
Built simulation snapshot sim_output_neuron_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_output_neuron_behav -key {Behavioral:sim_1:Functional:sim_output_neuron} -tclbatch {sim_output_neuron.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sim_output_neuron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1 ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_output_neuron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1 ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1605.855 ; gain = 0.000
set_property top hidden_layer [current_fileset]
update_compile_order -fileset sources_1
set_property top sim_hidden_neuron [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_hidden_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_hidden_neuron' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_hidden_neuron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/32bit_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/9bit_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_9'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/counter_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_mod9'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/adder_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_sub'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/Booth_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Booth_multiplier'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/Booth_multiplier.vhd:89]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/Booth_multiplier.vhd:96]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/Booth_multiplier.vhd:106]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/Booth_multiplier.vhd:117]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/Booth_multiplier.vhd:128]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/type_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/uc_neurone_hidden.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uc_neurone_hidden'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/mux_16_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_16_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/hidden_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hidden_neuron'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/hidden_neuron.vhd:110]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/hidden_neuron.vhd:131]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/hidden_neuron.vhd:167]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/mult/ripple_carry.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ripple_carry'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_hidden_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_hidden_neuron'
WARNING: [VRFC 10-3092] actual expression for generic 'weights' cannot reference a signal [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_hidden_neuron.vhd:109]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_hidden_neuron_behav xil_defaultlib.sim_hidden_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_hidden_neuron_behav xil_defaultlib.sim_hidden_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_hidden_neuron.vhd:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.type_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.uc_neurone_hidden [uc_neurone_hidden_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [\ROM(rom_generic=("000111101","0...]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod9 [counter_mod9_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_16_1 [mux_16_1_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.register_9 [register_9_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier [booth_multiplier_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_2_1 [mux_2_1_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_32 [register_32_default]
Compiling architecture dataflow of entity xil_defaultlib.ReLU [relu_default]
Compiling architecture structural of entity xil_defaultlib.hidden_neuron [\hidden_neuron(weights=("0001111...]
Compiling architecture behavioral of entity xil_defaultlib.sim_hidden_neuron
Built simulation snapshot sim_hidden_neuron_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_hidden_neuron_behav -key {Behavioral:sim_1:Functional:sim_hidden_neuron} -tclbatch {sim_hidden_neuron.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sim_hidden_neuron.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1 ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_hidden_neuron_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1 ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.855 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_hidden_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_hidden_neuron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/hidden_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hidden_neuron'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/hidden_neuron.vhd:110]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/hidden_neuron.vhd:131]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/neuroni/hidden/hidden_neuron.vhd:167]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_hidden_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_hidden_neuron_behav xil_defaultlib.sim_hidden_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_hidden_neuron_behav xil_defaultlib.sim_hidden_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_hidden_neuron.vhd:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.type_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.uc_neurone_hidden [uc_neurone_hidden_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [\ROM(rom_generic=("000111101","0...]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod9 [counter_mod9_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_16_1 [mux_16_1_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.register_9 [register_9_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier [booth_multiplier_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_2_1 [mux_2_1_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_32 [register_32_default]
Compiling architecture structural of entity xil_defaultlib.hidden_neuron [\hidden_neuron(weights=("0001111...]
Compiling architecture behavioral of entity xil_defaultlib.sim_hidden_neuron
Built simulation snapshot sim_hidden_neuron_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_hidden_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_hidden_neuron_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_hidden_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_hidden_neuron'
WARNING: [VRFC 10-3092] actual expression for generic 'weights' cannot reference a signal [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_hidden_neuron.vhd:109]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_hidden_neuron'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_hidden_neuron_behav xil_defaultlib.sim_hidden_neuron -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_hidden_neuron_behav xil_defaultlib.sim_hidden_neuron -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'weights' [D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sim_1/new/sim_hidden_neuron.vhd:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.type_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.uc_neurone_hidden [uc_neurone_hidden_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [\ROM(rom_generic=("000111101","0...]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod9 [counter_mod9_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_16_1 [mux_16_1_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.register_9 [register_9_default]
Compiling architecture behavioral of entity xil_defaultlib.register_1 [register_1_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture structural of entity xil_defaultlib.Booth_multiplier [booth_multiplier_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_2_1 [mux_2_1_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_32 [ripple_carry_32_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub_32 [adder_sub_32_default]
Compiling architecture behavioural of entity xil_defaultlib.register_32 [register_32_default]
Compiling architecture structural of entity xil_defaultlib.hidden_neuron [\hidden_neuron(weights=("0001111...]
Compiling architecture behavioral of entity xil_defaultlib.sim_hidden_neuron
Built simulation snapshot sim_hidden_neuron_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
close [ open D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/rete_neurale.vhd w ]
add_files D:/Xilinx/Progetti_Xilinx/12_rete_neurale/12_rete_neurale.srcs/sources_1/new/rete_neurale.vhd
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 16:01:08 2022...
