0.6
2018.2
Jun 14 2018
20:07:38
/media/kevinvig7/Elements/Documentos/CursoVLSI/TP_Final/Verilog/Mult_CSD/CSD1.v,1592093512,verilog,,/media/kevinvig7/Elements/Documentos/CursoVLSI/TP_Final/Verilog/Mult_CSD/CSD2.v,,CSD1,,,,,,,,
/media/kevinvig7/Elements/Documentos/CursoVLSI/TP_Final/Verilog/Mult_CSD/CSD2.v,1592095117,verilog,,/media/kevinvig7/Elements/Documentos/CursoVLSI/TP_Final/Verilog/Mult_CSD/CSD_tb.v,,CSD2,,,,,,,,
/media/kevinvig7/Elements/Documentos/CursoVLSI/TP_Final/Verilog/Mult_CSD/CSD_tb.v,1592094328,verilog,,,,CSD_tb,,,,,,,,
/media/kevinvig7/Elements/Documentos/CursoVLSI/TP_Final/Verilog/Mult_CSD/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
