INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/CarryOuts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryOuts
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Block_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Carry_Block_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Block_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Carry_Block_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Block_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Carry_Block_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Block_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Carry_Block_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Lookahead_16_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Carry_Lookahead_16_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Lookahead_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Carry_Lookahead_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/SuperPG_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SuperPG_Block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/pg_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pg_Block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/tb_Carry_Lookahead_16_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Carry_Lookahead_16_Bit
