// Seed: 815388906
module module_0;
  id_1(
      1 && 1, 1
  );
endmodule
macromodule module_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  module_0();
  wire id_4;
endmodule
module module_3 (
    input tri id_0,
    input uwire id_1,
    output wand id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri id_5
    , id_22,
    input wire id_6,
    input uwire id_7,
    input wand id_8,
    output tri id_9,
    output wor id_10,
    input wand id_11,
    output tri id_12,
    input supply1 id_13,
    output wor id_14
    , id_23,
    input tri id_15,
    input tri0 id_16,
    output tri0 id_17,
    inout supply1 id_18,
    inout wire id_19,
    input wire id_20
);
  assign id_10 = id_11 ? id_23 : (1);
  module_0();
endmodule
