---
layout: default
title: "1.6ï½œä»Šå¾Œã®äºˆæ¸¬ï¼ˆA10ä»¥é™ã€ãƒŠãƒãƒ¯ã‚¤ãƒ¤åŒ–ã€CMOS Beyondï¼‰ / Future Outlook: Post-A10, Nanowire, and CMOS Beyond"
---

---

# ğŸ”® 1.6ï½œä»Šå¾Œã®äºˆæ¸¬ï¼ˆA10ä»¥é™ã€ãƒŠãƒãƒ¯ã‚¤ãƒ¤åŒ–ã€CMOS Beyondï¼‰  
**1.6ï½œFuture Outlook: Post-A10, Nanowire, and CMOS Beyond**

---

## ğŸ“Œ æ¦‚è¦ / Overview

**JP:**  
TSMCã¯N2ï¼ˆGAAãƒŠãƒã‚·ãƒ¼ãƒˆï¼‰ä»¥é™ã€ã•ã‚‰ã«é«˜å¯†åº¦åŒ–ãƒ»ä½æ¶ˆè²»é›»åŠ›åŒ–ã‚’é€²ã‚ã‚‹ãŸã‚ã«**ãƒŠãƒãƒ¯ã‚¤ãƒ¤ï¼ˆNanowire FETï¼‰**ã‚„**CFETï¼ˆComplementary FETï¼‰**ãªã©ã€ãƒã‚¹ãƒˆCMOSæŠ€è¡“ã®ç ”ç©¶ã‚’é€²ã‚ã¦ã„ã¾ã™ã€‚  
A10ä»¥é™ã¯ã€**åŠå°ä½“ææ–™ãƒ»ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ»ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã®åŒæ™‚é©æ–°**ãŒå‰æã¨ãªã‚Šã¾ã™ã€‚

**EN:**  
Beyond N2 (GAA nanosheet), TSMC is researching **Nanowire FET** and **CFET (Complementary FET)** as part of post-CMOS technology to further increase density and reduce power.  
Post-A10 nodes will require **simultaneous innovation in materials, packaging, and architecture**.

---

## ğŸš€ æŠ€è¡“ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ—ã®æ–¹å‘æ€§ / Technology Roadmap Directions

| ä¸–ä»£ / Generation | äºˆæƒ³æŠ€è¡“ / Expected Technology | ä¸»ãªèª²é¡Œ / Key Challenges |
|-------------------|--------------------------------|----------------------------|
| A10 (ã€œ1nm)       | é«˜NA EUV + GAAæœ€é©åŒ– / High-NA EUV + optimized GAA | é…ç·šé…å»¶ã€ç†±ç®¡ç† |
| A8                | ãƒŠãƒãƒ¯ã‚¤ãƒ¤FET / Nanowire FET | ãƒ‡ãƒã‚¤ã‚¹å¤‰æ›ã®è¨­è¨ˆç§»è¡Œ |
| A6                | CFETã‚¹ã‚¿ãƒƒã‚¯ / CFET Stack | CMOSçµ±åˆã®æ­©ç•™ã¾ã‚Šãƒ»ä¿¡é ¼æ€§ |
| A4                | 2Dææ–™ï¼ˆMoSâ‚‚ç­‰ï¼‰ / 2D Materials | å¤§é¢ç©åˆæˆã¨æ¬ é™¥åˆ¶å¾¡ |
| A2ã€œBeyond        | ãƒã‚¹ãƒˆCMOSï¼ˆã‚¹ãƒ”ãƒ³ãƒˆãƒ­ãƒ‹ã‚¯ã‚¹ç­‰ï¼‰ / Post-CMOS (Spintronics, etc.) | æ–°ãƒ‡ãƒã‚¤ã‚¹ã¨ã‚·ã‚¹ãƒ†ãƒ çµ±åˆ |

---

## ğŸ§© ææ–™ãƒ»è£½é€ ãƒ»è¨­è¨ˆã®é©æ–° / Innovations in Materials, Manufacturing, and Design

**JP:**
1. **ææ–™é©æ–°** â€” é«˜ç§»å‹•åº¦ãƒãƒ£ãƒãƒ«ææ–™ï¼ˆGe, III-Væ—, 2Dææ–™ï¼‰  
2. **è£½é€ é©æ–°** â€” åŸå­ãƒ¬ãƒ™ãƒ«åˆ¶å¾¡ALDã€ãƒãƒ«ãƒãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°ï¼‹High-NA EUV  
3. **è¨­è¨ˆé©æ–°** â€” 3D-ICã€ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã€ã‚·ã‚¹ãƒ†ãƒ ã‚¤ãƒ³ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ï¼ˆSiPï¼‰

**EN:**
1. **Material innovation** â€” High-mobility channel materials (Ge, III-V, 2D materials)  
2. **Manufacturing innovation** â€” ALD with atomic-level control, multi-patterning + High-NA EUV  
3. **Design innovation** â€” 3D-IC, chiplets, system-in-package (SiP)

---

## ğŸŒ ã‚·ã‚¹ãƒ†ãƒ ãƒ»å¿œç”¨é¢ã§ã®å¤‰åŒ– / System & Application Shifts

- **HPC/AIã®è¶…é«˜å¸¯åŸŸåŒ–**ï¼ˆHBM4/5ã€CXLçµ±åˆï¼‰  
- **ã‚¨ãƒƒã‚¸ãƒ‡ãƒã‚¤ã‚¹ã®ä½é›»åŠ›åŒ–**ï¼ˆmWç´šå¸¸æ™‚é§†å‹•SoCï¼‰  
- **é‡å­-å¤å…¸ãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰**ï¼ˆCryo-CMOSã®å®Ÿç”¨åŒ–ï¼‰

---

## ğŸ”­ äºˆæ¸¬ã¾ã¨ã‚ / Summary of Predictions

| é …ç›® / Item | çŸ­æœŸï¼ˆã€œ2027ï¼‰ / Short-term | ä¸­æœŸï¼ˆã€œ2032ï¼‰ / Mid-term | é•·æœŸï¼ˆ2035ã€œï¼‰ / Long-term |
|-------------|----------------------------|---------------------------|----------------------------|
| ãƒ‡ãƒã‚¤ã‚¹æ§‹é€  | GAAæœ€é©åŒ– / Optimized GAA | ãƒŠãƒãƒ¯ã‚¤ãƒ¤ / Nanowire | CFET / 2Dææ–™ |
| è£½é€ è£…ç½®     | High-NA EUV | High-NAé‡ç”£åŒ– | æ–°éœ²å…‰æ–¹å¼ |
| è¨­è¨ˆæ‰‹æ³•     | ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆæ¨™æº–åŒ– | 3D-ICé«˜åº¦åŒ– | ãƒã‚¹ãƒˆCMOSè¨­è¨ˆ |

---

## ğŸ§  è£œè¶³ã‚­ãƒ¼ãƒ¯ãƒ¼ãƒ‰ / Key Terms

- **Nanowire FETï¼ˆãƒŠãƒãƒ¯ã‚¤ãƒ¤å‹FETï¼‰**
- **CFETï¼ˆComplementary FETï¼‰**
- **High-NA EUV**
- **2Dææ–™ï¼ˆ2D Materialsï¼‰**
- **ãƒã‚¹ãƒˆCMOSï¼ˆPost-CMOSï¼‰**

---

## ğŸ“ é–¢é€£ãƒªãƒ³ã‚¯ / Related Links

- [1.5ï½œA16ãƒãƒ¼ãƒ‰ï¼šA14ã¨ã®é•ã„ã€æ€§èƒ½å¯†åº¦ã€ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨ã®é–¢ä¿‚](1_5_a16_node.md)  
- [README (TSMC Insight)](../README.md)  
- [Edusemi è£œè¶³è³‡æ–™ï¼šCFETæ§‹é€ ã¨æŠ€è¡“çš„èª²é¡Œ](https://github.com/Samizo-AITL/Edusemi-v4x/blob/main/f_chapter1_finfet_gaa/appendixf1_04_cfet.md)

---

## ğŸ”™ æˆ»ã‚‹ãƒ»é€²ã‚€ / Navigation
- **å‰ç¯€ / Previous:** [1.5ï½œA16ãƒãƒ¼ãƒ‰ï¼šA14ã¨ã®é•ã„ã€æ€§èƒ½å¯†åº¦ã€ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨ã®é–¢ä¿‚](1_5_a16_node.md)  
- **æ¬¡ç¯€ / Next:** ï¼ˆã“ã®ç« ã®æœ€çµ‚ç¯€ã§ã™ / This is the final section in this chapterï¼‰  
- **ç« ãƒˆãƒƒãƒ— / Chapter Top:** [README](../README.md)
