// Seed: 2659162311
`define pp_6 0
`define pp_7 0
`default_nettype wire `timescale 1ps / 1ps
module module_0 (
    output tri1 id_0,
    output id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5
);
  assign id_0[1 : 1'b0] = id_4;
  logic id_6;
endmodule
