Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 0cd527afc77f4187a023976c892304b6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot finalCircuit_tb_func_synth xil_defaultlib.finalCircuit_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.clkdiv
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.disp7
Compiling module xil_defaultlib.finalCircuit
Compiling architecture behavioral of entity xil_defaultlib.finalcircuit_tb
Built simulation snapshot finalCircuit_tb_func_synth
