

================================================================
== Vivado HLS Report for 'mpc_AND_verify_2'
================================================================
* Date:           Thu May  7 18:44:08 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sing_open
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.122 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2| 20.000 ns | 20.000 ns |    2|    2|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      2|       -|       -|    -|
|Expression       |        -|      -|       0|     228|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      63|    -|
|Register         |        -|      -|      89|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|      89|     291|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |crypto_sign_open_hbi_U74  |crypto_sign_open_hbi  | i0 * i1 + i2 |
    |crypto_sign_open_hbi_U75  |crypto_sign_open_hbi  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln54_fu_182_p2       |     +    |      0|  0|  17|           8|          10|
    |add_ln756_fu_329_p2      |     +    |      0|  0|  39|           1|          32|
    |and_ln66_fu_303_p2       |    and   |      0|  0|   8|           8|           8|
    |and_ln752_1_fu_248_p2    |    and   |      0|  0|   8|           8|           8|
    |and_ln752_2_fu_254_p2    |    and   |      0|  0|   8|           8|           8|
    |and_ln752_fu_242_p2      |    and   |      0|  0|   8|           8|           8|
    |lshr_ln54_6_fu_232_p2    |   lshr   |      0|  0|  19|           8|           8|
    |lshr_ln54_7_fu_316_p2    |   lshr   |      0|  0|  19|           8|           8|
    |lshr_ln54_fu_222_p2      |   lshr   |      0|  0|  19|           8|           8|
    |view1_communicatedBi_d0  |    or    |      0|  0|   8|           8|           8|
    |shl_ln66_6_fu_299_p2     |    shl   |      0|  0|  19|           8|           8|
    |shl_ln66_fu_288_p2       |    shl   |      0|  0|  19|           1|           8|
    |xor_ln54_fu_213_p2       |    xor   |      0|  0|   3|           3|           2|
    |xor_ln66_fu_293_p2       |    xor   |      0|  0|   8|           8|           2|
    |xor_ln752_1_fu_270_p2    |    xor   |      0|  0|   8|           8|           8|
    |xor_ln752_2_fu_276_p2    |    xor   |      0|  0|   8|           8|           8|
    |xor_ln752_3_fu_282_p2    |    xor   |      0|  0|   8|           8|           8|
    |xor_ln752_fu_260_p2      |    xor   |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 228|         118|         151|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_return_0                    |   9|          2|   32|         64|
    |ap_return_1                    |   9|          2|    8|         16|
    |ap_return_2                    |   9|          2|    1|          2|
    |view1_communicatedBi_address0  |  15|          3|   15|         45|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  63|         13|   57|        131|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_return_0_preg                |  32|   0|   32|          0|
    |ap_return_1_preg                |   8|   0|    8|          0|
    |ap_return_2_preg                |   1|   0|    8|          7|
    |trunc_ln54_reg_388              |   3|   0|    3|          0|
    |view1_communicatedBi_2_reg_393  |  15|   0|   15|          0|
    |xor_ln752_3_reg_410             |   8|   0|    8|          0|
    |zext_ln54_11_reg_403            |   3|   0|    8|          5|
    |zext_ln54_cast1_reg_372         |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  89|   0|  101|         12|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |        mpc_AND_verify_2       | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |        mpc_AND_verify_2       | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |        mpc_AND_verify_2       | return value |
|ap_done                        | out |    1| ap_ctrl_hs |        mpc_AND_verify_2       | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |        mpc_AND_verify_2       | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |        mpc_AND_verify_2       | return value |
|ap_return_0                    | out |   32| ap_ctrl_hs |        mpc_AND_verify_2       | return value |
|ap_return_1                    | out |    8| ap_ctrl_hs |        mpc_AND_verify_2       | return value |
|ap_return_2                    | out |    8| ap_ctrl_hs |        mpc_AND_verify_2       | return value |
|in1_0_read                     |  in |    8|   ap_none  |           in1_0_read          |    scalar    |
|in1_1_read                     |  in |    8|   ap_none  |           in1_1_read          |    scalar    |
|in2_0_read                     |  in |    8|   ap_none  |           in2_0_read          |    scalar    |
|in2_1_read                     |  in |    8|   ap_none  |           in2_1_read          |    scalar    |
|rand_0_tape_address0           | out |    9|  ap_memory |          rand_0_tape          |     array    |
|rand_0_tape_ce0                | out |    1|  ap_memory |          rand_0_tape          |     array    |
|rand_0_tape_q0                 |  in |    8|  ap_memory |          rand_0_tape          |     array    |
|rand_0_tape_address1           | out |    9|  ap_memory |          rand_0_tape          |     array    |
|rand_0_tape_ce1                | out |    1|  ap_memory |          rand_0_tape          |     array    |
|rand_0_tape_q1                 |  in |    8|  ap_memory |          rand_0_tape          |     array    |
|rand_0_pos_read                |  in |   32|   ap_none  |        rand_0_pos_read        |    scalar    |
|view1_communicatedBi_address0  | out |   15|  ap_memory |      view1_communicatedBi     |     array    |
|view1_communicatedBi_ce0       | out |    1|  ap_memory |      view1_communicatedBi     |     array    |
|view1_communicatedBi_we0       | out |    1|  ap_memory |      view1_communicatedBi     |     array    |
|view1_communicatedBi_d0        | out |    8|  ap_memory |      view1_communicatedBi     |     array    |
|view1_communicatedBi_q0        |  in |    8|  ap_memory |      view1_communicatedBi     |     array    |
|view1_communicatedBits_offset  |  in |    8|   ap_none  | view1_communicatedBits_offset |    scalar    |
|view2_communicatedBi_address0  | out |   15|  ap_memory |      view2_communicatedBi     |     array    |
|view2_communicatedBi_ce0       | out |    1|  ap_memory |      view2_communicatedBi     |     array    |
|view2_communicatedBi_q0        |  in |    8|  ap_memory |      view2_communicatedBi     |     array    |
|view2_communicatedBits_offset  |  in |    8|   ap_none  | view2_communicatedBits_offset |    scalar    |
+-------------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%rand_0_pos_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rand_0_pos_read)"   --->   Operation 4 'read' 'rand_0_pos_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%lshr_ln = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %rand_0_pos_read_1, i32 3, i32 31)" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 5 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i29 %lshr_ln to i64" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 6 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln54_cast1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %rand_0_pos_read_1, i32 3, i32 18)" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 7 'partselect' 'zext_ln54_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln54_cast = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %rand_0_pos_read_1, i32 3, i32 12)" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 8 'partselect' 'zext_ln54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rand_0_tape_addr = getelementptr [498 x i8]* %rand_0_tape, i64 0, i64 %zext_ln54" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 9 'getelementptr' 'rand_0_tape_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.74ns)   --->   "%add_ln54 = add i10 166, %zext_ln54_cast" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 10 'add' 'add_ln54' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i10 %add_ln54 to i64" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 11 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rand_0_tape_addr_1 = getelementptr [498 x i8]* %rand_0_tape, i64 0, i64 %sext_ln54" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 12 'getelementptr' 'rand_0_tape_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.77ns)   --->   "%rand_0_tape_load = load i8* %rand_0_tape_addr, align 1" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 13 'load' 'rand_0_tape_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %rand_0_pos_read_1 to i3" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 14 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.77ns)   --->   "%rand_0_tape_load_1 = load i8* %rand_0_tape_addr_1, align 1" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 15 'load' 'rand_0_tape_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 9.12>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%view2_communicatedBi_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %view2_communicatedBits_offset)"   --->   Operation 16 'read' 'view2_communicatedBi_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%view1_communicatedBi_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %view1_communicatedBits_offset)"   --->   Operation 17 'read' 'view1_communicatedBi_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%in2_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in2_1_read)"   --->   Operation 18 'read' 'in2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in2_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in2_0_read)"   --->   Operation 19 'read' 'in2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%in1_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in1_1_read)"   --->   Operation 20 'read' 'in1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%in1_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in1_0_read)"   --->   Operation 21 'read' 'in1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln54_20 = zext i8 %view2_communicatedBi_1 to i16" [picnic_impl.c:54->picnic_impl.c:754]   --->   Operation 22 'zext' 'zext_ln54_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.82ns) (grouped into DSP with root node add_ln54_1)   --->   "%mul_ln54 = mul i16 75, %zext_ln54_20" [picnic_impl.c:54->picnic_impl.c:754]   --->   Operation 23 'mul' 'mul_ln54' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i8 %view1_communicatedBi_1 to i16" [picnic_impl.c:66->picnic_impl.c:753]   --->   Operation 24 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.82ns) (grouped into DSP with root node add_ln66)   --->   "%mul_ln66 = mul i16 75, %zext_ln66" [picnic_impl.c:66->picnic_impl.c:753]   --->   Operation 25 'mul' 'mul_ln66' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln66 = add i16 %mul_ln66, %zext_ln54_cast1" [picnic_impl.c:66->picnic_impl.c:753]   --->   Operation 26 'add' 'add_ln66' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %add_ln66 to i64" [picnic_impl.c:66->picnic_impl.c:753]   --->   Operation 27 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%view1_communicatedBi_2 = getelementptr [16425 x i8]* %view1_communicatedBi, i64 0, i64 %sext_ln66" [picnic_impl.c:66->picnic_impl.c:753]   --->   Operation 28 'getelementptr' 'view1_communicatedBi_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln54_1 = add i16 %mul_ln54, %zext_ln54_cast1" [picnic_impl.c:54->picnic_impl.c:754]   --->   Operation 29 'add' 'add_ln54_1' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i16 %add_ln54_1 to i64" [picnic_impl.c:54->picnic_impl.c:754]   --->   Operation 30 'sext' 'sext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%view2_communicatedBi_2 = getelementptr [16425 x i8]* %view2_communicatedBi, i64 0, i64 %sext_ln54_1" [picnic_impl.c:54->picnic_impl.c:754]   --->   Operation 31 'getelementptr' 'view2_communicatedBi_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (2.77ns)   --->   "%rand_0_tape_load = load i8* %rand_0_tape_addr, align 1" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 32 'load' 'rand_0_tape_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 33 [1/1] (0.80ns)   --->   "%xor_ln54 = xor i3 %trunc_ln54, -1" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 33 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i3 %xor_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 34 'zext' 'zext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln752_2)   --->   "%lshr_ln54 = lshr i8 %rand_0_tape_load, %zext_ln54_11" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 35 'lshr' 'lshr_ln54' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln752_2)   --->   "%trunc_ln52 = trunc i8 %lshr_ln54 to i1" [picnic_impl.c:52->picnic_impl.c:750]   --->   Operation 36 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (2.77ns)   --->   "%rand_0_tape_load_1 = load i8* %rand_0_tape_addr_1, align 1" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 37 'load' 'rand_0_tape_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln752_2)   --->   "%lshr_ln54_6 = lshr i8 %rand_0_tape_load_1, %zext_ln54_11" [picnic_impl.c:54->picnic_impl.c:750]   --->   Operation 38 'lshr' 'lshr_ln54_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln752_2)   --->   "%trunc_ln752 = trunc i8 %lshr_ln54_6 to i1" [picnic_impl.c:752]   --->   Operation 39 'trunc' 'trunc_ln752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln752_3)   --->   "%and_ln752 = and i8 %in2_1_read_1, %in1_0_read_1" [picnic_impl.c:752]   --->   Operation 40 'and' 'and_ln752' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln752_3)   --->   "%and_ln752_1 = and i8 %in2_0_read_1, %in1_1_read_1" [picnic_impl.c:752]   --->   Operation 41 'and' 'and_ln752_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln752_2)   --->   "%and_ln752_2 = and i8 %in2_0_read_1, %in1_0_read_1" [picnic_impl.c:752]   --->   Operation 42 'and' 'and_ln752_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln752_2)   --->   "%xor_ln752 = xor i1 %trunc_ln752, %trunc_ln52" [picnic_impl.c:752]   --->   Operation 43 'xor' 'xor_ln752' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln752_2)   --->   "%zext_ln752 = zext i1 %xor_ln752 to i8" [picnic_impl.c:752]   --->   Operation 44 'zext' 'zext_ln752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln752_3)   --->   "%xor_ln752_1 = xor i8 %and_ln752, %and_ln752_1" [picnic_impl.c:752]   --->   Operation 45 'xor' 'xor_ln752_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.42ns) (out node of the LUT)   --->   "%xor_ln752_2 = xor i8 %zext_ln752, %and_ln752_2" [picnic_impl.c:752]   --->   Operation 46 'xor' 'xor_ln752_2' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln752_3 = xor i8 %xor_ln752_2, %xor_ln752_1" [picnic_impl.c:752]   --->   Operation 47 'xor' 'xor_ln752_3' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [2/2] (2.77ns)   --->   "%view1_communicatedBi_3 = load i8* %view1_communicatedBi_2, align 1" [picnic_impl.c:66->picnic_impl.c:753]   --->   Operation 48 'load' 'view1_communicatedBi_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [2/2] (2.77ns)   --->   "%view2_communicatedBi_3 = load i8* %view2_communicatedBi_2, align 1" [picnic_impl.c:54->picnic_impl.c:754]   --->   Operation 49 'load' 'view2_communicatedBi_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 7.96>
ST_3 : Operation 50 [1/2] (2.77ns)   --->   "%view1_communicatedBi_3 = load i8* %view1_communicatedBi_2, align 1" [picnic_impl.c:66->picnic_impl.c:753]   --->   Operation 50 'load' 'view1_communicatedBi_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%shl_ln66 = shl i8 1, %zext_ln54_11" [picnic_impl.c:66->picnic_impl.c:753]   --->   Operation 51 'shl' 'shl_ln66' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%xor_ln66 = xor i8 %shl_ln66, -1" [picnic_impl.c:66->picnic_impl.c:753]   --->   Operation 52 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%shl_ln66_6 = shl i8 %xor_ln752_3, %zext_ln54_11" [picnic_impl.c:66->picnic_impl.c:753]   --->   Operation 53 'shl' 'shl_ln66_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66 = and i8 %view1_communicatedBi_3, %xor_ln66" [picnic_impl.c:66->picnic_impl.c:753]   --->   Operation 54 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (2.42ns) (out node of the LUT)   --->   "%or_ln66 = or i8 %and_ln66, %shl_ln66_6" [picnic_impl.c:66->picnic_impl.c:753]   --->   Operation 55 'or' 'or_ln66' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (2.77ns)   --->   "store i8 %or_ln66, i8* %view1_communicatedBi_2, align 1" [picnic_impl.c:66->picnic_impl.c:753]   --->   Operation 56 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 57 [1/2] (2.77ns)   --->   "%view2_communicatedBi_3 = load i8* %view2_communicatedBi_2, align 1" [picnic_impl.c:54->picnic_impl.c:754]   --->   Operation 57 'load' 'view2_communicatedBi_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 58 [1/1] (2.42ns)   --->   "%lshr_ln54_7 = lshr i8 %view2_communicatedBi_3, %zext_ln54_11" [picnic_impl.c:54->picnic_impl.c:754]   --->   Operation 58 'lshr' 'lshr_ln54_7' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln54_7 = trunc i8 %lshr_ln54_7 to i1" [picnic_impl.c:54->picnic_impl.c:754]   --->   Operation 59 'trunc' 'trunc_ln54_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i1 %trunc_ln54_7 to i8" [picnic_impl.c:54->picnic_impl.c:754]   --->   Operation 60 'zext' 'zext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.18ns)   --->   "%add_ln756 = add i32 1, %rand_0_pos_read_1" [picnic_impl.c:756]   --->   Operation 61 'add' 'add_ln756' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i8, i8 } undef, i32 %add_ln756, 0" [picnic_impl.c:757]   --->   Operation 62 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i8, i8 } %mrv, i8 %xor_ln752_3, 1" [picnic_impl.c:757]   --->   Operation 63 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i8, i8 } %mrv_1, i8 %zext_ln54_12, 2" [picnic_impl.c:757]   --->   Operation 64 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "ret { i32, i8, i8 } %mrv_2" [picnic_impl.c:757]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rand_0_tape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rand_0_pos_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ view1_communicatedBi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ view1_communicatedBits_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ view2_communicatedBi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ view2_communicatedBits_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rand_0_pos_read_1      (read         ) [ 0011]
lshr_ln                (partselect   ) [ 0000]
zext_ln54              (zext         ) [ 0000]
zext_ln54_cast1        (partselect   ) [ 0010]
zext_ln54_cast         (partselect   ) [ 0000]
rand_0_tape_addr       (getelementptr) [ 0010]
add_ln54               (add          ) [ 0000]
sext_ln54              (sext         ) [ 0000]
rand_0_tape_addr_1     (getelementptr) [ 0010]
trunc_ln54             (trunc        ) [ 0010]
view2_communicatedBi_1 (read         ) [ 0000]
view1_communicatedBi_1 (read         ) [ 0000]
in2_1_read_1           (read         ) [ 0000]
in2_0_read_1           (read         ) [ 0000]
in1_1_read_1           (read         ) [ 0000]
in1_0_read_1           (read         ) [ 0000]
zext_ln54_20           (zext         ) [ 0000]
mul_ln54               (mul          ) [ 0000]
zext_ln66              (zext         ) [ 0000]
mul_ln66               (mul          ) [ 0000]
add_ln66               (add          ) [ 0000]
sext_ln66              (sext         ) [ 0000]
view1_communicatedBi_2 (getelementptr) [ 0001]
add_ln54_1             (add          ) [ 0000]
sext_ln54_1            (sext         ) [ 0000]
view2_communicatedBi_2 (getelementptr) [ 0001]
rand_0_tape_load       (load         ) [ 0000]
xor_ln54               (xor          ) [ 0000]
zext_ln54_11           (zext         ) [ 0001]
lshr_ln54              (lshr         ) [ 0000]
trunc_ln52             (trunc        ) [ 0000]
rand_0_tape_load_1     (load         ) [ 0000]
lshr_ln54_6            (lshr         ) [ 0000]
trunc_ln752            (trunc        ) [ 0000]
and_ln752              (and          ) [ 0000]
and_ln752_1            (and          ) [ 0000]
and_ln752_2            (and          ) [ 0000]
xor_ln752              (xor          ) [ 0000]
zext_ln752             (zext         ) [ 0000]
xor_ln752_1            (xor          ) [ 0000]
xor_ln752_2            (xor          ) [ 0000]
xor_ln752_3            (xor          ) [ 0001]
view1_communicatedBi_3 (load         ) [ 0000]
shl_ln66               (shl          ) [ 0000]
xor_ln66               (xor          ) [ 0000]
shl_ln66_6             (shl          ) [ 0000]
and_ln66               (and          ) [ 0000]
or_ln66                (or           ) [ 0000]
store_ln66             (store        ) [ 0000]
view2_communicatedBi_3 (load         ) [ 0000]
lshr_ln54_7            (lshr         ) [ 0000]
trunc_ln54_7           (trunc        ) [ 0000]
zext_ln54_12           (zext         ) [ 0000]
add_ln756              (add          ) [ 0000]
mrv                    (insertvalue  ) [ 0000]
mrv_1                  (insertvalue  ) [ 0000]
mrv_2                  (insertvalue  ) [ 0000]
ret_ln757              (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2_0_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_0_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in2_1_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_1_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rand_0_tape">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rand_0_tape"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rand_0_pos_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rand_0_pos_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="view1_communicatedBi">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="view1_communicatedBi"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="view1_communicatedBits_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="view1_communicatedBits_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="view2_communicatedBi">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="view2_communicatedBi"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="view2_communicatedBits_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="view2_communicatedBits_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="rand_0_pos_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rand_0_pos_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="view2_communicatedBi_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="view2_communicatedBi_1/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="view1_communicatedBi_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="view1_communicatedBi_1/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="in2_1_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_1_read_1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="in2_0_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_0_read_1/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="in1_1_read_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_1_read_1/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="in1_0_read_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_0_read_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="rand_0_tape_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="29" slack="0"/>
<pin id="100" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rand_0_tape_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="rand_0_tape_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="10" slack="0"/>
<pin id="107" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rand_0_tape_addr_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
<pin id="119" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rand_0_tape_load/1 rand_0_tape_load_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="view1_communicatedBi_2_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="16" slack="0"/>
<pin id="125" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="view1_communicatedBi_2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="view2_communicatedBi_2_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="view2_communicatedBi_2/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="15" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="view1_communicatedBi_3/2 store_ln66/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="15" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="view2_communicatedBi_3/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="lshr_ln_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="29" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="0" index="3" bw="6" slack="0"/>
<pin id="152" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln54_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="29" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln54_cast1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="0" index="3" bw="6" slack="0"/>
<pin id="167" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln54_cast1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln54_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="0" index="3" bw="5" slack="0"/>
<pin id="177" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln54_cast/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln54_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="0" index="1" bw="10" slack="0"/>
<pin id="185" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln54_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln54_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln54_20_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_20/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln66_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln66_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sext_ln54_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="xor_ln54_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="1"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln54_11_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_11/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="lshr_ln54_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln52_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="lshr_ln54_6_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_6/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln752_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln752/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="and_ln752_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln752/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="and_ln752_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln752_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="and_ln752_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln752_2/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="xor_ln752_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln752/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln752_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln752/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="xor_ln752_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln752_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="xor_ln752_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln752_2/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="xor_ln752_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln752_3/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="shl_ln66_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="3" slack="1"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="xor_ln66_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="shl_ln66_6_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="0" index="1" bw="3" slack="1"/>
<pin id="302" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_6/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="and_ln66_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="or_ln66_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="lshr_ln54_7_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="1"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_7/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln54_7_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_7/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln54_12_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_12/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln756_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="2"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln756/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="mrv_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="48" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="mrv_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="48" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="1"/>
<pin id="343" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="mrv_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="48" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="351" class="1007" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="0"/>
<pin id="354" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln54/2 add_ln54_1/2 "/>
</bind>
</comp>

<comp id="359" class="1007" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln66/2 add_ln66/2 "/>
</bind>
</comp>

<comp id="367" class="1005" name="rand_0_pos_read_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="2"/>
<pin id="369" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rand_0_pos_read_1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="zext_ln54_cast1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="1"/>
<pin id="374" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln54_cast1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="rand_0_tape_addr_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="1"/>
<pin id="380" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rand_0_tape_addr "/>
</bind>
</comp>

<comp id="383" class="1005" name="rand_0_tape_addr_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="1"/>
<pin id="385" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rand_0_tape_addr_1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="trunc_ln54_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="1"/>
<pin id="390" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="393" class="1005" name="view1_communicatedBi_2_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="15" slack="1"/>
<pin id="395" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="view1_communicatedBi_2 "/>
</bind>
</comp>

<comp id="398" class="1005" name="view2_communicatedBi_2_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="15" slack="1"/>
<pin id="400" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="view2_communicatedBi_2 "/>
</bind>
</comp>

<comp id="403" class="1005" name="zext_ln54_11_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="1"/>
<pin id="405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln54_11 "/>
</bind>
</comp>

<comp id="410" class="1005" name="xor_ln752_3_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="1"/>
<pin id="412" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln752_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="40" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="96" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="103" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="121" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="128" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="54" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="160"><net_src comp="147" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="54" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="54" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="172" pin="4"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="196"><net_src comp="54" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="60" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="66" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="110" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="110" pin="7"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="218" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="72" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="90" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="78" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="84" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="78" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="90" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="238" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="228" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="242" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="248" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="266" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="254" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="270" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="307"><net_src comp="135" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="293" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="299" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="309" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="320"><net_src comp="141" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="325" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="197" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="351" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="201" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="359" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="370"><net_src comp="54" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="375"><net_src comp="162" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="381"><net_src comp="96" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="386"><net_src comp="103" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="391"><net_src comp="193" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="396"><net_src comp="121" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="401"><net_src comp="128" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="406"><net_src comp="218" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="413"><net_src comp="282" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="340" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rand_0_tape | {}
	Port: view1_communicatedBi | {3 }
	Port: view2_communicatedBi | {}
 - Input state : 
	Port: mpc_AND_verify_2 : in1_0_read | {2 }
	Port: mpc_AND_verify_2 : in1_1_read | {2 }
	Port: mpc_AND_verify_2 : in2_0_read | {2 }
	Port: mpc_AND_verify_2 : in2_1_read | {2 }
	Port: mpc_AND_verify_2 : rand_0_tape | {1 2 }
	Port: mpc_AND_verify_2 : rand_0_pos_read | {1 }
	Port: mpc_AND_verify_2 : view1_communicatedBi | {2 3 }
	Port: mpc_AND_verify_2 : view1_communicatedBits_offset | {2 }
	Port: mpc_AND_verify_2 : view2_communicatedBi | {2 3 }
	Port: mpc_AND_verify_2 : view2_communicatedBits_offset | {2 }
  - Chain level:
	State 1
		zext_ln54 : 1
		rand_0_tape_addr : 2
		add_ln54 : 1
		sext_ln54 : 2
		rand_0_tape_addr_1 : 3
		rand_0_tape_load : 3
		rand_0_tape_load_1 : 4
	State 2
		mul_ln54 : 1
		mul_ln66 : 1
		add_ln66 : 2
		sext_ln66 : 3
		view1_communicatedBi_2 : 4
		add_ln54_1 : 2
		sext_ln54_1 : 3
		view2_communicatedBi_2 : 4
		lshr_ln54 : 1
		trunc_ln52 : 2
		lshr_ln54_6 : 1
		trunc_ln752 : 2
		xor_ln752 : 3
		zext_ln752 : 3
		xor_ln752_2 : 4
		xor_ln752_3 : 4
		view1_communicatedBi_3 : 5
		view2_communicatedBi_3 : 5
	State 3
		xor_ln66 : 1
		and_ln66 : 1
		or_ln66 : 1
		store_ln66 : 1
		lshr_ln54_7 : 1
		trunc_ln54_7 : 2
		zext_ln54_12 : 3
		mrv : 1
		mrv_1 : 2
		mrv_2 : 4
		ret_ln757 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |          lshr_ln54_fu_222         |    0    |    0    |    19   |
|   lshr   |         lshr_ln54_6_fu_232        |    0    |    0    |    19   |
|          |         lshr_ln54_7_fu_316        |    0    |    0    |    19   |
|----------|-----------------------------------|---------|---------|---------|
|    add   |          add_ln54_fu_182          |    0    |    0    |    17   |
|          |          add_ln756_fu_329         |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|          |          xor_ln54_fu_213          |    0    |    0    |    3    |
|          |          xor_ln752_fu_260         |    0    |    0    |    2    |
|    xor   |         xor_ln752_1_fu_270        |    0    |    0    |    8    |
|          |         xor_ln752_2_fu_276        |    0    |    0    |    8    |
|          |         xor_ln752_3_fu_282        |    0    |    0    |    8    |
|          |          xor_ln66_fu_293          |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|          |          and_ln752_fu_242         |    0    |    0    |    8    |
|    and   |         and_ln752_1_fu_248        |    0    |    0    |    8    |
|          |         and_ln752_2_fu_254        |    0    |    0    |    8    |
|          |          and_ln66_fu_303          |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|    shl   |          shl_ln66_fu_288          |    0    |    0    |    10   |
|          |         shl_ln66_6_fu_299         |    0    |    0    |    19   |
|----------|-----------------------------------|---------|---------|---------|
|    or    |           or_ln66_fu_309          |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_351            |    1    |    0    |    0    |
|          |             grp_fu_359            |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |    rand_0_pos_read_1_read_fu_54   |    0    |    0    |    0    |
|          | view2_communicatedBi_1_read_fu_60 |    0    |    0    |    0    |
|          | view1_communicatedBi_1_read_fu_66 |    0    |    0    |    0    |
|   read   |      in2_1_read_1_read_fu_72      |    0    |    0    |    0    |
|          |      in2_0_read_1_read_fu_78      |    0    |    0    |    0    |
|          |      in1_1_read_1_read_fu_84      |    0    |    0    |    0    |
|          |      in1_0_read_1_read_fu_90      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           lshr_ln_fu_147          |    0    |    0    |    0    |
|partselect|       zext_ln54_cast1_fu_162      |    0    |    0    |    0    |
|          |       zext_ln54_cast_fu_172       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          zext_ln54_fu_157         |    0    |    0    |    0    |
|          |        zext_ln54_20_fu_197        |    0    |    0    |    0    |
|   zext   |          zext_ln66_fu_201         |    0    |    0    |    0    |
|          |        zext_ln54_11_fu_218        |    0    |    0    |    0    |
|          |         zext_ln752_fu_266         |    0    |    0    |    0    |
|          |        zext_ln54_12_fu_325        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          sext_ln54_fu_188         |    0    |    0    |    0    |
|   sext   |          sext_ln66_fu_205         |    0    |    0    |    0    |
|          |         sext_ln54_1_fu_209        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         trunc_ln54_fu_193         |    0    |    0    |    0    |
|   trunc  |         trunc_ln52_fu_228         |    0    |    0    |    0    |
|          |         trunc_ln752_fu_238        |    0    |    0    |    0    |
|          |        trunc_ln54_7_fu_321        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             mrv_fu_334            |    0    |    0    |    0    |
|insertvalue|            mrv_1_fu_340           |    0    |    0    |    0    |
|          |            mrv_2_fu_345           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    2    |    0    |   219   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   rand_0_pos_read_1_reg_367  |   32   |
|  rand_0_tape_addr_1_reg_383  |    9   |
|   rand_0_tape_addr_reg_378   |    9   |
|      trunc_ln54_reg_388      |    3   |
|view1_communicatedBi_2_reg_393|   15   |
|view2_communicatedBi_2_reg_398|   15   |
|      xor_ln752_3_reg_410     |    8   |
|     zext_ln54_11_reg_403     |    8   |
|    zext_ln54_cast1_reg_372   |   16   |
+------------------------------+--------+
|             Total            |   115  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_135 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_141 |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_351    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_359    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   110  ||   8.1   ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   219  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   54   |
|  Register |    -   |    -   |   115  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   115  |   273  |
+-----------+--------+--------+--------+--------+
