
03-ICM-42688p H7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008468  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08008738  08008738  00009738  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008be4  08008be4  00009be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008bec  08008bec  00009bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008bf0  08008bf0  00009bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  08008bf4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000210  240001d8  08008dcc  0000a1d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240003e8  08008dcc  0000a3e8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   000104e0  00000000  00000000  0000a206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002ad6  00000000  00000000  0001a6e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f48  00000000  00000000  0001d1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000b5c  00000000  00000000  0001e108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00037022  00000000  00000000  0001ec64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000118df  00000000  00000000  00055c86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00153e41  00000000  00000000  00067565  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001bb3a6  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004bf8  00000000  00000000  001bb3ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000067  00000000  00000000  001bffe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001d8 	.word	0x240001d8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08008720 	.word	0x08008720

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001dc 	.word	0x240001dc
 800030c:	08008720 	.word	0x08008720

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b08a      	sub	sp, #40	@ 0x28
 80003c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003c6:	f107 0314 	add.w	r3, r7, #20
 80003ca:	2200      	movs	r2, #0
 80003cc:	601a      	str	r2, [r3, #0]
 80003ce:	605a      	str	r2, [r3, #4]
 80003d0:	609a      	str	r2, [r3, #8]
 80003d2:	60da      	str	r2, [r3, #12]
 80003d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80003d6:	4b34      	ldr	r3, [pc, #208]	@ (80004a8 <MX_GPIO_Init+0xe8>)
 80003d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003dc:	4a32      	ldr	r2, [pc, #200]	@ (80004a8 <MX_GPIO_Init+0xe8>)
 80003de:	f043 0310 	orr.w	r3, r3, #16
 80003e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80003e6:	4b30      	ldr	r3, [pc, #192]	@ (80004a8 <MX_GPIO_Init+0xe8>)
 80003e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003ec:	f003 0310 	and.w	r3, r3, #16
 80003f0:	613b      	str	r3, [r7, #16]
 80003f2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80003f4:	4b2c      	ldr	r3, [pc, #176]	@ (80004a8 <MX_GPIO_Init+0xe8>)
 80003f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003fa:	4a2b      	ldr	r2, [pc, #172]	@ (80004a8 <MX_GPIO_Init+0xe8>)
 80003fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000400:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000404:	4b28      	ldr	r3, [pc, #160]	@ (80004a8 <MX_GPIO_Init+0xe8>)
 8000406:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800040a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800040e:	60fb      	str	r3, [r7, #12]
 8000410:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000412:	4b25      	ldr	r3, [pc, #148]	@ (80004a8 <MX_GPIO_Init+0xe8>)
 8000414:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000418:	4a23      	ldr	r2, [pc, #140]	@ (80004a8 <MX_GPIO_Init+0xe8>)
 800041a:	f043 0304 	orr.w	r3, r3, #4
 800041e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000422:	4b21      	ldr	r3, [pc, #132]	@ (80004a8 <MX_GPIO_Init+0xe8>)
 8000424:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000428:	f003 0304 	and.w	r3, r3, #4
 800042c:	60bb      	str	r3, [r7, #8]
 800042e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000430:	4b1d      	ldr	r3, [pc, #116]	@ (80004a8 <MX_GPIO_Init+0xe8>)
 8000432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000436:	4a1c      	ldr	r2, [pc, #112]	@ (80004a8 <MX_GPIO_Init+0xe8>)
 8000438:	f043 0301 	orr.w	r3, r3, #1
 800043c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000440:	4b19      	ldr	r3, [pc, #100]	@ (80004a8 <MX_GPIO_Init+0xe8>)
 8000442:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000446:	f003 0301 	and.w	r3, r3, #1
 800044a:	607b      	str	r3, [r7, #4]
 800044c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800044e:	2200      	movs	r2, #0
 8000450:	2108      	movs	r1, #8
 8000452:	4816      	ldr	r0, [pc, #88]	@ (80004ac <MX_GPIO_Init+0xec>)
 8000454:	f001 fc10 	bl	8001c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000458:	2201      	movs	r2, #1
 800045a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800045e:	4814      	ldr	r0, [pc, #80]	@ (80004b0 <MX_GPIO_Init+0xf0>)
 8000460:	f001 fc0a 	bl	8001c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000464:	2308      	movs	r3, #8
 8000466:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000468:	2301      	movs	r3, #1
 800046a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046c:	2300      	movs	r3, #0
 800046e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000470:	2300      	movs	r3, #0
 8000472:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000474:	f107 0314 	add.w	r3, r7, #20
 8000478:	4619      	mov	r1, r3
 800047a:	480c      	ldr	r0, [pc, #48]	@ (80004ac <MX_GPIO_Init+0xec>)
 800047c:	f001 fa54 	bl	8001928 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8000480:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000486:	2301      	movs	r3, #1
 8000488:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048a:	2300      	movs	r3, #0
 800048c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800048e:	2300      	movs	r3, #0
 8000490:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8000492:	f107 0314 	add.w	r3, r7, #20
 8000496:	4619      	mov	r1, r3
 8000498:	4805      	ldr	r0, [pc, #20]	@ (80004b0 <MX_GPIO_Init+0xf0>)
 800049a:	f001 fa45 	bl	8001928 <HAL_GPIO_Init>

}
 800049e:	bf00      	nop
 80004a0:	3728      	adds	r7, #40	@ 0x28
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	58024400 	.word	0x58024400
 80004ac:	58021000 	.word	0x58021000
 80004b0:	58020000 	.word	0x58020000

080004b4 <CS_Low>:
#include "icm42688p.h"
#include <stdio.h>   // For printf

static void CS_Low(void) {
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ICM42688P_CS_PORT, ICM42688P_CS_PIN, GPIO_PIN_RESET);
 80004b8:	2200      	movs	r2, #0
 80004ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80004be:	4802      	ldr	r0, [pc, #8]	@ (80004c8 <CS_Low+0x14>)
 80004c0:	f001 fbda 	bl	8001c78 <HAL_GPIO_WritePin>
}
 80004c4:	bf00      	nop
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	58020000 	.word	0x58020000

080004cc <CS_High>:

static void CS_High(void) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ICM42688P_CS_PORT, ICM42688P_CS_PIN, GPIO_PIN_SET);
 80004d0:	2201      	movs	r2, #1
 80004d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80004d6:	4802      	ldr	r0, [pc, #8]	@ (80004e0 <CS_High+0x14>)
 80004d8:	f001 fbce 	bl	8001c78 <HAL_GPIO_WritePin>
}
 80004dc:	bf00      	nop
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	58020000 	.word	0x58020000

080004e4 <SPI_ReadWrite>:

static uint8_t SPI_ReadWrite(ICM42688P_HandleTypeDef *dev, uint8_t data) {
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b086      	sub	sp, #24
 80004e8:	af02      	add	r7, sp, #8
 80004ea:	6078      	str	r0, [r7, #4]
 80004ec:	460b      	mov	r3, r1
 80004ee:	70fb      	strb	r3, [r7, #3]
    uint8_t rx;
    HAL_SPI_TransmitReceive(dev->hspi, &data, &rx, 1, HAL_MAX_DELAY);
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	6818      	ldr	r0, [r3, #0]
 80004f4:	f107 020f 	add.w	r2, r7, #15
 80004f8:	1cf9      	adds	r1, r7, #3
 80004fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80004fe:	9300      	str	r3, [sp, #0]
 8000500:	2301      	movs	r3, #1
 8000502:	f003 ff3f 	bl	8004384 <HAL_SPI_TransmitReceive>
    return rx;
 8000506:	7bfb      	ldrb	r3, [r7, #15]
}
 8000508:	4618      	mov	r0, r3
 800050a:	3710      	adds	r7, #16
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}

08000510 <ICM42688P_WriteReg>:

static void ICM42688P_WriteReg(ICM42688P_HandleTypeDef *dev, uint8_t reg, uint8_t data) {
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
 8000518:	460b      	mov	r3, r1
 800051a:	70fb      	strb	r3, [r7, #3]
 800051c:	4613      	mov	r3, r2
 800051e:	70bb      	strb	r3, [r7, #2]
    CS_Low();
 8000520:	f7ff ffc8 	bl	80004b4 <CS_Low>
    SPI_ReadWrite(dev, reg | ICM42688P_SPI_WRITE);
 8000524:	78fb      	ldrb	r3, [r7, #3]
 8000526:	4619      	mov	r1, r3
 8000528:	6878      	ldr	r0, [r7, #4]
 800052a:	f7ff ffdb 	bl	80004e4 <SPI_ReadWrite>
    SPI_ReadWrite(dev, data);
 800052e:	78bb      	ldrb	r3, [r7, #2]
 8000530:	4619      	mov	r1, r3
 8000532:	6878      	ldr	r0, [r7, #4]
 8000534:	f7ff ffd6 	bl	80004e4 <SPI_ReadWrite>
    CS_High();
 8000538:	f7ff ffc8 	bl	80004cc <CS_High>
}
 800053c:	bf00      	nop
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <ICM42688P_ReadReg>:

static uint8_t ICM42688P_ReadReg(ICM42688P_HandleTypeDef *dev, uint8_t reg) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	70fb      	strb	r3, [r7, #3]
    CS_Low();
 8000550:	f7ff ffb0 	bl	80004b4 <CS_Low>
    SPI_ReadWrite(dev, reg | ICM42688P_SPI_READ);
 8000554:	78fb      	ldrb	r3, [r7, #3]
 8000556:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800055a:	b2db      	uxtb	r3, r3
 800055c:	4619      	mov	r1, r3
 800055e:	6878      	ldr	r0, [r7, #4]
 8000560:	f7ff ffc0 	bl	80004e4 <SPI_ReadWrite>
    uint8_t val = SPI_ReadWrite(dev, 0xFF);
 8000564:	21ff      	movs	r1, #255	@ 0xff
 8000566:	6878      	ldr	r0, [r7, #4]
 8000568:	f7ff ffbc 	bl	80004e4 <SPI_ReadWrite>
 800056c:	4603      	mov	r3, r0
 800056e:	73fb      	strb	r3, [r7, #15]
    CS_High();
 8000570:	f7ff ffac 	bl	80004cc <CS_High>
    return val;
 8000574:	7bfb      	ldrb	r3, [r7, #15]
}
 8000576:	4618      	mov	r0, r3
 8000578:	3710      	adds	r7, #16
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}

0800057e <ICM42688P_ReadMulti>:

static void ICM42688P_ReadMulti(ICM42688P_HandleTypeDef *dev, uint8_t reg, uint8_t *buf, uint16_t len) {
 800057e:	b590      	push	{r4, r7, lr}
 8000580:	b087      	sub	sp, #28
 8000582:	af00      	add	r7, sp, #0
 8000584:	60f8      	str	r0, [r7, #12]
 8000586:	607a      	str	r2, [r7, #4]
 8000588:	461a      	mov	r2, r3
 800058a:	460b      	mov	r3, r1
 800058c:	72fb      	strb	r3, [r7, #11]
 800058e:	4613      	mov	r3, r2
 8000590:	813b      	strh	r3, [r7, #8]
    CS_Low();
 8000592:	f7ff ff8f 	bl	80004b4 <CS_Low>
    SPI_ReadWrite(dev, reg | ICM42688P_SPI_READ);
 8000596:	7afb      	ldrb	r3, [r7, #11]
 8000598:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800059c:	b2db      	uxtb	r3, r3
 800059e:	4619      	mov	r1, r3
 80005a0:	68f8      	ldr	r0, [r7, #12]
 80005a2:	f7ff ff9f 	bl	80004e4 <SPI_ReadWrite>
    for (uint16_t i = 0; i < len; i++) {
 80005a6:	2300      	movs	r3, #0
 80005a8:	82fb      	strh	r3, [r7, #22]
 80005aa:	e00b      	b.n	80005c4 <ICM42688P_ReadMulti+0x46>
        buf[i] = SPI_ReadWrite(dev, 0xFF);
 80005ac:	8afb      	ldrh	r3, [r7, #22]
 80005ae:	687a      	ldr	r2, [r7, #4]
 80005b0:	18d4      	adds	r4, r2, r3
 80005b2:	21ff      	movs	r1, #255	@ 0xff
 80005b4:	68f8      	ldr	r0, [r7, #12]
 80005b6:	f7ff ff95 	bl	80004e4 <SPI_ReadWrite>
 80005ba:	4603      	mov	r3, r0
 80005bc:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 80005be:	8afb      	ldrh	r3, [r7, #22]
 80005c0:	3301      	adds	r3, #1
 80005c2:	82fb      	strh	r3, [r7, #22]
 80005c4:	8afa      	ldrh	r2, [r7, #22]
 80005c6:	893b      	ldrh	r3, [r7, #8]
 80005c8:	429a      	cmp	r2, r3
 80005ca:	d3ef      	bcc.n	80005ac <ICM42688P_ReadMulti+0x2e>
    }
    CS_High();
 80005cc:	f7ff ff7e 	bl	80004cc <CS_High>
}
 80005d0:	bf00      	nop
 80005d2:	371c      	adds	r7, #28
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd90      	pop	{r4, r7, pc}

080005d8 <ICM42688P_Init>:

void ICM42688P_Init(ICM42688P_HandleTypeDef *dev, SPI_HandleTypeDef *hspi) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
 80005e0:	6039      	str	r1, [r7, #0]
    dev->hspi = hspi;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	683a      	ldr	r2, [r7, #0]
 80005e6:	601a      	str	r2, [r3, #0]
    HAL_Delay(50);
 80005e8:	2032      	movs	r0, #50	@ 0x32
 80005ea:	f001 f81d 	bl	8001628 <HAL_Delay>

    uint8_t whoami = ICM42688P_ReadReg(dev, ICM42688P_WHO_AM_I);
 80005ee:	2175      	movs	r1, #117	@ 0x75
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	f7ff ffa7 	bl	8000544 <ICM42688P_ReadReg>
 80005f6:	4603      	mov	r3, r0
 80005f8:	73fb      	strb	r3, [r7, #15]
    printf("ICM42688P WHO_AM_I: 0x%02X\r\n", whoami);
 80005fa:	7bfb      	ldrb	r3, [r7, #15]
 80005fc:	4619      	mov	r1, r3
 80005fe:	4812      	ldr	r0, [pc, #72]	@ (8000648 <ICM42688P_Init+0x70>)
 8000600:	f006 f926 	bl	8006850 <iprintf>

    if (whoami != ICM42688P_DEVICE_ID) {
 8000604:	7bfb      	ldrb	r3, [r7, #15]
 8000606:	2b47      	cmp	r3, #71	@ 0x47
 8000608:	d004      	beq.n	8000614 <ICM42688P_Init+0x3c>
        printf("❌ ICM42688P not detected! Check wiring.\r\n");
 800060a:	4810      	ldr	r0, [pc, #64]	@ (800064c <ICM42688P_Init+0x74>)
 800060c:	f006 f988 	bl	8006920 <puts>
        while (1);
 8000610:	bf00      	nop
 8000612:	e7fd      	b.n	8000610 <ICM42688P_Init+0x38>
    }

    // Enable accelerometer + gyroscope
    ICM42688P_WriteReg(dev, ICM42688P_PWR_MGMT0, 0x0F);
 8000614:	220f      	movs	r2, #15
 8000616:	214e      	movs	r1, #78	@ 0x4e
 8000618:	6878      	ldr	r0, [r7, #4]
 800061a:	f7ff ff79 	bl	8000510 <ICM42688P_WriteReg>
    HAL_Delay(10);
 800061e:	200a      	movs	r0, #10
 8000620:	f001 f802 	bl	8001628 <HAL_Delay>

    // Configure gyro: ±2000 dps, ODR = 1 kHz
    ICM42688P_WriteReg(dev, ICM42688P_GYRO_CONFIG0, 0x06);
 8000624:	2206      	movs	r2, #6
 8000626:	214f      	movs	r1, #79	@ 0x4f
 8000628:	6878      	ldr	r0, [r7, #4]
 800062a:	f7ff ff71 	bl	8000510 <ICM42688P_WriteReg>

    // Configure accel: ±16g, ODR = 1 kHz
    ICM42688P_WriteReg(dev, ICM42688P_ACCEL_CONFIG0, 0x06);
 800062e:	2206      	movs	r2, #6
 8000630:	2150      	movs	r1, #80	@ 0x50
 8000632:	6878      	ldr	r0, [r7, #4]
 8000634:	f7ff ff6c 	bl	8000510 <ICM42688P_WriteReg>

    printf("✅ ICM42688P Initialized Successfully.\r\n");
 8000638:	4805      	ldr	r0, [pc, #20]	@ (8000650 <ICM42688P_Init+0x78>)
 800063a:	f006 f971 	bl	8006920 <puts>
}
 800063e:	bf00      	nop
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	08008738 	.word	0x08008738
 800064c:	08008758 	.word	0x08008758
 8000650:	08008784 	.word	0x08008784

08000654 <ICM42688P_ReadAccelGyro>:

uint8_t ICM42688P_ReadID(ICM42688P_HandleTypeDef *dev) {
    return ICM42688P_ReadReg(dev, ICM42688P_WHO_AM_I);
}

void ICM42688P_ReadAccelGyro(ICM42688P_HandleTypeDef *dev, int16_t *accel, int16_t *gyro) {
 8000654:	b580      	push	{r7, lr}
 8000656:	b098      	sub	sp, #96	@ 0x60
 8000658:	af0a      	add	r7, sp, #40	@ 0x28
 800065a:	60f8      	str	r0, [r7, #12]
 800065c:	60b9      	str	r1, [r7, #8]
 800065e:	607a      	str	r2, [r7, #4]
    uint8_t buf[12];
    ICM42688P_ReadMulti(dev, ICM42688P_ACCEL_DATA_X1, buf, 12);
 8000660:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000664:	230c      	movs	r3, #12
 8000666:	211f      	movs	r1, #31
 8000668:	68f8      	ldr	r0, [r7, #12]
 800066a:	f7ff ff88 	bl	800057e <ICM42688P_ReadMulti>

    // Read accelerometer data
    accel[0] = (int16_t)(buf[0] << 8 | buf[1]);
 800066e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000672:	b21b      	sxth	r3, r3
 8000674:	021b      	lsls	r3, r3, #8
 8000676:	b21a      	sxth	r2, r3
 8000678:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800067c:	b21b      	sxth	r3, r3
 800067e:	4313      	orrs	r3, r2
 8000680:	b21a      	sxth	r2, r3
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	801a      	strh	r2, [r3, #0]
    accel[1] = (int16_t)(buf[2] << 8 | buf[3]);
 8000686:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800068a:	b21b      	sxth	r3, r3
 800068c:	021b      	lsls	r3, r3, #8
 800068e:	b219      	sxth	r1, r3
 8000690:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000694:	b21a      	sxth	r2, r3
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	3302      	adds	r3, #2
 800069a:	430a      	orrs	r2, r1
 800069c:	b212      	sxth	r2, r2
 800069e:	801a      	strh	r2, [r3, #0]
    accel[2] = (int16_t)(buf[4] << 8 | buf[5]);
 80006a0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80006a4:	b21b      	sxth	r3, r3
 80006a6:	021b      	lsls	r3, r3, #8
 80006a8:	b219      	sxth	r1, r3
 80006aa:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80006ae:	b21a      	sxth	r2, r3
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	3304      	adds	r3, #4
 80006b4:	430a      	orrs	r2, r1
 80006b6:	b212      	sxth	r2, r2
 80006b8:	801a      	strh	r2, [r3, #0]

    // Read gyroscope data
    gyro[0] = (int16_t)(buf[6] << 8 | buf[7]);
 80006ba:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80006be:	b21b      	sxth	r3, r3
 80006c0:	021b      	lsls	r3, r3, #8
 80006c2:	b21a      	sxth	r2, r3
 80006c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80006c8:	b21b      	sxth	r3, r3
 80006ca:	4313      	orrs	r3, r2
 80006cc:	b21a      	sxth	r2, r3
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	801a      	strh	r2, [r3, #0]
    gyro[1] = (int16_t)(buf[8] << 8 | buf[9]);
 80006d2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80006d6:	b21b      	sxth	r3, r3
 80006d8:	021b      	lsls	r3, r3, #8
 80006da:	b219      	sxth	r1, r3
 80006dc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80006e0:	b21a      	sxth	r2, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	3302      	adds	r3, #2
 80006e6:	430a      	orrs	r2, r1
 80006e8:	b212      	sxth	r2, r2
 80006ea:	801a      	strh	r2, [r3, #0]
    gyro[2] = (int16_t)(buf[10] << 8 | buf[11]);
 80006ec:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80006f0:	b21b      	sxth	r3, r3
 80006f2:	021b      	lsls	r3, r3, #8
 80006f4:	b219      	sxth	r1, r3
 80006f6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80006fa:	b21a      	sxth	r2, r3
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	3304      	adds	r3, #4
 8000700:	430a      	orrs	r2, r1
 8000702:	b212      	sxth	r2, r2
 8000704:	801a      	strh	r2, [r3, #0]

    // Convert raw accelerometer values to g
    float accel_g[3];
    accel_g[0] = (float)accel[0] / 2048.0f;
 8000706:	68bb      	ldr	r3, [r7, #8]
 8000708:	f9b3 3000 	ldrsh.w	r3, [r3]
 800070c:	ee07 3a90 	vmov	s15, r3
 8000710:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000714:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8000800 <ICM42688P_ReadAccelGyro+0x1ac>
 8000718:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800071c:	edc7 7a08 	vstr	s15, [r7, #32]
    accel_g[1] = (float)accel[1] / 2048.0f;
 8000720:	68bb      	ldr	r3, [r7, #8]
 8000722:	3302      	adds	r3, #2
 8000724:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000728:	ee07 3a90 	vmov	s15, r3
 800072c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000730:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8000800 <ICM42688P_ReadAccelGyro+0x1ac>
 8000734:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000738:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    accel_g[2] = (float)accel[2] / 2048.0f;
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	3304      	adds	r3, #4
 8000740:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000744:	ee07 3a90 	vmov	s15, r3
 8000748:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800074c:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 8000800 <ICM42688P_ReadAccelGyro+0x1ac>
 8000750:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000754:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    // Convert raw gyro values to degrees per second
    float gyro_dps[3];
    gyro_dps[0] = (float)gyro[0] / 16.384f;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800075e:	ee07 3a90 	vmov	s15, r3
 8000762:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000766:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8000804 <ICM42688P_ReadAccelGyro+0x1b0>
 800076a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800076e:	edc7 7a05 	vstr	s15, [r7, #20]
    gyro_dps[1] = (float)gyro[1] / 16.384f;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	3302      	adds	r3, #2
 8000776:	f9b3 3000 	ldrsh.w	r3, [r3]
 800077a:	ee07 3a90 	vmov	s15, r3
 800077e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000782:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8000804 <ICM42688P_ReadAccelGyro+0x1b0>
 8000786:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800078a:	edc7 7a06 	vstr	s15, [r7, #24]
    gyro_dps[2] = (float)gyro[2] / 16.384f;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	3304      	adds	r3, #4
 8000792:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000796:	ee07 3a90 	vmov	s15, r3
 800079a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800079e:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8000804 <ICM42688P_ReadAccelGyro+0x1b0>
 80007a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80007a6:	edc7 7a07 	vstr	s15, [r7, #28]

    // Print readings
    printf("Accel (g): X=%.2f Y=%.2f Z=%.2f |\r\n"
           "Gyro (DPS): X=%.2f Y=%.2f Z=%.2f\r\n"
           "\r\n",
           accel_g[0], accel_g[1], accel_g[2],
 80007aa:	edd7 7a08 	vldr	s15, [r7, #32]
    printf("Accel (g): X=%.2f Y=%.2f Z=%.2f |\r\n"
 80007ae:	eeb7 2ae7 	vcvt.f64.f32	d2, s15
           accel_g[0], accel_g[1], accel_g[2],
 80007b2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
    printf("Accel (g): X=%.2f Y=%.2f Z=%.2f |\r\n"
 80007b6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
           accel_g[0], accel_g[1], accel_g[2],
 80007ba:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
    printf("Accel (g): X=%.2f Y=%.2f Z=%.2f |\r\n"
 80007be:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
           gyro_dps[0], gyro_dps[1], gyro_dps[2]);
 80007c2:	edd7 5a05 	vldr	s11, [r7, #20]
    printf("Accel (g): X=%.2f Y=%.2f Z=%.2f |\r\n"
 80007c6:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
           gyro_dps[0], gyro_dps[1], gyro_dps[2]);
 80007ca:	edd7 4a06 	vldr	s9, [r7, #24]
    printf("Accel (g): X=%.2f Y=%.2f Z=%.2f |\r\n"
 80007ce:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
           gyro_dps[0], gyro_dps[1], gyro_dps[2]);
 80007d2:	edd7 3a07 	vldr	s7, [r7, #28]
    printf("Accel (g): X=%.2f Y=%.2f Z=%.2f |\r\n"
 80007d6:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 80007da:	ed8d 3b08 	vstr	d3, [sp, #32]
 80007de:	ed8d 4b06 	vstr	d4, [sp, #24]
 80007e2:	ed8d 5b04 	vstr	d5, [sp, #16]
 80007e6:	ed8d 6b02 	vstr	d6, [sp, #8]
 80007ea:	ed8d 7b00 	vstr	d7, [sp]
 80007ee:	ec53 2b12 	vmov	r2, r3, d2
 80007f2:	4805      	ldr	r0, [pc, #20]	@ (8000808 <ICM42688P_ReadAccelGyro+0x1b4>)
 80007f4:	f006 f82c 	bl	8006850 <iprintf>
}
 80007f8:	bf00      	nop
 80007fa:	3738      	adds	r7, #56	@ 0x38
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	45000000 	.word	0x45000000
 8000804:	4183126f 	.word	0x4183126f
 8000808:	080087b0 	.word	0x080087b0

0800080c <LL_USART_IsActiveFlag_FE>:
  * @rmtoll ISR          FE            LL_USART_IsActiveFlag_FE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(const USART_TypeDef *USARTx)
{
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	69db      	ldr	r3, [r3, #28]
 8000818:	f003 0302 	and.w	r3, r3, #2
 800081c:	2b02      	cmp	r3, #2
 800081e:	d101      	bne.n	8000824 <LL_USART_IsActiveFlag_FE+0x18>
 8000820:	2301      	movs	r3, #1
 8000822:	e000      	b.n	8000826 <LL_USART_IsActiveFlag_FE+0x1a>
 8000824:	2300      	movs	r3, #0
}
 8000826:	4618      	mov	r0, r3
 8000828:	370c      	adds	r7, #12
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr

08000832 <LL_USART_IsActiveFlag_ORE>:
  * @rmtoll ISR          ORE           LL_USART_IsActiveFlag_ORE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx)
{
 8000832:	b480      	push	{r7}
 8000834:	b083      	sub	sp, #12
 8000836:	af00      	add	r7, sp, #0
 8000838:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	69db      	ldr	r3, [r3, #28]
 800083e:	f003 0308 	and.w	r3, r3, #8
 8000842:	2b08      	cmp	r3, #8
 8000844:	d101      	bne.n	800084a <LL_USART_IsActiveFlag_ORE+0x18>
 8000846:	2301      	movs	r3, #1
 8000848:	e000      	b.n	800084c <LL_USART_IsActiveFlag_ORE+0x1a>
 800084a:	2300      	movs	r3, #0
}
 800084c:	4618      	mov	r0, r3
 800084e:	370c      	adds	r7, #12
 8000850:	46bd      	mov	sp, r7
 8000852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000856:	4770      	bx	lr

08000858 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	69db      	ldr	r3, [r3, #28]
 8000864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000868:	2b40      	cmp	r3, #64	@ 0x40
 800086a:	d101      	bne.n	8000870 <LL_USART_IsActiveFlag_TC+0x18>
 800086c:	2301      	movs	r3, #1
 800086e:	e000      	b.n	8000872 <LL_USART_IsActiveFlag_TC+0x1a>
 8000870:	2300      	movs	r3, #0
}
 8000872:	4618      	mov	r0, r3
 8000874:	370c      	adds	r7, #12
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr

0800087e <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(const USART_TypeDef *USARTx)
{
 800087e:	b480      	push	{r7}
 8000880:	b083      	sub	sp, #12
 8000882:	af00      	add	r7, sp, #0
 8000884:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	69db      	ldr	r3, [r3, #28]
 800088a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800088e:	2b80      	cmp	r3, #128	@ 0x80
 8000890:	d101      	bne.n	8000896 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8000892:	2301      	movs	r3, #1
 8000894:	e000      	b.n	8000898 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8000896:	2300      	movs	r3, #0
}
 8000898:	4618      	mov	r0, r3
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr

080008a4 <LL_USART_ClearFlag_FE>:
  * @rmtoll ICR          FECF          LL_USART_ClearFlag_FE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2202      	movs	r2, #2
 80008b0:	621a      	str	r2, [r3, #32]
}
 80008b2:	bf00      	nop
 80008b4:	370c      	adds	r7, #12
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr

080008be <LL_USART_ClearFlag_ORE>:
  * @rmtoll ICR          ORECF         LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 80008be:	b480      	push	{r7}
 80008c0:	b083      	sub	sp, #12
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	2208      	movs	r2, #8
 80008ca:	621a      	str	r2, [r3, #32]
}
 80008cc:	bf00      	nop
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr

080008d8 <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 80008d8:	b480      	push	{r7}
 80008da:	b089      	sub	sp, #36	@ 0x24
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	e853 3f00 	ldrex	r3, [r3]
 80008ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	f043 0320 	orr.w	r3, r3, #32
 80008f2:	61fb      	str	r3, [r7, #28]
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	69fa      	ldr	r2, [r7, #28]
 80008f8:	61ba      	str	r2, [r7, #24]
 80008fa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80008fc:	6979      	ldr	r1, [r7, #20]
 80008fe:	69ba      	ldr	r2, [r7, #24]
 8000900:	e841 2300 	strex	r3, r2, [r1]
 8000904:	613b      	str	r3, [r7, #16]
   return(result);
 8000906:	693b      	ldr	r3, [r7, #16]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d1e9      	bne.n	80008e0 <LL_USART_EnableIT_RXNE_RXFNE+0x8>
}
 800090c:	bf00      	nop
 800090e:	bf00      	nop
 8000910:	3724      	adds	r7, #36	@ 0x24
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr

0800091a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800091a:	b480      	push	{r7}
 800091c:	b083      	sub	sp, #12
 800091e:	af00      	add	r7, sp, #0
 8000920:	6078      	str	r0, [r7, #4]
 8000922:	460b      	mov	r3, r1
 8000924:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8000926:	78fa      	ldrb	r2, [r7, #3]
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800092c:	bf00      	nop
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr

08000938 <_write>:
/* USER CODE BEGIN PTD */

/* **** USART6 printf function code ***** */

int _write(int file, char* p, int len)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b086      	sub	sp, #24
 800093c:	af00      	add	r7, sp, #0
 800093e:	60f8      	str	r0, [r7, #12]
 8000940:	60b9      	str	r1, [r7, #8]
 8000942:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++) {
 8000944:	2300      	movs	r3, #0
 8000946:	617b      	str	r3, [r7, #20]
 8000948:	e025      	b.n	8000996 <_write+0x5e>
        while (!LL_USART_IsActiveFlag_TXE(USART6)) {
            if (LL_USART_IsActiveFlag_ORE(USART6) || LL_USART_IsActiveFlag_FE(USART6)) {
 800094a:	481b      	ldr	r0, [pc, #108]	@ (80009b8 <_write+0x80>)
 800094c:	f7ff ff71 	bl	8000832 <LL_USART_IsActiveFlag_ORE>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d105      	bne.n	8000962 <_write+0x2a>
 8000956:	4818      	ldr	r0, [pc, #96]	@ (80009b8 <_write+0x80>)
 8000958:	f7ff ff58 	bl	800080c <LL_USART_IsActiveFlag_FE>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d008      	beq.n	8000974 <_write+0x3c>
                LL_USART_ClearFlag_ORE(USART6);
 8000962:	4815      	ldr	r0, [pc, #84]	@ (80009b8 <_write+0x80>)
 8000964:	f7ff ffab 	bl	80008be <LL_USART_ClearFlag_ORE>
                LL_USART_ClearFlag_FE(USART6);
 8000968:	4813      	ldr	r0, [pc, #76]	@ (80009b8 <_write+0x80>)
 800096a:	f7ff ff9b 	bl	80008a4 <LL_USART_ClearFlag_FE>
                return -1; // Indicate error
 800096e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000972:	e01c      	b.n	80009ae <_write+0x76>
        while (!LL_USART_IsActiveFlag_TXE(USART6)) {
 8000974:	4810      	ldr	r0, [pc, #64]	@ (80009b8 <_write+0x80>)
 8000976:	f7ff ff82 	bl	800087e <LL_USART_IsActiveFlag_TXE_TXFNF>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d0e4      	beq.n	800094a <_write+0x12>
            }
        }
        LL_USART_TransmitData8(USART6, *(p + i));
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	68ba      	ldr	r2, [r7, #8]
 8000984:	4413      	add	r3, r2
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	4619      	mov	r1, r3
 800098a:	480b      	ldr	r0, [pc, #44]	@ (80009b8 <_write+0x80>)
 800098c:	f7ff ffc5 	bl	800091a <LL_USART_TransmitData8>
    for (int i = 0; i < len; i++) {
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	3301      	adds	r3, #1
 8000994:	617b      	str	r3, [r7, #20]
 8000996:	697a      	ldr	r2, [r7, #20]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	429a      	cmp	r2, r3
 800099c:	dbea      	blt.n	8000974 <_write+0x3c>
    }
    while (!LL_USART_IsActiveFlag_TC(USART6)) {}
 800099e:	bf00      	nop
 80009a0:	4805      	ldr	r0, [pc, #20]	@ (80009b8 <_write+0x80>)
 80009a2:	f7ff ff59 	bl	8000858 <LL_USART_IsActiveFlag_TC>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d0f9      	beq.n	80009a0 <_write+0x68>
    return len;
 80009ac:	687b      	ldr	r3, [r7, #4]
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3718      	adds	r7, #24
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40011400 	.word	0x40011400

080009bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80009c0:	f000 f8a0 	bl	8000b04 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009c4:	f000 fd9e 	bl	8001504 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009c8:	f000 f82e 	bl	8000a28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009cc:	f7ff fcf8 	bl	80003c0 <MX_GPIO_Init>
  MX_SPI3_Init();
 80009d0:	f000 f8ca 	bl	8000b68 <MX_SPI3_Init>
  MX_USART6_UART_Init();
 80009d4:	f000 fccc 	bl	8001370 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  LL_USART_EnableIT_RXNE(USART6);
 80009d8:	480c      	ldr	r0, [pc, #48]	@ (8000a0c <main+0x50>)
 80009da:	f7ff ff7d 	bl	80008d8 <LL_USART_EnableIT_RXNE_RXFNE>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80009de:	2201      	movs	r2, #1
 80009e0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009e4:	480a      	ldr	r0, [pc, #40]	@ (8000a10 <main+0x54>)
 80009e6:	f001 f947 	bl	8001c78 <HAL_GPIO_WritePin>

  printf("\r\n=== ICM42688P SPI Driver Test ===\r\n");
 80009ea:	480a      	ldr	r0, [pc, #40]	@ (8000a14 <main+0x58>)
 80009ec:	f005 ff98 	bl	8006920 <puts>

//  HAL_Delay(100);

  // Init sensor
  ICM42688P_Init(&hicm, &hspi3);
 80009f0:	4909      	ldr	r1, [pc, #36]	@ (8000a18 <main+0x5c>)
 80009f2:	480a      	ldr	r0, [pc, #40]	@ (8000a1c <main+0x60>)
 80009f4:	f7ff fdf0 	bl	80005d8 <ICM42688P_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  ICM42688P_ReadAccelGyro(&hicm, accel, gyro);
 80009f8:	4a09      	ldr	r2, [pc, #36]	@ (8000a20 <main+0x64>)
 80009fa:	490a      	ldr	r1, [pc, #40]	@ (8000a24 <main+0x68>)
 80009fc:	4807      	ldr	r0, [pc, #28]	@ (8000a1c <main+0x60>)
 80009fe:	f7ff fe29 	bl	8000654 <ICM42688P_ReadAccelGyro>
	  HAL_Delay(50);
 8000a02:	2032      	movs	r0, #50	@ 0x32
 8000a04:	f000 fe10 	bl	8001628 <HAL_Delay>
	  ICM42688P_ReadAccelGyro(&hicm, accel, gyro);
 8000a08:	bf00      	nop
 8000a0a:	e7f5      	b.n	80009f8 <main+0x3c>
 8000a0c:	40011400 	.word	0x40011400
 8000a10:	58020000 	.word	0x58020000
 8000a14:	080087f8 	.word	0x080087f8
 8000a18:	24000208 	.word	0x24000208
 8000a1c:	240001f4 	.word	0x240001f4
 8000a20:	24000200 	.word	0x24000200
 8000a24:	240001f8 	.word	0x240001f8

08000a28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b09c      	sub	sp, #112	@ 0x70
 8000a2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a32:	224c      	movs	r2, #76	@ 0x4c
 8000a34:	2100      	movs	r1, #0
 8000a36:	4618      	mov	r0, r3
 8000a38:	f006 f852 	bl	8006ae0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a3c:	1d3b      	adds	r3, r7, #4
 8000a3e:	2220      	movs	r2, #32
 8000a40:	2100      	movs	r1, #0
 8000a42:	4618      	mov	r0, r3
 8000a44:	f006 f84c 	bl	8006ae0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000a48:	2002      	movs	r0, #2
 8000a4a:	f001 f92f 	bl	8001cac <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000a4e:	2300      	movs	r3, #0
 8000a50:	603b      	str	r3, [r7, #0]
 8000a52:	4b2b      	ldr	r3, [pc, #172]	@ (8000b00 <SystemClock_Config+0xd8>)
 8000a54:	699b      	ldr	r3, [r3, #24]
 8000a56:	4a2a      	ldr	r2, [pc, #168]	@ (8000b00 <SystemClock_Config+0xd8>)
 8000a58:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000a5c:	6193      	str	r3, [r2, #24]
 8000a5e:	4b28      	ldr	r3, [pc, #160]	@ (8000b00 <SystemClock_Config+0xd8>)
 8000a60:	699b      	ldr	r3, [r3, #24]
 8000a62:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a66:	603b      	str	r3, [r7, #0]
 8000a68:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a6a:	bf00      	nop
 8000a6c:	4b24      	ldr	r3, [pc, #144]	@ (8000b00 <SystemClock_Config+0xd8>)
 8000a6e:	699b      	ldr	r3, [r3, #24]
 8000a70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a78:	d1f8      	bne.n	8000a6c <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a7e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a82:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a84:	2302      	movs	r3, #2
 8000a86:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000a8c:	2302      	movs	r3, #2
 8000a8e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 8000a90:	232c      	movs	r3, #44	@ 0x2c
 8000a92:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000a94:	2301      	movs	r3, #1
 8000a96:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000a98:	2303      	movs	r3, #3
 8000a9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000aa0:	230c      	movs	r3, #12
 8000aa2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f001 f935 	bl	8001d20 <HAL_RCC_OscConfig>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000abc:	f000 f84e 	bl	8000b5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac0:	233f      	movs	r3, #63	@ 0x3f
 8000ac2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ac4:	2303      	movs	r3, #3
 8000ac6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000acc:	2308      	movs	r3, #8
 8000ace:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000ad0:	2340      	movs	r3, #64	@ 0x40
 8000ad2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ad4:	2340      	movs	r3, #64	@ 0x40
 8000ad6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000ad8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000adc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000ade:	2340      	movs	r3, #64	@ 0x40
 8000ae0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000ae2:	1d3b      	adds	r3, r7, #4
 8000ae4:	2103      	movs	r1, #3
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f001 fcf4 	bl	80024d4 <HAL_RCC_ClockConfig>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000af2:	f000 f833 	bl	8000b5c <Error_Handler>
  }
}
 8000af6:	bf00      	nop
 8000af8:	3770      	adds	r7, #112	@ 0x70
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	58024800 	.word	0x58024800

08000b04 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000b0a:	463b      	mov	r3, r7
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	605a      	str	r2, [r3, #4]
 8000b12:	609a      	str	r2, [r3, #8]
 8000b14:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000b16:	f000 fe8f 	bl	8001838 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000b22:	2300      	movs	r3, #0
 8000b24:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000b26:	231f      	movs	r3, #31
 8000b28:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000b2a:	2387      	movs	r3, #135	@ 0x87
 8000b2c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000b32:	2300      	movs	r3, #0
 8000b34:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000b36:	2301      	movs	r3, #1
 8000b38:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000b42:	2300      	movs	r3, #0
 8000b44:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000b46:	463b      	mov	r3, r7
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f000 fead 	bl	80018a8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000b4e:	2004      	movs	r0, #4
 8000b50:	f000 fe8a 	bl	8001868 <HAL_MPU_Enable>

}
 8000b54:	bf00      	nop
 8000b56:	3710      	adds	r7, #16
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b60:	b672      	cpsid	i
}
 8000b62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b64:	bf00      	nop
 8000b66:	e7fd      	b.n	8000b64 <Error_Handler+0x8>

08000b68 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000b6c:	4b28      	ldr	r3, [pc, #160]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000b6e:	4a29      	ldr	r2, [pc, #164]	@ (8000c14 <MX_SPI3_Init+0xac>)
 8000b70:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b72:	4b27      	ldr	r3, [pc, #156]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000b74:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000b78:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b7a:	4b25      	ldr	r3, [pc, #148]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b80:	4b23      	ldr	r3, [pc, #140]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000b82:	2207      	movs	r2, #7
 8000b84:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000b86:	4b22      	ldr	r3, [pc, #136]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000b88:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000b8c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000b8e:	4b20      	ldr	r3, [pc, #128]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000b90:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000b94:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000b96:	4b1e      	ldr	r3, [pc, #120]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000b98:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000b9c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000b9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000ba0:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8000ba4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bac:	4b18      	ldr	r3, [pc, #96]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bb2:	4b17      	ldr	r3, [pc, #92]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000bb8:	4b15      	ldr	r3, [pc, #84]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bbe:	4b14      	ldr	r3, [pc, #80]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000bc0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000bc4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000bc6:	4b12      	ldr	r3, [pc, #72]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000bcc:	4b10      	ldr	r3, [pc, #64]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000bd8:	4b0d      	ldr	r3, [pc, #52]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000bde:	4b0c      	ldr	r3, [pc, #48]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000be4:	4b0a      	ldr	r3, [pc, #40]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000bea:	4b09      	ldr	r3, [pc, #36]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000bf0:	4b07      	ldr	r3, [pc, #28]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000bf6:	4b06      	ldr	r3, [pc, #24]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000bfc:	4804      	ldr	r0, [pc, #16]	@ (8000c10 <MX_SPI3_Init+0xa8>)
 8000bfe:	f003 fa9d 	bl	800413c <HAL_SPI_Init>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <MX_SPI3_Init+0xa4>
  {
    Error_Handler();
 8000c08:	f7ff ffa8 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000c0c:	bf00      	nop
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	24000208 	.word	0x24000208
 8000c14:	40003c00 	.word	0x40003c00

08000c18 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b0b8      	sub	sp, #224	@ 0xe0
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c20:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	605a      	str	r2, [r3, #4]
 8000c2a:	609a      	str	r2, [r3, #8]
 8000c2c:	60da      	str	r2, [r3, #12]
 8000c2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c30:	f107 0310 	add.w	r3, r7, #16
 8000c34:	22b8      	movs	r2, #184	@ 0xb8
 8000c36:	2100      	movs	r1, #0
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f005 ff51 	bl	8006ae0 <memset>
  if(spiHandle->Instance==SPI3)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a26      	ldr	r2, [pc, #152]	@ (8000cdc <HAL_SPI_MspInit+0xc4>)
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d145      	bne.n	8000cd4 <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8000c48:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c4c:	f04f 0300 	mov.w	r3, #0
 8000c50:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c58:	f107 0310 	add.w	r3, r7, #16
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f001 ff69 	bl	8002b34 <HAL_RCCEx_PeriphCLKConfig>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8000c68:	f7ff ff78 	bl	8000b5c <Error_Handler>
    }

    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce0 <HAL_SPI_MspInit+0xc8>)
 8000c6e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c72:	4a1b      	ldr	r2, [pc, #108]	@ (8000ce0 <HAL_SPI_MspInit+0xc8>)
 8000c74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000c78:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000c7c:	4b18      	ldr	r3, [pc, #96]	@ (8000ce0 <HAL_SPI_MspInit+0xc8>)
 8000c7e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ce0 <HAL_SPI_MspInit+0xc8>)
 8000c8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c90:	4a13      	ldr	r2, [pc, #76]	@ (8000ce0 <HAL_SPI_MspInit+0xc8>)
 8000c92:	f043 0304 	orr.w	r3, r3, #4
 8000c96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ce0 <HAL_SPI_MspInit+0xc8>)
 8000c9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca0:	f003 0304 	and.w	r3, r3, #4
 8000ca4:	60bb      	str	r3, [r7, #8]
 8000ca6:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000ca8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000cac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000cc2:	2306      	movs	r3, #6
 8000cc4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cc8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4805      	ldr	r0, [pc, #20]	@ (8000ce4 <HAL_SPI_MspInit+0xcc>)
 8000cd0:	f000 fe2a 	bl	8001928 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000cd4:	bf00      	nop
 8000cd6:	37e0      	adds	r7, #224	@ 0xe0
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	40003c00 	.word	0x40003c00
 8000ce0:	58024400 	.word	0x58024400
 8000ce4:	58020800 	.word	0x58020800

08000ce8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cee:	4b0a      	ldr	r3, [pc, #40]	@ (8000d18 <HAL_MspInit+0x30>)
 8000cf0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000cf4:	4a08      	ldr	r2, [pc, #32]	@ (8000d18 <HAL_MspInit+0x30>)
 8000cf6:	f043 0302 	orr.w	r3, r3, #2
 8000cfa:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000cfe:	4b06      	ldr	r3, [pc, #24]	@ (8000d18 <HAL_MspInit+0x30>)
 8000d00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d04:	f003 0302 	and.w	r3, r3, #2
 8000d08:	607b      	str	r3, [r7, #4]
 8000d0a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d0c:	bf00      	nop
 8000d0e:	370c      	adds	r7, #12
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	58024400 	.word	0x58024400

08000d1c <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	69db      	ldr	r3, [r3, #28]
 8000d28:	f003 0320 	and.w	r3, r3, #32
 8000d2c:	2b20      	cmp	r3, #32
 8000d2e:	d101      	bne.n	8000d34 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8000d30:	2301      	movs	r3, #1
 8000d32:	e000      	b.n	8000d36 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 8000d34:	2300      	movs	r3, #0
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	370c      	adds	r7, #12
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr

08000d42 <LL_USART_ReceiveData8>:
{
 8000d42:	b480      	push	{r7}
 8000d44:	b083      	sub	sp, #12
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d4e:	b2db      	uxtb	r3, r3
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d60:	bf00      	nop
 8000d62:	e7fd      	b.n	8000d60 <NMI_Handler+0x4>

08000d64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d68:	bf00      	nop
 8000d6a:	e7fd      	b.n	8000d68 <HardFault_Handler+0x4>

08000d6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <MemManage_Handler+0x4>

08000d74 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d78:	bf00      	nop
 8000d7a:	e7fd      	b.n	8000d78 <BusFault_Handler+0x4>

08000d7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d80:	bf00      	nop
 8000d82:	e7fd      	b.n	8000d80 <UsageFault_Handler+0x4>

08000d84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr

08000d92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d92:	b480      	push	{r7}
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d96:	bf00      	nop
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr

08000da0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr

08000dae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000db2:	f000 fc19 	bl	80015e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

	if(LL_USART_IsActiveFlag_RXNE(USART6))
 8000dc0:	4808      	ldr	r0, [pc, #32]	@ (8000de4 <USART6_IRQHandler+0x28>)
 8000dc2:	f7ff ffab 	bl	8000d1c <LL_USART_IsActiveFlag_RXNE_RXFNE>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d009      	beq.n	8000de0 <USART6_IRQHandler+0x24>
	{
		//			LL_USART_ClearFlag_RXNE(USART6);
		uart6_rx_data = LL_USART_ReceiveData8(USART6);
 8000dcc:	4805      	ldr	r0, [pc, #20]	@ (8000de4 <USART6_IRQHandler+0x28>)
 8000dce:	f7ff ffb8 	bl	8000d42 <LL_USART_ReceiveData8>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	4b04      	ldr	r3, [pc, #16]	@ (8000de8 <USART6_IRQHandler+0x2c>)
 8000dd8:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1;
 8000dda:	4b04      	ldr	r3, [pc, #16]	@ (8000dec <USART6_IRQHandler+0x30>)
 8000ddc:	2201      	movs	r2, #1
 8000dde:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8000de0:	bf00      	nop
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	40011400 	.word	0x40011400
 8000de8:	24000291 	.word	0x24000291
 8000dec:	24000290 	.word	0x24000290

08000df0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  return 1;
 8000df4:	2301      	movs	r3, #1
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr

08000e00 <_kill>:

int _kill(int pid, int sig)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e0a:	f005 febb 	bl	8006b84 <__errno>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2216      	movs	r2, #22
 8000e12:	601a      	str	r2, [r3, #0]
  return -1;
 8000e14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <_exit>:

void _exit (int status)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e28:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000e2c:	6878      	ldr	r0, [r7, #4]
 8000e2e:	f7ff ffe7 	bl	8000e00 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e32:	bf00      	nop
 8000e34:	e7fd      	b.n	8000e32 <_exit+0x12>

08000e36 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b086      	sub	sp, #24
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	60f8      	str	r0, [r7, #12]
 8000e3e:	60b9      	str	r1, [r7, #8]
 8000e40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e42:	2300      	movs	r3, #0
 8000e44:	617b      	str	r3, [r7, #20]
 8000e46:	e00a      	b.n	8000e5e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e48:	f3af 8000 	nop.w
 8000e4c:	4601      	mov	r1, r0
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	1c5a      	adds	r2, r3, #1
 8000e52:	60ba      	str	r2, [r7, #8]
 8000e54:	b2ca      	uxtb	r2, r1
 8000e56:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	617b      	str	r3, [r7, #20]
 8000e5e:	697a      	ldr	r2, [r7, #20]
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	429a      	cmp	r2, r3
 8000e64:	dbf0      	blt.n	8000e48 <_read+0x12>
  }

  return len;
 8000e66:	687b      	ldr	r3, [r7, #4]
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3718      	adds	r7, #24
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e78:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr

08000e88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
 8000e90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e98:	605a      	str	r2, [r3, #4]
  return 0;
 8000e9a:	2300      	movs	r3, #0
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	370c      	adds	r7, #12
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr

08000ea8 <_isatty>:

int _isatty(int file)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000eb0:	2301      	movs	r3, #1
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr

08000ebe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ebe:	b480      	push	{r7}
 8000ec0:	b085      	sub	sp, #20
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	60f8      	str	r0, [r7, #12]
 8000ec6:	60b9      	str	r1, [r7, #8]
 8000ec8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000eca:	2300      	movs	r3, #0
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	3714      	adds	r7, #20
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr

08000ed8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ee0:	4a14      	ldr	r2, [pc, #80]	@ (8000f34 <_sbrk+0x5c>)
 8000ee2:	4b15      	ldr	r3, [pc, #84]	@ (8000f38 <_sbrk+0x60>)
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000eec:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <_sbrk+0x64>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d102      	bne.n	8000efa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ef4:	4b11      	ldr	r3, [pc, #68]	@ (8000f3c <_sbrk+0x64>)
 8000ef6:	4a12      	ldr	r2, [pc, #72]	@ (8000f40 <_sbrk+0x68>)
 8000ef8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000efa:	4b10      	ldr	r3, [pc, #64]	@ (8000f3c <_sbrk+0x64>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4413      	add	r3, r2
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d207      	bcs.n	8000f18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f08:	f005 fe3c 	bl	8006b84 <__errno>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	220c      	movs	r2, #12
 8000f10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f16:	e009      	b.n	8000f2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f18:	4b08      	ldr	r3, [pc, #32]	@ (8000f3c <_sbrk+0x64>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f1e:	4b07      	ldr	r3, [pc, #28]	@ (8000f3c <_sbrk+0x64>)
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4413      	add	r3, r2
 8000f26:	4a05      	ldr	r2, [pc, #20]	@ (8000f3c <_sbrk+0x64>)
 8000f28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3718      	adds	r7, #24
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	24050000 	.word	0x24050000
 8000f38:	00000400 	.word	0x00000400
 8000f3c:	24000294 	.word	0x24000294
 8000f40:	240003e8 	.word	0x240003e8

08000f44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f48:	4b3e      	ldr	r3, [pc, #248]	@ (8001044 <SystemInit+0x100>)
 8000f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f4e:	4a3d      	ldr	r2, [pc, #244]	@ (8001044 <SystemInit+0x100>)
 8000f50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000f58:	4b3b      	ldr	r3, [pc, #236]	@ (8001048 <SystemInit+0x104>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f003 030f 	and.w	r3, r3, #15
 8000f60:	2b06      	cmp	r3, #6
 8000f62:	d807      	bhi.n	8000f74 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000f64:	4b38      	ldr	r3, [pc, #224]	@ (8001048 <SystemInit+0x104>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f023 030f 	bic.w	r3, r3, #15
 8000f6c:	4a36      	ldr	r2, [pc, #216]	@ (8001048 <SystemInit+0x104>)
 8000f6e:	f043 0307 	orr.w	r3, r3, #7
 8000f72:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000f74:	4b35      	ldr	r3, [pc, #212]	@ (800104c <SystemInit+0x108>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a34      	ldr	r2, [pc, #208]	@ (800104c <SystemInit+0x108>)
 8000f7a:	f043 0301 	orr.w	r3, r3, #1
 8000f7e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f80:	4b32      	ldr	r3, [pc, #200]	@ (800104c <SystemInit+0x108>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000f86:	4b31      	ldr	r3, [pc, #196]	@ (800104c <SystemInit+0x108>)
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	4930      	ldr	r1, [pc, #192]	@ (800104c <SystemInit+0x108>)
 8000f8c:	4b30      	ldr	r3, [pc, #192]	@ (8001050 <SystemInit+0x10c>)
 8000f8e:	4013      	ands	r3, r2
 8000f90:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000f92:	4b2d      	ldr	r3, [pc, #180]	@ (8001048 <SystemInit+0x104>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 0308 	and.w	r3, r3, #8
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d007      	beq.n	8000fae <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000f9e:	4b2a      	ldr	r3, [pc, #168]	@ (8001048 <SystemInit+0x104>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f023 030f 	bic.w	r3, r3, #15
 8000fa6:	4a28      	ldr	r2, [pc, #160]	@ (8001048 <SystemInit+0x104>)
 8000fa8:	f043 0307 	orr.w	r3, r3, #7
 8000fac:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000fae:	4b27      	ldr	r3, [pc, #156]	@ (800104c <SystemInit+0x108>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000fb4:	4b25      	ldr	r3, [pc, #148]	@ (800104c <SystemInit+0x108>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000fba:	4b24      	ldr	r3, [pc, #144]	@ (800104c <SystemInit+0x108>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000fc0:	4b22      	ldr	r3, [pc, #136]	@ (800104c <SystemInit+0x108>)
 8000fc2:	4a24      	ldr	r2, [pc, #144]	@ (8001054 <SystemInit+0x110>)
 8000fc4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000fc6:	4b21      	ldr	r3, [pc, #132]	@ (800104c <SystemInit+0x108>)
 8000fc8:	4a23      	ldr	r2, [pc, #140]	@ (8001058 <SystemInit+0x114>)
 8000fca:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000fcc:	4b1f      	ldr	r3, [pc, #124]	@ (800104c <SystemInit+0x108>)
 8000fce:	4a23      	ldr	r2, [pc, #140]	@ (800105c <SystemInit+0x118>)
 8000fd0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000fd2:	4b1e      	ldr	r3, [pc, #120]	@ (800104c <SystemInit+0x108>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000fd8:	4b1c      	ldr	r3, [pc, #112]	@ (800104c <SystemInit+0x108>)
 8000fda:	4a20      	ldr	r2, [pc, #128]	@ (800105c <SystemInit+0x118>)
 8000fdc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000fde:	4b1b      	ldr	r3, [pc, #108]	@ (800104c <SystemInit+0x108>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000fe4:	4b19      	ldr	r3, [pc, #100]	@ (800104c <SystemInit+0x108>)
 8000fe6:	4a1d      	ldr	r2, [pc, #116]	@ (800105c <SystemInit+0x118>)
 8000fe8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000fea:	4b18      	ldr	r3, [pc, #96]	@ (800104c <SystemInit+0x108>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ff0:	4b16      	ldr	r3, [pc, #88]	@ (800104c <SystemInit+0x108>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a15      	ldr	r2, [pc, #84]	@ (800104c <SystemInit+0x108>)
 8000ff6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ffa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000ffc:	4b13      	ldr	r3, [pc, #76]	@ (800104c <SystemInit+0x108>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001002:	4b12      	ldr	r3, [pc, #72]	@ (800104c <SystemInit+0x108>)
 8001004:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001008:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800100c:	2b00      	cmp	r3, #0
 800100e:	d113      	bne.n	8001038 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001010:	4b0e      	ldr	r3, [pc, #56]	@ (800104c <SystemInit+0x108>)
 8001012:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001016:	4a0d      	ldr	r2, [pc, #52]	@ (800104c <SystemInit+0x108>)
 8001018:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800101c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001020:	4b0f      	ldr	r3, [pc, #60]	@ (8001060 <SystemInit+0x11c>)
 8001022:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001026:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001028:	4b08      	ldr	r3, [pc, #32]	@ (800104c <SystemInit+0x108>)
 800102a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800102e:	4a07      	ldr	r2, [pc, #28]	@ (800104c <SystemInit+0x108>)
 8001030:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001034:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001038:	bf00      	nop
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	e000ed00 	.word	0xe000ed00
 8001048:	52002000 	.word	0x52002000
 800104c:	58024400 	.word	0x58024400
 8001050:	eaf6ed7f 	.word	0xeaf6ed7f
 8001054:	02020200 	.word	0x02020200
 8001058:	01ff0000 	.word	0x01ff0000
 800105c:	01010280 	.word	0x01010280
 8001060:	52004000 	.word	0x52004000

08001064 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001068:	4b09      	ldr	r3, [pc, #36]	@ (8001090 <ExitRun0Mode+0x2c>)
 800106a:	68db      	ldr	r3, [r3, #12]
 800106c:	4a08      	ldr	r2, [pc, #32]	@ (8001090 <ExitRun0Mode+0x2c>)
 800106e:	f043 0302 	orr.w	r3, r3, #2
 8001072:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001074:	bf00      	nop
 8001076:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <ExitRun0Mode+0x2c>)
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d0f9      	beq.n	8001076 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001082:	bf00      	nop
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	58024800 	.word	0x58024800

08001094 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001098:	4b04      	ldr	r3, [pc, #16]	@ (80010ac <__NVIC_GetPriorityGrouping+0x18>)
 800109a:	68db      	ldr	r3, [r3, #12]
 800109c:	0a1b      	lsrs	r3, r3, #8
 800109e:	f003 0307 	and.w	r3, r3, #7
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	e000ed00 	.word	0xe000ed00

080010b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	db0b      	blt.n	80010da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010c2:	88fb      	ldrh	r3, [r7, #6]
 80010c4:	f003 021f 	and.w	r2, r3, #31
 80010c8:	4907      	ldr	r1, [pc, #28]	@ (80010e8 <__NVIC_EnableIRQ+0x38>)
 80010ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010ce:	095b      	lsrs	r3, r3, #5
 80010d0:	2001      	movs	r0, #1
 80010d2:	fa00 f202 	lsl.w	r2, r0, r2
 80010d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010da:	bf00      	nop
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	e000e100 	.word	0xe000e100

080010ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	6039      	str	r1, [r7, #0]
 80010f6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	db0a      	blt.n	8001116 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	b2da      	uxtb	r2, r3
 8001104:	490c      	ldr	r1, [pc, #48]	@ (8001138 <__NVIC_SetPriority+0x4c>)
 8001106:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800110a:	0112      	lsls	r2, r2, #4
 800110c:	b2d2      	uxtb	r2, r2
 800110e:	440b      	add	r3, r1
 8001110:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001114:	e00a      	b.n	800112c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	b2da      	uxtb	r2, r3
 800111a:	4908      	ldr	r1, [pc, #32]	@ (800113c <__NVIC_SetPriority+0x50>)
 800111c:	88fb      	ldrh	r3, [r7, #6]
 800111e:	f003 030f 	and.w	r3, r3, #15
 8001122:	3b04      	subs	r3, #4
 8001124:	0112      	lsls	r2, r2, #4
 8001126:	b2d2      	uxtb	r2, r2
 8001128:	440b      	add	r3, r1
 800112a:	761a      	strb	r2, [r3, #24]
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000e100 	.word	0xe000e100
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001140:	b480      	push	{r7}
 8001142:	b089      	sub	sp, #36	@ 0x24
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	f003 0307 	and.w	r3, r3, #7
 8001152:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	f1c3 0307 	rsb	r3, r3, #7
 800115a:	2b04      	cmp	r3, #4
 800115c:	bf28      	it	cs
 800115e:	2304      	movcs	r3, #4
 8001160:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	3304      	adds	r3, #4
 8001166:	2b06      	cmp	r3, #6
 8001168:	d902      	bls.n	8001170 <NVIC_EncodePriority+0x30>
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	3b03      	subs	r3, #3
 800116e:	e000      	b.n	8001172 <NVIC_EncodePriority+0x32>
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001174:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	fa02 f303 	lsl.w	r3, r2, r3
 800117e:	43da      	mvns	r2, r3
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	401a      	ands	r2, r3
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001188:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	fa01 f303 	lsl.w	r3, r1, r3
 8001192:	43d9      	mvns	r1, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001198:	4313      	orrs	r3, r2
         );
}
 800119a:	4618      	mov	r0, r3
 800119c:	3724      	adds	r7, #36	@ 0x24
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <LL_USART_Enable>:
{
 80011a6:	b480      	push	{r7}
 80011a8:	b083      	sub	sp, #12
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f043 0201 	orr.w	r2, r3, #1
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	601a      	str	r2, [r3, #0]
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr

080011c6 <LL_USART_DisableFIFO>:
{
 80011c6:	b480      	push	{r7}
 80011c8:	b083      	sub	sp, #12
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	601a      	str	r2, [r3, #0]
}
 80011da:	bf00      	nop
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr

080011e6 <LL_USART_SetTXFIFOThreshold>:
{
 80011e6:	b480      	push	{r7}
 80011e8:	b089      	sub	sp, #36	@ 0x24
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]
 80011ee:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	3308      	adds	r3, #8
 80011f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	e853 3f00 	ldrex	r3, [r3]
 80011fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	075b      	lsls	r3, r3, #29
 8001208:	4313      	orrs	r3, r2
 800120a:	61fb      	str	r3, [r7, #28]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	3308      	adds	r3, #8
 8001210:	69fa      	ldr	r2, [r7, #28]
 8001212:	61ba      	str	r2, [r7, #24]
 8001214:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001216:	6979      	ldr	r1, [r7, #20]
 8001218:	69ba      	ldr	r2, [r7, #24]
 800121a:	e841 2300 	strex	r3, r2, [r1]
 800121e:	613b      	str	r3, [r7, #16]
   return(result);
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d1e4      	bne.n	80011f0 <LL_USART_SetTXFIFOThreshold+0xa>
}
 8001226:	bf00      	nop
 8001228:	bf00      	nop
 800122a:	3724      	adds	r7, #36	@ 0x24
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <LL_USART_SetRXFIFOThreshold>:
{
 8001234:	b480      	push	{r7}
 8001236:	b089      	sub	sp, #36	@ 0x24
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	3308      	adds	r3, #8
 8001242:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	e853 3f00 	ldrex	r3, [r3]
 800124a:	60bb      	str	r3, [r7, #8]
   return(result);
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	065b      	lsls	r3, r3, #25
 8001256:	4313      	orrs	r3, r2
 8001258:	61fb      	str	r3, [r7, #28]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	3308      	adds	r3, #8
 800125e:	69fa      	ldr	r2, [r7, #28]
 8001260:	61ba      	str	r2, [r7, #24]
 8001262:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001264:	6979      	ldr	r1, [r7, #20]
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	e841 2300 	strex	r3, r2, [r1]
 800126c:	613b      	str	r3, [r7, #16]
   return(result);
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d1e4      	bne.n	800123e <LL_USART_SetRXFIFOThreshold+0xa>
}
 8001274:	bf00      	nop
 8001276:	bf00      	nop
 8001278:	3724      	adds	r7, #36	@ 0x24
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr

08001282 <LL_USART_ConfigAsyncMode>:
{
 8001282:	b480      	push	{r7}
 8001284:	b083      	sub	sp, #12
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	609a      	str	r2, [r3, #8]
}
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr

080012ae <LL_USART_IsActiveFlag_TEACK>:
{
 80012ae:	b480      	push	{r7}
 80012b0:	b083      	sub	sp, #12
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	69db      	ldr	r3, [r3, #28]
 80012ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80012c2:	d101      	bne.n	80012c8 <LL_USART_IsActiveFlag_TEACK+0x1a>
 80012c4:	2301      	movs	r3, #1
 80012c6:	e000      	b.n	80012ca <LL_USART_IsActiveFlag_TEACK+0x1c>
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <LL_USART_IsActiveFlag_REACK>:
{
 80012d6:	b480      	push	{r7}
 80012d8:	b083      	sub	sp, #12
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80012ea:	d101      	bne.n	80012f0 <LL_USART_IsActiveFlag_REACK+0x1a>
 80012ec:	2301      	movs	r3, #1
 80012ee:	e000      	b.n	80012f2 <LL_USART_IsActiveFlag_REACK+0x1c>
 80012f0:	2300      	movs	r3, #0
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
	...

08001300 <LL_AHB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB4ENR, Periphs);
 8001308:	4b0a      	ldr	r3, [pc, #40]	@ (8001334 <LL_AHB4_GRP1_EnableClock+0x34>)
 800130a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800130e:	4909      	ldr	r1, [pc, #36]	@ (8001334 <LL_AHB4_GRP1_EnableClock+0x34>)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4313      	orrs	r3, r2
 8001314:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 8001318:	4b06      	ldr	r3, [pc, #24]	@ (8001334 <LL_AHB4_GRP1_EnableClock+0x34>)
 800131a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4013      	ands	r3, r2
 8001322:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001324:	68fb      	ldr	r3, [r7, #12]
}
 8001326:	bf00      	nop
 8001328:	3714      	adds	r7, #20
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	58024400 	.word	0x58024400

08001338 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001340:	4b0a      	ldr	r3, [pc, #40]	@ (800136c <LL_APB2_GRP1_EnableClock+0x34>)
 8001342:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001346:	4909      	ldr	r1, [pc, #36]	@ (800136c <LL_APB2_GRP1_EnableClock+0x34>)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	4313      	orrs	r3, r2
 800134c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001350:	4b06      	ldr	r3, [pc, #24]	@ (800136c <LL_APB2_GRP1_EnableClock+0x34>)
 8001352:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4013      	ands	r3, r2
 800135a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800135c:	68fb      	ldr	r3, [r7, #12]
}
 800135e:	bf00      	nop
 8001360:	3714      	adds	r7, #20
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	58024400 	.word	0x58024400

08001370 <MX_USART6_UART_Init>:
/* USER CODE END 0 */

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b0bc      	sub	sp, #240	@ 0xf0
 8001374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001376:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 800137a:	2220      	movs	r2, #32
 800137c:	2100      	movs	r1, #0
 800137e:	4618      	mov	r0, r3
 8001380:	f005 fbae 	bl	8006ae0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001384:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
 8001394:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001396:	463b      	mov	r3, r7
 8001398:	22b8      	movs	r2, #184	@ 0xb8
 800139a:	2100      	movs	r1, #0
 800139c:	4618      	mov	r0, r3
 800139e:	f005 fb9f 	bl	8006ae0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80013a2:	f04f 0201 	mov.w	r2, #1
 80013a6:	f04f 0300 	mov.w	r3, #0
 80013aa:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80013ae:	2300      	movs	r3, #0
 80013b0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013b2:	463b      	mov	r3, r7
 80013b4:	4618      	mov	r0, r3
 80013b6:	f001 fbbd 	bl	8002b34 <HAL_RCCEx_PeriphCLKConfig>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_USART6_UART_Init+0x54>
  {
    Error_Handler();
 80013c0:	f7ff fbcc 	bl	8000b5c <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 80013c4:	2020      	movs	r0, #32
 80013c6:	f7ff ffb7 	bl	8001338 <LL_APB2_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 80013ca:	2004      	movs	r0, #4
 80013cc:	f7ff ff98 	bl	8001300 <LL_AHB4_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 80013d0:	23c0      	movs	r3, #192	@ 0xc0
 80013d2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80013d6:	2302      	movs	r3, #2
 80013d8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80013dc:	2300      	movs	r3, #0
 80013de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013e8:	2300      	movs	r3, #0
 80013ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80013ee:	2307      	movs	r3, #7
 80013f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013f4:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80013f8:	4619      	mov	r1, r3
 80013fa:	482a      	ldr	r0, [pc, #168]	@ (80014a4 <MX_USART6_UART_Init+0x134>)
 80013fc:	f003 fcbf 	bl	8004d7e <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001400:	f7ff fe48 	bl	8001094 <__NVIC_GetPriorityGrouping>
 8001404:	4603      	mov	r3, r0
 8001406:	2200      	movs	r2, #0
 8001408:	2100      	movs	r1, #0
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff fe98 	bl	8001140 <NVIC_EncodePriority>
 8001410:	4603      	mov	r3, r0
 8001412:	4619      	mov	r1, r3
 8001414:	2047      	movs	r0, #71	@ 0x47
 8001416:	f7ff fe69 	bl	80010ec <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 800141a:	2047      	movs	r0, #71	@ 0x47
 800141c:	f7ff fe48 	bl	80010b0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8001420:	2300      	movs	r3, #0
 8001422:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  USART_InitStruct.BaudRate = 115200;
 8001426:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800142a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800142e:	2300      	movs	r3, #0
 8001430:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001434:	2300      	movs	r3, #0
 8001436:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800143a:	2300      	movs	r3, #0
 800143c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001440:	230c      	movs	r3, #12
 8001442:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001446:	2300      	movs	r3, #0
 8001448:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800144c:	2300      	movs	r3, #0
 800144e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  LL_USART_Init(USART6, &USART_InitStruct);
 8001452:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8001456:	4619      	mov	r1, r3
 8001458:	4813      	ldr	r0, [pc, #76]	@ (80014a8 <MX_USART6_UART_Init+0x138>)
 800145a:	f004 fc3f 	bl	8005cdc <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART6, LL_USART_FIFOTHRESHOLD_1_8);
 800145e:	2100      	movs	r1, #0
 8001460:	4811      	ldr	r0, [pc, #68]	@ (80014a8 <MX_USART6_UART_Init+0x138>)
 8001462:	f7ff fec0 	bl	80011e6 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART6, LL_USART_FIFOTHRESHOLD_1_8);
 8001466:	2100      	movs	r1, #0
 8001468:	480f      	ldr	r0, [pc, #60]	@ (80014a8 <MX_USART6_UART_Init+0x138>)
 800146a:	f7ff fee3 	bl	8001234 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART6);
 800146e:	480e      	ldr	r0, [pc, #56]	@ (80014a8 <MX_USART6_UART_Init+0x138>)
 8001470:	f7ff fea9 	bl	80011c6 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART6);
 8001474:	480c      	ldr	r0, [pc, #48]	@ (80014a8 <MX_USART6_UART_Init+0x138>)
 8001476:	f7ff ff04 	bl	8001282 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART6 */

  /* USER CODE END WKUPType USART6 */

  LL_USART_Enable(USART6);
 800147a:	480b      	ldr	r0, [pc, #44]	@ (80014a8 <MX_USART6_UART_Init+0x138>)
 800147c:	f7ff fe93 	bl	80011a6 <LL_USART_Enable>

  /* Polling USART6 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART6))) || (!(LL_USART_IsActiveFlag_REACK(USART6))))
 8001480:	bf00      	nop
 8001482:	4809      	ldr	r0, [pc, #36]	@ (80014a8 <MX_USART6_UART_Init+0x138>)
 8001484:	f7ff ff13 	bl	80012ae <LL_USART_IsActiveFlag_TEACK>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d0f9      	beq.n	8001482 <MX_USART6_UART_Init+0x112>
 800148e:	4806      	ldr	r0, [pc, #24]	@ (80014a8 <MX_USART6_UART_Init+0x138>)
 8001490:	f7ff ff21 	bl	80012d6 <LL_USART_IsActiveFlag_REACK>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d0f3      	beq.n	8001482 <MX_USART6_UART_Init+0x112>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800149a:	bf00      	nop
 800149c:	bf00      	nop
 800149e:	37f0      	adds	r7, #240	@ 0xf0
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	58020800 	.word	0x58020800
 80014a8:	40011400 	.word	0x40011400

080014ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80014ac:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80014e8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80014b0:	f7ff fdd8 	bl	8001064 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80014b4:	f7ff fd46 	bl	8000f44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014b8:	480c      	ldr	r0, [pc, #48]	@ (80014ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014ba:	490d      	ldr	r1, [pc, #52]	@ (80014f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014bc:	4a0d      	ldr	r2, [pc, #52]	@ (80014f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014c0:	e002      	b.n	80014c8 <LoopCopyDataInit>

080014c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014c6:	3304      	adds	r3, #4

080014c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014cc:	d3f9      	bcc.n	80014c2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ce:	4a0a      	ldr	r2, [pc, #40]	@ (80014f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014d0:	4c0a      	ldr	r4, [pc, #40]	@ (80014fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80014d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014d4:	e001      	b.n	80014da <LoopFillZerobss>

080014d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014d8:	3204      	adds	r2, #4

080014da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014dc:	d3fb      	bcc.n	80014d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014de:	f005 fb57 	bl	8006b90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014e2:	f7ff fa6b 	bl	80009bc <main>
  bx  lr
 80014e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014e8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80014ec:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80014f0:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 80014f4:	08008bf4 	.word	0x08008bf4
  ldr r2, =_sbss
 80014f8:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 80014fc:	240003e8 	.word	0x240003e8

08001500 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001500:	e7fe      	b.n	8001500 <ADC3_IRQHandler>
	...

08001504 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800150a:	2003      	movs	r0, #3
 800150c:	f000 f962 	bl	80017d4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001510:	f001 f996 	bl	8002840 <HAL_RCC_GetSysClockFreq>
 8001514:	4602      	mov	r2, r0
 8001516:	4b15      	ldr	r3, [pc, #84]	@ (800156c <HAL_Init+0x68>)
 8001518:	699b      	ldr	r3, [r3, #24]
 800151a:	0a1b      	lsrs	r3, r3, #8
 800151c:	f003 030f 	and.w	r3, r3, #15
 8001520:	4913      	ldr	r1, [pc, #76]	@ (8001570 <HAL_Init+0x6c>)
 8001522:	5ccb      	ldrb	r3, [r1, r3]
 8001524:	f003 031f 	and.w	r3, r3, #31
 8001528:	fa22 f303 	lsr.w	r3, r2, r3
 800152c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800152e:	4b0f      	ldr	r3, [pc, #60]	@ (800156c <HAL_Init+0x68>)
 8001530:	699b      	ldr	r3, [r3, #24]
 8001532:	f003 030f 	and.w	r3, r3, #15
 8001536:	4a0e      	ldr	r2, [pc, #56]	@ (8001570 <HAL_Init+0x6c>)
 8001538:	5cd3      	ldrb	r3, [r2, r3]
 800153a:	f003 031f 	and.w	r3, r3, #31
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	fa22 f303 	lsr.w	r3, r2, r3
 8001544:	4a0b      	ldr	r2, [pc, #44]	@ (8001574 <HAL_Init+0x70>)
 8001546:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001548:	4a0b      	ldr	r2, [pc, #44]	@ (8001578 <HAL_Init+0x74>)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800154e:	200f      	movs	r0, #15
 8001550:	f000 f814 	bl	800157c <HAL_InitTick>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e002      	b.n	8001564 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800155e:	f7ff fbc3 	bl	8000ce8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001562:	2300      	movs	r3, #0
}
 8001564:	4618      	mov	r0, r3
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	58024400 	.word	0x58024400
 8001570:	08008820 	.word	0x08008820
 8001574:	24000004 	.word	0x24000004
 8001578:	24000000 	.word	0x24000000

0800157c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001584:	4b15      	ldr	r3, [pc, #84]	@ (80015dc <HAL_InitTick+0x60>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d101      	bne.n	8001590 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e021      	b.n	80015d4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001590:	4b13      	ldr	r3, [pc, #76]	@ (80015e0 <HAL_InitTick+0x64>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <HAL_InitTick+0x60>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	4619      	mov	r1, r3
 800159a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800159e:	fbb3 f3f1 	udiv	r3, r3, r1
 80015a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a6:	4618      	mov	r0, r3
 80015a8:	f000 f939 	bl	800181e <HAL_SYSTICK_Config>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e00e      	b.n	80015d4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2b0f      	cmp	r3, #15
 80015ba:	d80a      	bhi.n	80015d2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015bc:	2200      	movs	r2, #0
 80015be:	6879      	ldr	r1, [r7, #4]
 80015c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015c4:	f000 f911 	bl	80017ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015c8:	4a06      	ldr	r2, [pc, #24]	@ (80015e4 <HAL_InitTick+0x68>)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015ce:	2300      	movs	r3, #0
 80015d0:	e000      	b.n	80015d4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	2400000c 	.word	0x2400000c
 80015e0:	24000000 	.word	0x24000000
 80015e4:	24000008 	.word	0x24000008

080015e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015ec:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <HAL_IncTick+0x20>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	461a      	mov	r2, r3
 80015f2:	4b06      	ldr	r3, [pc, #24]	@ (800160c <HAL_IncTick+0x24>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4413      	add	r3, r2
 80015f8:	4a04      	ldr	r2, [pc, #16]	@ (800160c <HAL_IncTick+0x24>)
 80015fa:	6013      	str	r3, [r2, #0]
}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	2400000c 	.word	0x2400000c
 800160c:	24000298 	.word	0x24000298

08001610 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  return uwTick;
 8001614:	4b03      	ldr	r3, [pc, #12]	@ (8001624 <HAL_GetTick+0x14>)
 8001616:	681b      	ldr	r3, [r3, #0]
}
 8001618:	4618      	mov	r0, r3
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	24000298 	.word	0x24000298

08001628 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001630:	f7ff ffee 	bl	8001610 <HAL_GetTick>
 8001634:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001640:	d005      	beq.n	800164e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001642:	4b0a      	ldr	r3, [pc, #40]	@ (800166c <HAL_Delay+0x44>)
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	461a      	mov	r2, r3
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	4413      	add	r3, r2
 800164c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800164e:	bf00      	nop
 8001650:	f7ff ffde 	bl	8001610 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	429a      	cmp	r2, r3
 800165e:	d8f7      	bhi.n	8001650 <HAL_Delay+0x28>
  {
  }
}
 8001660:	bf00      	nop
 8001662:	bf00      	nop
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	2400000c 	.word	0x2400000c

08001670 <__NVIC_SetPriorityGrouping>:
{
 8001670:	b480      	push	{r7}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f003 0307 	and.w	r3, r3, #7
 800167e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001680:	4b0b      	ldr	r3, [pc, #44]	@ (80016b0 <__NVIC_SetPriorityGrouping+0x40>)
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001686:	68ba      	ldr	r2, [r7, #8]
 8001688:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800168c:	4013      	ands	r3, r2
 800168e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001698:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <__NVIC_SetPriorityGrouping+0x44>)
 800169a:	4313      	orrs	r3, r2
 800169c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800169e:	4a04      	ldr	r2, [pc, #16]	@ (80016b0 <__NVIC_SetPriorityGrouping+0x40>)
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	60d3      	str	r3, [r2, #12]
}
 80016a4:	bf00      	nop
 80016a6:	3714      	adds	r7, #20
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	e000ed00 	.word	0xe000ed00
 80016b4:	05fa0000 	.word	0x05fa0000

080016b8 <__NVIC_GetPriorityGrouping>:
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016bc:	4b04      	ldr	r3, [pc, #16]	@ (80016d0 <__NVIC_GetPriorityGrouping+0x18>)
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	0a1b      	lsrs	r3, r3, #8
 80016c2:	f003 0307 	and.w	r3, r3, #7
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	e000ed00 	.word	0xe000ed00

080016d4 <__NVIC_SetPriority>:
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	4603      	mov	r3, r0
 80016dc:	6039      	str	r1, [r7, #0]
 80016de:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80016e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	db0a      	blt.n	80016fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	b2da      	uxtb	r2, r3
 80016ec:	490c      	ldr	r1, [pc, #48]	@ (8001720 <__NVIC_SetPriority+0x4c>)
 80016ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016f2:	0112      	lsls	r2, r2, #4
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	440b      	add	r3, r1
 80016f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80016fc:	e00a      	b.n	8001714 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	b2da      	uxtb	r2, r3
 8001702:	4908      	ldr	r1, [pc, #32]	@ (8001724 <__NVIC_SetPriority+0x50>)
 8001704:	88fb      	ldrh	r3, [r7, #6]
 8001706:	f003 030f 	and.w	r3, r3, #15
 800170a:	3b04      	subs	r3, #4
 800170c:	0112      	lsls	r2, r2, #4
 800170e:	b2d2      	uxtb	r2, r2
 8001710:	440b      	add	r3, r1
 8001712:	761a      	strb	r2, [r3, #24]
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr
 8001720:	e000e100 	.word	0xe000e100
 8001724:	e000ed00 	.word	0xe000ed00

08001728 <NVIC_EncodePriority>:
{
 8001728:	b480      	push	{r7}
 800172a:	b089      	sub	sp, #36	@ 0x24
 800172c:	af00      	add	r7, sp, #0
 800172e:	60f8      	str	r0, [r7, #12]
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f003 0307 	and.w	r3, r3, #7
 800173a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	f1c3 0307 	rsb	r3, r3, #7
 8001742:	2b04      	cmp	r3, #4
 8001744:	bf28      	it	cs
 8001746:	2304      	movcs	r3, #4
 8001748:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	3304      	adds	r3, #4
 800174e:	2b06      	cmp	r3, #6
 8001750:	d902      	bls.n	8001758 <NVIC_EncodePriority+0x30>
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	3b03      	subs	r3, #3
 8001756:	e000      	b.n	800175a <NVIC_EncodePriority+0x32>
 8001758:	2300      	movs	r3, #0
 800175a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800175c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001760:	69bb      	ldr	r3, [r7, #24]
 8001762:	fa02 f303 	lsl.w	r3, r2, r3
 8001766:	43da      	mvns	r2, r3
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	401a      	ands	r2, r3
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001770:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	fa01 f303 	lsl.w	r3, r1, r3
 800177a:	43d9      	mvns	r1, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001780:	4313      	orrs	r3, r2
}
 8001782:	4618      	mov	r0, r3
 8001784:	3724      	adds	r7, #36	@ 0x24
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
	...

08001790 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	3b01      	subs	r3, #1
 800179c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017a0:	d301      	bcc.n	80017a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017a2:	2301      	movs	r3, #1
 80017a4:	e00f      	b.n	80017c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017a6:	4a0a      	ldr	r2, [pc, #40]	@ (80017d0 <SysTick_Config+0x40>)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	3b01      	subs	r3, #1
 80017ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017ae:	210f      	movs	r1, #15
 80017b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017b4:	f7ff ff8e 	bl	80016d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017b8:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <SysTick_Config+0x40>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017be:	4b04      	ldr	r3, [pc, #16]	@ (80017d0 <SysTick_Config+0x40>)
 80017c0:	2207      	movs	r2, #7
 80017c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017c4:	2300      	movs	r3, #0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	e000e010 	.word	0xe000e010

080017d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f7ff ff47 	bl	8001670 <__NVIC_SetPriorityGrouping>
}
 80017e2:	bf00      	nop
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b086      	sub	sp, #24
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	4603      	mov	r3, r0
 80017f2:	60b9      	str	r1, [r7, #8]
 80017f4:	607a      	str	r2, [r7, #4]
 80017f6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017f8:	f7ff ff5e 	bl	80016b8 <__NVIC_GetPriorityGrouping>
 80017fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	68b9      	ldr	r1, [r7, #8]
 8001802:	6978      	ldr	r0, [r7, #20]
 8001804:	f7ff ff90 	bl	8001728 <NVIC_EncodePriority>
 8001808:	4602      	mov	r2, r0
 800180a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800180e:	4611      	mov	r1, r2
 8001810:	4618      	mov	r0, r3
 8001812:	f7ff ff5f 	bl	80016d4 <__NVIC_SetPriority>
}
 8001816:	bf00      	nop
 8001818:	3718      	adds	r7, #24
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b082      	sub	sp, #8
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f7ff ffb2 	bl	8001790 <SysTick_Config>
 800182c:	4603      	mov	r3, r0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
	...

08001838 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800183c:	f3bf 8f5f 	dmb	sy
}
 8001840:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001842:	4b07      	ldr	r3, [pc, #28]	@ (8001860 <HAL_MPU_Disable+0x28>)
 8001844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001846:	4a06      	ldr	r2, [pc, #24]	@ (8001860 <HAL_MPU_Disable+0x28>)
 8001848:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800184c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800184e:	4b05      	ldr	r3, [pc, #20]	@ (8001864 <HAL_MPU_Disable+0x2c>)
 8001850:	2200      	movs	r2, #0
 8001852:	605a      	str	r2, [r3, #4]
}
 8001854:	bf00      	nop
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	e000ed00 	.word	0xe000ed00
 8001864:	e000ed90 	.word	0xe000ed90

08001868 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001870:	4a0b      	ldr	r2, [pc, #44]	@ (80018a0 <HAL_MPU_Enable+0x38>)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	f043 0301 	orr.w	r3, r3, #1
 8001878:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800187a:	4b0a      	ldr	r3, [pc, #40]	@ (80018a4 <HAL_MPU_Enable+0x3c>)
 800187c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800187e:	4a09      	ldr	r2, [pc, #36]	@ (80018a4 <HAL_MPU_Enable+0x3c>)
 8001880:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001884:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001886:	f3bf 8f4f 	dsb	sy
}
 800188a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800188c:	f3bf 8f6f 	isb	sy
}
 8001890:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001892:	bf00      	nop
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	e000ed90 	.word	0xe000ed90
 80018a4:	e000ed00 	.word	0xe000ed00

080018a8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	785a      	ldrb	r2, [r3, #1]
 80018b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001924 <HAL_MPU_ConfigRegion+0x7c>)
 80018b6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80018b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001924 <HAL_MPU_ConfigRegion+0x7c>)
 80018ba:	691b      	ldr	r3, [r3, #16]
 80018bc:	4a19      	ldr	r2, [pc, #100]	@ (8001924 <HAL_MPU_ConfigRegion+0x7c>)
 80018be:	f023 0301 	bic.w	r3, r3, #1
 80018c2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80018c4:	4a17      	ldr	r2, [pc, #92]	@ (8001924 <HAL_MPU_ConfigRegion+0x7c>)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	7b1b      	ldrb	r3, [r3, #12]
 80018d0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	7adb      	ldrb	r3, [r3, #11]
 80018d6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80018d8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	7a9b      	ldrb	r3, [r3, #10]
 80018de:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80018e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	7b5b      	ldrb	r3, [r3, #13]
 80018e6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80018e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	7b9b      	ldrb	r3, [r3, #14]
 80018ee:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80018f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	7bdb      	ldrb	r3, [r3, #15]
 80018f6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80018f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	7a5b      	ldrb	r3, [r3, #9]
 80018fe:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001900:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	7a1b      	ldrb	r3, [r3, #8]
 8001906:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001908:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	7812      	ldrb	r2, [r2, #0]
 800190e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001910:	4a04      	ldr	r2, [pc, #16]	@ (8001924 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001912:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001914:	6113      	str	r3, [r2, #16]
}
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	e000ed90 	.word	0xe000ed90

08001928 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001928:	b480      	push	{r7}
 800192a:	b089      	sub	sp, #36	@ 0x24
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001932:	2300      	movs	r3, #0
 8001934:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001936:	4b86      	ldr	r3, [pc, #536]	@ (8001b50 <HAL_GPIO_Init+0x228>)
 8001938:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800193a:	e18c      	b.n	8001c56 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	2101      	movs	r1, #1
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	fa01 f303 	lsl.w	r3, r1, r3
 8001948:	4013      	ands	r3, r2
 800194a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	2b00      	cmp	r3, #0
 8001950:	f000 817e 	beq.w	8001c50 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f003 0303 	and.w	r3, r3, #3
 800195c:	2b01      	cmp	r3, #1
 800195e:	d005      	beq.n	800196c <HAL_GPIO_Init+0x44>
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f003 0303 	and.w	r3, r3, #3
 8001968:	2b02      	cmp	r3, #2
 800196a:	d130      	bne.n	80019ce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	2203      	movs	r2, #3
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	4013      	ands	r3, r2
 8001982:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	68da      	ldr	r2, [r3, #12]
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	69ba      	ldr	r2, [r7, #24]
 8001992:	4313      	orrs	r3, r2
 8001994:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019a2:	2201      	movs	r2, #1
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	43db      	mvns	r3, r3
 80019ac:	69ba      	ldr	r2, [r7, #24]
 80019ae:	4013      	ands	r3, r2
 80019b0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	091b      	lsrs	r3, r3, #4
 80019b8:	f003 0201 	and.w	r2, r3, #1
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	69ba      	ldr	r2, [r7, #24]
 80019cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f003 0303 	and.w	r3, r3, #3
 80019d6:	2b03      	cmp	r3, #3
 80019d8:	d017      	beq.n	8001a0a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	005b      	lsls	r3, r3, #1
 80019e4:	2203      	movs	r2, #3
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	43db      	mvns	r3, r3
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	4013      	ands	r3, r2
 80019f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	689a      	ldr	r2, [r3, #8]
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	69ba      	ldr	r2, [r7, #24]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	69ba      	ldr	r2, [r7, #24]
 8001a08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 0303 	and.w	r3, r3, #3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d123      	bne.n	8001a5e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	08da      	lsrs	r2, r3, #3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	3208      	adds	r2, #8
 8001a1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	f003 0307 	and.w	r3, r3, #7
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	220f      	movs	r2, #15
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43db      	mvns	r3, r3
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	4013      	ands	r3, r2
 8001a38:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	691a      	ldr	r2, [r3, #16]
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	f003 0307 	and.w	r3, r3, #7
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	08da      	lsrs	r2, r3, #3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3208      	adds	r2, #8
 8001a58:	69b9      	ldr	r1, [r7, #24]
 8001a5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	2203      	movs	r2, #3
 8001a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6e:	43db      	mvns	r3, r3
 8001a70:	69ba      	ldr	r2, [r7, #24]
 8001a72:	4013      	ands	r3, r2
 8001a74:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f003 0203 	and.w	r2, r3, #3
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	fa02 f303 	lsl.w	r3, r2, r3
 8001a86:	69ba      	ldr	r2, [r7, #24]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f000 80d8 	beq.w	8001c50 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa0:	4b2c      	ldr	r3, [pc, #176]	@ (8001b54 <HAL_GPIO_Init+0x22c>)
 8001aa2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001aa6:	4a2b      	ldr	r2, [pc, #172]	@ (8001b54 <HAL_GPIO_Init+0x22c>)
 8001aa8:	f043 0302 	orr.w	r3, r3, #2
 8001aac:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001ab0:	4b28      	ldr	r3, [pc, #160]	@ (8001b54 <HAL_GPIO_Init+0x22c>)
 8001ab2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ab6:	f003 0302 	and.w	r3, r3, #2
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001abe:	4a26      	ldr	r2, [pc, #152]	@ (8001b58 <HAL_GPIO_Init+0x230>)
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	089b      	lsrs	r3, r3, #2
 8001ac4:	3302      	adds	r3, #2
 8001ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	f003 0303 	and.w	r3, r3, #3
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	220f      	movs	r2, #15
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	43db      	mvns	r3, r3
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a1d      	ldr	r2, [pc, #116]	@ (8001b5c <HAL_GPIO_Init+0x234>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d04a      	beq.n	8001b80 <HAL_GPIO_Init+0x258>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4a1c      	ldr	r2, [pc, #112]	@ (8001b60 <HAL_GPIO_Init+0x238>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d02b      	beq.n	8001b4a <HAL_GPIO_Init+0x222>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4a1b      	ldr	r2, [pc, #108]	@ (8001b64 <HAL_GPIO_Init+0x23c>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d025      	beq.n	8001b46 <HAL_GPIO_Init+0x21e>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4a1a      	ldr	r2, [pc, #104]	@ (8001b68 <HAL_GPIO_Init+0x240>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d01f      	beq.n	8001b42 <HAL_GPIO_Init+0x21a>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a19      	ldr	r2, [pc, #100]	@ (8001b6c <HAL_GPIO_Init+0x244>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d019      	beq.n	8001b3e <HAL_GPIO_Init+0x216>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a18      	ldr	r2, [pc, #96]	@ (8001b70 <HAL_GPIO_Init+0x248>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d013      	beq.n	8001b3a <HAL_GPIO_Init+0x212>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a17      	ldr	r2, [pc, #92]	@ (8001b74 <HAL_GPIO_Init+0x24c>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d00d      	beq.n	8001b36 <HAL_GPIO_Init+0x20e>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a16      	ldr	r2, [pc, #88]	@ (8001b78 <HAL_GPIO_Init+0x250>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d007      	beq.n	8001b32 <HAL_GPIO_Init+0x20a>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a15      	ldr	r2, [pc, #84]	@ (8001b7c <HAL_GPIO_Init+0x254>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d101      	bne.n	8001b2e <HAL_GPIO_Init+0x206>
 8001b2a:	2309      	movs	r3, #9
 8001b2c:	e029      	b.n	8001b82 <HAL_GPIO_Init+0x25a>
 8001b2e:	230a      	movs	r3, #10
 8001b30:	e027      	b.n	8001b82 <HAL_GPIO_Init+0x25a>
 8001b32:	2307      	movs	r3, #7
 8001b34:	e025      	b.n	8001b82 <HAL_GPIO_Init+0x25a>
 8001b36:	2306      	movs	r3, #6
 8001b38:	e023      	b.n	8001b82 <HAL_GPIO_Init+0x25a>
 8001b3a:	2305      	movs	r3, #5
 8001b3c:	e021      	b.n	8001b82 <HAL_GPIO_Init+0x25a>
 8001b3e:	2304      	movs	r3, #4
 8001b40:	e01f      	b.n	8001b82 <HAL_GPIO_Init+0x25a>
 8001b42:	2303      	movs	r3, #3
 8001b44:	e01d      	b.n	8001b82 <HAL_GPIO_Init+0x25a>
 8001b46:	2302      	movs	r3, #2
 8001b48:	e01b      	b.n	8001b82 <HAL_GPIO_Init+0x25a>
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e019      	b.n	8001b82 <HAL_GPIO_Init+0x25a>
 8001b4e:	bf00      	nop
 8001b50:	58000080 	.word	0x58000080
 8001b54:	58024400 	.word	0x58024400
 8001b58:	58000400 	.word	0x58000400
 8001b5c:	58020000 	.word	0x58020000
 8001b60:	58020400 	.word	0x58020400
 8001b64:	58020800 	.word	0x58020800
 8001b68:	58020c00 	.word	0x58020c00
 8001b6c:	58021000 	.word	0x58021000
 8001b70:	58021400 	.word	0x58021400
 8001b74:	58021800 	.word	0x58021800
 8001b78:	58021c00 	.word	0x58021c00
 8001b7c:	58022400 	.word	0x58022400
 8001b80:	2300      	movs	r3, #0
 8001b82:	69fa      	ldr	r2, [r7, #28]
 8001b84:	f002 0203 	and.w	r2, r2, #3
 8001b88:	0092      	lsls	r2, r2, #2
 8001b8a:	4093      	lsls	r3, r2
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b92:	4938      	ldr	r1, [pc, #224]	@ (8001c74 <HAL_GPIO_Init+0x34c>)
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	089b      	lsrs	r3, r3, #2
 8001b98:	3302      	adds	r3, #2
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ba0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	43db      	mvns	r3, r3
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	4013      	ands	r3, r2
 8001bb0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d003      	beq.n	8001bc6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001bbe:	69ba      	ldr	r2, [r7, #24]
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001bc6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001bce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	69ba      	ldr	r2, [r7, #24]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d003      	beq.n	8001bf4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001bf4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bf8:	69bb      	ldr	r3, [r7, #24]
 8001bfa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	43db      	mvns	r3, r3
 8001c06:	69ba      	ldr	r2, [r7, #24]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d003      	beq.n	8001c20 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	4013      	ands	r3, r2
 8001c34:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d003      	beq.n	8001c4a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	3301      	adds	r3, #1
 8001c54:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	f47f ae6b 	bne.w	800193c <HAL_GPIO_Init+0x14>
  }
}
 8001c66:	bf00      	nop
 8001c68:	bf00      	nop
 8001c6a:	3724      	adds	r7, #36	@ 0x24
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	58000400 	.word	0x58000400

08001c78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	460b      	mov	r3, r1
 8001c82:	807b      	strh	r3, [r7, #2]
 8001c84:	4613      	mov	r3, r2
 8001c86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c88:	787b      	ldrb	r3, [r7, #1]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d003      	beq.n	8001c96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c8e:	887a      	ldrh	r2, [r7, #2]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001c94:	e003      	b.n	8001c9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001c96:	887b      	ldrh	r3, [r7, #2]
 8001c98:	041a      	lsls	r2, r3, #16
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	619a      	str	r2, [r3, #24]
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
	...

08001cac <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001cb4:	4b19      	ldr	r3, [pc, #100]	@ (8001d1c <HAL_PWREx_ConfigSupply+0x70>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	f003 0304 	and.w	r3, r3, #4
 8001cbc:	2b04      	cmp	r3, #4
 8001cbe:	d00a      	beq.n	8001cd6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001cc0:	4b16      	ldr	r3, [pc, #88]	@ (8001d1c <HAL_PWREx_ConfigSupply+0x70>)
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	f003 0307 	and.w	r3, r3, #7
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d001      	beq.n	8001cd2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e01f      	b.n	8001d12 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	e01d      	b.n	8001d12 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001cd6:	4b11      	ldr	r3, [pc, #68]	@ (8001d1c <HAL_PWREx_ConfigSupply+0x70>)
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	f023 0207 	bic.w	r2, r3, #7
 8001cde:	490f      	ldr	r1, [pc, #60]	@ (8001d1c <HAL_PWREx_ConfigSupply+0x70>)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001ce6:	f7ff fc93 	bl	8001610 <HAL_GetTick>
 8001cea:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001cec:	e009      	b.n	8001d02 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001cee:	f7ff fc8f 	bl	8001610 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001cfc:	d901      	bls.n	8001d02 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e007      	b.n	8001d12 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d02:	4b06      	ldr	r3, [pc, #24]	@ (8001d1c <HAL_PWREx_ConfigSupply+0x70>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d0e:	d1ee      	bne.n	8001cee <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	58024800 	.word	0x58024800

08001d20 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08c      	sub	sp, #48	@ 0x30
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d101      	bne.n	8001d32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e3c8      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	f000 8087 	beq.w	8001e4e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d40:	4b88      	ldr	r3, [pc, #544]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001d42:	691b      	ldr	r3, [r3, #16]
 8001d44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d4a:	4b86      	ldr	r3, [pc, #536]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d52:	2b10      	cmp	r3, #16
 8001d54:	d007      	beq.n	8001d66 <HAL_RCC_OscConfig+0x46>
 8001d56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d58:	2b18      	cmp	r3, #24
 8001d5a:	d110      	bne.n	8001d7e <HAL_RCC_OscConfig+0x5e>
 8001d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d5e:	f003 0303 	and.w	r3, r3, #3
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d10b      	bne.n	8001d7e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d66:	4b7f      	ldr	r3, [pc, #508]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d06c      	beq.n	8001e4c <HAL_RCC_OscConfig+0x12c>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d168      	bne.n	8001e4c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e3a2      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d86:	d106      	bne.n	8001d96 <HAL_RCC_OscConfig+0x76>
 8001d88:	4b76      	ldr	r3, [pc, #472]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a75      	ldr	r2, [pc, #468]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001d8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d92:	6013      	str	r3, [r2, #0]
 8001d94:	e02e      	b.n	8001df4 <HAL_RCC_OscConfig+0xd4>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d10c      	bne.n	8001db8 <HAL_RCC_OscConfig+0x98>
 8001d9e:	4b71      	ldr	r3, [pc, #452]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a70      	ldr	r2, [pc, #448]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001da4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001da8:	6013      	str	r3, [r2, #0]
 8001daa:	4b6e      	ldr	r3, [pc, #440]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a6d      	ldr	r2, [pc, #436]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001db0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001db4:	6013      	str	r3, [r2, #0]
 8001db6:	e01d      	b.n	8001df4 <HAL_RCC_OscConfig+0xd4>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001dc0:	d10c      	bne.n	8001ddc <HAL_RCC_OscConfig+0xbc>
 8001dc2:	4b68      	ldr	r3, [pc, #416]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a67      	ldr	r2, [pc, #412]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001dc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dcc:	6013      	str	r3, [r2, #0]
 8001dce:	4b65      	ldr	r3, [pc, #404]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a64      	ldr	r2, [pc, #400]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001dd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dd8:	6013      	str	r3, [r2, #0]
 8001dda:	e00b      	b.n	8001df4 <HAL_RCC_OscConfig+0xd4>
 8001ddc:	4b61      	ldr	r3, [pc, #388]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a60      	ldr	r2, [pc, #384]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001de2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001de6:	6013      	str	r3, [r2, #0]
 8001de8:	4b5e      	ldr	r3, [pc, #376]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a5d      	ldr	r2, [pc, #372]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001dee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001df2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d013      	beq.n	8001e24 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfc:	f7ff fc08 	bl	8001610 <HAL_GetTick>
 8001e00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e04:	f7ff fc04 	bl	8001610 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b64      	cmp	r3, #100	@ 0x64
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e356      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e16:	4b53      	ldr	r3, [pc, #332]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0f0      	beq.n	8001e04 <HAL_RCC_OscConfig+0xe4>
 8001e22:	e014      	b.n	8001e4e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e24:	f7ff fbf4 	bl	8001610 <HAL_GetTick>
 8001e28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e2c:	f7ff fbf0 	bl	8001610 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b64      	cmp	r3, #100	@ 0x64
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e342      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e3e:	4b49      	ldr	r3, [pc, #292]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d1f0      	bne.n	8001e2c <HAL_RCC_OscConfig+0x10c>
 8001e4a:	e000      	b.n	8001e4e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	f000 808c 	beq.w	8001f74 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e5c:	4b41      	ldr	r3, [pc, #260]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001e64:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001e66:	4b3f      	ldr	r3, [pc, #252]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e6a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001e6c:	6a3b      	ldr	r3, [r7, #32]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d007      	beq.n	8001e82 <HAL_RCC_OscConfig+0x162>
 8001e72:	6a3b      	ldr	r3, [r7, #32]
 8001e74:	2b18      	cmp	r3, #24
 8001e76:	d137      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x1c8>
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	f003 0303 	and.w	r3, r3, #3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d132      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e82:	4b38      	ldr	r3, [pc, #224]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0304 	and.w	r3, r3, #4
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d005      	beq.n	8001e9a <HAL_RCC_OscConfig+0x17a>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d101      	bne.n	8001e9a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e314      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001e9a:	4b32      	ldr	r3, [pc, #200]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f023 0219 	bic.w	r2, r3, #25
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	492f      	ldr	r1, [pc, #188]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eac:	f7ff fbb0 	bl	8001610 <HAL_GetTick>
 8001eb0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001eb2:	e008      	b.n	8001ec6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eb4:	f7ff fbac 	bl	8001610 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e2fe      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ec6:	4b27      	ldr	r3, [pc, #156]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 0304 	and.w	r3, r3, #4
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d0f0      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed2:	4b24      	ldr	r3, [pc, #144]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	061b      	lsls	r3, r3, #24
 8001ee0:	4920      	ldr	r1, [pc, #128]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ee6:	e045      	b.n	8001f74 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d026      	beq.n	8001f3e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001ef0:	4b1c      	ldr	r3, [pc, #112]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f023 0219 	bic.w	r2, r3, #25
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	4919      	ldr	r1, [pc, #100]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001efe:	4313      	orrs	r3, r2
 8001f00:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f02:	f7ff fb85 	bl	8001610 <HAL_GetTick>
 8001f06:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f08:	e008      	b.n	8001f1c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f0a:	f7ff fb81 	bl	8001610 <HAL_GetTick>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f12:	1ad3      	subs	r3, r2, r3
 8001f14:	2b02      	cmp	r3, #2
 8001f16:	d901      	bls.n	8001f1c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	e2d3      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f1c:	4b11      	ldr	r3, [pc, #68]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0304 	and.w	r3, r3, #4
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d0f0      	beq.n	8001f0a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f28:	4b0e      	ldr	r3, [pc, #56]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	691b      	ldr	r3, [r3, #16]
 8001f34:	061b      	lsls	r3, r3, #24
 8001f36:	490b      	ldr	r1, [pc, #44]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	604b      	str	r3, [r1, #4]
 8001f3c:	e01a      	b.n	8001f74 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f3e:	4b09      	ldr	r3, [pc, #36]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a08      	ldr	r2, [pc, #32]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001f44:	f023 0301 	bic.w	r3, r3, #1
 8001f48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f4a:	f7ff fb61 	bl	8001610 <HAL_GetTick>
 8001f4e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f50:	e00a      	b.n	8001f68 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f52:	f7ff fb5d 	bl	8001610 <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d903      	bls.n	8001f68 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e2af      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
 8001f64:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f68:	4b96      	ldr	r3, [pc, #600]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0304 	and.w	r3, r3, #4
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1ee      	bne.n	8001f52 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0310 	and.w	r3, r3, #16
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d06a      	beq.n	8002056 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f80:	4b90      	ldr	r3, [pc, #576]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8001f82:	691b      	ldr	r3, [r3, #16]
 8001f84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f88:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001f8a:	4b8e      	ldr	r3, [pc, #568]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8001f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f8e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	2b08      	cmp	r3, #8
 8001f94:	d007      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x286>
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	2b18      	cmp	r3, #24
 8001f9a:	d11b      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x2b4>
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	f003 0303 	and.w	r3, r3, #3
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d116      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001fa6:	4b87      	ldr	r3, [pc, #540]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d005      	beq.n	8001fbe <HAL_RCC_OscConfig+0x29e>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	69db      	ldr	r3, [r3, #28]
 8001fb6:	2b80      	cmp	r3, #128	@ 0x80
 8001fb8:	d001      	beq.n	8001fbe <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e282      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001fbe:	4b81      	ldr	r3, [pc, #516]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a1b      	ldr	r3, [r3, #32]
 8001fca:	061b      	lsls	r3, r3, #24
 8001fcc:	497d      	ldr	r1, [pc, #500]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001fd2:	e040      	b.n	8002056 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	69db      	ldr	r3, [r3, #28]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d023      	beq.n	8002024 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001fdc:	4b79      	ldr	r3, [pc, #484]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a78      	ldr	r2, [pc, #480]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8001fe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fe6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe8:	f7ff fb12 	bl	8001610 <HAL_GetTick>
 8001fec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001ff0:	f7ff fb0e 	bl	8001610 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e260      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002002:	4b70      	ldr	r3, [pc, #448]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800200a:	2b00      	cmp	r3, #0
 800200c:	d0f0      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800200e:	4b6d      	ldr	r3, [pc, #436]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6a1b      	ldr	r3, [r3, #32]
 800201a:	061b      	lsls	r3, r3, #24
 800201c:	4969      	ldr	r1, [pc, #420]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 800201e:	4313      	orrs	r3, r2
 8002020:	60cb      	str	r3, [r1, #12]
 8002022:	e018      	b.n	8002056 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002024:	4b67      	ldr	r3, [pc, #412]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a66      	ldr	r2, [pc, #408]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 800202a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800202e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002030:	f7ff faee 	bl	8001610 <HAL_GetTick>
 8002034:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002036:	e008      	b.n	800204a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002038:	f7ff faea 	bl	8001610 <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b02      	cmp	r3, #2
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e23c      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800204a:	4b5e      	ldr	r3, [pc, #376]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1f0      	bne.n	8002038 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0308 	and.w	r3, r3, #8
 800205e:	2b00      	cmp	r3, #0
 8002060:	d036      	beq.n	80020d0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	695b      	ldr	r3, [r3, #20]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d019      	beq.n	800209e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800206a:	4b56      	ldr	r3, [pc, #344]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 800206c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800206e:	4a55      	ldr	r2, [pc, #340]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8002070:	f043 0301 	orr.w	r3, r3, #1
 8002074:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002076:	f7ff facb 	bl	8001610 <HAL_GetTick>
 800207a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800207c:	e008      	b.n	8002090 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800207e:	f7ff fac7 	bl	8001610 <HAL_GetTick>
 8002082:	4602      	mov	r2, r0
 8002084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	2b02      	cmp	r3, #2
 800208a:	d901      	bls.n	8002090 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e219      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002090:	4b4c      	ldr	r3, [pc, #304]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8002092:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d0f0      	beq.n	800207e <HAL_RCC_OscConfig+0x35e>
 800209c:	e018      	b.n	80020d0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800209e:	4b49      	ldr	r3, [pc, #292]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 80020a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020a2:	4a48      	ldr	r2, [pc, #288]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 80020a4:	f023 0301 	bic.w	r3, r3, #1
 80020a8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020aa:	f7ff fab1 	bl	8001610 <HAL_GetTick>
 80020ae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020b0:	e008      	b.n	80020c4 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020b2:	f7ff faad 	bl	8001610 <HAL_GetTick>
 80020b6:	4602      	mov	r2, r0
 80020b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d901      	bls.n	80020c4 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80020c0:	2303      	movs	r3, #3
 80020c2:	e1ff      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020c4:	4b3f      	ldr	r3, [pc, #252]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 80020c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1f0      	bne.n	80020b2 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0320 	and.w	r3, r3, #32
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d036      	beq.n	800214a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d019      	beq.n	8002118 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80020e4:	4b37      	ldr	r3, [pc, #220]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a36      	ldr	r2, [pc, #216]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 80020ea:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020ee:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80020f0:	f7ff fa8e 	bl	8001610 <HAL_GetTick>
 80020f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80020f6:	e008      	b.n	800210a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020f8:	f7ff fa8a 	bl	8001610 <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	2b02      	cmp	r3, #2
 8002104:	d901      	bls.n	800210a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e1dc      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800210a:	4b2e      	ldr	r3, [pc, #184]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d0f0      	beq.n	80020f8 <HAL_RCC_OscConfig+0x3d8>
 8002116:	e018      	b.n	800214a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002118:	4b2a      	ldr	r3, [pc, #168]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a29      	ldr	r2, [pc, #164]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 800211e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002122:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002124:	f7ff fa74 	bl	8001610 <HAL_GetTick>
 8002128:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800212c:	f7ff fa70 	bl	8001610 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e1c2      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800213e:	4b21      	ldr	r3, [pc, #132]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1f0      	bne.n	800212c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0304 	and.w	r3, r3, #4
 8002152:	2b00      	cmp	r3, #0
 8002154:	f000 8086 	beq.w	8002264 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002158:	4b1b      	ldr	r3, [pc, #108]	@ (80021c8 <HAL_RCC_OscConfig+0x4a8>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a1a      	ldr	r2, [pc, #104]	@ (80021c8 <HAL_RCC_OscConfig+0x4a8>)
 800215e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002162:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002164:	f7ff fa54 	bl	8001610 <HAL_GetTick>
 8002168:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800216a:	e008      	b.n	800217e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800216c:	f7ff fa50 	bl	8001610 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b64      	cmp	r3, #100	@ 0x64
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e1a2      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800217e:	4b12      	ldr	r3, [pc, #72]	@ (80021c8 <HAL_RCC_OscConfig+0x4a8>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002186:	2b00      	cmp	r3, #0
 8002188:	d0f0      	beq.n	800216c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	2b01      	cmp	r3, #1
 8002190:	d106      	bne.n	80021a0 <HAL_RCC_OscConfig+0x480>
 8002192:	4b0c      	ldr	r3, [pc, #48]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8002194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002196:	4a0b      	ldr	r2, [pc, #44]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 8002198:	f043 0301 	orr.w	r3, r3, #1
 800219c:	6713      	str	r3, [r2, #112]	@ 0x70
 800219e:	e032      	b.n	8002206 <HAL_RCC_OscConfig+0x4e6>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d111      	bne.n	80021cc <HAL_RCC_OscConfig+0x4ac>
 80021a8:	4b06      	ldr	r3, [pc, #24]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 80021aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ac:	4a05      	ldr	r2, [pc, #20]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 80021ae:	f023 0301 	bic.w	r3, r3, #1
 80021b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80021b4:	4b03      	ldr	r3, [pc, #12]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 80021b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021b8:	4a02      	ldr	r2, [pc, #8]	@ (80021c4 <HAL_RCC_OscConfig+0x4a4>)
 80021ba:	f023 0304 	bic.w	r3, r3, #4
 80021be:	6713      	str	r3, [r2, #112]	@ 0x70
 80021c0:	e021      	b.n	8002206 <HAL_RCC_OscConfig+0x4e6>
 80021c2:	bf00      	nop
 80021c4:	58024400 	.word	0x58024400
 80021c8:	58024800 	.word	0x58024800
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	2b05      	cmp	r3, #5
 80021d2:	d10c      	bne.n	80021ee <HAL_RCC_OscConfig+0x4ce>
 80021d4:	4b83      	ldr	r3, [pc, #524]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 80021d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d8:	4a82      	ldr	r2, [pc, #520]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 80021da:	f043 0304 	orr.w	r3, r3, #4
 80021de:	6713      	str	r3, [r2, #112]	@ 0x70
 80021e0:	4b80      	ldr	r3, [pc, #512]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 80021e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021e4:	4a7f      	ldr	r2, [pc, #508]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 80021e6:	f043 0301 	orr.w	r3, r3, #1
 80021ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80021ec:	e00b      	b.n	8002206 <HAL_RCC_OscConfig+0x4e6>
 80021ee:	4b7d      	ldr	r3, [pc, #500]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 80021f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021f2:	4a7c      	ldr	r2, [pc, #496]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 80021f4:	f023 0301 	bic.w	r3, r3, #1
 80021f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80021fa:	4b7a      	ldr	r3, [pc, #488]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 80021fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021fe:	4a79      	ldr	r2, [pc, #484]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 8002200:	f023 0304 	bic.w	r3, r3, #4
 8002204:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d015      	beq.n	800223a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800220e:	f7ff f9ff 	bl	8001610 <HAL_GetTick>
 8002212:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002214:	e00a      	b.n	800222c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002216:	f7ff f9fb 	bl	8001610 <HAL_GetTick>
 800221a:	4602      	mov	r2, r0
 800221c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800221e:	1ad3      	subs	r3, r2, r3
 8002220:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002224:	4293      	cmp	r3, r2
 8002226:	d901      	bls.n	800222c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8002228:	2303      	movs	r3, #3
 800222a:	e14b      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800222c:	4b6d      	ldr	r3, [pc, #436]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 800222e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	2b00      	cmp	r3, #0
 8002236:	d0ee      	beq.n	8002216 <HAL_RCC_OscConfig+0x4f6>
 8002238:	e014      	b.n	8002264 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800223a:	f7ff f9e9 	bl	8001610 <HAL_GetTick>
 800223e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002240:	e00a      	b.n	8002258 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002242:	f7ff f9e5 	bl	8001610 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002250:	4293      	cmp	r3, r2
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e135      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002258:	4b62      	ldr	r3, [pc, #392]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 800225a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800225c:	f003 0302 	and.w	r3, r3, #2
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1ee      	bne.n	8002242 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002268:	2b00      	cmp	r3, #0
 800226a:	f000 812a 	beq.w	80024c2 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800226e:	4b5d      	ldr	r3, [pc, #372]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002276:	2b18      	cmp	r3, #24
 8002278:	f000 80ba 	beq.w	80023f0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002280:	2b02      	cmp	r3, #2
 8002282:	f040 8095 	bne.w	80023b0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002286:	4b57      	ldr	r3, [pc, #348]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a56      	ldr	r2, [pc, #344]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 800228c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002290:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002292:	f7ff f9bd 	bl	8001610 <HAL_GetTick>
 8002296:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002298:	e008      	b.n	80022ac <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800229a:	f7ff f9b9 	bl	8001610 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	d901      	bls.n	80022ac <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80022a8:	2303      	movs	r3, #3
 80022aa:	e10b      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022ac:	4b4d      	ldr	r3, [pc, #308]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d1f0      	bne.n	800229a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022b8:	4b4a      	ldr	r3, [pc, #296]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 80022ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80022bc:	4b4a      	ldr	r3, [pc, #296]	@ (80023e8 <HAL_RCC_OscConfig+0x6c8>)
 80022be:	4013      	ands	r3, r2
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80022c8:	0112      	lsls	r2, r2, #4
 80022ca:	430a      	orrs	r2, r1
 80022cc:	4945      	ldr	r1, [pc, #276]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 80022ce:	4313      	orrs	r3, r2
 80022d0:	628b      	str	r3, [r1, #40]	@ 0x28
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d6:	3b01      	subs	r3, #1
 80022d8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022e0:	3b01      	subs	r3, #1
 80022e2:	025b      	lsls	r3, r3, #9
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	431a      	orrs	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022ec:	3b01      	subs	r3, #1
 80022ee:	041b      	lsls	r3, r3, #16
 80022f0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80022f4:	431a      	orrs	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022fa:	3b01      	subs	r3, #1
 80022fc:	061b      	lsls	r3, r3, #24
 80022fe:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002302:	4938      	ldr	r1, [pc, #224]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 8002304:	4313      	orrs	r3, r2
 8002306:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002308:	4b36      	ldr	r3, [pc, #216]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 800230a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800230c:	4a35      	ldr	r2, [pc, #212]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 800230e:	f023 0301 	bic.w	r3, r3, #1
 8002312:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002314:	4b33      	ldr	r3, [pc, #204]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 8002316:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002318:	4b34      	ldr	r3, [pc, #208]	@ (80023ec <HAL_RCC_OscConfig+0x6cc>)
 800231a:	4013      	ands	r3, r2
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002320:	00d2      	lsls	r2, r2, #3
 8002322:	4930      	ldr	r1, [pc, #192]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 8002324:	4313      	orrs	r3, r2
 8002326:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002328:	4b2e      	ldr	r3, [pc, #184]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 800232a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800232c:	f023 020c 	bic.w	r2, r3, #12
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002334:	492b      	ldr	r1, [pc, #172]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 8002336:	4313      	orrs	r3, r2
 8002338:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800233a:	4b2a      	ldr	r3, [pc, #168]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 800233c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233e:	f023 0202 	bic.w	r2, r3, #2
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002346:	4927      	ldr	r1, [pc, #156]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 8002348:	4313      	orrs	r3, r2
 800234a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800234c:	4b25      	ldr	r3, [pc, #148]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 800234e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002350:	4a24      	ldr	r2, [pc, #144]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 8002352:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002356:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002358:	4b22      	ldr	r3, [pc, #136]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 800235a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800235c:	4a21      	ldr	r2, [pc, #132]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 800235e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002362:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002364:	4b1f      	ldr	r3, [pc, #124]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 8002366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002368:	4a1e      	ldr	r2, [pc, #120]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 800236a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800236e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002370:	4b1c      	ldr	r3, [pc, #112]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 8002372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002374:	4a1b      	ldr	r2, [pc, #108]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 8002376:	f043 0301 	orr.w	r3, r3, #1
 800237a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800237c:	4b19      	ldr	r3, [pc, #100]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a18      	ldr	r2, [pc, #96]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 8002382:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002386:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002388:	f7ff f942 	bl	8001610 <HAL_GetTick>
 800238c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002390:	f7ff f93e 	bl	8001610 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e090      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023a2:	4b10      	ldr	r3, [pc, #64]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f0      	beq.n	8002390 <HAL_RCC_OscConfig+0x670>
 80023ae:	e088      	b.n	80024c2 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023b0:	4b0c      	ldr	r3, [pc, #48]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a0b      	ldr	r2, [pc, #44]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 80023b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023bc:	f7ff f928 	bl	8001610 <HAL_GetTick>
 80023c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80023c2:	e008      	b.n	80023d6 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023c4:	f7ff f924 	bl	8001610 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e076      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80023d6:	4b03      	ldr	r3, [pc, #12]	@ (80023e4 <HAL_RCC_OscConfig+0x6c4>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1f0      	bne.n	80023c4 <HAL_RCC_OscConfig+0x6a4>
 80023e2:	e06e      	b.n	80024c2 <HAL_RCC_OscConfig+0x7a2>
 80023e4:	58024400 	.word	0x58024400
 80023e8:	fffffc0c 	.word	0xfffffc0c
 80023ec:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80023f0:	4b36      	ldr	r3, [pc, #216]	@ (80024cc <HAL_RCC_OscConfig+0x7ac>)
 80023f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80023f6:	4b35      	ldr	r3, [pc, #212]	@ (80024cc <HAL_RCC_OscConfig+0x7ac>)
 80023f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002400:	2b01      	cmp	r3, #1
 8002402:	d031      	beq.n	8002468 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	f003 0203 	and.w	r2, r3, #3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800240e:	429a      	cmp	r2, r3
 8002410:	d12a      	bne.n	8002468 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	091b      	lsrs	r3, r3, #4
 8002416:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800241e:	429a      	cmp	r2, r3
 8002420:	d122      	bne.n	8002468 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800242e:	429a      	cmp	r2, r3
 8002430:	d11a      	bne.n	8002468 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	0a5b      	lsrs	r3, r3, #9
 8002436:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800243e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002440:	429a      	cmp	r2, r3
 8002442:	d111      	bne.n	8002468 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	0c1b      	lsrs	r3, r3, #16
 8002448:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002450:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002452:	429a      	cmp	r2, r3
 8002454:	d108      	bne.n	8002468 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	0e1b      	lsrs	r3, r3, #24
 800245a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002462:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002464:	429a      	cmp	r2, r3
 8002466:	d001      	beq.n	800246c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e02b      	b.n	80024c4 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800246c:	4b17      	ldr	r3, [pc, #92]	@ (80024cc <HAL_RCC_OscConfig+0x7ac>)
 800246e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002470:	08db      	lsrs	r3, r3, #3
 8002472:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002476:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	429a      	cmp	r2, r3
 8002480:	d01f      	beq.n	80024c2 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002482:	4b12      	ldr	r3, [pc, #72]	@ (80024cc <HAL_RCC_OscConfig+0x7ac>)
 8002484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002486:	4a11      	ldr	r2, [pc, #68]	@ (80024cc <HAL_RCC_OscConfig+0x7ac>)
 8002488:	f023 0301 	bic.w	r3, r3, #1
 800248c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800248e:	f7ff f8bf 	bl	8001610 <HAL_GetTick>
 8002492:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002494:	bf00      	nop
 8002496:	f7ff f8bb 	bl	8001610 <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800249e:	4293      	cmp	r3, r2
 80024a0:	d0f9      	beq.n	8002496 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80024a2:	4b0a      	ldr	r3, [pc, #40]	@ (80024cc <HAL_RCC_OscConfig+0x7ac>)
 80024a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024a6:	4b0a      	ldr	r3, [pc, #40]	@ (80024d0 <HAL_RCC_OscConfig+0x7b0>)
 80024a8:	4013      	ands	r3, r2
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024ae:	00d2      	lsls	r2, r2, #3
 80024b0:	4906      	ldr	r1, [pc, #24]	@ (80024cc <HAL_RCC_OscConfig+0x7ac>)
 80024b2:	4313      	orrs	r3, r2
 80024b4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80024b6:	4b05      	ldr	r3, [pc, #20]	@ (80024cc <HAL_RCC_OscConfig+0x7ac>)
 80024b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ba:	4a04      	ldr	r2, [pc, #16]	@ (80024cc <HAL_RCC_OscConfig+0x7ac>)
 80024bc:	f043 0301 	orr.w	r3, r3, #1
 80024c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3730      	adds	r7, #48	@ 0x30
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	58024400 	.word	0x58024400
 80024d0:	ffff0007 	.word	0xffff0007

080024d4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d101      	bne.n	80024e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e19c      	b.n	8002822 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024e8:	4b8a      	ldr	r3, [pc, #552]	@ (8002714 <HAL_RCC_ClockConfig+0x240>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 030f 	and.w	r3, r3, #15
 80024f0:	683a      	ldr	r2, [r7, #0]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d910      	bls.n	8002518 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024f6:	4b87      	ldr	r3, [pc, #540]	@ (8002714 <HAL_RCC_ClockConfig+0x240>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f023 020f 	bic.w	r2, r3, #15
 80024fe:	4985      	ldr	r1, [pc, #532]	@ (8002714 <HAL_RCC_ClockConfig+0x240>)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	4313      	orrs	r3, r2
 8002504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002506:	4b83      	ldr	r3, [pc, #524]	@ (8002714 <HAL_RCC_ClockConfig+0x240>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 030f 	and.w	r3, r3, #15
 800250e:	683a      	ldr	r2, [r7, #0]
 8002510:	429a      	cmp	r2, r3
 8002512:	d001      	beq.n	8002518 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e184      	b.n	8002822 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	2b00      	cmp	r3, #0
 8002522:	d010      	beq.n	8002546 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	691a      	ldr	r2, [r3, #16]
 8002528:	4b7b      	ldr	r3, [pc, #492]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002530:	429a      	cmp	r2, r3
 8002532:	d908      	bls.n	8002546 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002534:	4b78      	ldr	r3, [pc, #480]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 8002536:	699b      	ldr	r3, [r3, #24]
 8002538:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	4975      	ldr	r1, [pc, #468]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 8002542:	4313      	orrs	r3, r2
 8002544:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0308 	and.w	r3, r3, #8
 800254e:	2b00      	cmp	r3, #0
 8002550:	d010      	beq.n	8002574 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	695a      	ldr	r2, [r3, #20]
 8002556:	4b70      	ldr	r3, [pc, #448]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800255e:	429a      	cmp	r2, r3
 8002560:	d908      	bls.n	8002574 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002562:	4b6d      	ldr	r3, [pc, #436]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	695b      	ldr	r3, [r3, #20]
 800256e:	496a      	ldr	r1, [pc, #424]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 8002570:	4313      	orrs	r3, r2
 8002572:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0310 	and.w	r3, r3, #16
 800257c:	2b00      	cmp	r3, #0
 800257e:	d010      	beq.n	80025a2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	699a      	ldr	r2, [r3, #24]
 8002584:	4b64      	ldr	r3, [pc, #400]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 8002586:	69db      	ldr	r3, [r3, #28]
 8002588:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800258c:	429a      	cmp	r2, r3
 800258e:	d908      	bls.n	80025a2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002590:	4b61      	ldr	r3, [pc, #388]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 8002592:	69db      	ldr	r3, [r3, #28]
 8002594:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	495e      	ldr	r1, [pc, #376]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0320 	and.w	r3, r3, #32
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d010      	beq.n	80025d0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	69da      	ldr	r2, [r3, #28]
 80025b2:	4b59      	ldr	r3, [pc, #356]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 80025b4:	6a1b      	ldr	r3, [r3, #32]
 80025b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d908      	bls.n	80025d0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80025be:	4b56      	ldr	r3, [pc, #344]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 80025c0:	6a1b      	ldr	r3, [r3, #32]
 80025c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	69db      	ldr	r3, [r3, #28]
 80025ca:	4953      	ldr	r1, [pc, #332]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d010      	beq.n	80025fe <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	68da      	ldr	r2, [r3, #12]
 80025e0:	4b4d      	ldr	r3, [pc, #308]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	f003 030f 	and.w	r3, r3, #15
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d908      	bls.n	80025fe <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025ec:	4b4a      	ldr	r3, [pc, #296]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	f023 020f 	bic.w	r2, r3, #15
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	4947      	ldr	r1, [pc, #284]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	2b00      	cmp	r3, #0
 8002608:	d055      	beq.n	80026b6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800260a:	4b43      	ldr	r3, [pc, #268]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 800260c:	699b      	ldr	r3, [r3, #24]
 800260e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	4940      	ldr	r1, [pc, #256]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 8002618:	4313      	orrs	r3, r2
 800261a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	2b02      	cmp	r3, #2
 8002622:	d107      	bne.n	8002634 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002624:	4b3c      	ldr	r3, [pc, #240]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d121      	bne.n	8002674 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e0f6      	b.n	8002822 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	2b03      	cmp	r3, #3
 800263a:	d107      	bne.n	800264c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800263c:	4b36      	ldr	r3, [pc, #216]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d115      	bne.n	8002674 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e0ea      	b.n	8002822 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	2b01      	cmp	r3, #1
 8002652:	d107      	bne.n	8002664 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002654:	4b30      	ldr	r3, [pc, #192]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800265c:	2b00      	cmp	r3, #0
 800265e:	d109      	bne.n	8002674 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e0de      	b.n	8002822 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002664:	4b2c      	ldr	r3, [pc, #176]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0304 	and.w	r3, r3, #4
 800266c:	2b00      	cmp	r3, #0
 800266e:	d101      	bne.n	8002674 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e0d6      	b.n	8002822 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002674:	4b28      	ldr	r3, [pc, #160]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	f023 0207 	bic.w	r2, r3, #7
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	4925      	ldr	r1, [pc, #148]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 8002682:	4313      	orrs	r3, r2
 8002684:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002686:	f7fe ffc3 	bl	8001610 <HAL_GetTick>
 800268a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800268c:	e00a      	b.n	80026a4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800268e:	f7fe ffbf 	bl	8001610 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	f241 3288 	movw	r2, #5000	@ 0x1388
 800269c:	4293      	cmp	r3, r2
 800269e:	d901      	bls.n	80026a4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e0be      	b.n	8002822 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026a4:	4b1c      	ldr	r3, [pc, #112]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d1eb      	bne.n	800268e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0302 	and.w	r3, r3, #2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d010      	beq.n	80026e4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	68da      	ldr	r2, [r3, #12]
 80026c6:	4b14      	ldr	r3, [pc, #80]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	f003 030f 	and.w	r3, r3, #15
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d208      	bcs.n	80026e4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026d2:	4b11      	ldr	r3, [pc, #68]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	f023 020f 	bic.w	r2, r3, #15
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	490e      	ldr	r1, [pc, #56]	@ (8002718 <HAL_RCC_ClockConfig+0x244>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002714 <HAL_RCC_ClockConfig+0x240>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 030f 	and.w	r3, r3, #15
 80026ec:	683a      	ldr	r2, [r7, #0]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d214      	bcs.n	800271c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026f2:	4b08      	ldr	r3, [pc, #32]	@ (8002714 <HAL_RCC_ClockConfig+0x240>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f023 020f 	bic.w	r2, r3, #15
 80026fa:	4906      	ldr	r1, [pc, #24]	@ (8002714 <HAL_RCC_ClockConfig+0x240>)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	4313      	orrs	r3, r2
 8002700:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002702:	4b04      	ldr	r3, [pc, #16]	@ (8002714 <HAL_RCC_ClockConfig+0x240>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 030f 	and.w	r3, r3, #15
 800270a:	683a      	ldr	r2, [r7, #0]
 800270c:	429a      	cmp	r2, r3
 800270e:	d005      	beq.n	800271c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e086      	b.n	8002822 <HAL_RCC_ClockConfig+0x34e>
 8002714:	52002000 	.word	0x52002000
 8002718:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0304 	and.w	r3, r3, #4
 8002724:	2b00      	cmp	r3, #0
 8002726:	d010      	beq.n	800274a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	691a      	ldr	r2, [r3, #16]
 800272c:	4b3f      	ldr	r3, [pc, #252]	@ (800282c <HAL_RCC_ClockConfig+0x358>)
 800272e:	699b      	ldr	r3, [r3, #24]
 8002730:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002734:	429a      	cmp	r2, r3
 8002736:	d208      	bcs.n	800274a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002738:	4b3c      	ldr	r3, [pc, #240]	@ (800282c <HAL_RCC_ClockConfig+0x358>)
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	691b      	ldr	r3, [r3, #16]
 8002744:	4939      	ldr	r1, [pc, #228]	@ (800282c <HAL_RCC_ClockConfig+0x358>)
 8002746:	4313      	orrs	r3, r2
 8002748:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0308 	and.w	r3, r3, #8
 8002752:	2b00      	cmp	r3, #0
 8002754:	d010      	beq.n	8002778 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	695a      	ldr	r2, [r3, #20]
 800275a:	4b34      	ldr	r3, [pc, #208]	@ (800282c <HAL_RCC_ClockConfig+0x358>)
 800275c:	69db      	ldr	r3, [r3, #28]
 800275e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002762:	429a      	cmp	r2, r3
 8002764:	d208      	bcs.n	8002778 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002766:	4b31      	ldr	r3, [pc, #196]	@ (800282c <HAL_RCC_ClockConfig+0x358>)
 8002768:	69db      	ldr	r3, [r3, #28]
 800276a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	695b      	ldr	r3, [r3, #20]
 8002772:	492e      	ldr	r1, [pc, #184]	@ (800282c <HAL_RCC_ClockConfig+0x358>)
 8002774:	4313      	orrs	r3, r2
 8002776:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0310 	and.w	r3, r3, #16
 8002780:	2b00      	cmp	r3, #0
 8002782:	d010      	beq.n	80027a6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	699a      	ldr	r2, [r3, #24]
 8002788:	4b28      	ldr	r3, [pc, #160]	@ (800282c <HAL_RCC_ClockConfig+0x358>)
 800278a:	69db      	ldr	r3, [r3, #28]
 800278c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002790:	429a      	cmp	r2, r3
 8002792:	d208      	bcs.n	80027a6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002794:	4b25      	ldr	r3, [pc, #148]	@ (800282c <HAL_RCC_ClockConfig+0x358>)
 8002796:	69db      	ldr	r3, [r3, #28]
 8002798:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	4922      	ldr	r1, [pc, #136]	@ (800282c <HAL_RCC_ClockConfig+0x358>)
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0320 	and.w	r3, r3, #32
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d010      	beq.n	80027d4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	69da      	ldr	r2, [r3, #28]
 80027b6:	4b1d      	ldr	r3, [pc, #116]	@ (800282c <HAL_RCC_ClockConfig+0x358>)
 80027b8:	6a1b      	ldr	r3, [r3, #32]
 80027ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027be:	429a      	cmp	r2, r3
 80027c0:	d208      	bcs.n	80027d4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80027c2:	4b1a      	ldr	r3, [pc, #104]	@ (800282c <HAL_RCC_ClockConfig+0x358>)
 80027c4:	6a1b      	ldr	r3, [r3, #32]
 80027c6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	69db      	ldr	r3, [r3, #28]
 80027ce:	4917      	ldr	r1, [pc, #92]	@ (800282c <HAL_RCC_ClockConfig+0x358>)
 80027d0:	4313      	orrs	r3, r2
 80027d2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80027d4:	f000 f834 	bl	8002840 <HAL_RCC_GetSysClockFreq>
 80027d8:	4602      	mov	r2, r0
 80027da:	4b14      	ldr	r3, [pc, #80]	@ (800282c <HAL_RCC_ClockConfig+0x358>)
 80027dc:	699b      	ldr	r3, [r3, #24]
 80027de:	0a1b      	lsrs	r3, r3, #8
 80027e0:	f003 030f 	and.w	r3, r3, #15
 80027e4:	4912      	ldr	r1, [pc, #72]	@ (8002830 <HAL_RCC_ClockConfig+0x35c>)
 80027e6:	5ccb      	ldrb	r3, [r1, r3]
 80027e8:	f003 031f 	and.w	r3, r3, #31
 80027ec:	fa22 f303 	lsr.w	r3, r2, r3
 80027f0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80027f2:	4b0e      	ldr	r3, [pc, #56]	@ (800282c <HAL_RCC_ClockConfig+0x358>)
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	f003 030f 	and.w	r3, r3, #15
 80027fa:	4a0d      	ldr	r2, [pc, #52]	@ (8002830 <HAL_RCC_ClockConfig+0x35c>)
 80027fc:	5cd3      	ldrb	r3, [r2, r3]
 80027fe:	f003 031f 	and.w	r3, r3, #31
 8002802:	693a      	ldr	r2, [r7, #16]
 8002804:	fa22 f303 	lsr.w	r3, r2, r3
 8002808:	4a0a      	ldr	r2, [pc, #40]	@ (8002834 <HAL_RCC_ClockConfig+0x360>)
 800280a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800280c:	4a0a      	ldr	r2, [pc, #40]	@ (8002838 <HAL_RCC_ClockConfig+0x364>)
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002812:	4b0a      	ldr	r3, [pc, #40]	@ (800283c <HAL_RCC_ClockConfig+0x368>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4618      	mov	r0, r3
 8002818:	f7fe feb0 	bl	800157c <HAL_InitTick>
 800281c:	4603      	mov	r3, r0
 800281e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002820:	7bfb      	ldrb	r3, [r7, #15]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3718      	adds	r7, #24
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	58024400 	.word	0x58024400
 8002830:	08008820 	.word	0x08008820
 8002834:	24000004 	.word	0x24000004
 8002838:	24000000 	.word	0x24000000
 800283c:	24000008 	.word	0x24000008

08002840 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002840:	b480      	push	{r7}
 8002842:	b089      	sub	sp, #36	@ 0x24
 8002844:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002846:	4bb3      	ldr	r3, [pc, #716]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800284e:	2b18      	cmp	r3, #24
 8002850:	f200 8155 	bhi.w	8002afe <HAL_RCC_GetSysClockFreq+0x2be>
 8002854:	a201      	add	r2, pc, #4	@ (adr r2, 800285c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800285a:	bf00      	nop
 800285c:	080028c1 	.word	0x080028c1
 8002860:	08002aff 	.word	0x08002aff
 8002864:	08002aff 	.word	0x08002aff
 8002868:	08002aff 	.word	0x08002aff
 800286c:	08002aff 	.word	0x08002aff
 8002870:	08002aff 	.word	0x08002aff
 8002874:	08002aff 	.word	0x08002aff
 8002878:	08002aff 	.word	0x08002aff
 800287c:	080028e7 	.word	0x080028e7
 8002880:	08002aff 	.word	0x08002aff
 8002884:	08002aff 	.word	0x08002aff
 8002888:	08002aff 	.word	0x08002aff
 800288c:	08002aff 	.word	0x08002aff
 8002890:	08002aff 	.word	0x08002aff
 8002894:	08002aff 	.word	0x08002aff
 8002898:	08002aff 	.word	0x08002aff
 800289c:	080028ed 	.word	0x080028ed
 80028a0:	08002aff 	.word	0x08002aff
 80028a4:	08002aff 	.word	0x08002aff
 80028a8:	08002aff 	.word	0x08002aff
 80028ac:	08002aff 	.word	0x08002aff
 80028b0:	08002aff 	.word	0x08002aff
 80028b4:	08002aff 	.word	0x08002aff
 80028b8:	08002aff 	.word	0x08002aff
 80028bc:	080028f3 	.word	0x080028f3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80028c0:	4b94      	ldr	r3, [pc, #592]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0320 	and.w	r3, r3, #32
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d009      	beq.n	80028e0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80028cc:	4b91      	ldr	r3, [pc, #580]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	08db      	lsrs	r3, r3, #3
 80028d2:	f003 0303 	and.w	r3, r3, #3
 80028d6:	4a90      	ldr	r2, [pc, #576]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80028d8:	fa22 f303 	lsr.w	r3, r2, r3
 80028dc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80028de:	e111      	b.n	8002b04 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80028e0:	4b8d      	ldr	r3, [pc, #564]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80028e2:	61bb      	str	r3, [r7, #24]
      break;
 80028e4:	e10e      	b.n	8002b04 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80028e6:	4b8d      	ldr	r3, [pc, #564]	@ (8002b1c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80028e8:	61bb      	str	r3, [r7, #24]
      break;
 80028ea:	e10b      	b.n	8002b04 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80028ec:	4b8c      	ldr	r3, [pc, #560]	@ (8002b20 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80028ee:	61bb      	str	r3, [r7, #24]
      break;
 80028f0:	e108      	b.n	8002b04 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80028f2:	4b88      	ldr	r3, [pc, #544]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f6:	f003 0303 	and.w	r3, r3, #3
 80028fa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80028fc:	4b85      	ldr	r3, [pc, #532]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002900:	091b      	lsrs	r3, r3, #4
 8002902:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002906:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002908:	4b82      	ldr	r3, [pc, #520]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800290a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800290c:	f003 0301 	and.w	r3, r3, #1
 8002910:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002912:	4b80      	ldr	r3, [pc, #512]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002914:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002916:	08db      	lsrs	r3, r3, #3
 8002918:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800291c:	68fa      	ldr	r2, [r7, #12]
 800291e:	fb02 f303 	mul.w	r3, r2, r3
 8002922:	ee07 3a90 	vmov	s15, r3
 8002926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800292a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 80e1 	beq.w	8002af8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2b02      	cmp	r3, #2
 800293a:	f000 8083 	beq.w	8002a44 <HAL_RCC_GetSysClockFreq+0x204>
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	2b02      	cmp	r3, #2
 8002942:	f200 80a1 	bhi.w	8002a88 <HAL_RCC_GetSysClockFreq+0x248>
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d003      	beq.n	8002954 <HAL_RCC_GetSysClockFreq+0x114>
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	2b01      	cmp	r3, #1
 8002950:	d056      	beq.n	8002a00 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002952:	e099      	b.n	8002a88 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002954:	4b6f      	ldr	r3, [pc, #444]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0320 	and.w	r3, r3, #32
 800295c:	2b00      	cmp	r3, #0
 800295e:	d02d      	beq.n	80029bc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002960:	4b6c      	ldr	r3, [pc, #432]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	08db      	lsrs	r3, r3, #3
 8002966:	f003 0303 	and.w	r3, r3, #3
 800296a:	4a6b      	ldr	r2, [pc, #428]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800296c:	fa22 f303 	lsr.w	r3, r2, r3
 8002970:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	ee07 3a90 	vmov	s15, r3
 8002978:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	ee07 3a90 	vmov	s15, r3
 8002982:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002986:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800298a:	4b62      	ldr	r3, [pc, #392]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002992:	ee07 3a90 	vmov	s15, r3
 8002996:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800299a:	ed97 6a02 	vldr	s12, [r7, #8]
 800299e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002b24 <HAL_RCC_GetSysClockFreq+0x2e4>
 80029a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80029ba:	e087      	b.n	8002acc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	ee07 3a90 	vmov	s15, r3
 80029c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029c6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002b28 <HAL_RCC_GetSysClockFreq+0x2e8>
 80029ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029ce:	4b51      	ldr	r3, [pc, #324]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029d6:	ee07 3a90 	vmov	s15, r3
 80029da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029de:	ed97 6a02 	vldr	s12, [r7, #8]
 80029e2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002b24 <HAL_RCC_GetSysClockFreq+0x2e4>
 80029e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80029fe:	e065      	b.n	8002acc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	ee07 3a90 	vmov	s15, r3
 8002a06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a0a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002b2c <HAL_RCC_GetSysClockFreq+0x2ec>
 8002a0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a12:	4b40      	ldr	r3, [pc, #256]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a1a:	ee07 3a90 	vmov	s15, r3
 8002a1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a22:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a26:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002b24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a3e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a42:	e043      	b.n	8002acc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	ee07 3a90 	vmov	s15, r3
 8002a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a4e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002b30 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002a52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a56:	4b2f      	ldr	r3, [pc, #188]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a5e:	ee07 3a90 	vmov	s15, r3
 8002a62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a66:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a6a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002b24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a86:	e021      	b.n	8002acc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	ee07 3a90 	vmov	s15, r3
 8002a8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a92:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002b2c <HAL_RCC_GetSysClockFreq+0x2ec>
 8002a96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a9a:	4b1e      	ldr	r3, [pc, #120]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002aa2:	ee07 3a90 	vmov	s15, r3
 8002aa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002aaa:	ed97 6a02 	vldr	s12, [r7, #8]
 8002aae:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002b24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002aba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002abe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ac6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002aca:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002acc:	4b11      	ldr	r3, [pc, #68]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad0:	0a5b      	lsrs	r3, r3, #9
 8002ad2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	ee07 3a90 	vmov	s15, r3
 8002ae0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002ae4:	edd7 6a07 	vldr	s13, [r7, #28]
 8002ae8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002aec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002af0:	ee17 3a90 	vmov	r3, s15
 8002af4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002af6:	e005      	b.n	8002b04 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002af8:	2300      	movs	r3, #0
 8002afa:	61bb      	str	r3, [r7, #24]
      break;
 8002afc:	e002      	b.n	8002b04 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002afe:	4b07      	ldr	r3, [pc, #28]	@ (8002b1c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002b00:	61bb      	str	r3, [r7, #24]
      break;
 8002b02:	bf00      	nop
  }

  return sysclockfreq;
 8002b04:	69bb      	ldr	r3, [r7, #24]
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3724      	adds	r7, #36	@ 0x24
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	58024400 	.word	0x58024400
 8002b18:	03d09000 	.word	0x03d09000
 8002b1c:	003d0900 	.word	0x003d0900
 8002b20:	017d7840 	.word	0x017d7840
 8002b24:	46000000 	.word	0x46000000
 8002b28:	4c742400 	.word	0x4c742400
 8002b2c:	4a742400 	.word	0x4a742400
 8002b30:	4bbebc20 	.word	0x4bbebc20

08002b34 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b38:	b0c6      	sub	sp, #280	@ 0x118
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b40:	2300      	movs	r3, #0
 8002b42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b46:	2300      	movs	r3, #0
 8002b48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002b4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b54:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002b58:	2500      	movs	r5, #0
 8002b5a:	ea54 0305 	orrs.w	r3, r4, r5
 8002b5e:	d049      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002b60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b66:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002b6a:	d02f      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002b6c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002b70:	d828      	bhi.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002b72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002b76:	d01a      	beq.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002b78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002b7c:	d822      	bhi.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d003      	beq.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002b82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b86:	d007      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002b88:	e01c      	b.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b8a:	4bab      	ldr	r3, [pc, #684]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8e:	4aaa      	ldr	r2, [pc, #680]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002b96:	e01a      	b.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002b98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b9c:	3308      	adds	r3, #8
 8002b9e:	2102      	movs	r1, #2
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f001 f967 	bl	8003e74 <RCCEx_PLL2_Config>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002bac:	e00f      	b.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002bae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bb2:	3328      	adds	r3, #40	@ 0x28
 8002bb4:	2102      	movs	r1, #2
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f001 fa0e 	bl	8003fd8 <RCCEx_PLL3_Config>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002bc2:	e004      	b.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002bca:	e000      	b.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002bcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002bce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d10a      	bne.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002bd6:	4b98      	ldr	r3, [pc, #608]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002bd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bda:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002bde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002be2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002be4:	4a94      	ldr	r2, [pc, #592]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002be6:	430b      	orrs	r3, r1
 8002be8:	6513      	str	r3, [r2, #80]	@ 0x50
 8002bea:	e003      	b.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002bf0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002bf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bfc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002c00:	f04f 0900 	mov.w	r9, #0
 8002c04:	ea58 0309 	orrs.w	r3, r8, r9
 8002c08:	d047      	beq.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002c0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c10:	2b04      	cmp	r3, #4
 8002c12:	d82a      	bhi.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002c14:	a201      	add	r2, pc, #4	@ (adr r2, 8002c1c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c1a:	bf00      	nop
 8002c1c:	08002c31 	.word	0x08002c31
 8002c20:	08002c3f 	.word	0x08002c3f
 8002c24:	08002c55 	.word	0x08002c55
 8002c28:	08002c73 	.word	0x08002c73
 8002c2c:	08002c73 	.word	0x08002c73
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c30:	4b81      	ldr	r3, [pc, #516]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c34:	4a80      	ldr	r2, [pc, #512]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002c36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002c3c:	e01a      	b.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002c3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c42:	3308      	adds	r3, #8
 8002c44:	2100      	movs	r1, #0
 8002c46:	4618      	mov	r0, r3
 8002c48:	f001 f914 	bl	8003e74 <RCCEx_PLL2_Config>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002c52:	e00f      	b.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002c54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c58:	3328      	adds	r3, #40	@ 0x28
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f001 f9bb 	bl	8003fd8 <RCCEx_PLL3_Config>
 8002c62:	4603      	mov	r3, r0
 8002c64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002c68:	e004      	b.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002c70:	e000      	b.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002c72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d10a      	bne.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c7c:	4b6e      	ldr	r3, [pc, #440]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002c7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c80:	f023 0107 	bic.w	r1, r3, #7
 8002c84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c8a:	4a6b      	ldr	r2, [pc, #428]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002c8c:	430b      	orrs	r3, r1
 8002c8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c90:	e003      	b.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002c96:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002c9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca2:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8002ca6:	f04f 0b00 	mov.w	fp, #0
 8002caa:	ea5a 030b 	orrs.w	r3, sl, fp
 8002cae:	d05b      	beq.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002cb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002cb4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002cb8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002cbc:	d03b      	beq.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8002cbe:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002cc2:	d834      	bhi.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002cc4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002cc8:	d037      	beq.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8002cca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002cce:	d82e      	bhi.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002cd0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002cd4:	d033      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002cd6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002cda:	d828      	bhi.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002cdc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ce0:	d01a      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8002ce2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ce6:	d822      	bhi.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d003      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8002cec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002cf0:	d007      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8002cf2:	e01c      	b.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cf4:	4b50      	ldr	r3, [pc, #320]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf8:	4a4f      	ldr	r2, [pc, #316]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002cfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d00:	e01e      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002d02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d06:	3308      	adds	r3, #8
 8002d08:	2100      	movs	r1, #0
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f001 f8b2 	bl	8003e74 <RCCEx_PLL2_Config>
 8002d10:	4603      	mov	r3, r0
 8002d12:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002d16:	e013      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002d18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d1c:	3328      	adds	r3, #40	@ 0x28
 8002d1e:	2100      	movs	r1, #0
 8002d20:	4618      	mov	r0, r3
 8002d22:	f001 f959 	bl	8003fd8 <RCCEx_PLL3_Config>
 8002d26:	4603      	mov	r3, r0
 8002d28:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d2c:	e008      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002d34:	e004      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002d36:	bf00      	nop
 8002d38:	e002      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002d3a:	bf00      	nop
 8002d3c:	e000      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002d3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d10b      	bne.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002d48:	4b3b      	ldr	r3, [pc, #236]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d4c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d54:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002d58:	4a37      	ldr	r2, [pc, #220]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d5a:	430b      	orrs	r3, r1
 8002d5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d5e:	e003      	b.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002d64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002d68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d70:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002d74:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002d78:	2300      	movs	r3, #0
 8002d7a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002d7e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002d82:	460b      	mov	r3, r1
 8002d84:	4313      	orrs	r3, r2
 8002d86:	d05d      	beq.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002d88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d8c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002d90:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002d94:	d03b      	beq.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002d96:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002d9a:	d834      	bhi.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002d9c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002da0:	d037      	beq.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002da2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002da6:	d82e      	bhi.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002da8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002dac:	d033      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8002dae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002db2:	d828      	bhi.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002db4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002db8:	d01a      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8002dba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002dbe:	d822      	bhi.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d003      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x298>
 8002dc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dc8:	d007      	beq.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8002dca:	e01c      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd0:	4a19      	ldr	r2, [pc, #100]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002dd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002dd8:	e01e      	b.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002dda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002dde:	3308      	adds	r3, #8
 8002de0:	2100      	movs	r1, #0
 8002de2:	4618      	mov	r0, r3
 8002de4:	f001 f846 	bl	8003e74 <RCCEx_PLL2_Config>
 8002de8:	4603      	mov	r3, r0
 8002dea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002dee:	e013      	b.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002df0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002df4:	3328      	adds	r3, #40	@ 0x28
 8002df6:	2100      	movs	r1, #0
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f001 f8ed 	bl	8003fd8 <RCCEx_PLL3_Config>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e04:	e008      	b.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002e0c:	e004      	b.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002e0e:	bf00      	nop
 8002e10:	e002      	b.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002e12:	bf00      	nop
 8002e14:	e000      	b.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002e16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d10d      	bne.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002e20:	4b05      	ldr	r3, [pc, #20]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e24:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002e28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e2c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002e30:	4a01      	ldr	r2, [pc, #4]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e32:	430b      	orrs	r3, r1
 8002e34:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e36:	e005      	b.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002e38:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002e44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e4c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002e50:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002e54:	2300      	movs	r3, #0
 8002e56:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002e5a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002e5e:	460b      	mov	r3, r1
 8002e60:	4313      	orrs	r3, r2
 8002e62:	d03a      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8002e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e6a:	2b30      	cmp	r3, #48	@ 0x30
 8002e6c:	d01f      	beq.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8002e6e:	2b30      	cmp	r3, #48	@ 0x30
 8002e70:	d819      	bhi.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002e72:	2b20      	cmp	r3, #32
 8002e74:	d00c      	beq.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002e76:	2b20      	cmp	r3, #32
 8002e78:	d815      	bhi.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d019      	beq.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002e7e:	2b10      	cmp	r3, #16
 8002e80:	d111      	bne.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e82:	4baa      	ldr	r3, [pc, #680]	@ (800312c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e86:	4aa9      	ldr	r2, [pc, #676]	@ (800312c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002e8e:	e011      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002e90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e94:	3308      	adds	r3, #8
 8002e96:	2102      	movs	r1, #2
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f000 ffeb 	bl	8003e74 <RCCEx_PLL2_Config>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002ea4:	e006      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002eac:	e002      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8002eae:	bf00      	nop
 8002eb0:	e000      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8002eb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002eb4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d10a      	bne.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002ebc:	4b9b      	ldr	r3, [pc, #620]	@ (800312c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002ebe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002ec4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eca:	4a98      	ldr	r2, [pc, #608]	@ (800312c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002ecc:	430b      	orrs	r3, r1
 8002ece:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ed0:	e003      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ed2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002ed6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002eda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002ee6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002eea:	2300      	movs	r3, #0
 8002eec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002ef0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	d051      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002efa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f00:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f04:	d035      	beq.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8002f06:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f0a:	d82e      	bhi.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002f0c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002f10:	d031      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8002f12:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002f16:	d828      	bhi.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002f18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f1c:	d01a      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8002f1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f22:	d822      	bhi.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d003      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8002f28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f2c:	d007      	beq.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8002f2e:	e01c      	b.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f30:	4b7e      	ldr	r3, [pc, #504]	@ (800312c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f34:	4a7d      	ldr	r2, [pc, #500]	@ (800312c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002f3c:	e01c      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f42:	3308      	adds	r3, #8
 8002f44:	2100      	movs	r1, #0
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 ff94 	bl	8003e74 <RCCEx_PLL2_Config>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002f52:	e011      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002f54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f58:	3328      	adds	r3, #40	@ 0x28
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f001 f83b 	bl	8003fd8 <RCCEx_PLL3_Config>
 8002f62:	4603      	mov	r3, r0
 8002f64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002f68:	e006      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002f70:	e002      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8002f72:	bf00      	nop
 8002f74:	e000      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8002f76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d10a      	bne.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002f80:	4b6a      	ldr	r3, [pc, #424]	@ (800312c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f84:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002f88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8e:	4a67      	ldr	r2, [pc, #412]	@ (800312c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f90:	430b      	orrs	r3, r1
 8002f92:	6513      	str	r3, [r2, #80]	@ 0x50
 8002f94:	e003      	b.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f9a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002f9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002faa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002fae:	2300      	movs	r3, #0
 8002fb0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002fb4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002fb8:	460b      	mov	r3, r1
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	d053      	beq.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002fbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fc4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fc8:	d033      	beq.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8002fca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fce:	d82c      	bhi.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002fd0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002fd4:	d02f      	beq.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8002fd6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002fda:	d826      	bhi.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002fdc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002fe0:	d02b      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8002fe2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002fe6:	d820      	bhi.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002fe8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002fec:	d012      	beq.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8002fee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002ff2:	d81a      	bhi.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d022      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8002ff8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ffc:	d115      	bne.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002ffe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003002:	3308      	adds	r3, #8
 8003004:	2101      	movs	r1, #1
 8003006:	4618      	mov	r0, r3
 8003008:	f000 ff34 	bl	8003e74 <RCCEx_PLL2_Config>
 800300c:	4603      	mov	r3, r0
 800300e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003012:	e015      	b.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003014:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003018:	3328      	adds	r3, #40	@ 0x28
 800301a:	2101      	movs	r1, #1
 800301c:	4618      	mov	r0, r3
 800301e:	f000 ffdb 	bl	8003fd8 <RCCEx_PLL3_Config>
 8003022:	4603      	mov	r3, r0
 8003024:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003028:	e00a      	b.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003030:	e006      	b.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003032:	bf00      	nop
 8003034:	e004      	b.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003036:	bf00      	nop
 8003038:	e002      	b.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800303a:	bf00      	nop
 800303c:	e000      	b.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800303e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003040:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003044:	2b00      	cmp	r3, #0
 8003046:	d10a      	bne.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003048:	4b38      	ldr	r3, [pc, #224]	@ (800312c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800304a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800304c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003050:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003056:	4a35      	ldr	r2, [pc, #212]	@ (800312c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003058:	430b      	orrs	r3, r1
 800305a:	6513      	str	r3, [r2, #80]	@ 0x50
 800305c:	e003      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800305e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003062:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003066:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800306a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800306e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003072:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003076:	2300      	movs	r3, #0
 8003078:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800307c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003080:	460b      	mov	r3, r1
 8003082:	4313      	orrs	r3, r2
 8003084:	d058      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003086:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800308a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800308e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003092:	d033      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8003094:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003098:	d82c      	bhi.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800309a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800309e:	d02f      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80030a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030a4:	d826      	bhi.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80030a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80030aa:	d02b      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80030ac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80030b0:	d820      	bhi.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80030b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030b6:	d012      	beq.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80030b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030bc:	d81a      	bhi.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d022      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80030c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80030c6:	d115      	bne.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80030c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030cc:	3308      	adds	r3, #8
 80030ce:	2101      	movs	r1, #1
 80030d0:	4618      	mov	r0, r3
 80030d2:	f000 fecf 	bl	8003e74 <RCCEx_PLL2_Config>
 80030d6:	4603      	mov	r3, r0
 80030d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80030dc:	e015      	b.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80030de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030e2:	3328      	adds	r3, #40	@ 0x28
 80030e4:	2101      	movs	r1, #1
 80030e6:	4618      	mov	r0, r3
 80030e8:	f000 ff76 	bl	8003fd8 <RCCEx_PLL3_Config>
 80030ec:	4603      	mov	r3, r0
 80030ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80030f2:	e00a      	b.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80030fa:	e006      	b.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80030fc:	bf00      	nop
 80030fe:	e004      	b.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003100:	bf00      	nop
 8003102:	e002      	b.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003104:	bf00      	nop
 8003106:	e000      	b.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003108:	bf00      	nop
    }

    if (ret == HAL_OK)
 800310a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800310e:	2b00      	cmp	r3, #0
 8003110:	d10e      	bne.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003112:	4b06      	ldr	r3, [pc, #24]	@ (800312c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003116:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800311a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800311e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003122:	4a02      	ldr	r2, [pc, #8]	@ (800312c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003124:	430b      	orrs	r3, r1
 8003126:	6593      	str	r3, [r2, #88]	@ 0x58
 8003128:	e006      	b.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800312a:	bf00      	nop
 800312c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003130:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003134:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003138:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800313c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003140:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003144:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003148:	2300      	movs	r3, #0
 800314a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800314e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003152:	460b      	mov	r3, r1
 8003154:	4313      	orrs	r3, r2
 8003156:	d037      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003158:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800315c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800315e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003162:	d00e      	beq.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8003164:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003168:	d816      	bhi.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800316a:	2b00      	cmp	r3, #0
 800316c:	d018      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800316e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003172:	d111      	bne.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003174:	4bc4      	ldr	r3, [pc, #784]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003178:	4ac3      	ldr	r2, [pc, #780]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800317a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800317e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003180:	e00f      	b.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003182:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003186:	3308      	adds	r3, #8
 8003188:	2101      	movs	r1, #1
 800318a:	4618      	mov	r0, r3
 800318c:	f000 fe72 	bl	8003e74 <RCCEx_PLL2_Config>
 8003190:	4603      	mov	r3, r0
 8003192:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003196:	e004      	b.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800319e:	e000      	b.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80031a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d10a      	bne.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80031aa:	4bb7      	ldr	r3, [pc, #732]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80031ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031ae:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80031b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031b8:	4ab3      	ldr	r2, [pc, #716]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80031ba:	430b      	orrs	r3, r1
 80031bc:	6513      	str	r3, [r2, #80]	@ 0x50
 80031be:	e003      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80031c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80031c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80031d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80031d8:	2300      	movs	r3, #0
 80031da:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80031de:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80031e2:	460b      	mov	r3, r1
 80031e4:	4313      	orrs	r3, r2
 80031e6:	d039      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80031e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031ee:	2b03      	cmp	r3, #3
 80031f0:	d81c      	bhi.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80031f2:	a201      	add	r2, pc, #4	@ (adr r2, 80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80031f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f8:	08003235 	.word	0x08003235
 80031fc:	08003209 	.word	0x08003209
 8003200:	08003217 	.word	0x08003217
 8003204:	08003235 	.word	0x08003235
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003208:	4b9f      	ldr	r3, [pc, #636]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800320a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800320c:	4a9e      	ldr	r2, [pc, #632]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800320e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003212:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003214:	e00f      	b.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003216:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800321a:	3308      	adds	r3, #8
 800321c:	2102      	movs	r1, #2
 800321e:	4618      	mov	r0, r3
 8003220:	f000 fe28 	bl	8003e74 <RCCEx_PLL2_Config>
 8003224:	4603      	mov	r3, r0
 8003226:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800322a:	e004      	b.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003232:	e000      	b.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003234:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003236:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800323a:	2b00      	cmp	r3, #0
 800323c:	d10a      	bne.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800323e:	4b92      	ldr	r3, [pc, #584]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003240:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003242:	f023 0103 	bic.w	r1, r3, #3
 8003246:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800324a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800324c:	4a8e      	ldr	r2, [pc, #568]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800324e:	430b      	orrs	r3, r1
 8003250:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003252:	e003      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003254:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003258:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800325c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003264:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003268:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800326c:	2300      	movs	r3, #0
 800326e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003272:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003276:	460b      	mov	r3, r1
 8003278:	4313      	orrs	r3, r2
 800327a:	f000 8099 	beq.w	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800327e:	4b83      	ldr	r3, [pc, #524]	@ (800348c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a82      	ldr	r2, [pc, #520]	@ (800348c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003284:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003288:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800328a:	f7fe f9c1 	bl	8001610 <HAL_GetTick>
 800328e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003292:	e00b      	b.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003294:	f7fe f9bc 	bl	8001610 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	2b64      	cmp	r3, #100	@ 0x64
 80032a2:	d903      	bls.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80032aa:	e005      	b.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032ac:	4b77      	ldr	r3, [pc, #476]	@ (800348c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d0ed      	beq.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80032b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d173      	bne.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80032c0:	4b71      	ldr	r3, [pc, #452]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032c2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80032c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80032cc:	4053      	eors	r3, r2
 80032ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d015      	beq.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80032d6:	4b6c      	ldr	r3, [pc, #432]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032de:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80032e2:	4b69      	ldr	r3, [pc, #420]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032e6:	4a68      	ldr	r2, [pc, #416]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032ec:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80032ee:	4b66      	ldr	r3, [pc, #408]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032f2:	4a65      	ldr	r2, [pc, #404]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032f8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80032fa:	4a63      	ldr	r2, [pc, #396]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003300:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003302:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003306:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800330a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800330e:	d118      	bne.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003310:	f7fe f97e 	bl	8001610 <HAL_GetTick>
 8003314:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003318:	e00d      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800331a:	f7fe f979 	bl	8001610 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003324:	1ad2      	subs	r2, r2, r3
 8003326:	f241 3388 	movw	r3, #5000	@ 0x1388
 800332a:	429a      	cmp	r2, r3
 800332c:	d903      	bls.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8003334:	e005      	b.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003336:	4b54      	ldr	r3, [pc, #336]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800333a:	f003 0302 	and.w	r3, r3, #2
 800333e:	2b00      	cmp	r3, #0
 8003340:	d0eb      	beq.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8003342:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003346:	2b00      	cmp	r3, #0
 8003348:	d129      	bne.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800334a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800334e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003352:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003356:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800335a:	d10e      	bne.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800335c:	4b4a      	ldr	r3, [pc, #296]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800335e:	691b      	ldr	r3, [r3, #16]
 8003360:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003364:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003368:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800336c:	091a      	lsrs	r2, r3, #4
 800336e:	4b48      	ldr	r3, [pc, #288]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003370:	4013      	ands	r3, r2
 8003372:	4a45      	ldr	r2, [pc, #276]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003374:	430b      	orrs	r3, r1
 8003376:	6113      	str	r3, [r2, #16]
 8003378:	e005      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800337a:	4b43      	ldr	r3, [pc, #268]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	4a42      	ldr	r2, [pc, #264]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003380:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003384:	6113      	str	r3, [r2, #16]
 8003386:	4b40      	ldr	r3, [pc, #256]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003388:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800338a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800338e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003392:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003396:	4a3c      	ldr	r2, [pc, #240]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003398:	430b      	orrs	r3, r1
 800339a:	6713      	str	r3, [r2, #112]	@ 0x70
 800339c:	e008      	b.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800339e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80033a2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80033a6:	e003      	b.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80033ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80033b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b8:	f002 0301 	and.w	r3, r2, #1
 80033bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80033c0:	2300      	movs	r3, #0
 80033c2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80033c6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80033ca:	460b      	mov	r3, r1
 80033cc:	4313      	orrs	r3, r2
 80033ce:	f000 808f 	beq.w	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80033d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033d8:	2b28      	cmp	r3, #40	@ 0x28
 80033da:	d871      	bhi.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80033dc:	a201      	add	r2, pc, #4	@ (adr r2, 80033e4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80033de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033e2:	bf00      	nop
 80033e4:	080034c9 	.word	0x080034c9
 80033e8:	080034c1 	.word	0x080034c1
 80033ec:	080034c1 	.word	0x080034c1
 80033f0:	080034c1 	.word	0x080034c1
 80033f4:	080034c1 	.word	0x080034c1
 80033f8:	080034c1 	.word	0x080034c1
 80033fc:	080034c1 	.word	0x080034c1
 8003400:	080034c1 	.word	0x080034c1
 8003404:	08003495 	.word	0x08003495
 8003408:	080034c1 	.word	0x080034c1
 800340c:	080034c1 	.word	0x080034c1
 8003410:	080034c1 	.word	0x080034c1
 8003414:	080034c1 	.word	0x080034c1
 8003418:	080034c1 	.word	0x080034c1
 800341c:	080034c1 	.word	0x080034c1
 8003420:	080034c1 	.word	0x080034c1
 8003424:	080034ab 	.word	0x080034ab
 8003428:	080034c1 	.word	0x080034c1
 800342c:	080034c1 	.word	0x080034c1
 8003430:	080034c1 	.word	0x080034c1
 8003434:	080034c1 	.word	0x080034c1
 8003438:	080034c1 	.word	0x080034c1
 800343c:	080034c1 	.word	0x080034c1
 8003440:	080034c1 	.word	0x080034c1
 8003444:	080034c9 	.word	0x080034c9
 8003448:	080034c1 	.word	0x080034c1
 800344c:	080034c1 	.word	0x080034c1
 8003450:	080034c1 	.word	0x080034c1
 8003454:	080034c1 	.word	0x080034c1
 8003458:	080034c1 	.word	0x080034c1
 800345c:	080034c1 	.word	0x080034c1
 8003460:	080034c1 	.word	0x080034c1
 8003464:	080034c9 	.word	0x080034c9
 8003468:	080034c1 	.word	0x080034c1
 800346c:	080034c1 	.word	0x080034c1
 8003470:	080034c1 	.word	0x080034c1
 8003474:	080034c1 	.word	0x080034c1
 8003478:	080034c1 	.word	0x080034c1
 800347c:	080034c1 	.word	0x080034c1
 8003480:	080034c1 	.word	0x080034c1
 8003484:	080034c9 	.word	0x080034c9
 8003488:	58024400 	.word	0x58024400
 800348c:	58024800 	.word	0x58024800
 8003490:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003494:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003498:	3308      	adds	r3, #8
 800349a:	2101      	movs	r1, #1
 800349c:	4618      	mov	r0, r3
 800349e:	f000 fce9 	bl	8003e74 <RCCEx_PLL2_Config>
 80034a2:	4603      	mov	r3, r0
 80034a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80034a8:	e00f      	b.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80034aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034ae:	3328      	adds	r3, #40	@ 0x28
 80034b0:	2101      	movs	r1, #1
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 fd90 	bl	8003fd8 <RCCEx_PLL3_Config>
 80034b8:	4603      	mov	r3, r0
 80034ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80034be:	e004      	b.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80034c6:	e000      	b.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80034c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10a      	bne.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80034d2:	4bbf      	ldr	r3, [pc, #764]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80034d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034d6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80034da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034e0:	4abb      	ldr	r2, [pc, #748]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80034e2:	430b      	orrs	r3, r1
 80034e4:	6553      	str	r3, [r2, #84]	@ 0x54
 80034e6:	e003      	b.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80034ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80034f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f8:	f002 0302 	and.w	r3, r2, #2
 80034fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003500:	2300      	movs	r3, #0
 8003502:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003506:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800350a:	460b      	mov	r3, r1
 800350c:	4313      	orrs	r3, r2
 800350e:	d041      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003510:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003514:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003516:	2b05      	cmp	r3, #5
 8003518:	d824      	bhi.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800351a:	a201      	add	r2, pc, #4	@ (adr r2, 8003520 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800351c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003520:	0800356d 	.word	0x0800356d
 8003524:	08003539 	.word	0x08003539
 8003528:	0800354f 	.word	0x0800354f
 800352c:	0800356d 	.word	0x0800356d
 8003530:	0800356d 	.word	0x0800356d
 8003534:	0800356d 	.word	0x0800356d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003538:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800353c:	3308      	adds	r3, #8
 800353e:	2101      	movs	r1, #1
 8003540:	4618      	mov	r0, r3
 8003542:	f000 fc97 	bl	8003e74 <RCCEx_PLL2_Config>
 8003546:	4603      	mov	r3, r0
 8003548:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800354c:	e00f      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800354e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003552:	3328      	adds	r3, #40	@ 0x28
 8003554:	2101      	movs	r1, #1
 8003556:	4618      	mov	r0, r3
 8003558:	f000 fd3e 	bl	8003fd8 <RCCEx_PLL3_Config>
 800355c:	4603      	mov	r3, r0
 800355e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003562:	e004      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800356a:	e000      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800356c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800356e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003572:	2b00      	cmp	r3, #0
 8003574:	d10a      	bne.n	800358c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003576:	4b96      	ldr	r3, [pc, #600]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800357a:	f023 0107 	bic.w	r1, r3, #7
 800357e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003582:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003584:	4a92      	ldr	r2, [pc, #584]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003586:	430b      	orrs	r3, r1
 8003588:	6553      	str	r3, [r2, #84]	@ 0x54
 800358a:	e003      	b.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800358c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003590:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003594:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800359c:	f002 0304 	and.w	r3, r2, #4
 80035a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80035a4:	2300      	movs	r3, #0
 80035a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80035aa:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80035ae:	460b      	mov	r3, r1
 80035b0:	4313      	orrs	r3, r2
 80035b2:	d044      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80035b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035bc:	2b05      	cmp	r3, #5
 80035be:	d825      	bhi.n	800360c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80035c0:	a201      	add	r2, pc, #4	@ (adr r2, 80035c8 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80035c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c6:	bf00      	nop
 80035c8:	08003615 	.word	0x08003615
 80035cc:	080035e1 	.word	0x080035e1
 80035d0:	080035f7 	.word	0x080035f7
 80035d4:	08003615 	.word	0x08003615
 80035d8:	08003615 	.word	0x08003615
 80035dc:	08003615 	.word	0x08003615
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80035e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035e4:	3308      	adds	r3, #8
 80035e6:	2101      	movs	r1, #1
 80035e8:	4618      	mov	r0, r3
 80035ea:	f000 fc43 	bl	8003e74 <RCCEx_PLL2_Config>
 80035ee:	4603      	mov	r3, r0
 80035f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80035f4:	e00f      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80035f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035fa:	3328      	adds	r3, #40	@ 0x28
 80035fc:	2101      	movs	r1, #1
 80035fe:	4618      	mov	r0, r3
 8003600:	f000 fcea 	bl	8003fd8 <RCCEx_PLL3_Config>
 8003604:	4603      	mov	r3, r0
 8003606:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800360a:	e004      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003612:	e000      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8003614:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003616:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800361a:	2b00      	cmp	r3, #0
 800361c:	d10b      	bne.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800361e:	4b6c      	ldr	r3, [pc, #432]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003622:	f023 0107 	bic.w	r1, r3, #7
 8003626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800362a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800362e:	4a68      	ldr	r2, [pc, #416]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003630:	430b      	orrs	r3, r1
 8003632:	6593      	str	r3, [r2, #88]	@ 0x58
 8003634:	e003      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003636:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800363a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800363e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003646:	f002 0320 	and.w	r3, r2, #32
 800364a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800364e:	2300      	movs	r3, #0
 8003650:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003654:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003658:	460b      	mov	r3, r1
 800365a:	4313      	orrs	r3, r2
 800365c:	d055      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800365e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003662:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003666:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800366a:	d033      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800366c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003670:	d82c      	bhi.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003672:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003676:	d02f      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8003678:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800367c:	d826      	bhi.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800367e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003682:	d02b      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003684:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003688:	d820      	bhi.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800368a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800368e:	d012      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8003690:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003694:	d81a      	bhi.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003696:	2b00      	cmp	r3, #0
 8003698:	d022      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800369a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800369e:	d115      	bne.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036a4:	3308      	adds	r3, #8
 80036a6:	2100      	movs	r1, #0
 80036a8:	4618      	mov	r0, r3
 80036aa:	f000 fbe3 	bl	8003e74 <RCCEx_PLL2_Config>
 80036ae:	4603      	mov	r3, r0
 80036b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80036b4:	e015      	b.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80036b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036ba:	3328      	adds	r3, #40	@ 0x28
 80036bc:	2102      	movs	r1, #2
 80036be:	4618      	mov	r0, r3
 80036c0:	f000 fc8a 	bl	8003fd8 <RCCEx_PLL3_Config>
 80036c4:	4603      	mov	r3, r0
 80036c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80036ca:	e00a      	b.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80036d2:	e006      	b.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80036d4:	bf00      	nop
 80036d6:	e004      	b.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80036d8:	bf00      	nop
 80036da:	e002      	b.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80036dc:	bf00      	nop
 80036de:	e000      	b.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80036e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10b      	bne.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036ea:	4b39      	ldr	r3, [pc, #228]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80036ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ee:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80036f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036fa:	4a35      	ldr	r2, [pc, #212]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80036fc:	430b      	orrs	r3, r1
 80036fe:	6553      	str	r3, [r2, #84]	@ 0x54
 8003700:	e003      	b.n	800370a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003702:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003706:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800370a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800370e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003712:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003716:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800371a:	2300      	movs	r3, #0
 800371c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003720:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003724:	460b      	mov	r3, r1
 8003726:	4313      	orrs	r3, r2
 8003728:	d058      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800372a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800372e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003732:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003736:	d033      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003738:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800373c:	d82c      	bhi.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800373e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003742:	d02f      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003744:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003748:	d826      	bhi.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800374a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800374e:	d02b      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003750:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003754:	d820      	bhi.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003756:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800375a:	d012      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800375c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003760:	d81a      	bhi.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003762:	2b00      	cmp	r3, #0
 8003764:	d022      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8003766:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800376a:	d115      	bne.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800376c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003770:	3308      	adds	r3, #8
 8003772:	2100      	movs	r1, #0
 8003774:	4618      	mov	r0, r3
 8003776:	f000 fb7d 	bl	8003e74 <RCCEx_PLL2_Config>
 800377a:	4603      	mov	r3, r0
 800377c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003780:	e015      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003782:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003786:	3328      	adds	r3, #40	@ 0x28
 8003788:	2102      	movs	r1, #2
 800378a:	4618      	mov	r0, r3
 800378c:	f000 fc24 	bl	8003fd8 <RCCEx_PLL3_Config>
 8003790:	4603      	mov	r3, r0
 8003792:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003796:	e00a      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800379e:	e006      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80037a0:	bf00      	nop
 80037a2:	e004      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80037a4:	bf00      	nop
 80037a6:	e002      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80037a8:	bf00      	nop
 80037aa:	e000      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80037ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10e      	bne.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80037b6:	4b06      	ldr	r3, [pc, #24]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80037b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ba:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80037be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037c6:	4a02      	ldr	r2, [pc, #8]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80037c8:	430b      	orrs	r3, r1
 80037ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80037cc:	e006      	b.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80037ce:	bf00      	nop
 80037d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80037d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80037dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80037e8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80037ec:	2300      	movs	r3, #0
 80037ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80037f2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80037f6:	460b      	mov	r3, r1
 80037f8:	4313      	orrs	r3, r2
 80037fa:	d055      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80037fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003800:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003804:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003808:	d033      	beq.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800380a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800380e:	d82c      	bhi.n	800386a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003810:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003814:	d02f      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8003816:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800381a:	d826      	bhi.n	800386a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800381c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003820:	d02b      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8003822:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003826:	d820      	bhi.n	800386a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003828:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800382c:	d012      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800382e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003832:	d81a      	bhi.n	800386a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003834:	2b00      	cmp	r3, #0
 8003836:	d022      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003838:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800383c:	d115      	bne.n	800386a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800383e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003842:	3308      	adds	r3, #8
 8003844:	2100      	movs	r1, #0
 8003846:	4618      	mov	r0, r3
 8003848:	f000 fb14 	bl	8003e74 <RCCEx_PLL2_Config>
 800384c:	4603      	mov	r3, r0
 800384e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003852:	e015      	b.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003854:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003858:	3328      	adds	r3, #40	@ 0x28
 800385a:	2102      	movs	r1, #2
 800385c:	4618      	mov	r0, r3
 800385e:	f000 fbbb 	bl	8003fd8 <RCCEx_PLL3_Config>
 8003862:	4603      	mov	r3, r0
 8003864:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003868:	e00a      	b.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003870:	e006      	b.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003872:	bf00      	nop
 8003874:	e004      	b.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003876:	bf00      	nop
 8003878:	e002      	b.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800387a:	bf00      	nop
 800387c:	e000      	b.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800387e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003880:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003884:	2b00      	cmp	r3, #0
 8003886:	d10b      	bne.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003888:	4ba0      	ldr	r3, [pc, #640]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800388a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800388c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003890:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003894:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003898:	4a9c      	ldr	r2, [pc, #624]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800389a:	430b      	orrs	r3, r1
 800389c:	6593      	str	r3, [r2, #88]	@ 0x58
 800389e:	e003      	b.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80038a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80038a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b0:	f002 0308 	and.w	r3, r2, #8
 80038b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038b8:	2300      	movs	r3, #0
 80038ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80038be:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80038c2:	460b      	mov	r3, r1
 80038c4:	4313      	orrs	r3, r2
 80038c6:	d01e      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80038c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038d4:	d10c      	bne.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80038d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038da:	3328      	adds	r3, #40	@ 0x28
 80038dc:	2102      	movs	r1, #2
 80038de:	4618      	mov	r0, r3
 80038e0:	f000 fb7a 	bl	8003fd8 <RCCEx_PLL3_Config>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d002      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80038f0:	4b86      	ldr	r3, [pc, #536]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80038f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038f4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80038f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003900:	4a82      	ldr	r2, [pc, #520]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003902:	430b      	orrs	r3, r1
 8003904:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003906:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800390a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800390e:	f002 0310 	and.w	r3, r2, #16
 8003912:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003916:	2300      	movs	r3, #0
 8003918:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800391c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003920:	460b      	mov	r3, r1
 8003922:	4313      	orrs	r3, r2
 8003924:	d01e      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003926:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800392a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800392e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003932:	d10c      	bne.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003934:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003938:	3328      	adds	r3, #40	@ 0x28
 800393a:	2102      	movs	r1, #2
 800393c:	4618      	mov	r0, r3
 800393e:	f000 fb4b 	bl	8003fd8 <RCCEx_PLL3_Config>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d002      	beq.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800394e:	4b6f      	ldr	r3, [pc, #444]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003952:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003956:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800395a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800395e:	4a6b      	ldr	r2, [pc, #428]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003960:	430b      	orrs	r3, r1
 8003962:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003964:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003970:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003972:	2300      	movs	r3, #0
 8003974:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003976:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800397a:	460b      	mov	r3, r1
 800397c:	4313      	orrs	r3, r2
 800397e:	d03e      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003980:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003984:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003988:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800398c:	d022      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800398e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003992:	d81b      	bhi.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8003994:	2b00      	cmp	r3, #0
 8003996:	d003      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8003998:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800399c:	d00b      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800399e:	e015      	b.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039a4:	3308      	adds	r3, #8
 80039a6:	2100      	movs	r1, #0
 80039a8:	4618      	mov	r0, r3
 80039aa:	f000 fa63 	bl	8003e74 <RCCEx_PLL2_Config>
 80039ae:	4603      	mov	r3, r0
 80039b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80039b4:	e00f      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80039b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039ba:	3328      	adds	r3, #40	@ 0x28
 80039bc:	2102      	movs	r1, #2
 80039be:	4618      	mov	r0, r3
 80039c0:	f000 fb0a 	bl	8003fd8 <RCCEx_PLL3_Config>
 80039c4:	4603      	mov	r3, r0
 80039c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80039ca:	e004      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80039d2:	e000      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80039d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10b      	bne.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039de:	4b4b      	ldr	r3, [pc, #300]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80039e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039e2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80039e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80039ee:	4a47      	ldr	r2, [pc, #284]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80039f0:	430b      	orrs	r3, r1
 80039f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80039f4:	e003      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039fa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a06:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003a0a:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003a10:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003a14:	460b      	mov	r3, r1
 8003a16:	4313      	orrs	r3, r2
 8003a18:	d03b      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003a1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a22:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003a26:	d01f      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8003a28:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003a2c:	d818      	bhi.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8003a2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a32:	d003      	beq.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8003a34:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a38:	d007      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8003a3a:	e011      	b.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a3c:	4b33      	ldr	r3, [pc, #204]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a40:	4a32      	ldr	r2, [pc, #200]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003a48:	e00f      	b.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a4e:	3328      	adds	r3, #40	@ 0x28
 8003a50:	2101      	movs	r1, #1
 8003a52:	4618      	mov	r0, r3
 8003a54:	f000 fac0 	bl	8003fd8 <RCCEx_PLL3_Config>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8003a5e:	e004      	b.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003a66:	e000      	b.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8003a68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d10b      	bne.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a72:	4b26      	ldr	r3, [pc, #152]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a76:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003a7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a82:	4a22      	ldr	r2, [pc, #136]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a84:	430b      	orrs	r3, r1
 8003a86:	6553      	str	r3, [r2, #84]	@ 0x54
 8003a88:	e003      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a8e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003a92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a9a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003a9e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003aa4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	d034      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003aae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ab2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d003      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8003ab8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003abc:	d007      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8003abe:	e011      	b.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ac0:	4b12      	ldr	r3, [pc, #72]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac4:	4a11      	ldr	r2, [pc, #68]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003ac6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003aca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003acc:	e00e      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ace:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ad2:	3308      	adds	r3, #8
 8003ad4:	2102      	movs	r1, #2
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f000 f9cc 	bl	8003e74 <RCCEx_PLL2_Config>
 8003adc:	4603      	mov	r3, r0
 8003ade:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003ae2:	e003      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003aea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d10d      	bne.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003af4:	4b05      	ldr	r3, [pc, #20]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003af6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003af8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003afc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b02:	4a02      	ldr	r2, [pc, #8]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003b04:	430b      	orrs	r3, r1
 8003b06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b08:	e006      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8003b0a:	bf00      	nop
 8003b0c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b14:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003b18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b20:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003b24:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b26:	2300      	movs	r3, #0
 8003b28:	667b      	str	r3, [r7, #100]	@ 0x64
 8003b2a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003b2e:	460b      	mov	r3, r1
 8003b30:	4313      	orrs	r3, r2
 8003b32:	d00c      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003b34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b38:	3328      	adds	r3, #40	@ 0x28
 8003b3a:	2102      	movs	r1, #2
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f000 fa4b 	bl	8003fd8 <RCCEx_PLL3_Config>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d002      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003b4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b56:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003b5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b60:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003b64:	460b      	mov	r3, r1
 8003b66:	4313      	orrs	r3, r2
 8003b68:	d036      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003b6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b6e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b74:	d018      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8003b76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b7a:	d811      	bhi.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003b7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b80:	d014      	beq.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8003b82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b86:	d80b      	bhi.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d011      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003b8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b90:	d106      	bne.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b92:	4bb7      	ldr	r3, [pc, #732]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b96:	4ab6      	ldr	r2, [pc, #728]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003b98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003ba6:	e004      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003ba8:	bf00      	nop
 8003baa:	e002      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003bac:	bf00      	nop
 8003bae:	e000      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003bb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bb2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d10a      	bne.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003bba:	4bad      	ldr	r3, [pc, #692]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bbe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003bc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bc8:	4aa9      	ldr	r2, [pc, #676]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003bca:	430b      	orrs	r3, r1
 8003bcc:	6553      	str	r3, [r2, #84]	@ 0x54
 8003bce:	e003      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003bd4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003bd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003be4:	653b      	str	r3, [r7, #80]	@ 0x50
 8003be6:	2300      	movs	r3, #0
 8003be8:	657b      	str	r3, [r7, #84]	@ 0x54
 8003bea:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003bee:	460b      	mov	r3, r1
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	d009      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003bf4:	4b9e      	ldr	r3, [pc, #632]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bf8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003bfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c02:	4a9b      	ldr	r2, [pc, #620]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c04:	430b      	orrs	r3, r1
 8003c06:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c10:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003c14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c16:	2300      	movs	r3, #0
 8003c18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c1a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003c1e:	460b      	mov	r3, r1
 8003c20:	4313      	orrs	r3, r2
 8003c22:	d009      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c24:	4b92      	ldr	r3, [pc, #584]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c28:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003c2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c32:	4a8f      	ldr	r2, [pc, #572]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c34:	430b      	orrs	r3, r1
 8003c36:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003c38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c40:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003c44:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c46:	2300      	movs	r3, #0
 8003c48:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c4a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003c4e:	460b      	mov	r3, r1
 8003c50:	4313      	orrs	r3, r2
 8003c52:	d00e      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c54:	4b86      	ldr	r3, [pc, #536]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c56:	691b      	ldr	r3, [r3, #16]
 8003c58:	4a85      	ldr	r2, [pc, #532]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c5a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003c5e:	6113      	str	r3, [r2, #16]
 8003c60:	4b83      	ldr	r3, [pc, #524]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c62:	6919      	ldr	r1, [r3, #16]
 8003c64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c68:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c6c:	4a80      	ldr	r2, [pc, #512]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c6e:	430b      	orrs	r3, r1
 8003c70:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003c72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c7a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c80:	2300      	movs	r3, #0
 8003c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c84:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003c88:	460b      	mov	r3, r1
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	d009      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003c8e:	4b78      	ldr	r3, [pc, #480]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c92:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003c96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c9c:	4a74      	ldr	r2, [pc, #464]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c9e:	430b      	orrs	r3, r1
 8003ca0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003ca2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003caa:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003cae:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cb4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003cb8:	460b      	mov	r3, r1
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	d00a      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003cbe:	4b6c      	ldr	r3, [pc, #432]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003cc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003cc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cce:	4a68      	ldr	r2, [pc, #416]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003cd0:	430b      	orrs	r3, r1
 8003cd2:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003cd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cdc:	2100      	movs	r1, #0
 8003cde:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003ce0:	f003 0301 	and.w	r3, r3, #1
 8003ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ce6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003cea:	460b      	mov	r3, r1
 8003cec:	4313      	orrs	r3, r2
 8003cee:	d011      	beq.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003cf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cf4:	3308      	adds	r3, #8
 8003cf6:	2100      	movs	r1, #0
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f000 f8bb 	bl	8003e74 <RCCEx_PLL2_Config>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003d04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d003      	beq.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d10:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003d14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d1c:	2100      	movs	r1, #0
 8003d1e:	6239      	str	r1, [r7, #32]
 8003d20:	f003 0302 	and.w	r3, r3, #2
 8003d24:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d26:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	d011      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d34:	3308      	adds	r3, #8
 8003d36:	2101      	movs	r1, #1
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f000 f89b 	bl	8003e74 <RCCEx_PLL2_Config>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003d44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d003      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003d54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5c:	2100      	movs	r1, #0
 8003d5e:	61b9      	str	r1, [r7, #24]
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	61fb      	str	r3, [r7, #28]
 8003d66:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003d6a:	460b      	mov	r3, r1
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	d011      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d74:	3308      	adds	r3, #8
 8003d76:	2102      	movs	r1, #2
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f000 f87b 	bl	8003e74 <RCCEx_PLL2_Config>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003d84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d003      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d90:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003d94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	6139      	str	r1, [r7, #16]
 8003da0:	f003 0308 	and.w	r3, r3, #8
 8003da4:	617b      	str	r3, [r7, #20]
 8003da6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003daa:	460b      	mov	r3, r1
 8003dac:	4313      	orrs	r3, r2
 8003dae:	d011      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003db0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003db4:	3328      	adds	r3, #40	@ 0x28
 8003db6:	2100      	movs	r1, #0
 8003db8:	4618      	mov	r0, r3
 8003dba:	f000 f90d 	bl	8003fd8 <RCCEx_PLL3_Config>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8003dc4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d003      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dcc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003dd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003dd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ddc:	2100      	movs	r1, #0
 8003dde:	60b9      	str	r1, [r7, #8]
 8003de0:	f003 0310 	and.w	r3, r3, #16
 8003de4:	60fb      	str	r3, [r7, #12]
 8003de6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003dea:	460b      	mov	r3, r1
 8003dec:	4313      	orrs	r3, r2
 8003dee:	d011      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003df0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003df4:	3328      	adds	r3, #40	@ 0x28
 8003df6:	2101      	movs	r1, #1
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f000 f8ed 	bl	8003fd8 <RCCEx_PLL3_Config>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003e04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d003      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e10:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003e14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e1c:	2100      	movs	r1, #0
 8003e1e:	6039      	str	r1, [r7, #0]
 8003e20:	f003 0320 	and.w	r3, r3, #32
 8003e24:	607b      	str	r3, [r7, #4]
 8003e26:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003e2a:	460b      	mov	r3, r1
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	d011      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e34:	3328      	adds	r3, #40	@ 0x28
 8003e36:	2102      	movs	r1, #2
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f000 f8cd 	bl	8003fd8 <RCCEx_PLL3_Config>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003e44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d003      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8003e54:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d101      	bne.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	e000      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e6e:	bf00      	nop
 8003e70:	58024400 	.word	0x58024400

08003e74 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003e82:	4b53      	ldr	r3, [pc, #332]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e86:	f003 0303 	and.w	r3, r3, #3
 8003e8a:	2b03      	cmp	r3, #3
 8003e8c:	d101      	bne.n	8003e92 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e099      	b.n	8003fc6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003e92:	4b4f      	ldr	r3, [pc, #316]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a4e      	ldr	r2, [pc, #312]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003e98:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e9e:	f7fd fbb7 	bl	8001610 <HAL_GetTick>
 8003ea2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003ea4:	e008      	b.n	8003eb8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003ea6:	f7fd fbb3 	bl	8001610 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d901      	bls.n	8003eb8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e086      	b.n	8003fc6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003eb8:	4b45      	ldr	r3, [pc, #276]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1f0      	bne.n	8003ea6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003ec4:	4b42      	ldr	r3, [pc, #264]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	031b      	lsls	r3, r3, #12
 8003ed2:	493f      	ldr	r1, [pc, #252]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	628b      	str	r3, [r1, #40]	@ 0x28
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	3b01      	subs	r3, #1
 8003ede:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	025b      	lsls	r3, r3, #9
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	431a      	orrs	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	041b      	lsls	r3, r3, #16
 8003ef6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003efa:	431a      	orrs	r2, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	3b01      	subs	r3, #1
 8003f02:	061b      	lsls	r3, r3, #24
 8003f04:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003f08:	4931      	ldr	r1, [pc, #196]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003f0e:	4b30      	ldr	r3, [pc, #192]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f12:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	492d      	ldr	r1, [pc, #180]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003f20:	4b2b      	ldr	r3, [pc, #172]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f24:	f023 0220 	bic.w	r2, r3, #32
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	699b      	ldr	r3, [r3, #24]
 8003f2c:	4928      	ldr	r1, [pc, #160]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003f32:	4b27      	ldr	r3, [pc, #156]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f36:	4a26      	ldr	r2, [pc, #152]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f38:	f023 0310 	bic.w	r3, r3, #16
 8003f3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003f3e:	4b24      	ldr	r3, [pc, #144]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f42:	4b24      	ldr	r3, [pc, #144]	@ (8003fd4 <RCCEx_PLL2_Config+0x160>)
 8003f44:	4013      	ands	r3, r2
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	69d2      	ldr	r2, [r2, #28]
 8003f4a:	00d2      	lsls	r2, r2, #3
 8003f4c:	4920      	ldr	r1, [pc, #128]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003f52:	4b1f      	ldr	r3, [pc, #124]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f56:	4a1e      	ldr	r2, [pc, #120]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f58:	f043 0310 	orr.w	r3, r3, #16
 8003f5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d106      	bne.n	8003f72 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003f64:	4b1a      	ldr	r3, [pc, #104]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f68:	4a19      	ldr	r2, [pc, #100]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f6a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003f6e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003f70:	e00f      	b.n	8003f92 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d106      	bne.n	8003f86 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003f78:	4b15      	ldr	r3, [pc, #84]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f7c:	4a14      	ldr	r2, [pc, #80]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f82:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003f84:	e005      	b.n	8003f92 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003f86:	4b12      	ldr	r3, [pc, #72]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f8a:	4a11      	ldr	r2, [pc, #68]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f8c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003f90:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003f92:	4b0f      	ldr	r3, [pc, #60]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a0e      	ldr	r2, [pc, #56]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003f98:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003f9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f9e:	f7fd fb37 	bl	8001610 <HAL_GetTick>
 8003fa2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003fa4:	e008      	b.n	8003fb8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003fa6:	f7fd fb33 	bl	8001610 <HAL_GetTick>
 8003faa:	4602      	mov	r2, r0
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d901      	bls.n	8003fb8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e006      	b.n	8003fc6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003fb8:	4b05      	ldr	r3, [pc, #20]	@ (8003fd0 <RCCEx_PLL2_Config+0x15c>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d0f0      	beq.n	8003fa6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	58024400 	.word	0x58024400
 8003fd4:	ffff0007 	.word	0xffff0007

08003fd8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b084      	sub	sp, #16
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003fe6:	4b53      	ldr	r3, [pc, #332]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 8003fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fea:	f003 0303 	and.w	r3, r3, #3
 8003fee:	2b03      	cmp	r3, #3
 8003ff0:	d101      	bne.n	8003ff6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e099      	b.n	800412a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003ff6:	4b4f      	ldr	r3, [pc, #316]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a4e      	ldr	r2, [pc, #312]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 8003ffc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004000:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004002:	f7fd fb05 	bl	8001610 <HAL_GetTick>
 8004006:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004008:	e008      	b.n	800401c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800400a:	f7fd fb01 	bl	8001610 <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	2b02      	cmp	r3, #2
 8004016:	d901      	bls.n	800401c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e086      	b.n	800412a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800401c:	4b45      	ldr	r3, [pc, #276]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d1f0      	bne.n	800400a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004028:	4b42      	ldr	r3, [pc, #264]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 800402a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800402c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	051b      	lsls	r3, r3, #20
 8004036:	493f      	ldr	r1, [pc, #252]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 8004038:	4313      	orrs	r3, r2
 800403a:	628b      	str	r3, [r1, #40]	@ 0x28
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	3b01      	subs	r3, #1
 8004042:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	3b01      	subs	r3, #1
 800404c:	025b      	lsls	r3, r3, #9
 800404e:	b29b      	uxth	r3, r3
 8004050:	431a      	orrs	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	3b01      	subs	r3, #1
 8004058:	041b      	lsls	r3, r3, #16
 800405a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800405e:	431a      	orrs	r2, r3
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	691b      	ldr	r3, [r3, #16]
 8004064:	3b01      	subs	r3, #1
 8004066:	061b      	lsls	r3, r3, #24
 8004068:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800406c:	4931      	ldr	r1, [pc, #196]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 800406e:	4313      	orrs	r3, r2
 8004070:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004072:	4b30      	ldr	r3, [pc, #192]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 8004074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004076:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	695b      	ldr	r3, [r3, #20]
 800407e:	492d      	ldr	r1, [pc, #180]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 8004080:	4313      	orrs	r3, r2
 8004082:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004084:	4b2b      	ldr	r3, [pc, #172]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 8004086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004088:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	699b      	ldr	r3, [r3, #24]
 8004090:	4928      	ldr	r1, [pc, #160]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 8004092:	4313      	orrs	r3, r2
 8004094:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004096:	4b27      	ldr	r3, [pc, #156]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 8004098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800409a:	4a26      	ldr	r2, [pc, #152]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 800409c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80040a2:	4b24      	ldr	r3, [pc, #144]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 80040a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040a6:	4b24      	ldr	r3, [pc, #144]	@ (8004138 <RCCEx_PLL3_Config+0x160>)
 80040a8:	4013      	ands	r3, r2
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	69d2      	ldr	r2, [r2, #28]
 80040ae:	00d2      	lsls	r2, r2, #3
 80040b0:	4920      	ldr	r1, [pc, #128]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80040b6:	4b1f      	ldr	r3, [pc, #124]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 80040b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ba:	4a1e      	ldr	r2, [pc, #120]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 80040bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d106      	bne.n	80040d6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80040c8:	4b1a      	ldr	r3, [pc, #104]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 80040ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040cc:	4a19      	ldr	r2, [pc, #100]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 80040ce:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80040d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80040d4:	e00f      	b.n	80040f6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d106      	bne.n	80040ea <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80040dc:	4b15      	ldr	r3, [pc, #84]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 80040de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e0:	4a14      	ldr	r2, [pc, #80]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 80040e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80040e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80040e8:	e005      	b.n	80040f6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80040ea:	4b12      	ldr	r3, [pc, #72]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 80040ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ee:	4a11      	ldr	r2, [pc, #68]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 80040f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80040f6:	4b0f      	ldr	r3, [pc, #60]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a0e      	ldr	r2, [pc, #56]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 80040fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004100:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004102:	f7fd fa85 	bl	8001610 <HAL_GetTick>
 8004106:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004108:	e008      	b.n	800411c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800410a:	f7fd fa81 	bl	8001610 <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b02      	cmp	r3, #2
 8004116:	d901      	bls.n	800411c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e006      	b.n	800412a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800411c:	4b05      	ldr	r3, [pc, #20]	@ (8004134 <RCCEx_PLL3_Config+0x15c>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004124:	2b00      	cmp	r3, #0
 8004126:	d0f0      	beq.n	800410a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004128:	7bfb      	ldrb	r3, [r7, #15]
}
 800412a:	4618      	mov	r0, r3
 800412c:	3710      	adds	r7, #16
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
 8004132:	bf00      	nop
 8004134:	58024400 	.word	0x58024400
 8004138:	ffff0007 	.word	0xffff0007

0800413c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d101      	bne.n	800414e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e10f      	b.n	800436e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a87      	ldr	r2, [pc, #540]	@ (8004378 <HAL_SPI_Init+0x23c>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d00f      	beq.n	800417e <HAL_SPI_Init+0x42>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a86      	ldr	r2, [pc, #536]	@ (800437c <HAL_SPI_Init+0x240>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d00a      	beq.n	800417e <HAL_SPI_Init+0x42>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a84      	ldr	r2, [pc, #528]	@ (8004380 <HAL_SPI_Init+0x244>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d005      	beq.n	800417e <HAL_SPI_Init+0x42>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	68db      	ldr	r3, [r3, #12]
 8004176:	2b0f      	cmp	r3, #15
 8004178:	d901      	bls.n	800417e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e0f7      	b.n	800436e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 fd08 	bl	8004b94 <SPI_GetPacketSize>
 8004184:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a7b      	ldr	r2, [pc, #492]	@ (8004378 <HAL_SPI_Init+0x23c>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d00c      	beq.n	80041aa <HAL_SPI_Init+0x6e>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a79      	ldr	r2, [pc, #484]	@ (800437c <HAL_SPI_Init+0x240>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d007      	beq.n	80041aa <HAL_SPI_Init+0x6e>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a78      	ldr	r2, [pc, #480]	@ (8004380 <HAL_SPI_Init+0x244>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d002      	beq.n	80041aa <HAL_SPI_Init+0x6e>
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2b08      	cmp	r3, #8
 80041a8:	d811      	bhi.n	80041ce <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80041ae:	4a72      	ldr	r2, [pc, #456]	@ (8004378 <HAL_SPI_Init+0x23c>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d009      	beq.n	80041c8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a70      	ldr	r2, [pc, #448]	@ (800437c <HAL_SPI_Init+0x240>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d004      	beq.n	80041c8 <HAL_SPI_Init+0x8c>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a6f      	ldr	r2, [pc, #444]	@ (8004380 <HAL_SPI_Init+0x244>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d104      	bne.n	80041d2 <HAL_SPI_Init+0x96>
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2b10      	cmp	r3, #16
 80041cc:	d901      	bls.n	80041d2 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e0cd      	b.n	800436e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d106      	bne.n	80041ec <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f7fc fd16 	bl	8000c18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2202      	movs	r2, #2
 80041f0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f022 0201 	bic.w	r2, r2, #1
 8004202:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800420e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004218:	d119      	bne.n	800424e <HAL_SPI_Init+0x112>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004222:	d103      	bne.n	800422c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004228:	2b00      	cmp	r3, #0
 800422a:	d008      	beq.n	800423e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004230:	2b00      	cmp	r3, #0
 8004232:	d10c      	bne.n	800424e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004238:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800423c:	d107      	bne.n	800424e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800424c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00f      	beq.n	800427a <HAL_SPI_Init+0x13e>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	2b06      	cmp	r3, #6
 8004260:	d90b      	bls.n	800427a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	430a      	orrs	r2, r1
 8004276:	601a      	str	r2, [r3, #0]
 8004278:	e007      	b.n	800428a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004288:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	69da      	ldr	r2, [r3, #28]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004292:	431a      	orrs	r2, r3
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	431a      	orrs	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800429c:	ea42 0103 	orr.w	r1, r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	68da      	ldr	r2, [r3, #12]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	430a      	orrs	r2, r1
 80042aa:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b4:	431a      	orrs	r2, r3
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ba:	431a      	orrs	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	431a      	orrs	r2, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	431a      	orrs	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	695b      	ldr	r3, [r3, #20]
 80042cc:	431a      	orrs	r2, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a1b      	ldr	r3, [r3, #32]
 80042d2:	431a      	orrs	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	431a      	orrs	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042de:	431a      	orrs	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	431a      	orrs	r2, r3
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042ea:	ea42 0103 	orr.w	r1, r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d113      	bne.n	800432a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004314:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004328:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0201 	bic.w	r2, r2, #1
 8004338:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d00a      	beq.n	800435c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	430a      	orrs	r2, r1
 800435a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800436c:	2300      	movs	r3, #0
}
 800436e:	4618      	mov	r0, r3
 8004370:	3710      	adds	r7, #16
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	40013000 	.word	0x40013000
 800437c:	40003800 	.word	0x40003800
 8004380:	40003c00 	.word	0x40003c00

08004384 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b08e      	sub	sp, #56	@ 0x38
 8004388:	af02      	add	r7, sp, #8
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]
 8004390:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	3320      	adds	r3, #32
 8004398:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	3330      	adds	r3, #48	@ 0x30
 80043a0:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043a6:	095b      	lsrs	r3, r3, #5
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	3301      	adds	r3, #1
 80043ac:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043ae:	f7fd f92f 	bl	8001610 <HAL_GetTick>
 80043b2:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 80043b4:	887b      	ldrh	r3, [r7, #2]
 80043b6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 80043b8:	887b      	ldrh	r3, [r7, #2]
 80043ba:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d001      	beq.n	80043cc <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 80043c8:	2302      	movs	r3, #2
 80043ca:	e310      	b.n	80049ee <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d005      	beq.n	80043de <HAL_SPI_TransmitReceive+0x5a>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d002      	beq.n	80043de <HAL_SPI_TransmitReceive+0x5a>
 80043d8:	887b      	ldrh	r3, [r7, #2]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d101      	bne.n	80043e2 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e305      	b.n	80049ee <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d101      	bne.n	80043f0 <HAL_SPI_TransmitReceive+0x6c>
 80043ec:	2302      	movs	r3, #2
 80043ee:	e2fe      	b.n	80049ee <HAL_SPI_TransmitReceive+0x66a>
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2205      	movs	r2, #5
 80043fc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	887a      	ldrh	r2, [r7, #2]
 8004412:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	887a      	ldrh	r2, [r7, #2]
 800441a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	887a      	ldrh	r2, [r7, #2]
 8004428:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	887a      	ldrh	r2, [r7, #2]
 8004430:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	68da      	ldr	r2, [r3, #12]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800444e:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a70      	ldr	r2, [pc, #448]	@ (8004618 <HAL_SPI_TransmitReceive+0x294>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d009      	beq.n	800446e <HAL_SPI_TransmitReceive+0xea>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a6f      	ldr	r2, [pc, #444]	@ (800461c <HAL_SPI_TransmitReceive+0x298>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d004      	beq.n	800446e <HAL_SPI_TransmitReceive+0xea>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a6d      	ldr	r2, [pc, #436]	@ (8004620 <HAL_SPI_TransmitReceive+0x29c>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d102      	bne.n	8004474 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800446e:	2310      	movs	r3, #16
 8004470:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004472:	e001      	b.n	8004478 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8004474:	2308      	movs	r3, #8
 8004476:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	685a      	ldr	r2, [r3, #4]
 800447e:	4b69      	ldr	r3, [pc, #420]	@ (8004624 <HAL_SPI_TransmitReceive+0x2a0>)
 8004480:	4013      	ands	r3, r2
 8004482:	8879      	ldrh	r1, [r7, #2]
 8004484:	68fa      	ldr	r2, [r7, #12]
 8004486:	6812      	ldr	r2, [r2, #0]
 8004488:	430b      	orrs	r3, r1
 800448a:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f042 0201 	orr.w	r2, r2, #1
 800449a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044a4:	d107      	bne.n	80044b6 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	2b0f      	cmp	r3, #15
 80044bc:	f240 80a2 	bls.w	8004604 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 80044c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044c2:	089b      	lsrs	r3, r3, #2
 80044c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80044c6:	e094      	b.n	80045f2 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	695b      	ldr	r3, [r3, #20]
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d120      	bne.n	8004518 <HAL_SPI_TransmitReceive+0x194>
 80044d6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d01d      	beq.n	8004518 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80044dc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80044de:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80044e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044e2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d217      	bcs.n	8004518 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	6812      	ldr	r2, [r2, #0]
 80044f2:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044f8:	1d1a      	adds	r2, r3, #4
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004504:	b29b      	uxth	r3, r3
 8004506:	3b01      	subs	r3, #1
 8004508:	b29a      	uxth	r2, r3
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004516:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8004520:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004522:	2b00      	cmp	r3, #0
 8004524:	d065      	beq.n	80045f2 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	695b      	ldr	r3, [r3, #20]
 800452c:	f003 0301 	and.w	r3, r3, #1
 8004530:	2b01      	cmp	r3, #1
 8004532:	d118      	bne.n	8004566 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800453c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800453e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004544:	1d1a      	adds	r2, r3, #4
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004550:	b29b      	uxth	r3, r3
 8004552:	3b01      	subs	r3, #1
 8004554:	b29a      	uxth	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004562:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004564:	e045      	b.n	80045f2 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8004566:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8004568:	8bfb      	ldrh	r3, [r7, #30]
 800456a:	429a      	cmp	r2, r3
 800456c:	d21d      	bcs.n	80045aa <HAL_SPI_TransmitReceive+0x226>
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d018      	beq.n	80045aa <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004580:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004582:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004588:	1d1a      	adds	r2, r3, #4
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004594:	b29b      	uxth	r3, r3
 8004596:	3b01      	subs	r3, #1
 8004598:	b29a      	uxth	r2, r3
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80045a6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80045a8:	e023      	b.n	80045f2 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045aa:	f7fd f831 	bl	8001610 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d803      	bhi.n	80045c2 <HAL_SPI_TransmitReceive+0x23e>
 80045ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045c0:	d102      	bne.n	80045c8 <HAL_SPI_TransmitReceive+0x244>
 80045c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d114      	bne.n	80045f2 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f000 fa15 	bl	80049f8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045d4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2201      	movs	r2, #1
 80045e2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e1fd      	b.n	80049ee <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80045f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	f47f af67 	bne.w	80044c8 <HAL_SPI_TransmitReceive+0x144>
 80045fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	f47f af63 	bne.w	80044c8 <HAL_SPI_TransmitReceive+0x144>
 8004602:	e1ce      	b.n	80049a2 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	2b07      	cmp	r3, #7
 800460a:	f240 81c2 	bls.w	8004992 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800460e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004610:	085b      	lsrs	r3, r3, #1
 8004612:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8004614:	e0c9      	b.n	80047aa <HAL_SPI_TransmitReceive+0x426>
 8004616:	bf00      	nop
 8004618:	40013000 	.word	0x40013000
 800461c:	40003800 	.word	0x40003800
 8004620:	40003c00 	.word	0x40003c00
 8004624:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b02      	cmp	r3, #2
 8004634:	d11f      	bne.n	8004676 <HAL_SPI_TransmitReceive+0x2f2>
 8004636:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004638:	2b00      	cmp	r3, #0
 800463a:	d01c      	beq.n	8004676 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800463c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800463e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8004640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004642:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8004644:	429a      	cmp	r2, r3
 8004646:	d216      	bcs.n	8004676 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800464c:	881a      	ldrh	r2, [r3, #0]
 800464e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004650:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004656:	1c9a      	adds	r2, r3, #2
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004662:	b29b      	uxth	r3, r3
 8004664:	3b01      	subs	r3, #1
 8004666:	b29a      	uxth	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004674:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	695b      	ldr	r3, [r3, #20]
 800467c:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800467e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004680:	2b00      	cmp	r3, #0
 8004682:	f000 8092 	beq.w	80047aa <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	695b      	ldr	r3, [r3, #20]
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	2b01      	cmp	r3, #1
 8004692:	d118      	bne.n	80046c6 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004698:	6a3a      	ldr	r2, [r7, #32]
 800469a:	8812      	ldrh	r2, [r2, #0]
 800469c:	b292      	uxth	r2, r2
 800469e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046a4:	1c9a      	adds	r2, r3, #2
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	3b01      	subs	r3, #1
 80046b4:	b29a      	uxth	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80046c2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80046c4:	e071      	b.n	80047aa <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80046c6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80046c8:	8bfb      	ldrh	r3, [r7, #30]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d228      	bcs.n	8004720 <HAL_SPI_TransmitReceive+0x39c>
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d023      	beq.n	8004720 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046dc:	6a3a      	ldr	r2, [r7, #32]
 80046de:	8812      	ldrh	r2, [r2, #0]
 80046e0:	b292      	uxth	r2, r2
 80046e2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046e8:	1c9a      	adds	r2, r3, #2
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046f2:	6a3a      	ldr	r2, [r7, #32]
 80046f4:	8812      	ldrh	r2, [r2, #0]
 80046f6:	b292      	uxth	r2, r2
 80046f8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046fe:	1c9a      	adds	r2, r3, #2
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800470a:	b29b      	uxth	r3, r3
 800470c:	3b02      	subs	r3, #2
 800470e:	b29a      	uxth	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800471c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800471e:	e044      	b.n	80047aa <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8004720:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004722:	2b01      	cmp	r3, #1
 8004724:	d11d      	bne.n	8004762 <HAL_SPI_TransmitReceive+0x3de>
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d018      	beq.n	8004762 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004734:	6a3a      	ldr	r2, [r7, #32]
 8004736:	8812      	ldrh	r2, [r2, #0]
 8004738:	b292      	uxth	r2, r2
 800473a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004740:	1c9a      	adds	r2, r3, #2
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800474c:	b29b      	uxth	r3, r3
 800474e:	3b01      	subs	r3, #1
 8004750:	b29a      	uxth	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800475e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004760:	e023      	b.n	80047aa <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004762:	f7fc ff55 	bl	8001610 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800476e:	429a      	cmp	r2, r3
 8004770:	d803      	bhi.n	800477a <HAL_SPI_TransmitReceive+0x3f6>
 8004772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004774:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004778:	d102      	bne.n	8004780 <HAL_SPI_TransmitReceive+0x3fc>
 800477a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800477c:	2b00      	cmp	r3, #0
 800477e:	d114      	bne.n	80047aa <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8004780:	68f8      	ldr	r0, [r7, #12]
 8004782:	f000 f939 	bl	80049f8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800478c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e121      	b.n	80049ee <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80047aa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f47f af3b 	bne.w	8004628 <HAL_SPI_TransmitReceive+0x2a4>
 80047b2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	f47f af37 	bne.w	8004628 <HAL_SPI_TransmitReceive+0x2a4>
 80047ba:	e0f2      	b.n	80049a2 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d121      	bne.n	800480e <HAL_SPI_TransmitReceive+0x48a>
 80047ca:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d01e      	beq.n	800480e <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80047d0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80047d2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80047d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047d6:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80047d8:	429a      	cmp	r2, r3
 80047da:	d218      	bcs.n	800480e <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	3320      	adds	r3, #32
 80047e6:	7812      	ldrb	r2, [r2, #0]
 80047e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047ee:	1c5a      	adds	r2, r3, #1
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	3b01      	subs	r3, #1
 80047fe:	b29a      	uxth	r2, r3
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800480c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	695b      	ldr	r3, [r3, #20]
 8004814:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8004816:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 80ba 	beq.w	8004992 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	695b      	ldr	r3, [r3, #20]
 8004824:	f003 0301 	and.w	r3, r3, #1
 8004828:	2b01      	cmp	r3, #1
 800482a:	d11b      	bne.n	8004864 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004838:	7812      	ldrb	r2, [r2, #0]
 800483a:	b2d2      	uxtb	r2, r2
 800483c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004842:	1c5a      	adds	r2, r3, #1
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800484e:	b29b      	uxth	r3, r3
 8004850:	3b01      	subs	r3, #1
 8004852:	b29a      	uxth	r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004860:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004862:	e096      	b.n	8004992 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8004864:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8004866:	8bfb      	ldrh	r3, [r7, #30]
 8004868:	429a      	cmp	r2, r3
 800486a:	d24a      	bcs.n	8004902 <HAL_SPI_TransmitReceive+0x57e>
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d045      	beq.n	8004902 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004882:	7812      	ldrb	r2, [r2, #0]
 8004884:	b2d2      	uxtb	r2, r2
 8004886:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800488c:	1c5a      	adds	r2, r3, #1
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800489e:	7812      	ldrb	r2, [r2, #0]
 80048a0:	b2d2      	uxtb	r2, r2
 80048a2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048a8:	1c5a      	adds	r2, r3, #1
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048ba:	7812      	ldrb	r2, [r2, #0]
 80048bc:	b2d2      	uxtb	r2, r2
 80048be:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048c4:	1c5a      	adds	r2, r3, #1
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048d6:	7812      	ldrb	r2, [r2, #0]
 80048d8:	b2d2      	uxtb	r2, r2
 80048da:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048e0:	1c5a      	adds	r2, r3, #1
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	3b04      	subs	r3, #4
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80048fe:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004900:	e047      	b.n	8004992 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8004902:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004904:	2b03      	cmp	r3, #3
 8004906:	d820      	bhi.n	800494a <HAL_SPI_TransmitReceive+0x5c6>
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d01b      	beq.n	800494a <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800491e:	7812      	ldrb	r2, [r2, #0]
 8004920:	b2d2      	uxtb	r2, r2
 8004922:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004928:	1c5a      	adds	r2, r3, #1
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004934:	b29b      	uxth	r3, r3
 8004936:	3b01      	subs	r3, #1
 8004938:	b29a      	uxth	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004946:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004948:	e023      	b.n	8004992 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800494a:	f7fc fe61 	bl	8001610 <HAL_GetTick>
 800494e:	4602      	mov	r2, r0
 8004950:	69bb      	ldr	r3, [r7, #24]
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004956:	429a      	cmp	r2, r3
 8004958:	d803      	bhi.n	8004962 <HAL_SPI_TransmitReceive+0x5de>
 800495a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800495c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004960:	d102      	bne.n	8004968 <HAL_SPI_TransmitReceive+0x5e4>
 8004962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004964:	2b00      	cmp	r3, #0
 8004966:	d114      	bne.n	8004992 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8004968:	68f8      	ldr	r0, [r7, #12]
 800496a:	f000 f845 	bl	80049f8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004974:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e02d      	b.n	80049ee <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8004992:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004994:	2b00      	cmp	r3, #0
 8004996:	f47f af11 	bne.w	80047bc <HAL_SPI_TransmitReceive+0x438>
 800499a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800499c:	2b00      	cmp	r3, #0
 800499e:	f47f af0d 	bne.w	80047bc <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	9300      	str	r3, [sp, #0]
 80049a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049a8:	2200      	movs	r2, #0
 80049aa:	2108      	movs	r1, #8
 80049ac:	68f8      	ldr	r0, [r7, #12]
 80049ae:	f000 f8c3 	bl	8004b38 <SPI_WaitOnFlagUntilTimeout>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d007      	beq.n	80049c8 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049be:	f043 0220 	orr.w	r2, r3, #32
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 f815 	bl	80049f8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2201      	movs	r2, #1
 80049d2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d001      	beq.n	80049ec <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e000      	b.n	80049ee <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 80049ec:	2300      	movs	r3, #0
  }
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3730      	adds	r7, #48	@ 0x30
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop

080049f8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b085      	sub	sp, #20
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	695b      	ldr	r3, [r3, #20]
 8004a06:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	699a      	ldr	r2, [r3, #24]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f042 0208 	orr.w	r2, r2, #8
 8004a16:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	699a      	ldr	r2, [r3, #24]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f042 0210 	orr.w	r2, r2, #16
 8004a26:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f022 0201 	bic.w	r2, r2, #1
 8004a36:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	6919      	ldr	r1, [r3, #16]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	4b3c      	ldr	r3, [pc, #240]	@ (8004b34 <SPI_CloseTransfer+0x13c>)
 8004a44:	400b      	ands	r3, r1
 8004a46:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	689a      	ldr	r2, [r3, #8]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8004a56:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	2b04      	cmp	r3, #4
 8004a62:	d014      	beq.n	8004a8e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f003 0320 	and.w	r3, r3, #32
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00f      	beq.n	8004a8e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a74:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	699a      	ldr	r2, [r3, #24]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f042 0220 	orr.w	r2, r2, #32
 8004a8c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b03      	cmp	r3, #3
 8004a98:	d014      	beq.n	8004ac4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d00f      	beq.n	8004ac4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004aaa:	f043 0204 	orr.w	r2, r3, #4
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	699a      	ldr	r2, [r3, #24]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ac2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00f      	beq.n	8004aee <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ad4:	f043 0201 	orr.w	r2, r3, #1
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	699a      	ldr	r2, [r3, #24]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004aec:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d00f      	beq.n	8004b18 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004afe:	f043 0208 	orr.w	r2, r3, #8
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	699a      	ldr	r2, [r3, #24]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b16:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8004b28:	bf00      	nop
 8004b2a:	3714      	adds	r7, #20
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr
 8004b34:	fffffc90 	.word	0xfffffc90

08004b38 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	603b      	str	r3, [r7, #0]
 8004b44:	4613      	mov	r3, r2
 8004b46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8004b48:	e010      	b.n	8004b6c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b4a:	f7fc fd61 	bl	8001610 <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	683a      	ldr	r2, [r7, #0]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d803      	bhi.n	8004b62 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b60:	d102      	bne.n	8004b68 <SPI_WaitOnFlagUntilTimeout+0x30>
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d101      	bne.n	8004b6c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	e00f      	b.n	8004b8c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	695a      	ldr	r2, [r3, #20]
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	4013      	ands	r3, r2
 8004b76:	68ba      	ldr	r2, [r7, #8]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	bf0c      	ite	eq
 8004b7c:	2301      	moveq	r3, #1
 8004b7e:	2300      	movne	r3, #0
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	461a      	mov	r2, r3
 8004b84:	79fb      	ldrb	r3, [r7, #7]
 8004b86:	429a      	cmp	r2, r3
 8004b88:	d0df      	beq.n	8004b4a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8004b8a:	2300      	movs	r3, #0
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3710      	adds	r7, #16
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}

08004b94 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba0:	095b      	lsrs	r3, r3, #5
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	3301      	adds	r3, #1
 8004bac:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	3307      	adds	r3, #7
 8004bb2:	08db      	lsrs	r3, r3, #3
 8004bb4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	68fa      	ldr	r2, [r7, #12]
 8004bba:	fb02 f303 	mul.w	r3, r2, r3
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3714      	adds	r7, #20
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr

08004bca <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8004bca:	b480      	push	{r7}
 8004bcc:	b085      	sub	sp, #20
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	60f8      	str	r0, [r7, #12]
 8004bd2:	60b9      	str	r1, [r7, #8]
 8004bd4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6819      	ldr	r1, [r3, #0]
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	fb03 f203 	mul.w	r2, r3, r3
 8004be0:	4613      	mov	r3, r2
 8004be2:	005b      	lsls	r3, r3, #1
 8004be4:	4413      	add	r3, r2
 8004be6:	43db      	mvns	r3, r3
 8004be8:	ea01 0203 	and.w	r2, r1, r3
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	fb03 f303 	mul.w	r3, r3, r3
 8004bf2:	6879      	ldr	r1, [r7, #4]
 8004bf4:	fb01 f303 	mul.w	r3, r1, r3
 8004bf8:	431a      	orrs	r2, r3
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	601a      	str	r2, [r3, #0]
}
 8004bfe:	bf00      	nop
 8004c00:	3714      	adds	r7, #20
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr

08004c0a <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8004c0a:	b480      	push	{r7}
 8004c0c:	b085      	sub	sp, #20
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	60f8      	str	r0, [r7, #12]
 8004c12:	60b9      	str	r1, [r7, #8]
 8004c14:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	685a      	ldr	r2, [r3, #4]
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	43db      	mvns	r3, r3
 8004c1e:	401a      	ands	r2, r3
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	6879      	ldr	r1, [r7, #4]
 8004c24:	fb01 f303 	mul.w	r3, r1, r3
 8004c28:	431a      	orrs	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	605a      	str	r2, [r3, #4]
}
 8004c2e:	bf00      	nop
 8004c30:	3714      	adds	r7, #20
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr

08004c3a <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	b085      	sub	sp, #20
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	60f8      	str	r0, [r7, #12]
 8004c42:	60b9      	str	r1, [r7, #8]
 8004c44:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6899      	ldr	r1, [r3, #8]
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	fb03 f203 	mul.w	r2, r3, r3
 8004c50:	4613      	mov	r3, r2
 8004c52:	005b      	lsls	r3, r3, #1
 8004c54:	4413      	add	r3, r2
 8004c56:	43db      	mvns	r3, r3
 8004c58:	ea01 0203 	and.w	r2, r1, r3
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	fb03 f303 	mul.w	r3, r3, r3
 8004c62:	6879      	ldr	r1, [r7, #4]
 8004c64:	fb01 f303 	mul.w	r3, r1, r3
 8004c68:	431a      	orrs	r2, r3
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	609a      	str	r2, [r3, #8]
}
 8004c6e:	bf00      	nop
 8004c70:	3714      	adds	r7, #20
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr

08004c7a <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b085      	sub	sp, #20
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	60f8      	str	r0, [r7, #12]
 8004c82:	60b9      	str	r1, [r7, #8]
 8004c84:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	68d9      	ldr	r1, [r3, #12]
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	fb03 f203 	mul.w	r2, r3, r3
 8004c90:	4613      	mov	r3, r2
 8004c92:	005b      	lsls	r3, r3, #1
 8004c94:	4413      	add	r3, r2
 8004c96:	43db      	mvns	r3, r3
 8004c98:	ea01 0203 	and.w	r2, r1, r3
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	fb03 f303 	mul.w	r3, r3, r3
 8004ca2:	6879      	ldr	r1, [r7, #4]
 8004ca4:	fb01 f303 	mul.w	r3, r1, r3
 8004ca8:	431a      	orrs	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	60da      	str	r2, [r3, #12]
}
 8004cae:	bf00      	nop
 8004cb0:	3714      	adds	r7, #20
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr

08004cba <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8004cba:	b480      	push	{r7}
 8004cbc:	b085      	sub	sp, #20
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	60f8      	str	r0, [r7, #12]
 8004cc2:	60b9      	str	r1, [r7, #8]
 8004cc4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6a19      	ldr	r1, [r3, #32]
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	fb03 f303 	mul.w	r3, r3, r3
 8004cd0:	68ba      	ldr	r2, [r7, #8]
 8004cd2:	fb02 f303 	mul.w	r3, r2, r3
 8004cd6:	68ba      	ldr	r2, [r7, #8]
 8004cd8:	fb03 f202 	mul.w	r2, r3, r2
 8004cdc:	4613      	mov	r3, r2
 8004cde:	011b      	lsls	r3, r3, #4
 8004ce0:	1a9b      	subs	r3, r3, r2
 8004ce2:	43db      	mvns	r3, r3
 8004ce4:	ea01 0203 	and.w	r2, r1, r3
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	fb03 f303 	mul.w	r3, r3, r3
 8004cee:	68b9      	ldr	r1, [r7, #8]
 8004cf0:	fb01 f303 	mul.w	r3, r1, r3
 8004cf4:	68b9      	ldr	r1, [r7, #8]
 8004cf6:	fb01 f303 	mul.w	r3, r1, r3
 8004cfa:	6879      	ldr	r1, [r7, #4]
 8004cfc:	fb01 f303 	mul.w	r3, r1, r3
 8004d00:	431a      	orrs	r2, r3
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	621a      	str	r2, [r3, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 8004d06:	bf00      	nop
 8004d08:	3714      	adds	r7, #20
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr

08004d12 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b085      	sub	sp, #20
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	60f8      	str	r0, [r7, #12]
 8004d1a:	60b9      	str	r1, [r7, #8]
 8004d1c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	0a1b      	lsrs	r3, r3, #8
 8004d26:	68ba      	ldr	r2, [r7, #8]
 8004d28:	0a12      	lsrs	r2, r2, #8
 8004d2a:	fb02 f303 	mul.w	r3, r2, r3
 8004d2e:	68ba      	ldr	r2, [r7, #8]
 8004d30:	0a12      	lsrs	r2, r2, #8
 8004d32:	fb02 f303 	mul.w	r3, r2, r3
 8004d36:	68ba      	ldr	r2, [r7, #8]
 8004d38:	0a12      	lsrs	r2, r2, #8
 8004d3a:	fb03 f202 	mul.w	r2, r3, r2
 8004d3e:	4613      	mov	r3, r2
 8004d40:	011b      	lsls	r3, r3, #4
 8004d42:	1a9b      	subs	r3, r3, r2
 8004d44:	43db      	mvns	r3, r3
 8004d46:	ea01 0203 	and.w	r2, r1, r3
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	0a1b      	lsrs	r3, r3, #8
 8004d4e:	68b9      	ldr	r1, [r7, #8]
 8004d50:	0a09      	lsrs	r1, r1, #8
 8004d52:	fb01 f303 	mul.w	r3, r1, r3
 8004d56:	68b9      	ldr	r1, [r7, #8]
 8004d58:	0a09      	lsrs	r1, r1, #8
 8004d5a:	fb01 f303 	mul.w	r3, r1, r3
 8004d5e:	68b9      	ldr	r1, [r7, #8]
 8004d60:	0a09      	lsrs	r1, r1, #8
 8004d62:	fb01 f303 	mul.w	r3, r1, r3
 8004d66:	6879      	ldr	r1, [r7, #4]
 8004d68:	fb01 f303 	mul.w	r3, r1, r3
 8004d6c:	431a      	orrs	r2, r3
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	625a      	str	r2, [r3, #36]	@ 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 8004d72:	bf00      	nop
 8004d74:	3714      	adds	r7, #20
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr

08004d7e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8004d7e:	b580      	push	{r7, lr}
 8004d80:	b088      	sub	sp, #32
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
 8004d86:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	fa93 f3a3 	rbit	r3, r3
 8004d94:	60fb      	str	r3, [r7, #12]
  return result;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d101      	bne.n	8004da4 <LL_GPIO_Init+0x26>
    return 32U;
 8004da0:	2320      	movs	r3, #32
 8004da2:	e003      	b.n	8004dac <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	fab3 f383 	clz	r3, r3
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8004dae:	e048      	b.n	8004e42 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	2101      	movs	r1, #1
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	fa01 f303 	lsl.w	r3, r1, r3
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00000000U)
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d03a      	beq.n	8004e3c <LL_GPIO_Init+0xbe>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d003      	beq.n	8004dd6 <LL_GPIO_Init+0x58>
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d10e      	bne.n	8004df4 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	461a      	mov	r2, r3
 8004ddc:	69b9      	ldr	r1, [r7, #24]
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f7ff ff2b 	bl	8004c3a <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	6819      	ldr	r1, [r3, #0]
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	461a      	mov	r2, r3
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f7ff ff0b 	bl	8004c0a <LL_GPIO_SetPinOutputType>

      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	461a      	mov	r2, r3
 8004dfa:	69b9      	ldr	r1, [r7, #24]
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f7ff ff3c 	bl	8004c7a <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	2b02      	cmp	r3, #2
 8004e08:	d111      	bne.n	8004e2e <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	2bff      	cmp	r3, #255	@ 0xff
 8004e0e:	d807      	bhi.n	8004e20 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	695b      	ldr	r3, [r3, #20]
 8004e14:	461a      	mov	r2, r3
 8004e16:	69b9      	ldr	r1, [r7, #24]
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f7ff ff4e 	bl	8004cba <LL_GPIO_SetAFPin_0_7>
 8004e1e:	e006      	b.n	8004e2e <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	695b      	ldr	r3, [r3, #20]
 8004e24:	461a      	mov	r2, r3
 8004e26:	69b9      	ldr	r1, [r7, #24]
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f7ff ff72 	bl	8004d12 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	461a      	mov	r2, r3
 8004e34:	69b9      	ldr	r1, [r7, #24]
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f7ff fec7 	bl	8004bca <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	3301      	adds	r3, #1
 8004e40:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	fa22 f303 	lsr.w	r3, r2, r3
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1af      	bne.n	8004db0 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8004e50:	2300      	movs	r3, #0
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3720      	adds	r7, #32
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
	...

08004e5c <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004e60:	4b07      	ldr	r3, [pc, #28]	@ (8004e80 <LL_RCC_HSE_IsReady+0x24>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e6c:	d101      	bne.n	8004e72 <LL_RCC_HSE_IsReady+0x16>
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e000      	b.n	8004e74 <LL_RCC_HSE_IsReady+0x18>
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	58024400 	.word	0x58024400

08004e84 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004e88:	4b06      	ldr	r3, [pc, #24]	@ (8004ea4 <LL_RCC_HSI_IsReady+0x20>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0304 	and.w	r3, r3, #4
 8004e90:	2b04      	cmp	r3, #4
 8004e92:	d101      	bne.n	8004e98 <LL_RCC_HSI_IsReady+0x14>
 8004e94:	2301      	movs	r3, #1
 8004e96:	e000      	b.n	8004e9a <LL_RCC_HSI_IsReady+0x16>
 8004e98:	2300      	movs	r3, #0
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr
 8004ea4:	58024400 	.word	0x58024400

08004ea8 <LL_RCC_HSI_GetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV2
  *         @arg @ref LL_RCC_HSI_DIV4
  *         @arg @ref LL_RCC_HSI_DIV8
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_GetDivider(void)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 8004eac:	4b04      	ldr	r3, [pc, #16]	@ (8004ec0 <LL_RCC_HSI_GetDivider+0x18>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0318 	and.w	r3, r3, #24
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	58024400 	.word	0x58024400

08004ec4 <LL_RCC_CSI_IsReady>:
  * @brief  Check if CSI clock is ready
  * @rmtoll CR           CSIRDY        LL_RCC_CSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_CSI_IsReady(void)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY)) ? 1UL : 0UL);
 8004ec8:	4b07      	ldr	r3, [pc, #28]	@ (8004ee8 <LL_RCC_CSI_IsReady+0x24>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ed0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ed4:	d101      	bne.n	8004eda <LL_RCC_CSI_IsReady+0x16>
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e000      	b.n	8004edc <LL_RCC_CSI_IsReady+0x18>
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	58024400 	.word	0x58024400

08004eec <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8004eec:	b480      	push	{r7}
 8004eee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004ef0:	4b06      	ldr	r3, [pc, #24]	@ (8004f0c <LL_RCC_LSE_IsReady+0x20>)
 8004ef2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ef4:	f003 0302 	and.w	r3, r3, #2
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d101      	bne.n	8004f00 <LL_RCC_LSE_IsReady+0x14>
 8004efc:	2301      	movs	r3, #1
 8004efe:	e000      	b.n	8004f02 <LL_RCC_LSE_IsReady+0x16>
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr
 8004f0c:	58024400 	.word	0x58024400

08004f10 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_CSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL1
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8004f10:	b480      	push	{r7}
 8004f12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004f14:	4b04      	ldr	r3, [pc, #16]	@ (8004f28 <LL_RCC_GetSysClkSource+0x18>)
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
 8004f26:	bf00      	nop
 8004f28:	58024400 	.word	0x58024400

08004f2c <LL_RCC_GetSysPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysPrescaler(void)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	af00      	add	r7, sp, #0
#if defined(RCC_D1CFGR_D1CPRE)
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1CPRE));
 8004f30:	4b04      	ldr	r3, [pc, #16]	@ (8004f44 <LL_RCC_GetSysPrescaler+0x18>)
 8004f32:	699b      	ldr	r3, [r3, #24]
 8004f34:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE));
#endif /* RCC_D1CFGR_D1CPRE */
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	58024400 	.word	0x58024400

08004f48 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_AHB_DIV_128
  *         @arg @ref LL_RCC_AHB_DIV_256
  *         @arg @ref LL_RCC_AHB_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	af00      	add	r7, sp, #0
#if defined(RCC_D1CFGR_HPRE)
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE));
 8004f4c:	4b04      	ldr	r3, [pc, #16]	@ (8004f60 <LL_RCC_GetAHBPrescaler+0x18>)
 8004f4e:	699b      	ldr	r3, [r3, #24]
 8004f50:	f003 030f 	and.w	r3, r3, #15
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_HPRE));
#endif /* RCC_D1CFGR_HPRE */
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop
 8004f60:	58024400 	.word	0x58024400

08004f64 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004f64:	b480      	push	{r7}
 8004f66:	af00      	add	r7, sp, #0
#if defined(RCC_D2CFGR_D2PPRE1)
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1));
 8004f68:	4b04      	ldr	r3, [pc, #16]	@ (8004f7c <LL_RCC_GetAPB1Prescaler+0x18>)
 8004f6a:	69db      	ldr	r3, [r3, #28]
 8004f6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1));
#endif /* RCC_D2CFGR_D2PPRE1 */
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr
 8004f7a:	bf00      	nop
 8004f7c:	58024400 	.word	0x58024400

08004f80 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8004f80:	b480      	push	{r7}
 8004f82:	af00      	add	r7, sp, #0
#if defined(RCC_D2CFGR_D2PPRE2)
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2));
 8004f84:	4b04      	ldr	r3, [pc, #16]	@ (8004f98 <LL_RCC_GetAPB2Prescaler+0x18>)
 8004f86:	69db      	ldr	r3, [r3, #28]
 8004f88:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2));
#endif /* RCC_D2CFGR_D2PPRE2 */
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	58024400 	.word	0x58024400

08004f9c <LL_RCC_GetClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_GetClockSource(uint32_t Periph)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b085      	sub	sp, #20
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CCIPR_FMCSEL)
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->D1CCIPR) + LL_CLKSOURCE_REG(Periph)));
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	b2da      	uxtb	r2, r3
 8004fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8004fe4 <LL_RCC_GetClockSource+0x48>)
 8004faa:	4413      	add	r3, r2
 8004fac:	60fb      	str	r3, [r7, #12]
#else
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CDCCIPR) + LL_CLKSOURCE_REG(Periph)));
#endif /* RCC_D1CCIPR_FMCSEL */
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	0e19      	lsrs	r1, r3, #24
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	0a1b      	lsrs	r3, r3, #8
 8004fba:	f003 031f 	and.w	r3, r3, #31
 8004fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8004fc2:	401a      	ands	r2, r3
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	0a1b      	lsrs	r3, r3, #8
 8004fc8:	f003 031f 	and.w	r3, r3, #31
 8004fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd0:	041a      	lsls	r2, r3, #16
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4313      	orrs	r3, r2
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3714      	adds	r7, #20
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	5802444c 	.word	0x5802444c

08004fe8 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_CSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t Periph)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f7ff ffd3 	bl	8004f9c <LL_RCC_GetClockSource>
 8004ff6:	4603      	mov	r3, r0
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3708      	adds	r7, #8
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}

08005000 <LL_RCC_PLL_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_CSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetSource(void)
{
 8005000:	b480      	push	{r7}
 8005002:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 8005004:	4b04      	ldr	r3, [pc, #16]	@ (8005018 <LL_RCC_PLL_GetSource+0x18>)
 8005006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005008:	f003 0303 	and.w	r3, r3, #3
}
 800500c:	4618      	mov	r0, r3
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr
 8005016:	bf00      	nop
 8005018:	58024400 	.word	0x58024400

0800501c <LL_RCC_PLL1P_IsEnabled>:
  * @brief  Check if PLL1 P is enabled
  * @rmtoll PLLCFGR           DIVP1EN         LL_RCC_PLL1P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1P_IsEnabled(void)
{
 800501c:	b480      	push	{r7}
 800501e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN) == RCC_PLLCFGR_DIVP1EN) ? 1UL : 0UL);
 8005020:	4b07      	ldr	r3, [pc, #28]	@ (8005040 <LL_RCC_PLL1P_IsEnabled+0x24>)
 8005022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005024:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800502c:	d101      	bne.n	8005032 <LL_RCC_PLL1P_IsEnabled+0x16>
 800502e:	2301      	movs	r3, #1
 8005030:	e000      	b.n	8005034 <LL_RCC_PLL1P_IsEnabled+0x18>
 8005032:	2300      	movs	r3, #0
}
 8005034:	4618      	mov	r0, r3
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	58024400 	.word	0x58024400

08005044 <LL_RCC_PLL1Q_IsEnabled>:
  * @brief  Check if PLL1 Q is enabled
  * @rmtoll PLLCFGR           DIVQ1EN         LL_RCC_PLL1Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1Q_IsEnabled(void)
{
 8005044:	b480      	push	{r7}
 8005046:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN) == RCC_PLLCFGR_DIVQ1EN) ? 1UL : 0UL);
 8005048:	4b07      	ldr	r3, [pc, #28]	@ (8005068 <LL_RCC_PLL1Q_IsEnabled+0x24>)
 800504a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800504c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005050:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005054:	d101      	bne.n	800505a <LL_RCC_PLL1Q_IsEnabled+0x16>
 8005056:	2301      	movs	r3, #1
 8005058:	e000      	b.n	800505c <LL_RCC_PLL1Q_IsEnabled+0x18>
 800505a:	2300      	movs	r3, #0
}
 800505c:	4618      	mov	r0, r3
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	58024400 	.word	0x58024400

0800506c <LL_RCC_PLL1R_IsEnabled>:
  * @brief  Check if PLL1 R is enabled
  * @rmtoll PLLCFGR           DIVR1EN         LL_RCC_PLL1R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1R_IsEnabled(void)
{
 800506c:	b480      	push	{r7}
 800506e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN) == RCC_PLLCFGR_DIVR1EN) ? 1UL : 0UL);
 8005070:	4b07      	ldr	r3, [pc, #28]	@ (8005090 <LL_RCC_PLL1R_IsEnabled+0x24>)
 8005072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005074:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005078:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800507c:	d101      	bne.n	8005082 <LL_RCC_PLL1R_IsEnabled+0x16>
 800507e:	2301      	movs	r3, #1
 8005080:	e000      	b.n	8005084 <LL_RCC_PLL1R_IsEnabled+0x18>
 8005082:	2300      	movs	r3, #0
}
 8005084:	4618      	mov	r0, r3
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	58024400 	.word	0x58024400

08005094 <LL_RCC_PLL1FRACN_IsEnabled>:
  * @brief  Check if PLL1 FRACN is enabled
  * @rmtoll PLLCFGR           PLL1FRACEN         LL_RCC_PLL1FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1FRACN_IsEnabled(void)
{
 8005094:	b480      	push	{r7}
 8005096:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) == RCC_PLLCFGR_PLL1FRACEN) ? 1UL : 0UL);
 8005098:	4b06      	ldr	r3, [pc, #24]	@ (80050b4 <LL_RCC_PLL1FRACN_IsEnabled+0x20>)
 800509a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800509c:	f003 0301 	and.w	r3, r3, #1
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d101      	bne.n	80050a8 <LL_RCC_PLL1FRACN_IsEnabled+0x14>
 80050a4:	2301      	movs	r3, #1
 80050a6:	e000      	b.n	80050aa <LL_RCC_PLL1FRACN_IsEnabled+0x16>
 80050a8:	2300      	movs	r3, #0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr
 80050b4:	58024400 	.word	0x58024400

080050b8 <LL_RCC_PLL1_GetN>:
  * @brief  Get PLL1 N Coefficient
  * @rmtoll PLL1DIVR        N1          LL_RCC_PLL1_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetN(void)
{
 80050b8:	b480      	push	{r7}
 80050ba:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_N1) >>  RCC_PLL1DIVR_N1_Pos) + 1UL);
 80050bc:	4b04      	ldr	r3, [pc, #16]	@ (80050d0 <LL_RCC_PLL1_GetN+0x18>)
 80050be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050c4:	3301      	adds	r3, #1
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr
 80050d0:	58024400 	.word	0x58024400

080050d4 <LL_RCC_PLL1_GetM>:
  * @brief  Get PLL1 M Coefficient
  * @rmtoll PLLCKSELR       DIVM1          LL_RCC_PLL1_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetM(void)
{
 80050d4:	b480      	push	{r7}
 80050d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1) >>  RCC_PLLCKSELR_DIVM1_Pos);
 80050d8:	4b04      	ldr	r3, [pc, #16]	@ (80050ec <LL_RCC_PLL1_GetM+0x18>)
 80050da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050dc:	091b      	lsrs	r3, r3, #4
 80050de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr
 80050ec:	58024400 	.word	0x58024400

080050f0 <LL_RCC_PLL1_GetP>:
  * @brief  Get PLL1 P Coefficient
  * @rmtoll PLL1DIVR        P1          LL_RCC_PLL1_GetP
  * @retval A value between 2 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetP(void)
{
 80050f0:	b480      	push	{r7}
 80050f2:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_P1) >>  RCC_PLL1DIVR_P1_Pos) + 1UL);
 80050f4:	4b05      	ldr	r3, [pc, #20]	@ (800510c <LL_RCC_PLL1_GetP+0x1c>)
 80050f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050f8:	0a5b      	lsrs	r3, r3, #9
 80050fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050fe:	3301      	adds	r3, #1
}
 8005100:	4618      	mov	r0, r3
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr
 800510a:	bf00      	nop
 800510c:	58024400 	.word	0x58024400

08005110 <LL_RCC_PLL1_GetQ>:
  * @brief  Get PLL1 Q Coefficient
  * @rmtoll PLL1DIVR        Q1          LL_RCC_PLL1_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetQ(void)
{
 8005110:	b480      	push	{r7}
 8005112:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1) >>  RCC_PLL1DIVR_Q1_Pos) + 1UL);
 8005114:	4b05      	ldr	r3, [pc, #20]	@ (800512c <LL_RCC_PLL1_GetQ+0x1c>)
 8005116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005118:	0c1b      	lsrs	r3, r3, #16
 800511a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800511e:	3301      	adds	r3, #1
}
 8005120:	4618      	mov	r0, r3
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	58024400 	.word	0x58024400

08005130 <LL_RCC_PLL1_GetR>:
  * @brief  Get PLL1 R Coefficient
  * @rmtoll PLL1DIVR        R1          LL_RCC_PLL1_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetR(void)
{
 8005130:	b480      	push	{r7}
 8005132:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_R1) >>  RCC_PLL1DIVR_R1_Pos) + 1UL);
 8005134:	4b05      	ldr	r3, [pc, #20]	@ (800514c <LL_RCC_PLL1_GetR+0x1c>)
 8005136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005138:	0e1b      	lsrs	r3, r3, #24
 800513a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800513e:	3301      	adds	r3, #1
}
 8005140:	4618      	mov	r0, r3
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr
 800514a:	bf00      	nop
 800514c:	58024400 	.word	0x58024400

08005150 <LL_RCC_PLL1_GetFRACN>:
  * @brief  Get PLL1 FRACN Coefficient
  * @rmtoll PLL1FRACR      FRACN1          LL_RCC_PLL1_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetFRACN(void)
{
 8005150:	b480      	push	{r7}
 8005152:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1) >>  RCC_PLL1FRACR_FRACN1_Pos);
 8005154:	4b04      	ldr	r3, [pc, #16]	@ (8005168 <LL_RCC_PLL1_GetFRACN+0x18>)
 8005156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005158:	08db      	lsrs	r3, r3, #3
 800515a:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 800515e:	4618      	mov	r0, r3
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr
 8005168:	58024400 	.word	0x58024400

0800516c <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll CR           PLL2RDY        LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
 800516c:	b480      	push	{r7}
 800516e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY)) ? 1UL : 0UL);
 8005170:	4b07      	ldr	r3, [pc, #28]	@ (8005190 <LL_RCC_PLL2_IsReady+0x24>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005178:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800517c:	d101      	bne.n	8005182 <LL_RCC_PLL2_IsReady+0x16>
 800517e:	2301      	movs	r3, #1
 8005180:	e000      	b.n	8005184 <LL_RCC_PLL2_IsReady+0x18>
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	58024400 	.word	0x58024400

08005194 <LL_RCC_PLL2P_IsEnabled>:
  * @brief  Check if PLL2 P is enabled
  * @rmtoll PLLCFGR           DIVP2EN         LL_RCC_PLL2P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2P_IsEnabled(void)
{
 8005194:	b480      	push	{r7}
 8005196:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN) == RCC_PLLCFGR_DIVP2EN) ? 1UL : 0UL);
 8005198:	4b07      	ldr	r3, [pc, #28]	@ (80051b8 <LL_RCC_PLL2P_IsEnabled+0x24>)
 800519a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800519c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80051a0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80051a4:	d101      	bne.n	80051aa <LL_RCC_PLL2P_IsEnabled+0x16>
 80051a6:	2301      	movs	r3, #1
 80051a8:	e000      	b.n	80051ac <LL_RCC_PLL2P_IsEnabled+0x18>
 80051aa:	2300      	movs	r3, #0
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	58024400 	.word	0x58024400

080051bc <LL_RCC_PLL2Q_IsEnabled>:
  * @brief  Check if PLL2 Q is enabled
  * @rmtoll PLLCFGR           DIVQ2EN         LL_RCC_PLL2Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2Q_IsEnabled(void)
{
 80051bc:	b480      	push	{r7}
 80051be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ2EN) == RCC_PLLCFGR_DIVQ2EN) ? 1UL : 0UL);
 80051c0:	4b07      	ldr	r3, [pc, #28]	@ (80051e0 <LL_RCC_PLL2Q_IsEnabled+0x24>)
 80051c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80051c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051cc:	d101      	bne.n	80051d2 <LL_RCC_PLL2Q_IsEnabled+0x16>
 80051ce:	2301      	movs	r3, #1
 80051d0:	e000      	b.n	80051d4 <LL_RCC_PLL2Q_IsEnabled+0x18>
 80051d2:	2300      	movs	r3, #0
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop
 80051e0:	58024400 	.word	0x58024400

080051e4 <LL_RCC_PLL2R_IsEnabled>:
  * @brief  Check if PLL2 R is enabled
  * @rmtoll PLLCFGR           DIVR2EN         LL_RCC_PLL2R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2R_IsEnabled(void)
{
 80051e4:	b480      	push	{r7}
 80051e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR2EN) == RCC_PLLCFGR_DIVR2EN) ? 1UL : 0UL);
 80051e8:	4b07      	ldr	r3, [pc, #28]	@ (8005208 <LL_RCC_PLL2R_IsEnabled+0x24>)
 80051ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051f4:	d101      	bne.n	80051fa <LL_RCC_PLL2R_IsEnabled+0x16>
 80051f6:	2301      	movs	r3, #1
 80051f8:	e000      	b.n	80051fc <LL_RCC_PLL2R_IsEnabled+0x18>
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	58024400 	.word	0x58024400

0800520c <LL_RCC_PLL2FRACN_IsEnabled>:
  * @brief  Check if PLL2 FRACN is enabled
  * @rmtoll PLLCFGR           PLL2FRACEN         LL_RCC_PLL2FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2FRACN_IsEnabled(void)
{
 800520c:	b480      	push	{r7}
 800520e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) == RCC_PLLCFGR_PLL2FRACEN) ? 1UL : 0UL);
 8005210:	4b06      	ldr	r3, [pc, #24]	@ (800522c <LL_RCC_PLL2FRACN_IsEnabled+0x20>)
 8005212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005214:	f003 0310 	and.w	r3, r3, #16
 8005218:	2b10      	cmp	r3, #16
 800521a:	d101      	bne.n	8005220 <LL_RCC_PLL2FRACN_IsEnabled+0x14>
 800521c:	2301      	movs	r3, #1
 800521e:	e000      	b.n	8005222 <LL_RCC_PLL2FRACN_IsEnabled+0x16>
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr
 800522c:	58024400 	.word	0x58024400

08005230 <LL_RCC_PLL2_GetN>:
  * @brief  Get PLL2 N Coefficient
  * @rmtoll PLL2DIVR        N2          LL_RCC_PLL2_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetN(void)
{
 8005230:	b480      	push	{r7}
 8005232:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_N2) >>  RCC_PLL2DIVR_N2_Pos) + 1UL);
 8005234:	4b04      	ldr	r3, [pc, #16]	@ (8005248 <LL_RCC_PLL2_GetN+0x18>)
 8005236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005238:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800523c:	3301      	adds	r3, #1
}
 800523e:	4618      	mov	r0, r3
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr
 8005248:	58024400 	.word	0x58024400

0800524c <LL_RCC_PLL2_GetM>:
  * @brief  Get PLL2 M Coefficient
  * @rmtoll PLLCKSELR       DIVM2          LL_RCC_PLL2_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetM(void)
{
 800524c:	b480      	push	{r7}
 800524e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2) >>  RCC_PLLCKSELR_DIVM2_Pos);
 8005250:	4b04      	ldr	r3, [pc, #16]	@ (8005264 <LL_RCC_PLL2_GetM+0x18>)
 8005252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005254:	0b1b      	lsrs	r3, r3, #12
 8005256:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 800525a:	4618      	mov	r0, r3
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr
 8005264:	58024400 	.word	0x58024400

08005268 <LL_RCC_PLL2_GetP>:
  * @brief  Get PLL2 P Coefficient
  * @rmtoll PLL2DIVR        P2          LL_RCC_PLL2_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetP(void)
{
 8005268:	b480      	push	{r7}
 800526a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_P2) >>  RCC_PLL2DIVR_P2_Pos) + 1UL);
 800526c:	4b05      	ldr	r3, [pc, #20]	@ (8005284 <LL_RCC_PLL2_GetP+0x1c>)
 800526e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005270:	0a5b      	lsrs	r3, r3, #9
 8005272:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005276:	3301      	adds	r3, #1
}
 8005278:	4618      	mov	r0, r3
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr
 8005282:	bf00      	nop
 8005284:	58024400 	.word	0x58024400

08005288 <LL_RCC_PLL2_GetQ>:
  * @brief  Get PLL2 Q Coefficient
  * @rmtoll PLL2DIVR        Q2          LL_RCC_PLL2_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetQ(void)
{
 8005288:	b480      	push	{r7}
 800528a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2) >>  RCC_PLL2DIVR_Q2_Pos) + 1UL);
 800528c:	4b05      	ldr	r3, [pc, #20]	@ (80052a4 <LL_RCC_PLL2_GetQ+0x1c>)
 800528e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005290:	0c1b      	lsrs	r3, r3, #16
 8005292:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005296:	3301      	adds	r3, #1
}
 8005298:	4618      	mov	r0, r3
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr
 80052a2:	bf00      	nop
 80052a4:	58024400 	.word	0x58024400

080052a8 <LL_RCC_PLL2_GetR>:
  * @brief  Get PLL2 R Coefficient
  * @rmtoll PLL2DIVR        R2          LL_RCC_PLL2_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetR(void)
{
 80052a8:	b480      	push	{r7}
 80052aa:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_R2) >>  RCC_PLL2DIVR_R2_Pos) + 1UL);
 80052ac:	4b05      	ldr	r3, [pc, #20]	@ (80052c4 <LL_RCC_PLL2_GetR+0x1c>)
 80052ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b0:	0e1b      	lsrs	r3, r3, #24
 80052b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052b6:	3301      	adds	r3, #1
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	46bd      	mov	sp, r7
 80052bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop
 80052c4:	58024400 	.word	0x58024400

080052c8 <LL_RCC_PLL2_GetFRACN>:
  * @brief  Get PLL2 FRACN Coefficient
  * @rmtoll PLL2FRACR      FRACN2          LL_RCC_PLL2_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetFRACN(void)
{
 80052c8:	b480      	push	{r7}
 80052ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2) >>  RCC_PLL2FRACR_FRACN2_Pos);
 80052cc:	4b04      	ldr	r3, [pc, #16]	@ (80052e0 <LL_RCC_PLL2_GetFRACN+0x18>)
 80052ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052d0:	08db      	lsrs	r3, r3, #3
 80052d2:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr
 80052e0:	58024400 	.word	0x58024400

080052e4 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll CR           PLL3RDY        LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
 80052e4:	b480      	push	{r7}
 80052e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == (RCC_CR_PLL3RDY)) ? 1UL : 0UL);
 80052e8:	4b07      	ldr	r3, [pc, #28]	@ (8005308 <LL_RCC_PLL3_IsReady+0x24>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052f4:	d101      	bne.n	80052fa <LL_RCC_PLL3_IsReady+0x16>
 80052f6:	2301      	movs	r3, #1
 80052f8:	e000      	b.n	80052fc <LL_RCC_PLL3_IsReady+0x18>
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	58024400 	.word	0x58024400

0800530c <LL_RCC_PLL3P_IsEnabled>:
  * @brief  Check if PLL3 P is enabled
  * @rmtoll PLLCFGR           DIVP3EN         LL_RCC_PLL3P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3P_IsEnabled(void)
{
 800530c:	b480      	push	{r7}
 800530e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN) == RCC_PLLCFGR_DIVP3EN) ? 1UL : 0UL);
 8005310:	4b07      	ldr	r3, [pc, #28]	@ (8005330 <LL_RCC_PLL3P_IsEnabled+0x24>)
 8005312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005314:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005318:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800531c:	d101      	bne.n	8005322 <LL_RCC_PLL3P_IsEnabled+0x16>
 800531e:	2301      	movs	r3, #1
 8005320:	e000      	b.n	8005324 <LL_RCC_PLL3P_IsEnabled+0x18>
 8005322:	2300      	movs	r3, #0
}
 8005324:	4618      	mov	r0, r3
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
 800532e:	bf00      	nop
 8005330:	58024400 	.word	0x58024400

08005334 <LL_RCC_PLL3Q_IsEnabled>:
  * @brief  Check if PLL3 Q is enabled
  * @rmtoll PLLCFGR           DIVQ3EN         LL_RCC_PLL3Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3Q_IsEnabled(void)
{
 8005334:	b480      	push	{r7}
 8005336:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ3EN) == RCC_PLLCFGR_DIVQ3EN) ? 1UL : 0UL);
 8005338:	4b07      	ldr	r3, [pc, #28]	@ (8005358 <LL_RCC_PLL3Q_IsEnabled+0x24>)
 800533a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800533c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005340:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005344:	d101      	bne.n	800534a <LL_RCC_PLL3Q_IsEnabled+0x16>
 8005346:	2301      	movs	r3, #1
 8005348:	e000      	b.n	800534c <LL_RCC_PLL3Q_IsEnabled+0x18>
 800534a:	2300      	movs	r3, #0
}
 800534c:	4618      	mov	r0, r3
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr
 8005356:	bf00      	nop
 8005358:	58024400 	.word	0x58024400

0800535c <LL_RCC_PLL3R_IsEnabled>:
  * @brief  Check if PLL3 R is enabled
  * @rmtoll PLLCFGR           DIVR3EN         LL_RCC_PLL3R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3R_IsEnabled(void)
{
 800535c:	b480      	push	{r7}
 800535e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR3EN) == RCC_PLLCFGR_DIVR3EN) ? 1UL : 0UL);
 8005360:	4b07      	ldr	r3, [pc, #28]	@ (8005380 <LL_RCC_PLL3R_IsEnabled+0x24>)
 8005362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005364:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005368:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800536c:	d101      	bne.n	8005372 <LL_RCC_PLL3R_IsEnabled+0x16>
 800536e:	2301      	movs	r3, #1
 8005370:	e000      	b.n	8005374 <LL_RCC_PLL3R_IsEnabled+0x18>
 8005372:	2300      	movs	r3, #0
}
 8005374:	4618      	mov	r0, r3
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	58024400 	.word	0x58024400

08005384 <LL_RCC_PLL3FRACN_IsEnabled>:
  * @brief  Check if PLL3 FRACN is enabled
  * @rmtoll PLLCFGR           PLL3FRACEN         LL_RCC_PLL3FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3FRACN_IsEnabled(void)
{
 8005384:	b480      	push	{r7}
 8005386:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN) ? 1UL : 0UL);
 8005388:	4b07      	ldr	r3, [pc, #28]	@ (80053a8 <LL_RCC_PLL3FRACN_IsEnabled+0x24>)
 800538a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800538c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005390:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005394:	d101      	bne.n	800539a <LL_RCC_PLL3FRACN_IsEnabled+0x16>
 8005396:	2301      	movs	r3, #1
 8005398:	e000      	b.n	800539c <LL_RCC_PLL3FRACN_IsEnabled+0x18>
 800539a:	2300      	movs	r3, #0
}
 800539c:	4618      	mov	r0, r3
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
 80053a6:	bf00      	nop
 80053a8:	58024400 	.word	0x58024400

080053ac <LL_RCC_PLL3_GetN>:
  * @brief  Get PLL3 N Coefficient
  * @rmtoll PLL3DIVR        N3          LL_RCC_PLL3_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetN(void)
{
 80053ac:	b480      	push	{r7}
 80053ae:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >>  RCC_PLL3DIVR_N3_Pos) + 1UL);
 80053b0:	4b04      	ldr	r3, [pc, #16]	@ (80053c4 <LL_RCC_PLL3_GetN+0x18>)
 80053b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053b8:	3301      	adds	r3, #1
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr
 80053c4:	58024400 	.word	0x58024400

080053c8 <LL_RCC_PLL3_GetM>:
  * @brief  Get PLL3 M Coefficient
  * @rmtoll PLLCKSELR       DIVM3          LL_RCC_PLL3_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetM(void)
{
 80053c8:	b480      	push	{r7}
 80053ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >>  RCC_PLLCKSELR_DIVM3_Pos);
 80053cc:	4b04      	ldr	r3, [pc, #16]	@ (80053e0 <LL_RCC_PLL3_GetM+0x18>)
 80053ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d0:	0d1b      	lsrs	r3, r3, #20
 80053d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr
 80053e0:	58024400 	.word	0x58024400

080053e4 <LL_RCC_PLL3_GetP>:
  * @brief  Get PLL3 P Coefficient
  * @rmtoll PLL3DIVR        P3          LL_RCC_PLL3_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetP(void)
{
 80053e4:	b480      	push	{r7}
 80053e6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_P3) >>  RCC_PLL3DIVR_P3_Pos) + 1UL);
 80053e8:	4b05      	ldr	r3, [pc, #20]	@ (8005400 <LL_RCC_PLL3_GetP+0x1c>)
 80053ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ec:	0a5b      	lsrs	r3, r3, #9
 80053ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053f2:	3301      	adds	r3, #1
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr
 80053fe:	bf00      	nop
 8005400:	58024400 	.word	0x58024400

08005404 <LL_RCC_PLL3_GetQ>:
  * @brief  Get PLL3 Q Coefficient
  * @rmtoll PLL3DIVR        Q3          LL_RCC_PLL3_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetQ(void)
{
 8005404:	b480      	push	{r7}
 8005406:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_Q3) >>  RCC_PLL3DIVR_Q3_Pos) + 1UL);
 8005408:	4b05      	ldr	r3, [pc, #20]	@ (8005420 <LL_RCC_PLL3_GetQ+0x1c>)
 800540a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800540c:	0c1b      	lsrs	r3, r3, #16
 800540e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005412:	3301      	adds	r3, #1
}
 8005414:	4618      	mov	r0, r3
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr
 800541e:	bf00      	nop
 8005420:	58024400 	.word	0x58024400

08005424 <LL_RCC_PLL3_GetR>:
  * @brief  Get PLL3 R Coefficient
  * @rmtoll PLL3DIVR        R3          LL_RCC_PLL3_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetR(void)
{
 8005424:	b480      	push	{r7}
 8005426:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_R3) >>  RCC_PLL3DIVR_R3_Pos) + 1UL);
 8005428:	4b05      	ldr	r3, [pc, #20]	@ (8005440 <LL_RCC_PLL3_GetR+0x1c>)
 800542a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800542c:	0e1b      	lsrs	r3, r3, #24
 800542e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005432:	3301      	adds	r3, #1
}
 8005434:	4618      	mov	r0, r3
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr
 800543e:	bf00      	nop
 8005440:	58024400 	.word	0x58024400

08005444 <LL_RCC_PLL3_GetFRACN>:
  * @brief  Get PLL3 FRACN Coefficient
  * @rmtoll PLL3FRACR      FRACN3          LL_RCC_PLL3_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetFRACN(void)
{
 8005444:	b480      	push	{r7}
 8005446:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3) >>  RCC_PLL3FRACR_FRACN3_Pos);
 8005448:	4b04      	ldr	r3, [pc, #16]	@ (800545c <LL_RCC_PLL3_GetFRACN+0x18>)
 800544a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800544c:	08db      	lsrs	r3, r3, #3
 800544e:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 8005452:	4618      	mov	r0, r3
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr
 800545c:	58024400 	.word	0x58024400

08005460 <LL_RCC_GetPLL1ClockFreq>:
  * @brief  Return PLL1 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL1ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b08a      	sub	sp, #40	@ 0x28
 8005464:	af02      	add	r7, sp, #8
 8005466:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 8005468:	2300      	movs	r3, #0
 800546a:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 800546c:	2300      	movs	r3, #0
 800546e:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8005470:	f7ff fdc6 	bl	8005000 <LL_RCC_PLL_GetSource>
 8005474:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	2b02      	cmp	r3, #2
 800547a:	d01f      	beq.n	80054bc <LL_RCC_GetPLL1ClockFreq+0x5c>
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	2b02      	cmp	r3, #2
 8005480:	d824      	bhi.n	80054cc <LL_RCC_GetPLL1ClockFreq+0x6c>
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d003      	beq.n	8005490 <LL_RCC_GetPLL1ClockFreq+0x30>
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	2b01      	cmp	r3, #1
 800548c:	d00e      	beq.n	80054ac <LL_RCC_GetPLL1ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 800548e:	e01d      	b.n	80054cc <LL_RCC_GetPLL1ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8005490:	f7ff fcf8 	bl	8004e84 <LL_RCC_HSI_IsReady>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d01a      	beq.n	80054d0 <LL_RCC_GetPLL1ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 800549a:	f7ff fd05 	bl	8004ea8 <LL_RCC_HSI_GetDivider>
 800549e:	4603      	mov	r3, r0
 80054a0:	08db      	lsrs	r3, r3, #3
 80054a2:	4a38      	ldr	r2, [pc, #224]	@ (8005584 <LL_RCC_GetPLL1ClockFreq+0x124>)
 80054a4:	fa22 f303 	lsr.w	r3, r2, r3
 80054a8:	61fb      	str	r3, [r7, #28]
      break;
 80054aa:	e011      	b.n	80054d0 <LL_RCC_GetPLL1ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 80054ac:	f7ff fd0a 	bl	8004ec4 <LL_RCC_CSI_IsReady>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00e      	beq.n	80054d4 <LL_RCC_GetPLL1ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 80054b6:	4b34      	ldr	r3, [pc, #208]	@ (8005588 <LL_RCC_GetPLL1ClockFreq+0x128>)
 80054b8:	61fb      	str	r3, [r7, #28]
      break;
 80054ba:	e00b      	b.n	80054d4 <LL_RCC_GetPLL1ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 80054bc:	f7ff fcce 	bl	8004e5c <LL_RCC_HSE_IsReady>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d008      	beq.n	80054d8 <LL_RCC_GetPLL1ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 80054c6:	4b31      	ldr	r3, [pc, #196]	@ (800558c <LL_RCC_GetPLL1ClockFreq+0x12c>)
 80054c8:	61fb      	str	r3, [r7, #28]
      break;
 80054ca:	e005      	b.n	80054d8 <LL_RCC_GetPLL1ClockFreq+0x78>
      break;
 80054cc:	bf00      	nop
 80054ce:	e004      	b.n	80054da <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 80054d0:	bf00      	nop
 80054d2:	e002      	b.n	80054da <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 80054d4:	bf00      	nop
 80054d6:	e000      	b.n	80054da <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 80054d8:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL1_GetM();
 80054ec:	f7ff fdf2 	bl	80050d4 <LL_RCC_PLL1_GetM>
 80054f0:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL1_GetN();
 80054f2:	f7ff fde1 	bl	80050b8 <LL_RCC_PLL1_GetN>
 80054f6:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL1FRACN_IsEnabled() != 0U)
 80054f8:	f7ff fdcc 	bl	8005094 <LL_RCC_PLL1FRACN_IsEnabled>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d002      	beq.n	8005508 <LL_RCC_GetPLL1ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL1_GetFRACN();
 8005502:	f7ff fe25 	bl	8005150 <LL_RCC_PLL1_GetFRACN>
 8005506:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d035      	beq.n	800557a <LL_RCC_GetPLL1ClockFreq+0x11a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
 800550e:	f7ff fd85 	bl	800501c <LL_RCC_PLL1P_IsEnabled>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d00c      	beq.n	8005532 <LL_RCC_GetPLL1ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetP());
 8005518:	f7ff fdea 	bl	80050f0 <LL_RCC_PLL1_GetP>
 800551c:	4603      	mov	r3, r0
 800551e:	9300      	str	r3, [sp, #0]
 8005520:	69bb      	ldr	r3, [r7, #24]
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	6939      	ldr	r1, [r7, #16]
 8005526:	69f8      	ldr	r0, [r7, #28]
 8005528:	f000 f964 	bl	80057f4 <LL_RCC_CalcPLLClockFreq>
 800552c:	4602      	mov	r2, r0
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL1Q_IsEnabled() != 0U)
 8005532:	f7ff fd87 	bl	8005044 <LL_RCC_PLL1Q_IsEnabled>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d00c      	beq.n	8005556 <LL_RCC_GetPLL1ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetQ());
 800553c:	f7ff fde8 	bl	8005110 <LL_RCC_PLL1_GetQ>
 8005540:	4603      	mov	r3, r0
 8005542:	9300      	str	r3, [sp, #0]
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	68fa      	ldr	r2, [r7, #12]
 8005548:	6939      	ldr	r1, [r7, #16]
 800554a:	69f8      	ldr	r0, [r7, #28]
 800554c:	f000 f952 	bl	80057f4 <LL_RCC_CalcPLLClockFreq>
 8005550:	4602      	mov	r2, r0
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL1R_IsEnabled() != 0U)
 8005556:	f7ff fd89 	bl	800506c <LL_RCC_PLL1R_IsEnabled>
 800555a:	4603      	mov	r3, r0
 800555c:	2b00      	cmp	r3, #0
 800555e:	d00c      	beq.n	800557a <LL_RCC_GetPLL1ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetR());
 8005560:	f7ff fde6 	bl	8005130 <LL_RCC_PLL1_GetR>
 8005564:	4603      	mov	r3, r0
 8005566:	9300      	str	r3, [sp, #0]
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	6939      	ldr	r1, [r7, #16]
 800556e:	69f8      	ldr	r0, [r7, #28]
 8005570:	f000 f940 	bl	80057f4 <LL_RCC_CalcPLLClockFreq>
 8005574:	4602      	mov	r2, r0
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	609a      	str	r2, [r3, #8]
    }
  }
}
 800557a:	bf00      	nop
 800557c:	3720      	adds	r7, #32
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	03d09000 	.word	0x03d09000
 8005588:	003d0900 	.word	0x003d0900
 800558c:	017d7840 	.word	0x017d7840

08005590 <LL_RCC_GetPLL2ClockFreq>:
  * @brief  Return PLL2 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL2ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b08a      	sub	sp, #40	@ 0x28
 8005594:	af02      	add	r7, sp, #8
 8005596:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 8005598:	2300      	movs	r3, #0
 800559a:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 800559c:	2300      	movs	r3, #0
 800559e:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 80055a0:	f7ff fd2e 	bl	8005000 <LL_RCC_PLL_GetSource>
 80055a4:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	2b02      	cmp	r3, #2
 80055aa:	d01f      	beq.n	80055ec <LL_RCC_GetPLL2ClockFreq+0x5c>
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d824      	bhi.n	80055fc <LL_RCC_GetPLL2ClockFreq+0x6c>
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d003      	beq.n	80055c0 <LL_RCC_GetPLL2ClockFreq+0x30>
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d00e      	beq.n	80055dc <LL_RCC_GetPLL2ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 80055be:	e01d      	b.n	80055fc <LL_RCC_GetPLL2ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 80055c0:	f7ff fc60 	bl	8004e84 <LL_RCC_HSI_IsReady>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d01a      	beq.n	8005600 <LL_RCC_GetPLL2ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 80055ca:	f7ff fc6d 	bl	8004ea8 <LL_RCC_HSI_GetDivider>
 80055ce:	4603      	mov	r3, r0
 80055d0:	08db      	lsrs	r3, r3, #3
 80055d2:	4a38      	ldr	r2, [pc, #224]	@ (80056b4 <LL_RCC_GetPLL2ClockFreq+0x124>)
 80055d4:	fa22 f303 	lsr.w	r3, r2, r3
 80055d8:	61fb      	str	r3, [r7, #28]
      break;
 80055da:	e011      	b.n	8005600 <LL_RCC_GetPLL2ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 80055dc:	f7ff fc72 	bl	8004ec4 <LL_RCC_CSI_IsReady>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00e      	beq.n	8005604 <LL_RCC_GetPLL2ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 80055e6:	4b34      	ldr	r3, [pc, #208]	@ (80056b8 <LL_RCC_GetPLL2ClockFreq+0x128>)
 80055e8:	61fb      	str	r3, [r7, #28]
      break;
 80055ea:	e00b      	b.n	8005604 <LL_RCC_GetPLL2ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 80055ec:	f7ff fc36 	bl	8004e5c <LL_RCC_HSE_IsReady>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d008      	beq.n	8005608 <LL_RCC_GetPLL2ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 80055f6:	4b31      	ldr	r3, [pc, #196]	@ (80056bc <LL_RCC_GetPLL2ClockFreq+0x12c>)
 80055f8:	61fb      	str	r3, [r7, #28]
      break;
 80055fa:	e005      	b.n	8005608 <LL_RCC_GetPLL2ClockFreq+0x78>
      break;
 80055fc:	bf00      	nop
 80055fe:	e004      	b.n	800560a <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8005600:	bf00      	nop
 8005602:	e002      	b.n	800560a <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8005604:	bf00      	nop
 8005606:	e000      	b.n	800560a <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8005608:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL2_GetM();
 800561c:	f7ff fe16 	bl	800524c <LL_RCC_PLL2_GetM>
 8005620:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL2_GetN();
 8005622:	f7ff fe05 	bl	8005230 <LL_RCC_PLL2_GetN>
 8005626:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL2FRACN_IsEnabled() != 0U)
 8005628:	f7ff fdf0 	bl	800520c <LL_RCC_PLL2FRACN_IsEnabled>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d002      	beq.n	8005638 <LL_RCC_GetPLL2ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL2_GetFRACN();
 8005632:	f7ff fe49 	bl	80052c8 <LL_RCC_PLL2_GetFRACN>
 8005636:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d035      	beq.n	80056aa <LL_RCC_GetPLL2ClockFreq+0x11a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
 800563e:	f7ff fda9 	bl	8005194 <LL_RCC_PLL2P_IsEnabled>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00c      	beq.n	8005662 <LL_RCC_GetPLL2ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetP());
 8005648:	f7ff fe0e 	bl	8005268 <LL_RCC_PLL2_GetP>
 800564c:	4603      	mov	r3, r0
 800564e:	9300      	str	r3, [sp, #0]
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	6939      	ldr	r1, [r7, #16]
 8005656:	69f8      	ldr	r0, [r7, #28]
 8005658:	f000 f8cc 	bl	80057f4 <LL_RCC_CalcPLLClockFreq>
 800565c:	4602      	mov	r2, r0
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 8005662:	f7ff fdab 	bl	80051bc <LL_RCC_PLL2Q_IsEnabled>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d00c      	beq.n	8005686 <LL_RCC_GetPLL2ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetQ());
 800566c:	f7ff fe0c 	bl	8005288 <LL_RCC_PLL2_GetQ>
 8005670:	4603      	mov	r3, r0
 8005672:	9300      	str	r3, [sp, #0]
 8005674:	69bb      	ldr	r3, [r7, #24]
 8005676:	68fa      	ldr	r2, [r7, #12]
 8005678:	6939      	ldr	r1, [r7, #16]
 800567a:	69f8      	ldr	r0, [r7, #28]
 800567c:	f000 f8ba 	bl	80057f4 <LL_RCC_CalcPLLClockFreq>
 8005680:	4602      	mov	r2, r0
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL2R_IsEnabled() != 0U)
 8005686:	f7ff fdad 	bl	80051e4 <LL_RCC_PLL2R_IsEnabled>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00c      	beq.n	80056aa <LL_RCC_GetPLL2ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetR());
 8005690:	f7ff fe0a 	bl	80052a8 <LL_RCC_PLL2_GetR>
 8005694:	4603      	mov	r3, r0
 8005696:	9300      	str	r3, [sp, #0]
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	68fa      	ldr	r2, [r7, #12]
 800569c:	6939      	ldr	r1, [r7, #16]
 800569e:	69f8      	ldr	r0, [r7, #28]
 80056a0:	f000 f8a8 	bl	80057f4 <LL_RCC_CalcPLLClockFreq>
 80056a4:	4602      	mov	r2, r0
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	609a      	str	r2, [r3, #8]
    }
  }
}
 80056aa:	bf00      	nop
 80056ac:	3720      	adds	r7, #32
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	03d09000 	.word	0x03d09000
 80056b8:	003d0900 	.word	0x003d0900
 80056bc:	017d7840 	.word	0x017d7840

080056c0 <LL_RCC_GetPLL3ClockFreq>:
  * @brief  Return PLL3 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL3ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b08a      	sub	sp, #40	@ 0x28
 80056c4:	af02      	add	r7, sp, #8
 80056c6:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 80056c8:	2300      	movs	r3, #0
 80056ca:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 80056cc:	2300      	movs	r3, #0
 80056ce:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 80056d0:	f7ff fc96 	bl	8005000 <LL_RCC_PLL_GetSource>
 80056d4:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d01f      	beq.n	800571c <LL_RCC_GetPLL3ClockFreq+0x5c>
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	2b02      	cmp	r3, #2
 80056e0:	d824      	bhi.n	800572c <LL_RCC_GetPLL3ClockFreq+0x6c>
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d003      	beq.n	80056f0 <LL_RCC_GetPLL3ClockFreq+0x30>
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d00e      	beq.n	800570c <LL_RCC_GetPLL3ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 80056ee:	e01d      	b.n	800572c <LL_RCC_GetPLL3ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 80056f0:	f7ff fbc8 	bl	8004e84 <LL_RCC_HSI_IsReady>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d01a      	beq.n	8005730 <LL_RCC_GetPLL3ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 80056fa:	f7ff fbd5 	bl	8004ea8 <LL_RCC_HSI_GetDivider>
 80056fe:	4603      	mov	r3, r0
 8005700:	08db      	lsrs	r3, r3, #3
 8005702:	4a39      	ldr	r2, [pc, #228]	@ (80057e8 <LL_RCC_GetPLL3ClockFreq+0x128>)
 8005704:	fa22 f303 	lsr.w	r3, r2, r3
 8005708:	61fb      	str	r3, [r7, #28]
      break;
 800570a:	e011      	b.n	8005730 <LL_RCC_GetPLL3ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 800570c:	f7ff fbda 	bl	8004ec4 <LL_RCC_CSI_IsReady>
 8005710:	4603      	mov	r3, r0
 8005712:	2b00      	cmp	r3, #0
 8005714:	d00e      	beq.n	8005734 <LL_RCC_GetPLL3ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 8005716:	4b35      	ldr	r3, [pc, #212]	@ (80057ec <LL_RCC_GetPLL3ClockFreq+0x12c>)
 8005718:	61fb      	str	r3, [r7, #28]
      break;
 800571a:	e00b      	b.n	8005734 <LL_RCC_GetPLL3ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 800571c:	f7ff fb9e 	bl	8004e5c <LL_RCC_HSE_IsReady>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d008      	beq.n	8005738 <LL_RCC_GetPLL3ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 8005726:	4b32      	ldr	r3, [pc, #200]	@ (80057f0 <LL_RCC_GetPLL3ClockFreq+0x130>)
 8005728:	61fb      	str	r3, [r7, #28]
      break;
 800572a:	e005      	b.n	8005738 <LL_RCC_GetPLL3ClockFreq+0x78>
      break;
 800572c:	bf00      	nop
 800572e:	e004      	b.n	800573a <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8005730:	bf00      	nop
 8005732:	e002      	b.n	800573a <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8005734:	bf00      	nop
 8005736:	e000      	b.n	800573a <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8005738:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2200      	movs	r2, #0
 800574a:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL3_GetM();
 800574c:	f7ff fe3c 	bl	80053c8 <LL_RCC_PLL3_GetM>
 8005750:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL3_GetN();
 8005752:	f7ff fe2b 	bl	80053ac <LL_RCC_PLL3_GetN>
 8005756:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL3FRACN_IsEnabled() != 0U)
 8005758:	f7ff fe14 	bl	8005384 <LL_RCC_PLL3FRACN_IsEnabled>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d002      	beq.n	8005768 <LL_RCC_GetPLL3ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL3_GetFRACN();
 8005762:	f7ff fe6f 	bl	8005444 <LL_RCC_PLL3_GetFRACN>
 8005766:	61b8      	str	r0, [r7, #24]
  }

  if ((m != 0U) && (pllinputfreq != 0U))
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d038      	beq.n	80057e0 <LL_RCC_GetPLL3ClockFreq+0x120>
 800576e:	69fb      	ldr	r3, [r7, #28]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d035      	beq.n	80057e0 <LL_RCC_GetPLL3ClockFreq+0x120>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
 8005774:	f7ff fdca 	bl	800530c <LL_RCC_PLL3P_IsEnabled>
 8005778:	4603      	mov	r3, r0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d00c      	beq.n	8005798 <LL_RCC_GetPLL3ClockFreq+0xd8>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetP());
 800577e:	f7ff fe31 	bl	80053e4 <LL_RCC_PLL3_GetP>
 8005782:	4603      	mov	r3, r0
 8005784:	9300      	str	r3, [sp, #0]
 8005786:	69bb      	ldr	r3, [r7, #24]
 8005788:	68fa      	ldr	r2, [r7, #12]
 800578a:	6939      	ldr	r1, [r7, #16]
 800578c:	69f8      	ldr	r0, [r7, #28]
 800578e:	f000 f831 	bl	80057f4 <LL_RCC_CalcPLLClockFreq>
 8005792:	4602      	mov	r2, r0
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 8005798:	f7ff fdcc 	bl	8005334 <LL_RCC_PLL3Q_IsEnabled>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d00c      	beq.n	80057bc <LL_RCC_GetPLL3ClockFreq+0xfc>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetQ());
 80057a2:	f7ff fe2f 	bl	8005404 <LL_RCC_PLL3_GetQ>
 80057a6:	4603      	mov	r3, r0
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	69bb      	ldr	r3, [r7, #24]
 80057ac:	68fa      	ldr	r2, [r7, #12]
 80057ae:	6939      	ldr	r1, [r7, #16]
 80057b0:	69f8      	ldr	r0, [r7, #28]
 80057b2:	f000 f81f 	bl	80057f4 <LL_RCC_CalcPLLClockFreq>
 80057b6:	4602      	mov	r2, r0
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL3R_IsEnabled() != 0U)
 80057bc:	f7ff fdce 	bl	800535c <LL_RCC_PLL3R_IsEnabled>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00c      	beq.n	80057e0 <LL_RCC_GetPLL3ClockFreq+0x120>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetR());
 80057c6:	f7ff fe2d 	bl	8005424 <LL_RCC_PLL3_GetR>
 80057ca:	4603      	mov	r3, r0
 80057cc:	9300      	str	r3, [sp, #0]
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	68fa      	ldr	r2, [r7, #12]
 80057d2:	6939      	ldr	r1, [r7, #16]
 80057d4:	69f8      	ldr	r0, [r7, #28]
 80057d6:	f000 f80d 	bl	80057f4 <LL_RCC_CalcPLLClockFreq>
 80057da:	4602      	mov	r2, r0
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	609a      	str	r2, [r3, #8]
    }
  }
}
 80057e0:	bf00      	nop
 80057e2:	3720      	adds	r7, #32
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	03d09000 	.word	0x03d09000
 80057ec:	003d0900 	.word	0x003d0900
 80057f0:	017d7840 	.word	0x017d7840

080057f4 <LL_RCC_CalcPLLClockFreq>:
  * @param  PQR    VCO output divider (P, Q or R)
  *                Between 1 and 128, except for PLL1P Odd value not allowed
  * @retval PLL1 clock frequency (in Hz)
  */
uint32_t LL_RCC_CalcPLLClockFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t PQR)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b087      	sub	sp, #28
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	60b9      	str	r1, [r7, #8]
 80057fe:	607a      	str	r2, [r7, #4]
 8005800:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN / (float_t)0x2000));
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	ee07 3a90 	vmov	s15, r3
 8005808:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	ee07 3a90 	vmov	s15, r3
 8005812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005816:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	ee07 3a90 	vmov	s15, r3
 8005820:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	ee07 3a90 	vmov	s15, r3
 800582a:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800582e:	eddf 5a10 	vldr	s11, [pc, #64]	@ 8005870 <LL_RCC_CalcPLLClockFreq+0x7c>
 8005832:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005836:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800583a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800583e:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq / (float_t)PQR;
 8005842:	6a3b      	ldr	r3, [r7, #32]
 8005844:	ee07 3a90 	vmov	s15, r3
 8005848:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800584c:	edd7 6a05 	vldr	s13, [r7, #20]
 8005850:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005854:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
 8005858:	edd7 7a05 	vldr	s15, [r7, #20]
 800585c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005860:	ee17 3a90 	vmov	r3, s15
}
 8005864:	4618      	mov	r0, r3
 8005866:	371c      	adds	r7, #28
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr
 8005870:	46000000 	.word	0x46000000

08005874 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8005874:	b590      	push	{r4, r7, lr}
 8005876:	b087      	sub	sp, #28
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800587c:	2300      	movs	r3, #0
 800587e:	617b      	str	r3, [r7, #20]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f7ff fbb1 	bl	8004fe8 <LL_RCC_GetUSARTClockSource>
 8005886:	4603      	mov	r3, r0
 8005888:	4a62      	ldr	r2, [pc, #392]	@ (8005a14 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 800588a:	4293      	cmp	r3, r2
 800588c:	f000 80a9 	beq.w	80059e2 <LL_RCC_GetUSARTClockFreq+0x16e>
 8005890:	4a60      	ldr	r2, [pc, #384]	@ (8005a14 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 8005892:	4293      	cmp	r3, r2
 8005894:	f200 80ae 	bhi.w	80059f4 <LL_RCC_GetUSARTClockFreq+0x180>
 8005898:	4a5f      	ldr	r2, [pc, #380]	@ (8005a18 <LL_RCC_GetUSARTClockFreq+0x1a4>)
 800589a:	4293      	cmp	r3, r2
 800589c:	f000 80a1 	beq.w	80059e2 <LL_RCC_GetUSARTClockFreq+0x16e>
 80058a0:	4a5d      	ldr	r2, [pc, #372]	@ (8005a18 <LL_RCC_GetUSARTClockFreq+0x1a4>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	f200 80a6 	bhi.w	80059f4 <LL_RCC_GetUSARTClockFreq+0x180>
 80058a8:	4a5c      	ldr	r2, [pc, #368]	@ (8005a1c <LL_RCC_GetUSARTClockFreq+0x1a8>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	f000 8091 	beq.w	80059d2 <LL_RCC_GetUSARTClockFreq+0x15e>
 80058b0:	4a5a      	ldr	r2, [pc, #360]	@ (8005a1c <LL_RCC_GetUSARTClockFreq+0x1a8>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	f200 809e 	bhi.w	80059f4 <LL_RCC_GetUSARTClockFreq+0x180>
 80058b8:	4a59      	ldr	r2, [pc, #356]	@ (8005a20 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	f000 8089 	beq.w	80059d2 <LL_RCC_GetUSARTClockFreq+0x15e>
 80058c0:	4a57      	ldr	r2, [pc, #348]	@ (8005a20 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	f200 8096 	bhi.w	80059f4 <LL_RCC_GetUSARTClockFreq+0x180>
 80058c8:	4a56      	ldr	r2, [pc, #344]	@ (8005a24 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d073      	beq.n	80059b6 <LL_RCC_GetUSARTClockFreq+0x142>
 80058ce:	4a55      	ldr	r2, [pc, #340]	@ (8005a24 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	f200 808f 	bhi.w	80059f4 <LL_RCC_GetUSARTClockFreq+0x180>
 80058d6:	4a54      	ldr	r2, [pc, #336]	@ (8005a28 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d06c      	beq.n	80059b6 <LL_RCC_GetUSARTClockFreq+0x142>
 80058dc:	4a52      	ldr	r2, [pc, #328]	@ (8005a28 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	f200 8088 	bhi.w	80059f4 <LL_RCC_GetUSARTClockFreq+0x180>
 80058e4:	4a51      	ldr	r2, [pc, #324]	@ (8005a2c <LL_RCC_GetUSARTClockFreq+0x1b8>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d058      	beq.n	800599c <LL_RCC_GetUSARTClockFreq+0x128>
 80058ea:	4a50      	ldr	r2, [pc, #320]	@ (8005a2c <LL_RCC_GetUSARTClockFreq+0x1b8>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	f200 8081 	bhi.w	80059f4 <LL_RCC_GetUSARTClockFreq+0x180>
 80058f2:	4a4f      	ldr	r2, [pc, #316]	@ (8005a30 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d051      	beq.n	800599c <LL_RCC_GetUSARTClockFreq+0x128>
 80058f8:	4a4d      	ldr	r2, [pc, #308]	@ (8005a30 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d87a      	bhi.n	80059f4 <LL_RCC_GetUSARTClockFreq+0x180>
 80058fe:	4a4d      	ldr	r2, [pc, #308]	@ (8005a34 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d03e      	beq.n	8005982 <LL_RCC_GetUSARTClockFreq+0x10e>
 8005904:	4a4b      	ldr	r2, [pc, #300]	@ (8005a34 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d874      	bhi.n	80059f4 <LL_RCC_GetUSARTClockFreq+0x180>
 800590a:	4a4b      	ldr	r2, [pc, #300]	@ (8005a38 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d038      	beq.n	8005982 <LL_RCC_GetUSARTClockFreq+0x10e>
 8005910:	4a49      	ldr	r2, [pc, #292]	@ (8005a38 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d86e      	bhi.n	80059f4 <LL_RCC_GetUSARTClockFreq+0x180>
 8005916:	4a49      	ldr	r2, [pc, #292]	@ (8005a3c <LL_RCC_GetUSARTClockFreq+0x1c8>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d01a      	beq.n	8005952 <LL_RCC_GetUSARTClockFreq+0xde>
 800591c:	4a48      	ldr	r2, [pc, #288]	@ (8005a40 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d168      	bne.n	80059f4 <LL_RCC_GetUSARTClockFreq+0x180>
  {
    case LL_RCC_USART16_CLKSOURCE_PCLK2:
      usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(), LL_RCC_GetSysPrescaler())));
 8005922:	f000 f895 	bl	8005a50 <RCC_GetSystemClockFreq>
 8005926:	4604      	mov	r4, r0
 8005928:	f7ff fb00 	bl	8004f2c <LL_RCC_GetSysPrescaler>
 800592c:	4603      	mov	r3, r0
 800592e:	0a1b      	lsrs	r3, r3, #8
 8005930:	f003 030f 	and.w	r3, r3, #15
 8005934:	4a43      	ldr	r2, [pc, #268]	@ (8005a44 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 8005936:	5cd3      	ldrb	r3, [r2, r3]
 8005938:	f003 031f 	and.w	r3, r3, #31
 800593c:	fa24 f303 	lsr.w	r3, r4, r3
 8005940:	4618      	mov	r0, r3
 8005942:	f000 f8e7 	bl	8005b14 <RCC_GetHCLKClockFreq>
 8005946:	4603      	mov	r3, r0
 8005948:	4618      	mov	r0, r3
 800594a:	f000 f911 	bl	8005b70 <RCC_GetPCLK2ClockFreq>
 800594e:	6178      	str	r0, [r7, #20]
      break;
 8005950:	e05b      	b.n	8005a0a <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART234578_CLKSOURCE_PCLK1:
      usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(), LL_RCC_GetSysPrescaler())));
 8005952:	f000 f87d 	bl	8005a50 <RCC_GetSystemClockFreq>
 8005956:	4604      	mov	r4, r0
 8005958:	f7ff fae8 	bl	8004f2c <LL_RCC_GetSysPrescaler>
 800595c:	4603      	mov	r3, r0
 800595e:	0a1b      	lsrs	r3, r3, #8
 8005960:	f003 030f 	and.w	r3, r3, #15
 8005964:	4a37      	ldr	r2, [pc, #220]	@ (8005a44 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 8005966:	5cd3      	ldrb	r3, [r2, r3]
 8005968:	f003 031f 	and.w	r3, r3, #31
 800596c:	fa24 f303 	lsr.w	r3, r4, r3
 8005970:	4618      	mov	r0, r3
 8005972:	f000 f8cf 	bl	8005b14 <RCC_GetHCLKClockFreq>
 8005976:	4603      	mov	r3, r0
 8005978:	4618      	mov	r0, r3
 800597a:	f000 f8e1 	bl	8005b40 <RCC_GetPCLK1ClockFreq>
 800597e:	6178      	str	r0, [r7, #20]
      break;
 8005980:	e043      	b.n	8005a0a <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART16_CLKSOURCE_PLL2Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL2Q:
      if (LL_RCC_PLL2_IsReady() != 0U)
 8005982:	f7ff fbf3 	bl	800516c <LL_RCC_PLL2_IsReady>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d035      	beq.n	80059f8 <LL_RCC_GetUSARTClockFreq+0x184>
      {
        LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 800598c:	f107 0308 	add.w	r3, r7, #8
 8005990:	4618      	mov	r0, r3
 8005992:	f7ff fdfd 	bl	8005590 <LL_RCC_GetPLL2ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	617b      	str	r3, [r7, #20]
      }
      break;
 800599a:	e02d      	b.n	80059f8 <LL_RCC_GetUSARTClockFreq+0x184>

    case LL_RCC_USART16_CLKSOURCE_PLL3Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL3Q:
      if (LL_RCC_PLL3_IsReady() != 0U)
 800599c:	f7ff fca2 	bl	80052e4 <LL_RCC_PLL3_IsReady>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d02a      	beq.n	80059fc <LL_RCC_GetUSARTClockFreq+0x188>
      {
        LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 80059a6:	f107 0308 	add.w	r3, r7, #8
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7ff fe88 	bl	80056c0 <LL_RCC_GetPLL3ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	617b      	str	r3, [r7, #20]
      }
      break;
 80059b4:	e022      	b.n	80059fc <LL_RCC_GetUSARTClockFreq+0x188>

    case LL_RCC_USART16_CLKSOURCE_HSI:
    case LL_RCC_USART234578_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
 80059b6:	f7ff fa65 	bl	8004e84 <LL_RCC_HSI_IsReady>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d01f      	beq.n	8005a00 <LL_RCC_GetUSARTClockFreq+0x18c>
      {
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 80059c0:	f7ff fa72 	bl	8004ea8 <LL_RCC_HSI_GetDivider>
 80059c4:	4603      	mov	r3, r0
 80059c6:	08db      	lsrs	r3, r3, #3
 80059c8:	4a1f      	ldr	r2, [pc, #124]	@ (8005a48 <LL_RCC_GetUSARTClockFreq+0x1d4>)
 80059ca:	fa22 f303 	lsr.w	r3, r2, r3
 80059ce:	617b      	str	r3, [r7, #20]
      }
      break;
 80059d0:	e016      	b.n	8005a00 <LL_RCC_GetUSARTClockFreq+0x18c>

    case LL_RCC_USART16_CLKSOURCE_CSI:
    case LL_RCC_USART234578_CLKSOURCE_CSI:
      if (LL_RCC_CSI_IsReady() != 0U)
 80059d2:	f7ff fa77 	bl	8004ec4 <LL_RCC_CSI_IsReady>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d013      	beq.n	8005a04 <LL_RCC_GetUSARTClockFreq+0x190>
      {
        usart_frequency = CSI_VALUE;
 80059dc:	4b1b      	ldr	r3, [pc, #108]	@ (8005a4c <LL_RCC_GetUSARTClockFreq+0x1d8>)
 80059de:	617b      	str	r3, [r7, #20]
      }
      break;
 80059e0:	e010      	b.n	8005a04 <LL_RCC_GetUSARTClockFreq+0x190>

    case LL_RCC_USART16_CLKSOURCE_LSE:
    case LL_RCC_USART234578_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
 80059e2:	f7ff fa83 	bl	8004eec <LL_RCC_LSE_IsReady>
 80059e6:	4603      	mov	r3, r0
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d00d      	beq.n	8005a08 <LL_RCC_GetUSARTClockFreq+0x194>
      {
        usart_frequency = LSE_VALUE;
 80059ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059f0:	617b      	str	r3, [r7, #20]
      }
      break;
 80059f2:	e009      	b.n	8005a08 <LL_RCC_GetUSARTClockFreq+0x194>

    default:
      /* Kernel clock disabled */
      break;
 80059f4:	bf00      	nop
 80059f6:	e008      	b.n	8005a0a <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 80059f8:	bf00      	nop
 80059fa:	e006      	b.n	8005a0a <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 80059fc:	bf00      	nop
 80059fe:	e004      	b.n	8005a0a <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8005a00:	bf00      	nop
 8005a02:	e002      	b.n	8005a0a <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8005a04:	bf00      	nop
 8005a06:	e000      	b.n	8005a0a <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8005a08:	bf00      	nop
  }

  return usart_frequency;
 8005a0a:	697b      	ldr	r3, [r7, #20]
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	371c      	adds	r7, #28
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd90      	pop	{r4, r7, pc}
 8005a14:	07050308 	.word	0x07050308
 8005a18:	07050008 	.word	0x07050008
 8005a1c:	07040308 	.word	0x07040308
 8005a20:	07040008 	.word	0x07040008
 8005a24:	07030308 	.word	0x07030308
 8005a28:	07030008 	.word	0x07030008
 8005a2c:	07020308 	.word	0x07020308
 8005a30:	07020008 	.word	0x07020008
 8005a34:	07010308 	.word	0x07010308
 8005a38:	07010008 	.word	0x07010008
 8005a3c:	07000008 	.word	0x07000008
 8005a40:	07000308 	.word	0x07000308
 8005a44:	08008830 	.word	0x08008830
 8005a48:	03d09000 	.word	0x03d09000
 8005a4c:	003d0900 	.word	0x003d0900

08005a50 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8005a56:	2300      	movs	r3, #0
 8005a58:	60fb      	str	r3, [r7, #12]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8005a5a:	f7ff fa59 	bl	8004f10 <LL_RCC_GetSysClkSource>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	2b18      	cmp	r3, #24
 8005a62:	d84b      	bhi.n	8005afc <RCC_GetSystemClockFreq+0xac>
 8005a64:	a201      	add	r2, pc, #4	@ (adr r2, 8005a6c <RCC_GetSystemClockFreq+0x1c>)
 8005a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a6a:	bf00      	nop
 8005a6c:	08005ad1 	.word	0x08005ad1
 8005a70:	08005afd 	.word	0x08005afd
 8005a74:	08005afd 	.word	0x08005afd
 8005a78:	08005afd 	.word	0x08005afd
 8005a7c:	08005afd 	.word	0x08005afd
 8005a80:	08005afd 	.word	0x08005afd
 8005a84:	08005afd 	.word	0x08005afd
 8005a88:	08005afd 	.word	0x08005afd
 8005a8c:	08005ae3 	.word	0x08005ae3
 8005a90:	08005afd 	.word	0x08005afd
 8005a94:	08005afd 	.word	0x08005afd
 8005a98:	08005afd 	.word	0x08005afd
 8005a9c:	08005afd 	.word	0x08005afd
 8005aa0:	08005afd 	.word	0x08005afd
 8005aa4:	08005afd 	.word	0x08005afd
 8005aa8:	08005afd 	.word	0x08005afd
 8005aac:	08005ae9 	.word	0x08005ae9
 8005ab0:	08005afd 	.word	0x08005afd
 8005ab4:	08005afd 	.word	0x08005afd
 8005ab8:	08005afd 	.word	0x08005afd
 8005abc:	08005afd 	.word	0x08005afd
 8005ac0:	08005afd 	.word	0x08005afd
 8005ac4:	08005afd 	.word	0x08005afd
 8005ac8:	08005afd 	.word	0x08005afd
 8005acc:	08005aef 	.word	0x08005aef
  {
    /* No check on Ready: Won't be selected by hardware if not */
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 8005ad0:	f7ff f9ea 	bl	8004ea8 <LL_RCC_HSI_GetDivider>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	08db      	lsrs	r3, r3, #3
 8005ad8:	4a0b      	ldr	r2, [pc, #44]	@ (8005b08 <RCC_GetSystemClockFreq+0xb8>)
 8005ada:	fa22 f303 	lsr.w	r3, r2, r3
 8005ade:	60fb      	str	r3, [r7, #12]
      break;
 8005ae0:	e00d      	b.n	8005afe <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_CSI:
      frequency = CSI_VALUE;
 8005ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8005b0c <RCC_GetSystemClockFreq+0xbc>)
 8005ae4:	60fb      	str	r3, [r7, #12]
      break;
 8005ae6:	e00a      	b.n	8005afe <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:
      frequency = HSE_VALUE;
 8005ae8:	4b09      	ldr	r3, [pc, #36]	@ (8005b10 <RCC_GetSystemClockFreq+0xc0>)
 8005aea:	60fb      	str	r3, [r7, #12]
      break;
 8005aec:	e007      	b.n	8005afe <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL1:
      LL_RCC_GetPLL1ClockFreq(&PLL_Clocks);
 8005aee:	463b      	mov	r3, r7
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7ff fcb5 	bl	8005460 <LL_RCC_GetPLL1ClockFreq>
      frequency = PLL_Clocks.PLL_P_Frequency;
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	60fb      	str	r3, [r7, #12]
      break;
 8005afa:	e000      	b.n	8005afe <RCC_GetSystemClockFreq+0xae>

    default:
      /* Nothing to do */
      break;
 8005afc:	bf00      	nop
  }

  return frequency;
 8005afe:	68fb      	ldr	r3, [r7, #12]
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3710      	adds	r7, #16
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	03d09000 	.word	0x03d09000
 8005b0c:	003d0900 	.word	0x003d0900
 8005b10:	017d7840 	.word	0x017d7840

08005b14 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b082      	sub	sp, #8
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8005b1c:	f7ff fa14 	bl	8004f48 <LL_RCC_GetAHBPrescaler>
 8005b20:	4603      	mov	r3, r0
 8005b22:	f003 030f 	and.w	r3, r3, #15
 8005b26:	4a05      	ldr	r2, [pc, #20]	@ (8005b3c <RCC_GetHCLKClockFreq+0x28>)
 8005b28:	5cd3      	ldrb	r3, [r2, r3]
 8005b2a:	f003 031f 	and.w	r3, r3, #31
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3708      	adds	r7, #8
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	08008830 	.word	0x08008830

08005b40 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8005b48:	f7ff fa0c 	bl	8004f64 <LL_RCC_GetAPB1Prescaler>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	091b      	lsrs	r3, r3, #4
 8005b50:	f003 0307 	and.w	r3, r3, #7
 8005b54:	4a05      	ldr	r2, [pc, #20]	@ (8005b6c <RCC_GetPCLK1ClockFreq+0x2c>)
 8005b56:	5cd3      	ldrb	r3, [r2, r3]
 8005b58:	f003 031f 	and.w	r3, r3, #31
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3708      	adds	r7, #8
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	08008830 	.word	0x08008830

08005b70 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8005b78:	f7ff fa02 	bl	8004f80 <LL_RCC_GetAPB2Prescaler>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	0a1b      	lsrs	r3, r3, #8
 8005b80:	f003 0307 	and.w	r3, r3, #7
 8005b84:	4a05      	ldr	r2, [pc, #20]	@ (8005b9c <RCC_GetPCLK2ClockFreq+0x2c>)
 8005b86:	5cd3      	ldrb	r3, [r2, r3]
 8005b88:	f003 031f 	and.w	r3, r3, #31
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3708      	adds	r7, #8
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	08008830 	.word	0x08008830

08005ba0 <LL_USART_IsEnabled>:
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0301 	and.w	r3, r3, #1
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d101      	bne.n	8005bb8 <LL_USART_IsEnabled+0x18>
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e000      	b.n	8005bba <LL_USART_IsEnabled+0x1a>
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	370c      	adds	r7, #12
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr

08005bc6 <LL_USART_SetPrescaler>:
{
 8005bc6:	b480      	push	{r7}
 8005bc8:	b083      	sub	sp, #12
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6078      	str	r0, [r7, #4]
 8005bce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd4:	f023 030f 	bic.w	r3, r3, #15
 8005bd8:	683a      	ldr	r2, [r7, #0]
 8005bda:	b292      	uxth	r2, r2
 8005bdc:	431a      	orrs	r2, r3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005be2:	bf00      	nop
 8005be4:	370c      	adds	r7, #12
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr

08005bee <LL_USART_SetStopBitsLength>:
{
 8005bee:	b480      	push	{r7}
 8005bf0:	b083      	sub	sp, #12
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
 8005bf6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	431a      	orrs	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	605a      	str	r2, [r3, #4]
}
 8005c08:	bf00      	nop
 8005c0a:	370c      	adds	r7, #12
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr

08005c14 <LL_USART_SetHWFlowCtrl>:
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	431a      	orrs	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	609a      	str	r2, [r3, #8]
}
 8005c2e:	bf00      	nop
 8005c30:	370c      	adds	r7, #12
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr
	...

08005c3c <LL_USART_SetBaudRate>:
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b087      	sub	sp, #28
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	60f8      	str	r0, [r7, #12]
 8005c44:	60b9      	str	r1, [r7, #8]
 8005c46:	607a      	str	r2, [r7, #4]
 8005c48:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2b0b      	cmp	r3, #11
 8005c4e:	d83c      	bhi.n	8005cca <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8005c50:	6a3b      	ldr	r3, [r7, #32]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d039      	beq.n	8005cca <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c5c:	d122      	bne.n	8005ca4 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	461a      	mov	r2, r3
 8005c64:	4b1c      	ldr	r3, [pc, #112]	@ (8005cd8 <LL_USART_SetBaudRate+0x9c>)
 8005c66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c6a:	68ba      	ldr	r2, [r7, #8]
 8005c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c70:	005a      	lsls	r2, r3, #1
 8005c72:	6a3b      	ldr	r3, [r7, #32]
 8005c74:	085b      	lsrs	r3, r3, #1
 8005c76:	441a      	add	r2, r3
 8005c78:	6a3b      	ldr	r3, [r7, #32]
 8005c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8005c82:	697a      	ldr	r2, [r7, #20]
 8005c84:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8005c88:	4013      	ands	r3, r2
 8005c8a:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	085b      	lsrs	r3, r3, #1
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	f003 0307 	and.w	r3, r3, #7
 8005c96:	693a      	ldr	r2, [r7, #16]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	60da      	str	r2, [r3, #12]
}
 8005ca2:	e012      	b.n	8005cca <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	b2db      	uxtb	r3, r3
 8005ca8:	461a      	mov	r2, r3
 8005caa:	4b0b      	ldr	r3, [pc, #44]	@ (8005cd8 <LL_USART_SetBaudRate+0x9c>)
 8005cac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cb0:	68ba      	ldr	r2, [r7, #8]
 8005cb2:	fbb2 f2f3 	udiv	r2, r2, r3
 8005cb6:	6a3b      	ldr	r3, [r7, #32]
 8005cb8:	085b      	lsrs	r3, r3, #1
 8005cba:	441a      	add	r2, r3
 8005cbc:	6a3b      	ldr	r3, [r7, #32]
 8005cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	60da      	str	r2, [r3, #12]
}
 8005cca:	bf00      	nop
 8005ccc:	371c      	adds	r7, #28
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	08008840 	.word	0x08008840

08005cdc <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b086      	sub	sp, #24
 8005ce0:	af02      	add	r7, sp, #8
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8005cea:	2300      	movs	r3, #0
 8005cec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f7ff ff56 	bl	8005ba0 <LL_USART_IsEnabled>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	f040 8092 	bne.w	8005e20 <LL_USART_Init+0x144>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	4b4a      	ldr	r3, [pc, #296]	@ (8005e2c <LL_USART_Init+0x150>)
 8005d02:	4013      	ands	r3, r2
 8005d04:	683a      	ldr	r2, [r7, #0]
 8005d06:	6891      	ldr	r1, [r2, #8]
 8005d08:	683a      	ldr	r2, [r7, #0]
 8005d0a:	6912      	ldr	r2, [r2, #16]
 8005d0c:	4311      	orrs	r1, r2
 8005d0e:	683a      	ldr	r2, [r7, #0]
 8005d10:	6952      	ldr	r2, [r2, #20]
 8005d12:	4311      	orrs	r1, r2
 8005d14:	683a      	ldr	r2, [r7, #0]
 8005d16:	69d2      	ldr	r2, [r2, #28]
 8005d18:	430a      	orrs	r2, r1
 8005d1a:	431a      	orrs	r2, r3
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	4619      	mov	r1, r3
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f7ff ff61 	bl	8005bee <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	4619      	mov	r1, r3
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f7ff ff6e 	bl	8005c14 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	4a3d      	ldr	r2, [pc, #244]	@ (8005e30 <LL_USART_Init+0x154>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d104      	bne.n	8005d4a <LL_USART_Init+0x6e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 8005d40:	483c      	ldr	r0, [pc, #240]	@ (8005e34 <LL_USART_Init+0x158>)
 8005d42:	f7ff fd97 	bl	8005874 <LL_RCC_GetUSARTClockFreq>
 8005d46:	60b8      	str	r0, [r7, #8]
 8005d48:	e04f      	b.n	8005dea <LL_USART_Init+0x10e>
    }
    else if (USARTx == USART2)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a3a      	ldr	r2, [pc, #232]	@ (8005e38 <LL_USART_Init+0x15c>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d104      	bne.n	8005d5c <LL_USART_Init+0x80>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8005d52:	483a      	ldr	r0, [pc, #232]	@ (8005e3c <LL_USART_Init+0x160>)
 8005d54:	f7ff fd8e 	bl	8005874 <LL_RCC_GetUSARTClockFreq>
 8005d58:	60b8      	str	r0, [r7, #8]
 8005d5a:	e046      	b.n	8005dea <LL_USART_Init+0x10e>
    }
    else if (USARTx == USART3)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a38      	ldr	r2, [pc, #224]	@ (8005e40 <LL_USART_Init+0x164>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d104      	bne.n	8005d6e <LL_USART_Init+0x92>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8005d64:	4835      	ldr	r0, [pc, #212]	@ (8005e3c <LL_USART_Init+0x160>)
 8005d66:	f7ff fd85 	bl	8005874 <LL_RCC_GetUSARTClockFreq>
 8005d6a:	60b8      	str	r0, [r7, #8]
 8005d6c:	e03d      	b.n	8005dea <LL_USART_Init+0x10e>
    }
    else if (USARTx == UART4)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a34      	ldr	r2, [pc, #208]	@ (8005e44 <LL_USART_Init+0x168>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d104      	bne.n	8005d80 <LL_USART_Init+0xa4>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8005d76:	4831      	ldr	r0, [pc, #196]	@ (8005e3c <LL_USART_Init+0x160>)
 8005d78:	f7ff fd7c 	bl	8005874 <LL_RCC_GetUSARTClockFreq>
 8005d7c:	60b8      	str	r0, [r7, #8]
 8005d7e:	e034      	b.n	8005dea <LL_USART_Init+0x10e>
    }
    else if (USARTx == UART5)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	4a31      	ldr	r2, [pc, #196]	@ (8005e48 <LL_USART_Init+0x16c>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d104      	bne.n	8005d92 <LL_USART_Init+0xb6>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8005d88:	482c      	ldr	r0, [pc, #176]	@ (8005e3c <LL_USART_Init+0x160>)
 8005d8a:	f7ff fd73 	bl	8005874 <LL_RCC_GetUSARTClockFreq>
 8005d8e:	60b8      	str	r0, [r7, #8]
 8005d90:	e02b      	b.n	8005dea <LL_USART_Init+0x10e>
    }
    else if (USARTx == USART6)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a2d      	ldr	r2, [pc, #180]	@ (8005e4c <LL_USART_Init+0x170>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d104      	bne.n	8005da4 <LL_USART_Init+0xc8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 8005d9a:	4826      	ldr	r0, [pc, #152]	@ (8005e34 <LL_USART_Init+0x158>)
 8005d9c:	f7ff fd6a 	bl	8005874 <LL_RCC_GetUSARTClockFreq>
 8005da0:	60b8      	str	r0, [r7, #8]
 8005da2:	e022      	b.n	8005dea <LL_USART_Init+0x10e>
    }
    else if (USARTx == UART7)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4a2a      	ldr	r2, [pc, #168]	@ (8005e50 <LL_USART_Init+0x174>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d104      	bne.n	8005db6 <LL_USART_Init+0xda>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8005dac:	4823      	ldr	r0, [pc, #140]	@ (8005e3c <LL_USART_Init+0x160>)
 8005dae:	f7ff fd61 	bl	8005874 <LL_RCC_GetUSARTClockFreq>
 8005db2:	60b8      	str	r0, [r7, #8]
 8005db4:	e019      	b.n	8005dea <LL_USART_Init+0x10e>
    }
    else if (USARTx == UART8)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4a26      	ldr	r2, [pc, #152]	@ (8005e54 <LL_USART_Init+0x178>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d104      	bne.n	8005dc8 <LL_USART_Init+0xec>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8005dbe:	481f      	ldr	r0, [pc, #124]	@ (8005e3c <LL_USART_Init+0x160>)
 8005dc0:	f7ff fd58 	bl	8005874 <LL_RCC_GetUSARTClockFreq>
 8005dc4:	60b8      	str	r0, [r7, #8]
 8005dc6:	e010      	b.n	8005dea <LL_USART_Init+0x10e>
    }
#if defined(UART9)
    else if (USARTx == UART9)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	4a23      	ldr	r2, [pc, #140]	@ (8005e58 <LL_USART_Init+0x17c>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d104      	bne.n	8005dda <LL_USART_Init+0xfe>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 8005dd0:	4818      	ldr	r0, [pc, #96]	@ (8005e34 <LL_USART_Init+0x158>)
 8005dd2:	f7ff fd4f 	bl	8005874 <LL_RCC_GetUSARTClockFreq>
 8005dd6:	60b8      	str	r0, [r7, #8]
 8005dd8:	e007      	b.n	8005dea <LL_USART_Init+0x10e>
    }
#endif /* UART9 */
#if defined(USART10)
    else if (USARTx == USART10)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4a1f      	ldr	r2, [pc, #124]	@ (8005e5c <LL_USART_Init+0x180>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d103      	bne.n	8005dea <LL_USART_Init+0x10e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 8005de2:	4814      	ldr	r0, [pc, #80]	@ (8005e34 <LL_USART_Init+0x158>)
 8005de4:	f7ff fd46 	bl	8005874 <LL_RCC_GetUSARTClockFreq>
 8005de8:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d011      	beq.n	8005e14 <LL_USART_Init+0x138>
        && (USART_InitStruct->BaudRate != 0U))
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d00d      	beq.n	8005e14 <LL_USART_Init+0x138>
    {
      status = SUCCESS;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->PrescalerValue,
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
                           USART_InitStruct->OverSampling,
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	69d9      	ldr	r1, [r3, #28]
                           USART_InitStruct->BaudRate);
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	685b      	ldr	r3, [r3, #4]
      LL_USART_SetBaudRate(USARTx,
 8005e08:	9300      	str	r3, [sp, #0]
 8005e0a:	460b      	mov	r3, r1
 8005e0c:	68b9      	ldr	r1, [r7, #8]
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f7ff ff14 	bl	8005c3c <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4619      	mov	r1, r3
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7ff fed3 	bl	8005bc6 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8005e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3710      	adds	r7, #16
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}
 8005e2a:	bf00      	nop
 8005e2c:	efff69f3 	.word	0xefff69f3
 8005e30:	40011000 	.word	0x40011000
 8005e34:	07000308 	.word	0x07000308
 8005e38:	40004400 	.word	0x40004400
 8005e3c:	07000008 	.word	0x07000008
 8005e40:	40004800 	.word	0x40004800
 8005e44:	40004c00 	.word	0x40004c00
 8005e48:	40005000 	.word	0x40005000
 8005e4c:	40011400 	.word	0x40011400
 8005e50:	40007800 	.word	0x40007800
 8005e54:	40007c00 	.word	0x40007c00
 8005e58:	40011800 	.word	0x40011800
 8005e5c:	40011c00 	.word	0x40011c00

08005e60 <__cvt>:
 8005e60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e62:	ed2d 8b02 	vpush	{d8}
 8005e66:	eeb0 8b40 	vmov.f64	d8, d0
 8005e6a:	b085      	sub	sp, #20
 8005e6c:	4617      	mov	r7, r2
 8005e6e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8005e70:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e72:	ee18 2a90 	vmov	r2, s17
 8005e76:	f025 0520 	bic.w	r5, r5, #32
 8005e7a:	2a00      	cmp	r2, #0
 8005e7c:	bfb6      	itet	lt
 8005e7e:	222d      	movlt	r2, #45	@ 0x2d
 8005e80:	2200      	movge	r2, #0
 8005e82:	eeb1 8b40 	vneglt.f64	d8, d0
 8005e86:	2d46      	cmp	r5, #70	@ 0x46
 8005e88:	460c      	mov	r4, r1
 8005e8a:	701a      	strb	r2, [r3, #0]
 8005e8c:	d004      	beq.n	8005e98 <__cvt+0x38>
 8005e8e:	2d45      	cmp	r5, #69	@ 0x45
 8005e90:	d100      	bne.n	8005e94 <__cvt+0x34>
 8005e92:	3401      	adds	r4, #1
 8005e94:	2102      	movs	r1, #2
 8005e96:	e000      	b.n	8005e9a <__cvt+0x3a>
 8005e98:	2103      	movs	r1, #3
 8005e9a:	ab03      	add	r3, sp, #12
 8005e9c:	9301      	str	r3, [sp, #4]
 8005e9e:	ab02      	add	r3, sp, #8
 8005ea0:	9300      	str	r3, [sp, #0]
 8005ea2:	4622      	mov	r2, r4
 8005ea4:	4633      	mov	r3, r6
 8005ea6:	eeb0 0b48 	vmov.f64	d0, d8
 8005eaa:	f000 ff21 	bl	8006cf0 <_dtoa_r>
 8005eae:	2d47      	cmp	r5, #71	@ 0x47
 8005eb0:	d114      	bne.n	8005edc <__cvt+0x7c>
 8005eb2:	07fb      	lsls	r3, r7, #31
 8005eb4:	d50a      	bpl.n	8005ecc <__cvt+0x6c>
 8005eb6:	1902      	adds	r2, r0, r4
 8005eb8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ec0:	bf08      	it	eq
 8005ec2:	9203      	streq	r2, [sp, #12]
 8005ec4:	2130      	movs	r1, #48	@ 0x30
 8005ec6:	9b03      	ldr	r3, [sp, #12]
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d319      	bcc.n	8005f00 <__cvt+0xa0>
 8005ecc:	9b03      	ldr	r3, [sp, #12]
 8005ece:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005ed0:	1a1b      	subs	r3, r3, r0
 8005ed2:	6013      	str	r3, [r2, #0]
 8005ed4:	b005      	add	sp, #20
 8005ed6:	ecbd 8b02 	vpop	{d8}
 8005eda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005edc:	2d46      	cmp	r5, #70	@ 0x46
 8005ede:	eb00 0204 	add.w	r2, r0, r4
 8005ee2:	d1e9      	bne.n	8005eb8 <__cvt+0x58>
 8005ee4:	7803      	ldrb	r3, [r0, #0]
 8005ee6:	2b30      	cmp	r3, #48	@ 0x30
 8005ee8:	d107      	bne.n	8005efa <__cvt+0x9a>
 8005eea:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ef2:	bf1c      	itt	ne
 8005ef4:	f1c4 0401 	rsbne	r4, r4, #1
 8005ef8:	6034      	strne	r4, [r6, #0]
 8005efa:	6833      	ldr	r3, [r6, #0]
 8005efc:	441a      	add	r2, r3
 8005efe:	e7db      	b.n	8005eb8 <__cvt+0x58>
 8005f00:	1c5c      	adds	r4, r3, #1
 8005f02:	9403      	str	r4, [sp, #12]
 8005f04:	7019      	strb	r1, [r3, #0]
 8005f06:	e7de      	b.n	8005ec6 <__cvt+0x66>

08005f08 <__exponent>:
 8005f08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f0a:	2900      	cmp	r1, #0
 8005f0c:	bfba      	itte	lt
 8005f0e:	4249      	neglt	r1, r1
 8005f10:	232d      	movlt	r3, #45	@ 0x2d
 8005f12:	232b      	movge	r3, #43	@ 0x2b
 8005f14:	2909      	cmp	r1, #9
 8005f16:	7002      	strb	r2, [r0, #0]
 8005f18:	7043      	strb	r3, [r0, #1]
 8005f1a:	dd29      	ble.n	8005f70 <__exponent+0x68>
 8005f1c:	f10d 0307 	add.w	r3, sp, #7
 8005f20:	461d      	mov	r5, r3
 8005f22:	270a      	movs	r7, #10
 8005f24:	461a      	mov	r2, r3
 8005f26:	fbb1 f6f7 	udiv	r6, r1, r7
 8005f2a:	fb07 1416 	mls	r4, r7, r6, r1
 8005f2e:	3430      	adds	r4, #48	@ 0x30
 8005f30:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005f34:	460c      	mov	r4, r1
 8005f36:	2c63      	cmp	r4, #99	@ 0x63
 8005f38:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005f3c:	4631      	mov	r1, r6
 8005f3e:	dcf1      	bgt.n	8005f24 <__exponent+0x1c>
 8005f40:	3130      	adds	r1, #48	@ 0x30
 8005f42:	1e94      	subs	r4, r2, #2
 8005f44:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005f48:	1c41      	adds	r1, r0, #1
 8005f4a:	4623      	mov	r3, r4
 8005f4c:	42ab      	cmp	r3, r5
 8005f4e:	d30a      	bcc.n	8005f66 <__exponent+0x5e>
 8005f50:	f10d 0309 	add.w	r3, sp, #9
 8005f54:	1a9b      	subs	r3, r3, r2
 8005f56:	42ac      	cmp	r4, r5
 8005f58:	bf88      	it	hi
 8005f5a:	2300      	movhi	r3, #0
 8005f5c:	3302      	adds	r3, #2
 8005f5e:	4403      	add	r3, r0
 8005f60:	1a18      	subs	r0, r3, r0
 8005f62:	b003      	add	sp, #12
 8005f64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f66:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005f6a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005f6e:	e7ed      	b.n	8005f4c <__exponent+0x44>
 8005f70:	2330      	movs	r3, #48	@ 0x30
 8005f72:	3130      	adds	r1, #48	@ 0x30
 8005f74:	7083      	strb	r3, [r0, #2]
 8005f76:	70c1      	strb	r1, [r0, #3]
 8005f78:	1d03      	adds	r3, r0, #4
 8005f7a:	e7f1      	b.n	8005f60 <__exponent+0x58>
 8005f7c:	0000      	movs	r0, r0
	...

08005f80 <_printf_float>:
 8005f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f84:	b08d      	sub	sp, #52	@ 0x34
 8005f86:	460c      	mov	r4, r1
 8005f88:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005f8c:	4616      	mov	r6, r2
 8005f8e:	461f      	mov	r7, r3
 8005f90:	4605      	mov	r5, r0
 8005f92:	f000 fdad 	bl	8006af0 <_localeconv_r>
 8005f96:	f8d0 b000 	ldr.w	fp, [r0]
 8005f9a:	4658      	mov	r0, fp
 8005f9c:	f7fa fa08 	bl	80003b0 <strlen>
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fa4:	f8d8 3000 	ldr.w	r3, [r8]
 8005fa8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005fac:	6822      	ldr	r2, [r4, #0]
 8005fae:	9005      	str	r0, [sp, #20]
 8005fb0:	3307      	adds	r3, #7
 8005fb2:	f023 0307 	bic.w	r3, r3, #7
 8005fb6:	f103 0108 	add.w	r1, r3, #8
 8005fba:	f8c8 1000 	str.w	r1, [r8]
 8005fbe:	ed93 0b00 	vldr	d0, [r3]
 8005fc2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8006220 <_printf_float+0x2a0>
 8005fc6:	eeb0 7bc0 	vabs.f64	d7, d0
 8005fca:	eeb4 7b46 	vcmp.f64	d7, d6
 8005fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fd2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8005fd6:	dd24      	ble.n	8006022 <_printf_float+0xa2>
 8005fd8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8005fdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fe0:	d502      	bpl.n	8005fe8 <_printf_float+0x68>
 8005fe2:	232d      	movs	r3, #45	@ 0x2d
 8005fe4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fe8:	498f      	ldr	r1, [pc, #572]	@ (8006228 <_printf_float+0x2a8>)
 8005fea:	4b90      	ldr	r3, [pc, #576]	@ (800622c <_printf_float+0x2ac>)
 8005fec:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8005ff0:	bf8c      	ite	hi
 8005ff2:	4688      	movhi	r8, r1
 8005ff4:	4698      	movls	r8, r3
 8005ff6:	f022 0204 	bic.w	r2, r2, #4
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	6123      	str	r3, [r4, #16]
 8005ffe:	6022      	str	r2, [r4, #0]
 8006000:	f04f 0a00 	mov.w	sl, #0
 8006004:	9700      	str	r7, [sp, #0]
 8006006:	4633      	mov	r3, r6
 8006008:	aa0b      	add	r2, sp, #44	@ 0x2c
 800600a:	4621      	mov	r1, r4
 800600c:	4628      	mov	r0, r5
 800600e:	f000 f9d1 	bl	80063b4 <_printf_common>
 8006012:	3001      	adds	r0, #1
 8006014:	f040 8089 	bne.w	800612a <_printf_float+0x1aa>
 8006018:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800601c:	b00d      	add	sp, #52	@ 0x34
 800601e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006022:	eeb4 0b40 	vcmp.f64	d0, d0
 8006026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800602a:	d709      	bvc.n	8006040 <_printf_float+0xc0>
 800602c:	ee10 3a90 	vmov	r3, s1
 8006030:	2b00      	cmp	r3, #0
 8006032:	bfbc      	itt	lt
 8006034:	232d      	movlt	r3, #45	@ 0x2d
 8006036:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800603a:	497d      	ldr	r1, [pc, #500]	@ (8006230 <_printf_float+0x2b0>)
 800603c:	4b7d      	ldr	r3, [pc, #500]	@ (8006234 <_printf_float+0x2b4>)
 800603e:	e7d5      	b.n	8005fec <_printf_float+0x6c>
 8006040:	6863      	ldr	r3, [r4, #4]
 8006042:	1c59      	adds	r1, r3, #1
 8006044:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8006048:	d139      	bne.n	80060be <_printf_float+0x13e>
 800604a:	2306      	movs	r3, #6
 800604c:	6063      	str	r3, [r4, #4]
 800604e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006052:	2300      	movs	r3, #0
 8006054:	6022      	str	r2, [r4, #0]
 8006056:	9303      	str	r3, [sp, #12]
 8006058:	ab0a      	add	r3, sp, #40	@ 0x28
 800605a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800605e:	ab09      	add	r3, sp, #36	@ 0x24
 8006060:	9300      	str	r3, [sp, #0]
 8006062:	6861      	ldr	r1, [r4, #4]
 8006064:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006068:	4628      	mov	r0, r5
 800606a:	f7ff fef9 	bl	8005e60 <__cvt>
 800606e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006072:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006074:	4680      	mov	r8, r0
 8006076:	d129      	bne.n	80060cc <_printf_float+0x14c>
 8006078:	1cc8      	adds	r0, r1, #3
 800607a:	db02      	blt.n	8006082 <_printf_float+0x102>
 800607c:	6863      	ldr	r3, [r4, #4]
 800607e:	4299      	cmp	r1, r3
 8006080:	dd41      	ble.n	8006106 <_printf_float+0x186>
 8006082:	f1a9 0902 	sub.w	r9, r9, #2
 8006086:	fa5f f989 	uxtb.w	r9, r9
 800608a:	3901      	subs	r1, #1
 800608c:	464a      	mov	r2, r9
 800608e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006092:	9109      	str	r1, [sp, #36]	@ 0x24
 8006094:	f7ff ff38 	bl	8005f08 <__exponent>
 8006098:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800609a:	1813      	adds	r3, r2, r0
 800609c:	2a01      	cmp	r2, #1
 800609e:	4682      	mov	sl, r0
 80060a0:	6123      	str	r3, [r4, #16]
 80060a2:	dc02      	bgt.n	80060aa <_printf_float+0x12a>
 80060a4:	6822      	ldr	r2, [r4, #0]
 80060a6:	07d2      	lsls	r2, r2, #31
 80060a8:	d501      	bpl.n	80060ae <_printf_float+0x12e>
 80060aa:	3301      	adds	r3, #1
 80060ac:	6123      	str	r3, [r4, #16]
 80060ae:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d0a6      	beq.n	8006004 <_printf_float+0x84>
 80060b6:	232d      	movs	r3, #45	@ 0x2d
 80060b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060bc:	e7a2      	b.n	8006004 <_printf_float+0x84>
 80060be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80060c2:	d1c4      	bne.n	800604e <_printf_float+0xce>
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d1c2      	bne.n	800604e <_printf_float+0xce>
 80060c8:	2301      	movs	r3, #1
 80060ca:	e7bf      	b.n	800604c <_printf_float+0xcc>
 80060cc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80060d0:	d9db      	bls.n	800608a <_printf_float+0x10a>
 80060d2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80060d6:	d118      	bne.n	800610a <_printf_float+0x18a>
 80060d8:	2900      	cmp	r1, #0
 80060da:	6863      	ldr	r3, [r4, #4]
 80060dc:	dd0b      	ble.n	80060f6 <_printf_float+0x176>
 80060de:	6121      	str	r1, [r4, #16]
 80060e0:	b913      	cbnz	r3, 80060e8 <_printf_float+0x168>
 80060e2:	6822      	ldr	r2, [r4, #0]
 80060e4:	07d0      	lsls	r0, r2, #31
 80060e6:	d502      	bpl.n	80060ee <_printf_float+0x16e>
 80060e8:	3301      	adds	r3, #1
 80060ea:	440b      	add	r3, r1
 80060ec:	6123      	str	r3, [r4, #16]
 80060ee:	65a1      	str	r1, [r4, #88]	@ 0x58
 80060f0:	f04f 0a00 	mov.w	sl, #0
 80060f4:	e7db      	b.n	80060ae <_printf_float+0x12e>
 80060f6:	b913      	cbnz	r3, 80060fe <_printf_float+0x17e>
 80060f8:	6822      	ldr	r2, [r4, #0]
 80060fa:	07d2      	lsls	r2, r2, #31
 80060fc:	d501      	bpl.n	8006102 <_printf_float+0x182>
 80060fe:	3302      	adds	r3, #2
 8006100:	e7f4      	b.n	80060ec <_printf_float+0x16c>
 8006102:	2301      	movs	r3, #1
 8006104:	e7f2      	b.n	80060ec <_printf_float+0x16c>
 8006106:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800610a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800610c:	4299      	cmp	r1, r3
 800610e:	db05      	blt.n	800611c <_printf_float+0x19c>
 8006110:	6823      	ldr	r3, [r4, #0]
 8006112:	6121      	str	r1, [r4, #16]
 8006114:	07d8      	lsls	r0, r3, #31
 8006116:	d5ea      	bpl.n	80060ee <_printf_float+0x16e>
 8006118:	1c4b      	adds	r3, r1, #1
 800611a:	e7e7      	b.n	80060ec <_printf_float+0x16c>
 800611c:	2900      	cmp	r1, #0
 800611e:	bfd4      	ite	le
 8006120:	f1c1 0202 	rsble	r2, r1, #2
 8006124:	2201      	movgt	r2, #1
 8006126:	4413      	add	r3, r2
 8006128:	e7e0      	b.n	80060ec <_printf_float+0x16c>
 800612a:	6823      	ldr	r3, [r4, #0]
 800612c:	055a      	lsls	r2, r3, #21
 800612e:	d407      	bmi.n	8006140 <_printf_float+0x1c0>
 8006130:	6923      	ldr	r3, [r4, #16]
 8006132:	4642      	mov	r2, r8
 8006134:	4631      	mov	r1, r6
 8006136:	4628      	mov	r0, r5
 8006138:	47b8      	blx	r7
 800613a:	3001      	adds	r0, #1
 800613c:	d12a      	bne.n	8006194 <_printf_float+0x214>
 800613e:	e76b      	b.n	8006018 <_printf_float+0x98>
 8006140:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8006144:	f240 80e0 	bls.w	8006308 <_printf_float+0x388>
 8006148:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800614c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006154:	d133      	bne.n	80061be <_printf_float+0x23e>
 8006156:	4a38      	ldr	r2, [pc, #224]	@ (8006238 <_printf_float+0x2b8>)
 8006158:	2301      	movs	r3, #1
 800615a:	4631      	mov	r1, r6
 800615c:	4628      	mov	r0, r5
 800615e:	47b8      	blx	r7
 8006160:	3001      	adds	r0, #1
 8006162:	f43f af59 	beq.w	8006018 <_printf_float+0x98>
 8006166:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800616a:	4543      	cmp	r3, r8
 800616c:	db02      	blt.n	8006174 <_printf_float+0x1f4>
 800616e:	6823      	ldr	r3, [r4, #0]
 8006170:	07d8      	lsls	r0, r3, #31
 8006172:	d50f      	bpl.n	8006194 <_printf_float+0x214>
 8006174:	9b05      	ldr	r3, [sp, #20]
 8006176:	465a      	mov	r2, fp
 8006178:	4631      	mov	r1, r6
 800617a:	4628      	mov	r0, r5
 800617c:	47b8      	blx	r7
 800617e:	3001      	adds	r0, #1
 8006180:	f43f af4a 	beq.w	8006018 <_printf_float+0x98>
 8006184:	f04f 0900 	mov.w	r9, #0
 8006188:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800618c:	f104 0a1a 	add.w	sl, r4, #26
 8006190:	45c8      	cmp	r8, r9
 8006192:	dc09      	bgt.n	80061a8 <_printf_float+0x228>
 8006194:	6823      	ldr	r3, [r4, #0]
 8006196:	079b      	lsls	r3, r3, #30
 8006198:	f100 8107 	bmi.w	80063aa <_printf_float+0x42a>
 800619c:	68e0      	ldr	r0, [r4, #12]
 800619e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061a0:	4298      	cmp	r0, r3
 80061a2:	bfb8      	it	lt
 80061a4:	4618      	movlt	r0, r3
 80061a6:	e739      	b.n	800601c <_printf_float+0x9c>
 80061a8:	2301      	movs	r3, #1
 80061aa:	4652      	mov	r2, sl
 80061ac:	4631      	mov	r1, r6
 80061ae:	4628      	mov	r0, r5
 80061b0:	47b8      	blx	r7
 80061b2:	3001      	adds	r0, #1
 80061b4:	f43f af30 	beq.w	8006018 <_printf_float+0x98>
 80061b8:	f109 0901 	add.w	r9, r9, #1
 80061bc:	e7e8      	b.n	8006190 <_printf_float+0x210>
 80061be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	dc3b      	bgt.n	800623c <_printf_float+0x2bc>
 80061c4:	4a1c      	ldr	r2, [pc, #112]	@ (8006238 <_printf_float+0x2b8>)
 80061c6:	2301      	movs	r3, #1
 80061c8:	4631      	mov	r1, r6
 80061ca:	4628      	mov	r0, r5
 80061cc:	47b8      	blx	r7
 80061ce:	3001      	adds	r0, #1
 80061d0:	f43f af22 	beq.w	8006018 <_printf_float+0x98>
 80061d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80061d8:	ea59 0303 	orrs.w	r3, r9, r3
 80061dc:	d102      	bne.n	80061e4 <_printf_float+0x264>
 80061de:	6823      	ldr	r3, [r4, #0]
 80061e0:	07d9      	lsls	r1, r3, #31
 80061e2:	d5d7      	bpl.n	8006194 <_printf_float+0x214>
 80061e4:	9b05      	ldr	r3, [sp, #20]
 80061e6:	465a      	mov	r2, fp
 80061e8:	4631      	mov	r1, r6
 80061ea:	4628      	mov	r0, r5
 80061ec:	47b8      	blx	r7
 80061ee:	3001      	adds	r0, #1
 80061f0:	f43f af12 	beq.w	8006018 <_printf_float+0x98>
 80061f4:	f04f 0a00 	mov.w	sl, #0
 80061f8:	f104 0b1a 	add.w	fp, r4, #26
 80061fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061fe:	425b      	negs	r3, r3
 8006200:	4553      	cmp	r3, sl
 8006202:	dc01      	bgt.n	8006208 <_printf_float+0x288>
 8006204:	464b      	mov	r3, r9
 8006206:	e794      	b.n	8006132 <_printf_float+0x1b2>
 8006208:	2301      	movs	r3, #1
 800620a:	465a      	mov	r2, fp
 800620c:	4631      	mov	r1, r6
 800620e:	4628      	mov	r0, r5
 8006210:	47b8      	blx	r7
 8006212:	3001      	adds	r0, #1
 8006214:	f43f af00 	beq.w	8006018 <_printf_float+0x98>
 8006218:	f10a 0a01 	add.w	sl, sl, #1
 800621c:	e7ee      	b.n	80061fc <_printf_float+0x27c>
 800621e:	bf00      	nop
 8006220:	ffffffff 	.word	0xffffffff
 8006224:	7fefffff 	.word	0x7fefffff
 8006228:	08008874 	.word	0x08008874
 800622c:	08008870 	.word	0x08008870
 8006230:	0800887c 	.word	0x0800887c
 8006234:	08008878 	.word	0x08008878
 8006238:	08008880 	.word	0x08008880
 800623c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800623e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006242:	4553      	cmp	r3, sl
 8006244:	bfa8      	it	ge
 8006246:	4653      	movge	r3, sl
 8006248:	2b00      	cmp	r3, #0
 800624a:	4699      	mov	r9, r3
 800624c:	dc37      	bgt.n	80062be <_printf_float+0x33e>
 800624e:	2300      	movs	r3, #0
 8006250:	9307      	str	r3, [sp, #28]
 8006252:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006256:	f104 021a 	add.w	r2, r4, #26
 800625a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800625c:	9907      	ldr	r1, [sp, #28]
 800625e:	9306      	str	r3, [sp, #24]
 8006260:	eba3 0309 	sub.w	r3, r3, r9
 8006264:	428b      	cmp	r3, r1
 8006266:	dc31      	bgt.n	80062cc <_printf_float+0x34c>
 8006268:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800626a:	459a      	cmp	sl, r3
 800626c:	dc3b      	bgt.n	80062e6 <_printf_float+0x366>
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	07da      	lsls	r2, r3, #31
 8006272:	d438      	bmi.n	80062e6 <_printf_float+0x366>
 8006274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006276:	ebaa 0903 	sub.w	r9, sl, r3
 800627a:	9b06      	ldr	r3, [sp, #24]
 800627c:	ebaa 0303 	sub.w	r3, sl, r3
 8006280:	4599      	cmp	r9, r3
 8006282:	bfa8      	it	ge
 8006284:	4699      	movge	r9, r3
 8006286:	f1b9 0f00 	cmp.w	r9, #0
 800628a:	dc34      	bgt.n	80062f6 <_printf_float+0x376>
 800628c:	f04f 0800 	mov.w	r8, #0
 8006290:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006294:	f104 0b1a 	add.w	fp, r4, #26
 8006298:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800629a:	ebaa 0303 	sub.w	r3, sl, r3
 800629e:	eba3 0309 	sub.w	r3, r3, r9
 80062a2:	4543      	cmp	r3, r8
 80062a4:	f77f af76 	ble.w	8006194 <_printf_float+0x214>
 80062a8:	2301      	movs	r3, #1
 80062aa:	465a      	mov	r2, fp
 80062ac:	4631      	mov	r1, r6
 80062ae:	4628      	mov	r0, r5
 80062b0:	47b8      	blx	r7
 80062b2:	3001      	adds	r0, #1
 80062b4:	f43f aeb0 	beq.w	8006018 <_printf_float+0x98>
 80062b8:	f108 0801 	add.w	r8, r8, #1
 80062bc:	e7ec      	b.n	8006298 <_printf_float+0x318>
 80062be:	4642      	mov	r2, r8
 80062c0:	4631      	mov	r1, r6
 80062c2:	4628      	mov	r0, r5
 80062c4:	47b8      	blx	r7
 80062c6:	3001      	adds	r0, #1
 80062c8:	d1c1      	bne.n	800624e <_printf_float+0x2ce>
 80062ca:	e6a5      	b.n	8006018 <_printf_float+0x98>
 80062cc:	2301      	movs	r3, #1
 80062ce:	4631      	mov	r1, r6
 80062d0:	4628      	mov	r0, r5
 80062d2:	9206      	str	r2, [sp, #24]
 80062d4:	47b8      	blx	r7
 80062d6:	3001      	adds	r0, #1
 80062d8:	f43f ae9e 	beq.w	8006018 <_printf_float+0x98>
 80062dc:	9b07      	ldr	r3, [sp, #28]
 80062de:	9a06      	ldr	r2, [sp, #24]
 80062e0:	3301      	adds	r3, #1
 80062e2:	9307      	str	r3, [sp, #28]
 80062e4:	e7b9      	b.n	800625a <_printf_float+0x2da>
 80062e6:	9b05      	ldr	r3, [sp, #20]
 80062e8:	465a      	mov	r2, fp
 80062ea:	4631      	mov	r1, r6
 80062ec:	4628      	mov	r0, r5
 80062ee:	47b8      	blx	r7
 80062f0:	3001      	adds	r0, #1
 80062f2:	d1bf      	bne.n	8006274 <_printf_float+0x2f4>
 80062f4:	e690      	b.n	8006018 <_printf_float+0x98>
 80062f6:	9a06      	ldr	r2, [sp, #24]
 80062f8:	464b      	mov	r3, r9
 80062fa:	4442      	add	r2, r8
 80062fc:	4631      	mov	r1, r6
 80062fe:	4628      	mov	r0, r5
 8006300:	47b8      	blx	r7
 8006302:	3001      	adds	r0, #1
 8006304:	d1c2      	bne.n	800628c <_printf_float+0x30c>
 8006306:	e687      	b.n	8006018 <_printf_float+0x98>
 8006308:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800630c:	f1b9 0f01 	cmp.w	r9, #1
 8006310:	dc01      	bgt.n	8006316 <_printf_float+0x396>
 8006312:	07db      	lsls	r3, r3, #31
 8006314:	d536      	bpl.n	8006384 <_printf_float+0x404>
 8006316:	2301      	movs	r3, #1
 8006318:	4642      	mov	r2, r8
 800631a:	4631      	mov	r1, r6
 800631c:	4628      	mov	r0, r5
 800631e:	47b8      	blx	r7
 8006320:	3001      	adds	r0, #1
 8006322:	f43f ae79 	beq.w	8006018 <_printf_float+0x98>
 8006326:	9b05      	ldr	r3, [sp, #20]
 8006328:	465a      	mov	r2, fp
 800632a:	4631      	mov	r1, r6
 800632c:	4628      	mov	r0, r5
 800632e:	47b8      	blx	r7
 8006330:	3001      	adds	r0, #1
 8006332:	f43f ae71 	beq.w	8006018 <_printf_float+0x98>
 8006336:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800633a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800633e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006342:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8006346:	d018      	beq.n	800637a <_printf_float+0x3fa>
 8006348:	464b      	mov	r3, r9
 800634a:	f108 0201 	add.w	r2, r8, #1
 800634e:	4631      	mov	r1, r6
 8006350:	4628      	mov	r0, r5
 8006352:	47b8      	blx	r7
 8006354:	3001      	adds	r0, #1
 8006356:	d10c      	bne.n	8006372 <_printf_float+0x3f2>
 8006358:	e65e      	b.n	8006018 <_printf_float+0x98>
 800635a:	2301      	movs	r3, #1
 800635c:	465a      	mov	r2, fp
 800635e:	4631      	mov	r1, r6
 8006360:	4628      	mov	r0, r5
 8006362:	47b8      	blx	r7
 8006364:	3001      	adds	r0, #1
 8006366:	f43f ae57 	beq.w	8006018 <_printf_float+0x98>
 800636a:	f108 0801 	add.w	r8, r8, #1
 800636e:	45c8      	cmp	r8, r9
 8006370:	dbf3      	blt.n	800635a <_printf_float+0x3da>
 8006372:	4653      	mov	r3, sl
 8006374:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006378:	e6dc      	b.n	8006134 <_printf_float+0x1b4>
 800637a:	f04f 0800 	mov.w	r8, #0
 800637e:	f104 0b1a 	add.w	fp, r4, #26
 8006382:	e7f4      	b.n	800636e <_printf_float+0x3ee>
 8006384:	2301      	movs	r3, #1
 8006386:	4642      	mov	r2, r8
 8006388:	e7e1      	b.n	800634e <_printf_float+0x3ce>
 800638a:	2301      	movs	r3, #1
 800638c:	464a      	mov	r2, r9
 800638e:	4631      	mov	r1, r6
 8006390:	4628      	mov	r0, r5
 8006392:	47b8      	blx	r7
 8006394:	3001      	adds	r0, #1
 8006396:	f43f ae3f 	beq.w	8006018 <_printf_float+0x98>
 800639a:	f108 0801 	add.w	r8, r8, #1
 800639e:	68e3      	ldr	r3, [r4, #12]
 80063a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80063a2:	1a5b      	subs	r3, r3, r1
 80063a4:	4543      	cmp	r3, r8
 80063a6:	dcf0      	bgt.n	800638a <_printf_float+0x40a>
 80063a8:	e6f8      	b.n	800619c <_printf_float+0x21c>
 80063aa:	f04f 0800 	mov.w	r8, #0
 80063ae:	f104 0919 	add.w	r9, r4, #25
 80063b2:	e7f4      	b.n	800639e <_printf_float+0x41e>

080063b4 <_printf_common>:
 80063b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063b8:	4616      	mov	r6, r2
 80063ba:	4698      	mov	r8, r3
 80063bc:	688a      	ldr	r2, [r1, #8]
 80063be:	690b      	ldr	r3, [r1, #16]
 80063c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063c4:	4293      	cmp	r3, r2
 80063c6:	bfb8      	it	lt
 80063c8:	4613      	movlt	r3, r2
 80063ca:	6033      	str	r3, [r6, #0]
 80063cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80063d0:	4607      	mov	r7, r0
 80063d2:	460c      	mov	r4, r1
 80063d4:	b10a      	cbz	r2, 80063da <_printf_common+0x26>
 80063d6:	3301      	adds	r3, #1
 80063d8:	6033      	str	r3, [r6, #0]
 80063da:	6823      	ldr	r3, [r4, #0]
 80063dc:	0699      	lsls	r1, r3, #26
 80063de:	bf42      	ittt	mi
 80063e0:	6833      	ldrmi	r3, [r6, #0]
 80063e2:	3302      	addmi	r3, #2
 80063e4:	6033      	strmi	r3, [r6, #0]
 80063e6:	6825      	ldr	r5, [r4, #0]
 80063e8:	f015 0506 	ands.w	r5, r5, #6
 80063ec:	d106      	bne.n	80063fc <_printf_common+0x48>
 80063ee:	f104 0a19 	add.w	sl, r4, #25
 80063f2:	68e3      	ldr	r3, [r4, #12]
 80063f4:	6832      	ldr	r2, [r6, #0]
 80063f6:	1a9b      	subs	r3, r3, r2
 80063f8:	42ab      	cmp	r3, r5
 80063fa:	dc26      	bgt.n	800644a <_printf_common+0x96>
 80063fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006400:	6822      	ldr	r2, [r4, #0]
 8006402:	3b00      	subs	r3, #0
 8006404:	bf18      	it	ne
 8006406:	2301      	movne	r3, #1
 8006408:	0692      	lsls	r2, r2, #26
 800640a:	d42b      	bmi.n	8006464 <_printf_common+0xb0>
 800640c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006410:	4641      	mov	r1, r8
 8006412:	4638      	mov	r0, r7
 8006414:	47c8      	blx	r9
 8006416:	3001      	adds	r0, #1
 8006418:	d01e      	beq.n	8006458 <_printf_common+0xa4>
 800641a:	6823      	ldr	r3, [r4, #0]
 800641c:	6922      	ldr	r2, [r4, #16]
 800641e:	f003 0306 	and.w	r3, r3, #6
 8006422:	2b04      	cmp	r3, #4
 8006424:	bf02      	ittt	eq
 8006426:	68e5      	ldreq	r5, [r4, #12]
 8006428:	6833      	ldreq	r3, [r6, #0]
 800642a:	1aed      	subeq	r5, r5, r3
 800642c:	68a3      	ldr	r3, [r4, #8]
 800642e:	bf0c      	ite	eq
 8006430:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006434:	2500      	movne	r5, #0
 8006436:	4293      	cmp	r3, r2
 8006438:	bfc4      	itt	gt
 800643a:	1a9b      	subgt	r3, r3, r2
 800643c:	18ed      	addgt	r5, r5, r3
 800643e:	2600      	movs	r6, #0
 8006440:	341a      	adds	r4, #26
 8006442:	42b5      	cmp	r5, r6
 8006444:	d11a      	bne.n	800647c <_printf_common+0xc8>
 8006446:	2000      	movs	r0, #0
 8006448:	e008      	b.n	800645c <_printf_common+0xa8>
 800644a:	2301      	movs	r3, #1
 800644c:	4652      	mov	r2, sl
 800644e:	4641      	mov	r1, r8
 8006450:	4638      	mov	r0, r7
 8006452:	47c8      	blx	r9
 8006454:	3001      	adds	r0, #1
 8006456:	d103      	bne.n	8006460 <_printf_common+0xac>
 8006458:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800645c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006460:	3501      	adds	r5, #1
 8006462:	e7c6      	b.n	80063f2 <_printf_common+0x3e>
 8006464:	18e1      	adds	r1, r4, r3
 8006466:	1c5a      	adds	r2, r3, #1
 8006468:	2030      	movs	r0, #48	@ 0x30
 800646a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800646e:	4422      	add	r2, r4
 8006470:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006474:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006478:	3302      	adds	r3, #2
 800647a:	e7c7      	b.n	800640c <_printf_common+0x58>
 800647c:	2301      	movs	r3, #1
 800647e:	4622      	mov	r2, r4
 8006480:	4641      	mov	r1, r8
 8006482:	4638      	mov	r0, r7
 8006484:	47c8      	blx	r9
 8006486:	3001      	adds	r0, #1
 8006488:	d0e6      	beq.n	8006458 <_printf_common+0xa4>
 800648a:	3601      	adds	r6, #1
 800648c:	e7d9      	b.n	8006442 <_printf_common+0x8e>
	...

08006490 <_printf_i>:
 8006490:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006494:	7e0f      	ldrb	r7, [r1, #24]
 8006496:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006498:	2f78      	cmp	r7, #120	@ 0x78
 800649a:	4691      	mov	r9, r2
 800649c:	4680      	mov	r8, r0
 800649e:	460c      	mov	r4, r1
 80064a0:	469a      	mov	sl, r3
 80064a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80064a6:	d807      	bhi.n	80064b8 <_printf_i+0x28>
 80064a8:	2f62      	cmp	r7, #98	@ 0x62
 80064aa:	d80a      	bhi.n	80064c2 <_printf_i+0x32>
 80064ac:	2f00      	cmp	r7, #0
 80064ae:	f000 80d1 	beq.w	8006654 <_printf_i+0x1c4>
 80064b2:	2f58      	cmp	r7, #88	@ 0x58
 80064b4:	f000 80b8 	beq.w	8006628 <_printf_i+0x198>
 80064b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80064c0:	e03a      	b.n	8006538 <_printf_i+0xa8>
 80064c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80064c6:	2b15      	cmp	r3, #21
 80064c8:	d8f6      	bhi.n	80064b8 <_printf_i+0x28>
 80064ca:	a101      	add	r1, pc, #4	@ (adr r1, 80064d0 <_printf_i+0x40>)
 80064cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064d0:	08006529 	.word	0x08006529
 80064d4:	0800653d 	.word	0x0800653d
 80064d8:	080064b9 	.word	0x080064b9
 80064dc:	080064b9 	.word	0x080064b9
 80064e0:	080064b9 	.word	0x080064b9
 80064e4:	080064b9 	.word	0x080064b9
 80064e8:	0800653d 	.word	0x0800653d
 80064ec:	080064b9 	.word	0x080064b9
 80064f0:	080064b9 	.word	0x080064b9
 80064f4:	080064b9 	.word	0x080064b9
 80064f8:	080064b9 	.word	0x080064b9
 80064fc:	0800663b 	.word	0x0800663b
 8006500:	08006567 	.word	0x08006567
 8006504:	080065f5 	.word	0x080065f5
 8006508:	080064b9 	.word	0x080064b9
 800650c:	080064b9 	.word	0x080064b9
 8006510:	0800665d 	.word	0x0800665d
 8006514:	080064b9 	.word	0x080064b9
 8006518:	08006567 	.word	0x08006567
 800651c:	080064b9 	.word	0x080064b9
 8006520:	080064b9 	.word	0x080064b9
 8006524:	080065fd 	.word	0x080065fd
 8006528:	6833      	ldr	r3, [r6, #0]
 800652a:	1d1a      	adds	r2, r3, #4
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	6032      	str	r2, [r6, #0]
 8006530:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006534:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006538:	2301      	movs	r3, #1
 800653a:	e09c      	b.n	8006676 <_printf_i+0x1e6>
 800653c:	6833      	ldr	r3, [r6, #0]
 800653e:	6820      	ldr	r0, [r4, #0]
 8006540:	1d19      	adds	r1, r3, #4
 8006542:	6031      	str	r1, [r6, #0]
 8006544:	0606      	lsls	r6, r0, #24
 8006546:	d501      	bpl.n	800654c <_printf_i+0xbc>
 8006548:	681d      	ldr	r5, [r3, #0]
 800654a:	e003      	b.n	8006554 <_printf_i+0xc4>
 800654c:	0645      	lsls	r5, r0, #25
 800654e:	d5fb      	bpl.n	8006548 <_printf_i+0xb8>
 8006550:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006554:	2d00      	cmp	r5, #0
 8006556:	da03      	bge.n	8006560 <_printf_i+0xd0>
 8006558:	232d      	movs	r3, #45	@ 0x2d
 800655a:	426d      	negs	r5, r5
 800655c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006560:	4858      	ldr	r0, [pc, #352]	@ (80066c4 <_printf_i+0x234>)
 8006562:	230a      	movs	r3, #10
 8006564:	e011      	b.n	800658a <_printf_i+0xfa>
 8006566:	6821      	ldr	r1, [r4, #0]
 8006568:	6833      	ldr	r3, [r6, #0]
 800656a:	0608      	lsls	r0, r1, #24
 800656c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006570:	d402      	bmi.n	8006578 <_printf_i+0xe8>
 8006572:	0649      	lsls	r1, r1, #25
 8006574:	bf48      	it	mi
 8006576:	b2ad      	uxthmi	r5, r5
 8006578:	2f6f      	cmp	r7, #111	@ 0x6f
 800657a:	4852      	ldr	r0, [pc, #328]	@ (80066c4 <_printf_i+0x234>)
 800657c:	6033      	str	r3, [r6, #0]
 800657e:	bf14      	ite	ne
 8006580:	230a      	movne	r3, #10
 8006582:	2308      	moveq	r3, #8
 8006584:	2100      	movs	r1, #0
 8006586:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800658a:	6866      	ldr	r6, [r4, #4]
 800658c:	60a6      	str	r6, [r4, #8]
 800658e:	2e00      	cmp	r6, #0
 8006590:	db05      	blt.n	800659e <_printf_i+0x10e>
 8006592:	6821      	ldr	r1, [r4, #0]
 8006594:	432e      	orrs	r6, r5
 8006596:	f021 0104 	bic.w	r1, r1, #4
 800659a:	6021      	str	r1, [r4, #0]
 800659c:	d04b      	beq.n	8006636 <_printf_i+0x1a6>
 800659e:	4616      	mov	r6, r2
 80065a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80065a4:	fb03 5711 	mls	r7, r3, r1, r5
 80065a8:	5dc7      	ldrb	r7, [r0, r7]
 80065aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80065ae:	462f      	mov	r7, r5
 80065b0:	42bb      	cmp	r3, r7
 80065b2:	460d      	mov	r5, r1
 80065b4:	d9f4      	bls.n	80065a0 <_printf_i+0x110>
 80065b6:	2b08      	cmp	r3, #8
 80065b8:	d10b      	bne.n	80065d2 <_printf_i+0x142>
 80065ba:	6823      	ldr	r3, [r4, #0]
 80065bc:	07df      	lsls	r7, r3, #31
 80065be:	d508      	bpl.n	80065d2 <_printf_i+0x142>
 80065c0:	6923      	ldr	r3, [r4, #16]
 80065c2:	6861      	ldr	r1, [r4, #4]
 80065c4:	4299      	cmp	r1, r3
 80065c6:	bfde      	ittt	le
 80065c8:	2330      	movle	r3, #48	@ 0x30
 80065ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80065ce:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80065d2:	1b92      	subs	r2, r2, r6
 80065d4:	6122      	str	r2, [r4, #16]
 80065d6:	f8cd a000 	str.w	sl, [sp]
 80065da:	464b      	mov	r3, r9
 80065dc:	aa03      	add	r2, sp, #12
 80065de:	4621      	mov	r1, r4
 80065e0:	4640      	mov	r0, r8
 80065e2:	f7ff fee7 	bl	80063b4 <_printf_common>
 80065e6:	3001      	adds	r0, #1
 80065e8:	d14a      	bne.n	8006680 <_printf_i+0x1f0>
 80065ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065ee:	b004      	add	sp, #16
 80065f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065f4:	6823      	ldr	r3, [r4, #0]
 80065f6:	f043 0320 	orr.w	r3, r3, #32
 80065fa:	6023      	str	r3, [r4, #0]
 80065fc:	4832      	ldr	r0, [pc, #200]	@ (80066c8 <_printf_i+0x238>)
 80065fe:	2778      	movs	r7, #120	@ 0x78
 8006600:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006604:	6823      	ldr	r3, [r4, #0]
 8006606:	6831      	ldr	r1, [r6, #0]
 8006608:	061f      	lsls	r7, r3, #24
 800660a:	f851 5b04 	ldr.w	r5, [r1], #4
 800660e:	d402      	bmi.n	8006616 <_printf_i+0x186>
 8006610:	065f      	lsls	r7, r3, #25
 8006612:	bf48      	it	mi
 8006614:	b2ad      	uxthmi	r5, r5
 8006616:	6031      	str	r1, [r6, #0]
 8006618:	07d9      	lsls	r1, r3, #31
 800661a:	bf44      	itt	mi
 800661c:	f043 0320 	orrmi.w	r3, r3, #32
 8006620:	6023      	strmi	r3, [r4, #0]
 8006622:	b11d      	cbz	r5, 800662c <_printf_i+0x19c>
 8006624:	2310      	movs	r3, #16
 8006626:	e7ad      	b.n	8006584 <_printf_i+0xf4>
 8006628:	4826      	ldr	r0, [pc, #152]	@ (80066c4 <_printf_i+0x234>)
 800662a:	e7e9      	b.n	8006600 <_printf_i+0x170>
 800662c:	6823      	ldr	r3, [r4, #0]
 800662e:	f023 0320 	bic.w	r3, r3, #32
 8006632:	6023      	str	r3, [r4, #0]
 8006634:	e7f6      	b.n	8006624 <_printf_i+0x194>
 8006636:	4616      	mov	r6, r2
 8006638:	e7bd      	b.n	80065b6 <_printf_i+0x126>
 800663a:	6833      	ldr	r3, [r6, #0]
 800663c:	6825      	ldr	r5, [r4, #0]
 800663e:	6961      	ldr	r1, [r4, #20]
 8006640:	1d18      	adds	r0, r3, #4
 8006642:	6030      	str	r0, [r6, #0]
 8006644:	062e      	lsls	r6, r5, #24
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	d501      	bpl.n	800664e <_printf_i+0x1be>
 800664a:	6019      	str	r1, [r3, #0]
 800664c:	e002      	b.n	8006654 <_printf_i+0x1c4>
 800664e:	0668      	lsls	r0, r5, #25
 8006650:	d5fb      	bpl.n	800664a <_printf_i+0x1ba>
 8006652:	8019      	strh	r1, [r3, #0]
 8006654:	2300      	movs	r3, #0
 8006656:	6123      	str	r3, [r4, #16]
 8006658:	4616      	mov	r6, r2
 800665a:	e7bc      	b.n	80065d6 <_printf_i+0x146>
 800665c:	6833      	ldr	r3, [r6, #0]
 800665e:	1d1a      	adds	r2, r3, #4
 8006660:	6032      	str	r2, [r6, #0]
 8006662:	681e      	ldr	r6, [r3, #0]
 8006664:	6862      	ldr	r2, [r4, #4]
 8006666:	2100      	movs	r1, #0
 8006668:	4630      	mov	r0, r6
 800666a:	f7f9 fe51 	bl	8000310 <memchr>
 800666e:	b108      	cbz	r0, 8006674 <_printf_i+0x1e4>
 8006670:	1b80      	subs	r0, r0, r6
 8006672:	6060      	str	r0, [r4, #4]
 8006674:	6863      	ldr	r3, [r4, #4]
 8006676:	6123      	str	r3, [r4, #16]
 8006678:	2300      	movs	r3, #0
 800667a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800667e:	e7aa      	b.n	80065d6 <_printf_i+0x146>
 8006680:	6923      	ldr	r3, [r4, #16]
 8006682:	4632      	mov	r2, r6
 8006684:	4649      	mov	r1, r9
 8006686:	4640      	mov	r0, r8
 8006688:	47d0      	blx	sl
 800668a:	3001      	adds	r0, #1
 800668c:	d0ad      	beq.n	80065ea <_printf_i+0x15a>
 800668e:	6823      	ldr	r3, [r4, #0]
 8006690:	079b      	lsls	r3, r3, #30
 8006692:	d413      	bmi.n	80066bc <_printf_i+0x22c>
 8006694:	68e0      	ldr	r0, [r4, #12]
 8006696:	9b03      	ldr	r3, [sp, #12]
 8006698:	4298      	cmp	r0, r3
 800669a:	bfb8      	it	lt
 800669c:	4618      	movlt	r0, r3
 800669e:	e7a6      	b.n	80065ee <_printf_i+0x15e>
 80066a0:	2301      	movs	r3, #1
 80066a2:	4632      	mov	r2, r6
 80066a4:	4649      	mov	r1, r9
 80066a6:	4640      	mov	r0, r8
 80066a8:	47d0      	blx	sl
 80066aa:	3001      	adds	r0, #1
 80066ac:	d09d      	beq.n	80065ea <_printf_i+0x15a>
 80066ae:	3501      	adds	r5, #1
 80066b0:	68e3      	ldr	r3, [r4, #12]
 80066b2:	9903      	ldr	r1, [sp, #12]
 80066b4:	1a5b      	subs	r3, r3, r1
 80066b6:	42ab      	cmp	r3, r5
 80066b8:	dcf2      	bgt.n	80066a0 <_printf_i+0x210>
 80066ba:	e7eb      	b.n	8006694 <_printf_i+0x204>
 80066bc:	2500      	movs	r5, #0
 80066be:	f104 0619 	add.w	r6, r4, #25
 80066c2:	e7f5      	b.n	80066b0 <_printf_i+0x220>
 80066c4:	08008882 	.word	0x08008882
 80066c8:	08008893 	.word	0x08008893

080066cc <std>:
 80066cc:	2300      	movs	r3, #0
 80066ce:	b510      	push	{r4, lr}
 80066d0:	4604      	mov	r4, r0
 80066d2:	e9c0 3300 	strd	r3, r3, [r0]
 80066d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80066da:	6083      	str	r3, [r0, #8]
 80066dc:	8181      	strh	r1, [r0, #12]
 80066de:	6643      	str	r3, [r0, #100]	@ 0x64
 80066e0:	81c2      	strh	r2, [r0, #14]
 80066e2:	6183      	str	r3, [r0, #24]
 80066e4:	4619      	mov	r1, r3
 80066e6:	2208      	movs	r2, #8
 80066e8:	305c      	adds	r0, #92	@ 0x5c
 80066ea:	f000 f9f9 	bl	8006ae0 <memset>
 80066ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006724 <std+0x58>)
 80066f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80066f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006728 <std+0x5c>)
 80066f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80066f6:	4b0d      	ldr	r3, [pc, #52]	@ (800672c <std+0x60>)
 80066f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80066fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006730 <std+0x64>)
 80066fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80066fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006734 <std+0x68>)
 8006700:	6224      	str	r4, [r4, #32]
 8006702:	429c      	cmp	r4, r3
 8006704:	d006      	beq.n	8006714 <std+0x48>
 8006706:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800670a:	4294      	cmp	r4, r2
 800670c:	d002      	beq.n	8006714 <std+0x48>
 800670e:	33d0      	adds	r3, #208	@ 0xd0
 8006710:	429c      	cmp	r4, r3
 8006712:	d105      	bne.n	8006720 <std+0x54>
 8006714:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800671c:	f000 ba5c 	b.w	8006bd8 <__retarget_lock_init_recursive>
 8006720:	bd10      	pop	{r4, pc}
 8006722:	bf00      	nop
 8006724:	08006931 	.word	0x08006931
 8006728:	08006953 	.word	0x08006953
 800672c:	0800698b 	.word	0x0800698b
 8006730:	080069af 	.word	0x080069af
 8006734:	2400029c 	.word	0x2400029c

08006738 <stdio_exit_handler>:
 8006738:	4a02      	ldr	r2, [pc, #8]	@ (8006744 <stdio_exit_handler+0xc>)
 800673a:	4903      	ldr	r1, [pc, #12]	@ (8006748 <stdio_exit_handler+0x10>)
 800673c:	4803      	ldr	r0, [pc, #12]	@ (800674c <stdio_exit_handler+0x14>)
 800673e:	f000 b869 	b.w	8006814 <_fwalk_sglue>
 8006742:	bf00      	nop
 8006744:	24000010 	.word	0x24000010
 8006748:	0800842d 	.word	0x0800842d
 800674c:	24000020 	.word	0x24000020

08006750 <cleanup_stdio>:
 8006750:	6841      	ldr	r1, [r0, #4]
 8006752:	4b0c      	ldr	r3, [pc, #48]	@ (8006784 <cleanup_stdio+0x34>)
 8006754:	4299      	cmp	r1, r3
 8006756:	b510      	push	{r4, lr}
 8006758:	4604      	mov	r4, r0
 800675a:	d001      	beq.n	8006760 <cleanup_stdio+0x10>
 800675c:	f001 fe66 	bl	800842c <_fflush_r>
 8006760:	68a1      	ldr	r1, [r4, #8]
 8006762:	4b09      	ldr	r3, [pc, #36]	@ (8006788 <cleanup_stdio+0x38>)
 8006764:	4299      	cmp	r1, r3
 8006766:	d002      	beq.n	800676e <cleanup_stdio+0x1e>
 8006768:	4620      	mov	r0, r4
 800676a:	f001 fe5f 	bl	800842c <_fflush_r>
 800676e:	68e1      	ldr	r1, [r4, #12]
 8006770:	4b06      	ldr	r3, [pc, #24]	@ (800678c <cleanup_stdio+0x3c>)
 8006772:	4299      	cmp	r1, r3
 8006774:	d004      	beq.n	8006780 <cleanup_stdio+0x30>
 8006776:	4620      	mov	r0, r4
 8006778:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800677c:	f001 be56 	b.w	800842c <_fflush_r>
 8006780:	bd10      	pop	{r4, pc}
 8006782:	bf00      	nop
 8006784:	2400029c 	.word	0x2400029c
 8006788:	24000304 	.word	0x24000304
 800678c:	2400036c 	.word	0x2400036c

08006790 <global_stdio_init.part.0>:
 8006790:	b510      	push	{r4, lr}
 8006792:	4b0b      	ldr	r3, [pc, #44]	@ (80067c0 <global_stdio_init.part.0+0x30>)
 8006794:	4c0b      	ldr	r4, [pc, #44]	@ (80067c4 <global_stdio_init.part.0+0x34>)
 8006796:	4a0c      	ldr	r2, [pc, #48]	@ (80067c8 <global_stdio_init.part.0+0x38>)
 8006798:	601a      	str	r2, [r3, #0]
 800679a:	4620      	mov	r0, r4
 800679c:	2200      	movs	r2, #0
 800679e:	2104      	movs	r1, #4
 80067a0:	f7ff ff94 	bl	80066cc <std>
 80067a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80067a8:	2201      	movs	r2, #1
 80067aa:	2109      	movs	r1, #9
 80067ac:	f7ff ff8e 	bl	80066cc <std>
 80067b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80067b4:	2202      	movs	r2, #2
 80067b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067ba:	2112      	movs	r1, #18
 80067bc:	f7ff bf86 	b.w	80066cc <std>
 80067c0:	240003d4 	.word	0x240003d4
 80067c4:	2400029c 	.word	0x2400029c
 80067c8:	08006739 	.word	0x08006739

080067cc <__sfp_lock_acquire>:
 80067cc:	4801      	ldr	r0, [pc, #4]	@ (80067d4 <__sfp_lock_acquire+0x8>)
 80067ce:	f000 ba04 	b.w	8006bda <__retarget_lock_acquire_recursive>
 80067d2:	bf00      	nop
 80067d4:	240003dd 	.word	0x240003dd

080067d8 <__sfp_lock_release>:
 80067d8:	4801      	ldr	r0, [pc, #4]	@ (80067e0 <__sfp_lock_release+0x8>)
 80067da:	f000 b9ff 	b.w	8006bdc <__retarget_lock_release_recursive>
 80067de:	bf00      	nop
 80067e0:	240003dd 	.word	0x240003dd

080067e4 <__sinit>:
 80067e4:	b510      	push	{r4, lr}
 80067e6:	4604      	mov	r4, r0
 80067e8:	f7ff fff0 	bl	80067cc <__sfp_lock_acquire>
 80067ec:	6a23      	ldr	r3, [r4, #32]
 80067ee:	b11b      	cbz	r3, 80067f8 <__sinit+0x14>
 80067f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067f4:	f7ff bff0 	b.w	80067d8 <__sfp_lock_release>
 80067f8:	4b04      	ldr	r3, [pc, #16]	@ (800680c <__sinit+0x28>)
 80067fa:	6223      	str	r3, [r4, #32]
 80067fc:	4b04      	ldr	r3, [pc, #16]	@ (8006810 <__sinit+0x2c>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d1f5      	bne.n	80067f0 <__sinit+0xc>
 8006804:	f7ff ffc4 	bl	8006790 <global_stdio_init.part.0>
 8006808:	e7f2      	b.n	80067f0 <__sinit+0xc>
 800680a:	bf00      	nop
 800680c:	08006751 	.word	0x08006751
 8006810:	240003d4 	.word	0x240003d4

08006814 <_fwalk_sglue>:
 8006814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006818:	4607      	mov	r7, r0
 800681a:	4688      	mov	r8, r1
 800681c:	4614      	mov	r4, r2
 800681e:	2600      	movs	r6, #0
 8006820:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006824:	f1b9 0901 	subs.w	r9, r9, #1
 8006828:	d505      	bpl.n	8006836 <_fwalk_sglue+0x22>
 800682a:	6824      	ldr	r4, [r4, #0]
 800682c:	2c00      	cmp	r4, #0
 800682e:	d1f7      	bne.n	8006820 <_fwalk_sglue+0xc>
 8006830:	4630      	mov	r0, r6
 8006832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006836:	89ab      	ldrh	r3, [r5, #12]
 8006838:	2b01      	cmp	r3, #1
 800683a:	d907      	bls.n	800684c <_fwalk_sglue+0x38>
 800683c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006840:	3301      	adds	r3, #1
 8006842:	d003      	beq.n	800684c <_fwalk_sglue+0x38>
 8006844:	4629      	mov	r1, r5
 8006846:	4638      	mov	r0, r7
 8006848:	47c0      	blx	r8
 800684a:	4306      	orrs	r6, r0
 800684c:	3568      	adds	r5, #104	@ 0x68
 800684e:	e7e9      	b.n	8006824 <_fwalk_sglue+0x10>

08006850 <iprintf>:
 8006850:	b40f      	push	{r0, r1, r2, r3}
 8006852:	b507      	push	{r0, r1, r2, lr}
 8006854:	4906      	ldr	r1, [pc, #24]	@ (8006870 <iprintf+0x20>)
 8006856:	ab04      	add	r3, sp, #16
 8006858:	6808      	ldr	r0, [r1, #0]
 800685a:	f853 2b04 	ldr.w	r2, [r3], #4
 800685e:	6881      	ldr	r1, [r0, #8]
 8006860:	9301      	str	r3, [sp, #4]
 8006862:	f001 fc47 	bl	80080f4 <_vfiprintf_r>
 8006866:	b003      	add	sp, #12
 8006868:	f85d eb04 	ldr.w	lr, [sp], #4
 800686c:	b004      	add	sp, #16
 800686e:	4770      	bx	lr
 8006870:	2400001c 	.word	0x2400001c

08006874 <_puts_r>:
 8006874:	6a03      	ldr	r3, [r0, #32]
 8006876:	b570      	push	{r4, r5, r6, lr}
 8006878:	6884      	ldr	r4, [r0, #8]
 800687a:	4605      	mov	r5, r0
 800687c:	460e      	mov	r6, r1
 800687e:	b90b      	cbnz	r3, 8006884 <_puts_r+0x10>
 8006880:	f7ff ffb0 	bl	80067e4 <__sinit>
 8006884:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006886:	07db      	lsls	r3, r3, #31
 8006888:	d405      	bmi.n	8006896 <_puts_r+0x22>
 800688a:	89a3      	ldrh	r3, [r4, #12]
 800688c:	0598      	lsls	r0, r3, #22
 800688e:	d402      	bmi.n	8006896 <_puts_r+0x22>
 8006890:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006892:	f000 f9a2 	bl	8006bda <__retarget_lock_acquire_recursive>
 8006896:	89a3      	ldrh	r3, [r4, #12]
 8006898:	0719      	lsls	r1, r3, #28
 800689a:	d502      	bpl.n	80068a2 <_puts_r+0x2e>
 800689c:	6923      	ldr	r3, [r4, #16]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d135      	bne.n	800690e <_puts_r+0x9a>
 80068a2:	4621      	mov	r1, r4
 80068a4:	4628      	mov	r0, r5
 80068a6:	f000 f8c5 	bl	8006a34 <__swsetup_r>
 80068aa:	b380      	cbz	r0, 800690e <_puts_r+0x9a>
 80068ac:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80068b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80068b2:	07da      	lsls	r2, r3, #31
 80068b4:	d405      	bmi.n	80068c2 <_puts_r+0x4e>
 80068b6:	89a3      	ldrh	r3, [r4, #12]
 80068b8:	059b      	lsls	r3, r3, #22
 80068ba:	d402      	bmi.n	80068c2 <_puts_r+0x4e>
 80068bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80068be:	f000 f98d 	bl	8006bdc <__retarget_lock_release_recursive>
 80068c2:	4628      	mov	r0, r5
 80068c4:	bd70      	pop	{r4, r5, r6, pc}
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	da04      	bge.n	80068d4 <_puts_r+0x60>
 80068ca:	69a2      	ldr	r2, [r4, #24]
 80068cc:	429a      	cmp	r2, r3
 80068ce:	dc17      	bgt.n	8006900 <_puts_r+0x8c>
 80068d0:	290a      	cmp	r1, #10
 80068d2:	d015      	beq.n	8006900 <_puts_r+0x8c>
 80068d4:	6823      	ldr	r3, [r4, #0]
 80068d6:	1c5a      	adds	r2, r3, #1
 80068d8:	6022      	str	r2, [r4, #0]
 80068da:	7019      	strb	r1, [r3, #0]
 80068dc:	68a3      	ldr	r3, [r4, #8]
 80068de:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80068e2:	3b01      	subs	r3, #1
 80068e4:	60a3      	str	r3, [r4, #8]
 80068e6:	2900      	cmp	r1, #0
 80068e8:	d1ed      	bne.n	80068c6 <_puts_r+0x52>
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	da11      	bge.n	8006912 <_puts_r+0x9e>
 80068ee:	4622      	mov	r2, r4
 80068f0:	210a      	movs	r1, #10
 80068f2:	4628      	mov	r0, r5
 80068f4:	f000 f85f 	bl	80069b6 <__swbuf_r>
 80068f8:	3001      	adds	r0, #1
 80068fa:	d0d7      	beq.n	80068ac <_puts_r+0x38>
 80068fc:	250a      	movs	r5, #10
 80068fe:	e7d7      	b.n	80068b0 <_puts_r+0x3c>
 8006900:	4622      	mov	r2, r4
 8006902:	4628      	mov	r0, r5
 8006904:	f000 f857 	bl	80069b6 <__swbuf_r>
 8006908:	3001      	adds	r0, #1
 800690a:	d1e7      	bne.n	80068dc <_puts_r+0x68>
 800690c:	e7ce      	b.n	80068ac <_puts_r+0x38>
 800690e:	3e01      	subs	r6, #1
 8006910:	e7e4      	b.n	80068dc <_puts_r+0x68>
 8006912:	6823      	ldr	r3, [r4, #0]
 8006914:	1c5a      	adds	r2, r3, #1
 8006916:	6022      	str	r2, [r4, #0]
 8006918:	220a      	movs	r2, #10
 800691a:	701a      	strb	r2, [r3, #0]
 800691c:	e7ee      	b.n	80068fc <_puts_r+0x88>
	...

08006920 <puts>:
 8006920:	4b02      	ldr	r3, [pc, #8]	@ (800692c <puts+0xc>)
 8006922:	4601      	mov	r1, r0
 8006924:	6818      	ldr	r0, [r3, #0]
 8006926:	f7ff bfa5 	b.w	8006874 <_puts_r>
 800692a:	bf00      	nop
 800692c:	2400001c 	.word	0x2400001c

08006930 <__sread>:
 8006930:	b510      	push	{r4, lr}
 8006932:	460c      	mov	r4, r1
 8006934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006938:	f000 f900 	bl	8006b3c <_read_r>
 800693c:	2800      	cmp	r0, #0
 800693e:	bfab      	itete	ge
 8006940:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006942:	89a3      	ldrhlt	r3, [r4, #12]
 8006944:	181b      	addge	r3, r3, r0
 8006946:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800694a:	bfac      	ite	ge
 800694c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800694e:	81a3      	strhlt	r3, [r4, #12]
 8006950:	bd10      	pop	{r4, pc}

08006952 <__swrite>:
 8006952:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006956:	461f      	mov	r7, r3
 8006958:	898b      	ldrh	r3, [r1, #12]
 800695a:	05db      	lsls	r3, r3, #23
 800695c:	4605      	mov	r5, r0
 800695e:	460c      	mov	r4, r1
 8006960:	4616      	mov	r6, r2
 8006962:	d505      	bpl.n	8006970 <__swrite+0x1e>
 8006964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006968:	2302      	movs	r3, #2
 800696a:	2200      	movs	r2, #0
 800696c:	f000 f8d4 	bl	8006b18 <_lseek_r>
 8006970:	89a3      	ldrh	r3, [r4, #12]
 8006972:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006976:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800697a:	81a3      	strh	r3, [r4, #12]
 800697c:	4632      	mov	r2, r6
 800697e:	463b      	mov	r3, r7
 8006980:	4628      	mov	r0, r5
 8006982:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006986:	f000 b8eb 	b.w	8006b60 <_write_r>

0800698a <__sseek>:
 800698a:	b510      	push	{r4, lr}
 800698c:	460c      	mov	r4, r1
 800698e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006992:	f000 f8c1 	bl	8006b18 <_lseek_r>
 8006996:	1c43      	adds	r3, r0, #1
 8006998:	89a3      	ldrh	r3, [r4, #12]
 800699a:	bf15      	itete	ne
 800699c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800699e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80069a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80069a6:	81a3      	strheq	r3, [r4, #12]
 80069a8:	bf18      	it	ne
 80069aa:	81a3      	strhne	r3, [r4, #12]
 80069ac:	bd10      	pop	{r4, pc}

080069ae <__sclose>:
 80069ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069b2:	f000 b8a1 	b.w	8006af8 <_close_r>

080069b6 <__swbuf_r>:
 80069b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069b8:	460e      	mov	r6, r1
 80069ba:	4614      	mov	r4, r2
 80069bc:	4605      	mov	r5, r0
 80069be:	b118      	cbz	r0, 80069c8 <__swbuf_r+0x12>
 80069c0:	6a03      	ldr	r3, [r0, #32]
 80069c2:	b90b      	cbnz	r3, 80069c8 <__swbuf_r+0x12>
 80069c4:	f7ff ff0e 	bl	80067e4 <__sinit>
 80069c8:	69a3      	ldr	r3, [r4, #24]
 80069ca:	60a3      	str	r3, [r4, #8]
 80069cc:	89a3      	ldrh	r3, [r4, #12]
 80069ce:	071a      	lsls	r2, r3, #28
 80069d0:	d501      	bpl.n	80069d6 <__swbuf_r+0x20>
 80069d2:	6923      	ldr	r3, [r4, #16]
 80069d4:	b943      	cbnz	r3, 80069e8 <__swbuf_r+0x32>
 80069d6:	4621      	mov	r1, r4
 80069d8:	4628      	mov	r0, r5
 80069da:	f000 f82b 	bl	8006a34 <__swsetup_r>
 80069de:	b118      	cbz	r0, 80069e8 <__swbuf_r+0x32>
 80069e0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80069e4:	4638      	mov	r0, r7
 80069e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069e8:	6823      	ldr	r3, [r4, #0]
 80069ea:	6922      	ldr	r2, [r4, #16]
 80069ec:	1a98      	subs	r0, r3, r2
 80069ee:	6963      	ldr	r3, [r4, #20]
 80069f0:	b2f6      	uxtb	r6, r6
 80069f2:	4283      	cmp	r3, r0
 80069f4:	4637      	mov	r7, r6
 80069f6:	dc05      	bgt.n	8006a04 <__swbuf_r+0x4e>
 80069f8:	4621      	mov	r1, r4
 80069fa:	4628      	mov	r0, r5
 80069fc:	f001 fd16 	bl	800842c <_fflush_r>
 8006a00:	2800      	cmp	r0, #0
 8006a02:	d1ed      	bne.n	80069e0 <__swbuf_r+0x2a>
 8006a04:	68a3      	ldr	r3, [r4, #8]
 8006a06:	3b01      	subs	r3, #1
 8006a08:	60a3      	str	r3, [r4, #8]
 8006a0a:	6823      	ldr	r3, [r4, #0]
 8006a0c:	1c5a      	adds	r2, r3, #1
 8006a0e:	6022      	str	r2, [r4, #0]
 8006a10:	701e      	strb	r6, [r3, #0]
 8006a12:	6962      	ldr	r2, [r4, #20]
 8006a14:	1c43      	adds	r3, r0, #1
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d004      	beq.n	8006a24 <__swbuf_r+0x6e>
 8006a1a:	89a3      	ldrh	r3, [r4, #12]
 8006a1c:	07db      	lsls	r3, r3, #31
 8006a1e:	d5e1      	bpl.n	80069e4 <__swbuf_r+0x2e>
 8006a20:	2e0a      	cmp	r6, #10
 8006a22:	d1df      	bne.n	80069e4 <__swbuf_r+0x2e>
 8006a24:	4621      	mov	r1, r4
 8006a26:	4628      	mov	r0, r5
 8006a28:	f001 fd00 	bl	800842c <_fflush_r>
 8006a2c:	2800      	cmp	r0, #0
 8006a2e:	d0d9      	beq.n	80069e4 <__swbuf_r+0x2e>
 8006a30:	e7d6      	b.n	80069e0 <__swbuf_r+0x2a>
	...

08006a34 <__swsetup_r>:
 8006a34:	b538      	push	{r3, r4, r5, lr}
 8006a36:	4b29      	ldr	r3, [pc, #164]	@ (8006adc <__swsetup_r+0xa8>)
 8006a38:	4605      	mov	r5, r0
 8006a3a:	6818      	ldr	r0, [r3, #0]
 8006a3c:	460c      	mov	r4, r1
 8006a3e:	b118      	cbz	r0, 8006a48 <__swsetup_r+0x14>
 8006a40:	6a03      	ldr	r3, [r0, #32]
 8006a42:	b90b      	cbnz	r3, 8006a48 <__swsetup_r+0x14>
 8006a44:	f7ff fece 	bl	80067e4 <__sinit>
 8006a48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a4c:	0719      	lsls	r1, r3, #28
 8006a4e:	d422      	bmi.n	8006a96 <__swsetup_r+0x62>
 8006a50:	06da      	lsls	r2, r3, #27
 8006a52:	d407      	bmi.n	8006a64 <__swsetup_r+0x30>
 8006a54:	2209      	movs	r2, #9
 8006a56:	602a      	str	r2, [r5, #0]
 8006a58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a5c:	81a3      	strh	r3, [r4, #12]
 8006a5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a62:	e033      	b.n	8006acc <__swsetup_r+0x98>
 8006a64:	0758      	lsls	r0, r3, #29
 8006a66:	d512      	bpl.n	8006a8e <__swsetup_r+0x5a>
 8006a68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a6a:	b141      	cbz	r1, 8006a7e <__swsetup_r+0x4a>
 8006a6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a70:	4299      	cmp	r1, r3
 8006a72:	d002      	beq.n	8006a7a <__swsetup_r+0x46>
 8006a74:	4628      	mov	r0, r5
 8006a76:	f000 fe99 	bl	80077ac <_free_r>
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a7e:	89a3      	ldrh	r3, [r4, #12]
 8006a80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006a84:	81a3      	strh	r3, [r4, #12]
 8006a86:	2300      	movs	r3, #0
 8006a88:	6063      	str	r3, [r4, #4]
 8006a8a:	6923      	ldr	r3, [r4, #16]
 8006a8c:	6023      	str	r3, [r4, #0]
 8006a8e:	89a3      	ldrh	r3, [r4, #12]
 8006a90:	f043 0308 	orr.w	r3, r3, #8
 8006a94:	81a3      	strh	r3, [r4, #12]
 8006a96:	6923      	ldr	r3, [r4, #16]
 8006a98:	b94b      	cbnz	r3, 8006aae <__swsetup_r+0x7a>
 8006a9a:	89a3      	ldrh	r3, [r4, #12]
 8006a9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006aa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006aa4:	d003      	beq.n	8006aae <__swsetup_r+0x7a>
 8006aa6:	4621      	mov	r1, r4
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	f001 fd0d 	bl	80084c8 <__smakebuf_r>
 8006aae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ab2:	f013 0201 	ands.w	r2, r3, #1
 8006ab6:	d00a      	beq.n	8006ace <__swsetup_r+0x9a>
 8006ab8:	2200      	movs	r2, #0
 8006aba:	60a2      	str	r2, [r4, #8]
 8006abc:	6962      	ldr	r2, [r4, #20]
 8006abe:	4252      	negs	r2, r2
 8006ac0:	61a2      	str	r2, [r4, #24]
 8006ac2:	6922      	ldr	r2, [r4, #16]
 8006ac4:	b942      	cbnz	r2, 8006ad8 <__swsetup_r+0xa4>
 8006ac6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006aca:	d1c5      	bne.n	8006a58 <__swsetup_r+0x24>
 8006acc:	bd38      	pop	{r3, r4, r5, pc}
 8006ace:	0799      	lsls	r1, r3, #30
 8006ad0:	bf58      	it	pl
 8006ad2:	6962      	ldrpl	r2, [r4, #20]
 8006ad4:	60a2      	str	r2, [r4, #8]
 8006ad6:	e7f4      	b.n	8006ac2 <__swsetup_r+0x8e>
 8006ad8:	2000      	movs	r0, #0
 8006ada:	e7f7      	b.n	8006acc <__swsetup_r+0x98>
 8006adc:	2400001c 	.word	0x2400001c

08006ae0 <memset>:
 8006ae0:	4402      	add	r2, r0
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d100      	bne.n	8006aea <memset+0xa>
 8006ae8:	4770      	bx	lr
 8006aea:	f803 1b01 	strb.w	r1, [r3], #1
 8006aee:	e7f9      	b.n	8006ae4 <memset+0x4>

08006af0 <_localeconv_r>:
 8006af0:	4800      	ldr	r0, [pc, #0]	@ (8006af4 <_localeconv_r+0x4>)
 8006af2:	4770      	bx	lr
 8006af4:	2400015c 	.word	0x2400015c

08006af8 <_close_r>:
 8006af8:	b538      	push	{r3, r4, r5, lr}
 8006afa:	4d06      	ldr	r5, [pc, #24]	@ (8006b14 <_close_r+0x1c>)
 8006afc:	2300      	movs	r3, #0
 8006afe:	4604      	mov	r4, r0
 8006b00:	4608      	mov	r0, r1
 8006b02:	602b      	str	r3, [r5, #0]
 8006b04:	f7fa f9b4 	bl	8000e70 <_close>
 8006b08:	1c43      	adds	r3, r0, #1
 8006b0a:	d102      	bne.n	8006b12 <_close_r+0x1a>
 8006b0c:	682b      	ldr	r3, [r5, #0]
 8006b0e:	b103      	cbz	r3, 8006b12 <_close_r+0x1a>
 8006b10:	6023      	str	r3, [r4, #0]
 8006b12:	bd38      	pop	{r3, r4, r5, pc}
 8006b14:	240003d8 	.word	0x240003d8

08006b18 <_lseek_r>:
 8006b18:	b538      	push	{r3, r4, r5, lr}
 8006b1a:	4d07      	ldr	r5, [pc, #28]	@ (8006b38 <_lseek_r+0x20>)
 8006b1c:	4604      	mov	r4, r0
 8006b1e:	4608      	mov	r0, r1
 8006b20:	4611      	mov	r1, r2
 8006b22:	2200      	movs	r2, #0
 8006b24:	602a      	str	r2, [r5, #0]
 8006b26:	461a      	mov	r2, r3
 8006b28:	f7fa f9c9 	bl	8000ebe <_lseek>
 8006b2c:	1c43      	adds	r3, r0, #1
 8006b2e:	d102      	bne.n	8006b36 <_lseek_r+0x1e>
 8006b30:	682b      	ldr	r3, [r5, #0]
 8006b32:	b103      	cbz	r3, 8006b36 <_lseek_r+0x1e>
 8006b34:	6023      	str	r3, [r4, #0]
 8006b36:	bd38      	pop	{r3, r4, r5, pc}
 8006b38:	240003d8 	.word	0x240003d8

08006b3c <_read_r>:
 8006b3c:	b538      	push	{r3, r4, r5, lr}
 8006b3e:	4d07      	ldr	r5, [pc, #28]	@ (8006b5c <_read_r+0x20>)
 8006b40:	4604      	mov	r4, r0
 8006b42:	4608      	mov	r0, r1
 8006b44:	4611      	mov	r1, r2
 8006b46:	2200      	movs	r2, #0
 8006b48:	602a      	str	r2, [r5, #0]
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	f7fa f973 	bl	8000e36 <_read>
 8006b50:	1c43      	adds	r3, r0, #1
 8006b52:	d102      	bne.n	8006b5a <_read_r+0x1e>
 8006b54:	682b      	ldr	r3, [r5, #0]
 8006b56:	b103      	cbz	r3, 8006b5a <_read_r+0x1e>
 8006b58:	6023      	str	r3, [r4, #0]
 8006b5a:	bd38      	pop	{r3, r4, r5, pc}
 8006b5c:	240003d8 	.word	0x240003d8

08006b60 <_write_r>:
 8006b60:	b538      	push	{r3, r4, r5, lr}
 8006b62:	4d07      	ldr	r5, [pc, #28]	@ (8006b80 <_write_r+0x20>)
 8006b64:	4604      	mov	r4, r0
 8006b66:	4608      	mov	r0, r1
 8006b68:	4611      	mov	r1, r2
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	602a      	str	r2, [r5, #0]
 8006b6e:	461a      	mov	r2, r3
 8006b70:	f7f9 fee2 	bl	8000938 <_write>
 8006b74:	1c43      	adds	r3, r0, #1
 8006b76:	d102      	bne.n	8006b7e <_write_r+0x1e>
 8006b78:	682b      	ldr	r3, [r5, #0]
 8006b7a:	b103      	cbz	r3, 8006b7e <_write_r+0x1e>
 8006b7c:	6023      	str	r3, [r4, #0]
 8006b7e:	bd38      	pop	{r3, r4, r5, pc}
 8006b80:	240003d8 	.word	0x240003d8

08006b84 <__errno>:
 8006b84:	4b01      	ldr	r3, [pc, #4]	@ (8006b8c <__errno+0x8>)
 8006b86:	6818      	ldr	r0, [r3, #0]
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	2400001c 	.word	0x2400001c

08006b90 <__libc_init_array>:
 8006b90:	b570      	push	{r4, r5, r6, lr}
 8006b92:	4d0d      	ldr	r5, [pc, #52]	@ (8006bc8 <__libc_init_array+0x38>)
 8006b94:	4c0d      	ldr	r4, [pc, #52]	@ (8006bcc <__libc_init_array+0x3c>)
 8006b96:	1b64      	subs	r4, r4, r5
 8006b98:	10a4      	asrs	r4, r4, #2
 8006b9a:	2600      	movs	r6, #0
 8006b9c:	42a6      	cmp	r6, r4
 8006b9e:	d109      	bne.n	8006bb4 <__libc_init_array+0x24>
 8006ba0:	4d0b      	ldr	r5, [pc, #44]	@ (8006bd0 <__libc_init_array+0x40>)
 8006ba2:	4c0c      	ldr	r4, [pc, #48]	@ (8006bd4 <__libc_init_array+0x44>)
 8006ba4:	f001 fdbc 	bl	8008720 <_init>
 8006ba8:	1b64      	subs	r4, r4, r5
 8006baa:	10a4      	asrs	r4, r4, #2
 8006bac:	2600      	movs	r6, #0
 8006bae:	42a6      	cmp	r6, r4
 8006bb0:	d105      	bne.n	8006bbe <__libc_init_array+0x2e>
 8006bb2:	bd70      	pop	{r4, r5, r6, pc}
 8006bb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bb8:	4798      	blx	r3
 8006bba:	3601      	adds	r6, #1
 8006bbc:	e7ee      	b.n	8006b9c <__libc_init_array+0xc>
 8006bbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bc2:	4798      	blx	r3
 8006bc4:	3601      	adds	r6, #1
 8006bc6:	e7f2      	b.n	8006bae <__libc_init_array+0x1e>
 8006bc8:	08008bec 	.word	0x08008bec
 8006bcc:	08008bec 	.word	0x08008bec
 8006bd0:	08008bec 	.word	0x08008bec
 8006bd4:	08008bf0 	.word	0x08008bf0

08006bd8 <__retarget_lock_init_recursive>:
 8006bd8:	4770      	bx	lr

08006bda <__retarget_lock_acquire_recursive>:
 8006bda:	4770      	bx	lr

08006bdc <__retarget_lock_release_recursive>:
 8006bdc:	4770      	bx	lr

08006bde <quorem>:
 8006bde:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be2:	6903      	ldr	r3, [r0, #16]
 8006be4:	690c      	ldr	r4, [r1, #16]
 8006be6:	42a3      	cmp	r3, r4
 8006be8:	4607      	mov	r7, r0
 8006bea:	db7e      	blt.n	8006cea <quorem+0x10c>
 8006bec:	3c01      	subs	r4, #1
 8006bee:	f101 0814 	add.w	r8, r1, #20
 8006bf2:	00a3      	lsls	r3, r4, #2
 8006bf4:	f100 0514 	add.w	r5, r0, #20
 8006bf8:	9300      	str	r3, [sp, #0]
 8006bfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bfe:	9301      	str	r3, [sp, #4]
 8006c00:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006c04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c08:	3301      	adds	r3, #1
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006c10:	fbb2 f6f3 	udiv	r6, r2, r3
 8006c14:	d32e      	bcc.n	8006c74 <quorem+0x96>
 8006c16:	f04f 0a00 	mov.w	sl, #0
 8006c1a:	46c4      	mov	ip, r8
 8006c1c:	46ae      	mov	lr, r5
 8006c1e:	46d3      	mov	fp, sl
 8006c20:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006c24:	b298      	uxth	r0, r3
 8006c26:	fb06 a000 	mla	r0, r6, r0, sl
 8006c2a:	0c02      	lsrs	r2, r0, #16
 8006c2c:	0c1b      	lsrs	r3, r3, #16
 8006c2e:	fb06 2303 	mla	r3, r6, r3, r2
 8006c32:	f8de 2000 	ldr.w	r2, [lr]
 8006c36:	b280      	uxth	r0, r0
 8006c38:	b292      	uxth	r2, r2
 8006c3a:	1a12      	subs	r2, r2, r0
 8006c3c:	445a      	add	r2, fp
 8006c3e:	f8de 0000 	ldr.w	r0, [lr]
 8006c42:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006c4c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006c50:	b292      	uxth	r2, r2
 8006c52:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006c56:	45e1      	cmp	r9, ip
 8006c58:	f84e 2b04 	str.w	r2, [lr], #4
 8006c5c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006c60:	d2de      	bcs.n	8006c20 <quorem+0x42>
 8006c62:	9b00      	ldr	r3, [sp, #0]
 8006c64:	58eb      	ldr	r3, [r5, r3]
 8006c66:	b92b      	cbnz	r3, 8006c74 <quorem+0x96>
 8006c68:	9b01      	ldr	r3, [sp, #4]
 8006c6a:	3b04      	subs	r3, #4
 8006c6c:	429d      	cmp	r5, r3
 8006c6e:	461a      	mov	r2, r3
 8006c70:	d32f      	bcc.n	8006cd2 <quorem+0xf4>
 8006c72:	613c      	str	r4, [r7, #16]
 8006c74:	4638      	mov	r0, r7
 8006c76:	f001 f90b 	bl	8007e90 <__mcmp>
 8006c7a:	2800      	cmp	r0, #0
 8006c7c:	db25      	blt.n	8006cca <quorem+0xec>
 8006c7e:	4629      	mov	r1, r5
 8006c80:	2000      	movs	r0, #0
 8006c82:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c86:	f8d1 c000 	ldr.w	ip, [r1]
 8006c8a:	fa1f fe82 	uxth.w	lr, r2
 8006c8e:	fa1f f38c 	uxth.w	r3, ip
 8006c92:	eba3 030e 	sub.w	r3, r3, lr
 8006c96:	4403      	add	r3, r0
 8006c98:	0c12      	lsrs	r2, r2, #16
 8006c9a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006c9e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ca8:	45c1      	cmp	r9, r8
 8006caa:	f841 3b04 	str.w	r3, [r1], #4
 8006cae:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006cb2:	d2e6      	bcs.n	8006c82 <quorem+0xa4>
 8006cb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006cb8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006cbc:	b922      	cbnz	r2, 8006cc8 <quorem+0xea>
 8006cbe:	3b04      	subs	r3, #4
 8006cc0:	429d      	cmp	r5, r3
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	d30b      	bcc.n	8006cde <quorem+0x100>
 8006cc6:	613c      	str	r4, [r7, #16]
 8006cc8:	3601      	adds	r6, #1
 8006cca:	4630      	mov	r0, r6
 8006ccc:	b003      	add	sp, #12
 8006cce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cd2:	6812      	ldr	r2, [r2, #0]
 8006cd4:	3b04      	subs	r3, #4
 8006cd6:	2a00      	cmp	r2, #0
 8006cd8:	d1cb      	bne.n	8006c72 <quorem+0x94>
 8006cda:	3c01      	subs	r4, #1
 8006cdc:	e7c6      	b.n	8006c6c <quorem+0x8e>
 8006cde:	6812      	ldr	r2, [r2, #0]
 8006ce0:	3b04      	subs	r3, #4
 8006ce2:	2a00      	cmp	r2, #0
 8006ce4:	d1ef      	bne.n	8006cc6 <quorem+0xe8>
 8006ce6:	3c01      	subs	r4, #1
 8006ce8:	e7ea      	b.n	8006cc0 <quorem+0xe2>
 8006cea:	2000      	movs	r0, #0
 8006cec:	e7ee      	b.n	8006ccc <quorem+0xee>
	...

08006cf0 <_dtoa_r>:
 8006cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cf4:	ed2d 8b02 	vpush	{d8}
 8006cf8:	69c7      	ldr	r7, [r0, #28]
 8006cfa:	b091      	sub	sp, #68	@ 0x44
 8006cfc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006d00:	ec55 4b10 	vmov	r4, r5, d0
 8006d04:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8006d06:	9107      	str	r1, [sp, #28]
 8006d08:	4681      	mov	r9, r0
 8006d0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d0c:	930d      	str	r3, [sp, #52]	@ 0x34
 8006d0e:	b97f      	cbnz	r7, 8006d30 <_dtoa_r+0x40>
 8006d10:	2010      	movs	r0, #16
 8006d12:	f000 fd95 	bl	8007840 <malloc>
 8006d16:	4602      	mov	r2, r0
 8006d18:	f8c9 001c 	str.w	r0, [r9, #28]
 8006d1c:	b920      	cbnz	r0, 8006d28 <_dtoa_r+0x38>
 8006d1e:	4ba0      	ldr	r3, [pc, #640]	@ (8006fa0 <_dtoa_r+0x2b0>)
 8006d20:	21ef      	movs	r1, #239	@ 0xef
 8006d22:	48a0      	ldr	r0, [pc, #640]	@ (8006fa4 <_dtoa_r+0x2b4>)
 8006d24:	f001 fc4c 	bl	80085c0 <__assert_func>
 8006d28:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006d2c:	6007      	str	r7, [r0, #0]
 8006d2e:	60c7      	str	r7, [r0, #12]
 8006d30:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006d34:	6819      	ldr	r1, [r3, #0]
 8006d36:	b159      	cbz	r1, 8006d50 <_dtoa_r+0x60>
 8006d38:	685a      	ldr	r2, [r3, #4]
 8006d3a:	604a      	str	r2, [r1, #4]
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	4093      	lsls	r3, r2
 8006d40:	608b      	str	r3, [r1, #8]
 8006d42:	4648      	mov	r0, r9
 8006d44:	f000 fe72 	bl	8007a2c <_Bfree>
 8006d48:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	601a      	str	r2, [r3, #0]
 8006d50:	1e2b      	subs	r3, r5, #0
 8006d52:	bfbb      	ittet	lt
 8006d54:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006d58:	9303      	strlt	r3, [sp, #12]
 8006d5a:	2300      	movge	r3, #0
 8006d5c:	2201      	movlt	r2, #1
 8006d5e:	bfac      	ite	ge
 8006d60:	6033      	strge	r3, [r6, #0]
 8006d62:	6032      	strlt	r2, [r6, #0]
 8006d64:	4b90      	ldr	r3, [pc, #576]	@ (8006fa8 <_dtoa_r+0x2b8>)
 8006d66:	9e03      	ldr	r6, [sp, #12]
 8006d68:	43b3      	bics	r3, r6
 8006d6a:	d110      	bne.n	8006d8e <_dtoa_r+0x9e>
 8006d6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d6e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006d72:	6013      	str	r3, [r2, #0]
 8006d74:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8006d78:	4323      	orrs	r3, r4
 8006d7a:	f000 84e6 	beq.w	800774a <_dtoa_r+0xa5a>
 8006d7e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006d80:	4f8a      	ldr	r7, [pc, #552]	@ (8006fac <_dtoa_r+0x2bc>)
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	f000 84e8 	beq.w	8007758 <_dtoa_r+0xa68>
 8006d88:	1cfb      	adds	r3, r7, #3
 8006d8a:	f000 bce3 	b.w	8007754 <_dtoa_r+0xa64>
 8006d8e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8006d92:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d9a:	d10a      	bne.n	8006db2 <_dtoa_r+0xc2>
 8006d9c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d9e:	2301      	movs	r3, #1
 8006da0:	6013      	str	r3, [r2, #0]
 8006da2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006da4:	b113      	cbz	r3, 8006dac <_dtoa_r+0xbc>
 8006da6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006da8:	4b81      	ldr	r3, [pc, #516]	@ (8006fb0 <_dtoa_r+0x2c0>)
 8006daa:	6013      	str	r3, [r2, #0]
 8006dac:	4f81      	ldr	r7, [pc, #516]	@ (8006fb4 <_dtoa_r+0x2c4>)
 8006dae:	f000 bcd3 	b.w	8007758 <_dtoa_r+0xa68>
 8006db2:	aa0e      	add	r2, sp, #56	@ 0x38
 8006db4:	a90f      	add	r1, sp, #60	@ 0x3c
 8006db6:	4648      	mov	r0, r9
 8006db8:	eeb0 0b48 	vmov.f64	d0, d8
 8006dbc:	f001 f918 	bl	8007ff0 <__d2b>
 8006dc0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8006dc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006dc6:	9001      	str	r0, [sp, #4]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d045      	beq.n	8006e58 <_dtoa_r+0x168>
 8006dcc:	eeb0 7b48 	vmov.f64	d7, d8
 8006dd0:	ee18 1a90 	vmov	r1, s17
 8006dd4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8006dd8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8006ddc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006de0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8006de4:	2500      	movs	r5, #0
 8006de6:	ee07 1a90 	vmov	s15, r1
 8006dea:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8006dee:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006f88 <_dtoa_r+0x298>
 8006df2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006df6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8006f90 <_dtoa_r+0x2a0>
 8006dfa:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006dfe:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006f98 <_dtoa_r+0x2a8>
 8006e02:	ee07 3a90 	vmov	s15, r3
 8006e06:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006e0a:	eeb0 7b46 	vmov.f64	d7, d6
 8006e0e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8006e12:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006e16:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e1e:	ee16 8a90 	vmov	r8, s13
 8006e22:	d508      	bpl.n	8006e36 <_dtoa_r+0x146>
 8006e24:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006e28:	eeb4 6b47 	vcmp.f64	d6, d7
 8006e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e30:	bf18      	it	ne
 8006e32:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 8006e36:	f1b8 0f16 	cmp.w	r8, #22
 8006e3a:	d82b      	bhi.n	8006e94 <_dtoa_r+0x1a4>
 8006e3c:	495e      	ldr	r1, [pc, #376]	@ (8006fb8 <_dtoa_r+0x2c8>)
 8006e3e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8006e42:	ed91 7b00 	vldr	d7, [r1]
 8006e46:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e4e:	d501      	bpl.n	8006e54 <_dtoa_r+0x164>
 8006e50:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006e54:	2100      	movs	r1, #0
 8006e56:	e01e      	b.n	8006e96 <_dtoa_r+0x1a6>
 8006e58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e5a:	4413      	add	r3, r2
 8006e5c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8006e60:	2920      	cmp	r1, #32
 8006e62:	bfc1      	itttt	gt
 8006e64:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8006e68:	408e      	lslgt	r6, r1
 8006e6a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8006e6e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8006e72:	bfd6      	itet	le
 8006e74:	f1c1 0120 	rsble	r1, r1, #32
 8006e78:	4331      	orrgt	r1, r6
 8006e7a:	fa04 f101 	lslle.w	r1, r4, r1
 8006e7e:	ee07 1a90 	vmov	s15, r1
 8006e82:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006e86:	3b01      	subs	r3, #1
 8006e88:	ee17 1a90 	vmov	r1, s15
 8006e8c:	2501      	movs	r5, #1
 8006e8e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8006e92:	e7a8      	b.n	8006de6 <_dtoa_r+0xf6>
 8006e94:	2101      	movs	r1, #1
 8006e96:	1ad2      	subs	r2, r2, r3
 8006e98:	1e53      	subs	r3, r2, #1
 8006e9a:	9306      	str	r3, [sp, #24]
 8006e9c:	bf45      	ittet	mi
 8006e9e:	f1c2 0301 	rsbmi	r3, r2, #1
 8006ea2:	9304      	strmi	r3, [sp, #16]
 8006ea4:	2300      	movpl	r3, #0
 8006ea6:	2300      	movmi	r3, #0
 8006ea8:	bf4c      	ite	mi
 8006eaa:	9306      	strmi	r3, [sp, #24]
 8006eac:	9304      	strpl	r3, [sp, #16]
 8006eae:	f1b8 0f00 	cmp.w	r8, #0
 8006eb2:	910c      	str	r1, [sp, #48]	@ 0x30
 8006eb4:	db18      	blt.n	8006ee8 <_dtoa_r+0x1f8>
 8006eb6:	9b06      	ldr	r3, [sp, #24]
 8006eb8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006ebc:	4443      	add	r3, r8
 8006ebe:	9306      	str	r3, [sp, #24]
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	9a07      	ldr	r2, [sp, #28]
 8006ec4:	2a09      	cmp	r2, #9
 8006ec6:	d845      	bhi.n	8006f54 <_dtoa_r+0x264>
 8006ec8:	2a05      	cmp	r2, #5
 8006eca:	bfc4      	itt	gt
 8006ecc:	3a04      	subgt	r2, #4
 8006ece:	9207      	strgt	r2, [sp, #28]
 8006ed0:	9a07      	ldr	r2, [sp, #28]
 8006ed2:	f1a2 0202 	sub.w	r2, r2, #2
 8006ed6:	bfcc      	ite	gt
 8006ed8:	2400      	movgt	r4, #0
 8006eda:	2401      	movle	r4, #1
 8006edc:	2a03      	cmp	r2, #3
 8006ede:	d844      	bhi.n	8006f6a <_dtoa_r+0x27a>
 8006ee0:	e8df f002 	tbb	[pc, r2]
 8006ee4:	0b173634 	.word	0x0b173634
 8006ee8:	9b04      	ldr	r3, [sp, #16]
 8006eea:	2200      	movs	r2, #0
 8006eec:	eba3 0308 	sub.w	r3, r3, r8
 8006ef0:	9304      	str	r3, [sp, #16]
 8006ef2:	920a      	str	r2, [sp, #40]	@ 0x28
 8006ef4:	f1c8 0300 	rsb	r3, r8, #0
 8006ef8:	e7e3      	b.n	8006ec2 <_dtoa_r+0x1d2>
 8006efa:	2201      	movs	r2, #1
 8006efc:	9208      	str	r2, [sp, #32]
 8006efe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f00:	eb08 0b02 	add.w	fp, r8, r2
 8006f04:	f10b 0a01 	add.w	sl, fp, #1
 8006f08:	4652      	mov	r2, sl
 8006f0a:	2a01      	cmp	r2, #1
 8006f0c:	bfb8      	it	lt
 8006f0e:	2201      	movlt	r2, #1
 8006f10:	e006      	b.n	8006f20 <_dtoa_r+0x230>
 8006f12:	2201      	movs	r2, #1
 8006f14:	9208      	str	r2, [sp, #32]
 8006f16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f18:	2a00      	cmp	r2, #0
 8006f1a:	dd29      	ble.n	8006f70 <_dtoa_r+0x280>
 8006f1c:	4693      	mov	fp, r2
 8006f1e:	4692      	mov	sl, r2
 8006f20:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8006f24:	2100      	movs	r1, #0
 8006f26:	2004      	movs	r0, #4
 8006f28:	f100 0614 	add.w	r6, r0, #20
 8006f2c:	4296      	cmp	r6, r2
 8006f2e:	d926      	bls.n	8006f7e <_dtoa_r+0x28e>
 8006f30:	6079      	str	r1, [r7, #4]
 8006f32:	4648      	mov	r0, r9
 8006f34:	9305      	str	r3, [sp, #20]
 8006f36:	f000 fd39 	bl	80079ac <_Balloc>
 8006f3a:	9b05      	ldr	r3, [sp, #20]
 8006f3c:	4607      	mov	r7, r0
 8006f3e:	2800      	cmp	r0, #0
 8006f40:	d13e      	bne.n	8006fc0 <_dtoa_r+0x2d0>
 8006f42:	4b1e      	ldr	r3, [pc, #120]	@ (8006fbc <_dtoa_r+0x2cc>)
 8006f44:	4602      	mov	r2, r0
 8006f46:	f240 11af 	movw	r1, #431	@ 0x1af
 8006f4a:	e6ea      	b.n	8006d22 <_dtoa_r+0x32>
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	e7e1      	b.n	8006f14 <_dtoa_r+0x224>
 8006f50:	2200      	movs	r2, #0
 8006f52:	e7d3      	b.n	8006efc <_dtoa_r+0x20c>
 8006f54:	2401      	movs	r4, #1
 8006f56:	2200      	movs	r2, #0
 8006f58:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8006f5c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8006f60:	2100      	movs	r1, #0
 8006f62:	46da      	mov	sl, fp
 8006f64:	2212      	movs	r2, #18
 8006f66:	9109      	str	r1, [sp, #36]	@ 0x24
 8006f68:	e7da      	b.n	8006f20 <_dtoa_r+0x230>
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	9208      	str	r2, [sp, #32]
 8006f6e:	e7f5      	b.n	8006f5c <_dtoa_r+0x26c>
 8006f70:	f04f 0b01 	mov.w	fp, #1
 8006f74:	46da      	mov	sl, fp
 8006f76:	465a      	mov	r2, fp
 8006f78:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8006f7c:	e7d0      	b.n	8006f20 <_dtoa_r+0x230>
 8006f7e:	3101      	adds	r1, #1
 8006f80:	0040      	lsls	r0, r0, #1
 8006f82:	e7d1      	b.n	8006f28 <_dtoa_r+0x238>
 8006f84:	f3af 8000 	nop.w
 8006f88:	636f4361 	.word	0x636f4361
 8006f8c:	3fd287a7 	.word	0x3fd287a7
 8006f90:	8b60c8b3 	.word	0x8b60c8b3
 8006f94:	3fc68a28 	.word	0x3fc68a28
 8006f98:	509f79fb 	.word	0x509f79fb
 8006f9c:	3fd34413 	.word	0x3fd34413
 8006fa0:	080088b1 	.word	0x080088b1
 8006fa4:	080088c8 	.word	0x080088c8
 8006fa8:	7ff00000 	.word	0x7ff00000
 8006fac:	080088ad 	.word	0x080088ad
 8006fb0:	08008881 	.word	0x08008881
 8006fb4:	08008880 	.word	0x08008880
 8006fb8:	08008a18 	.word	0x08008a18
 8006fbc:	08008920 	.word	0x08008920
 8006fc0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8006fc4:	f1ba 0f0e 	cmp.w	sl, #14
 8006fc8:	6010      	str	r0, [r2, #0]
 8006fca:	d86e      	bhi.n	80070aa <_dtoa_r+0x3ba>
 8006fcc:	2c00      	cmp	r4, #0
 8006fce:	d06c      	beq.n	80070aa <_dtoa_r+0x3ba>
 8006fd0:	f1b8 0f00 	cmp.w	r8, #0
 8006fd4:	f340 80b4 	ble.w	8007140 <_dtoa_r+0x450>
 8006fd8:	4ac8      	ldr	r2, [pc, #800]	@ (80072fc <_dtoa_r+0x60c>)
 8006fda:	f008 010f 	and.w	r1, r8, #15
 8006fde:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006fe2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8006fe6:	ed92 7b00 	vldr	d7, [r2]
 8006fea:	ea4f 1128 	mov.w	r1, r8, asr #4
 8006fee:	f000 809b 	beq.w	8007128 <_dtoa_r+0x438>
 8006ff2:	4ac3      	ldr	r2, [pc, #780]	@ (8007300 <_dtoa_r+0x610>)
 8006ff4:	ed92 6b08 	vldr	d6, [r2, #32]
 8006ff8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8006ffc:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007000:	f001 010f 	and.w	r1, r1, #15
 8007004:	2203      	movs	r2, #3
 8007006:	48be      	ldr	r0, [pc, #760]	@ (8007300 <_dtoa_r+0x610>)
 8007008:	2900      	cmp	r1, #0
 800700a:	f040 808f 	bne.w	800712c <_dtoa_r+0x43c>
 800700e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007012:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007016:	ed8d 7b02 	vstr	d7, [sp, #8]
 800701a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800701c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007020:	2900      	cmp	r1, #0
 8007022:	f000 80b3 	beq.w	800718c <_dtoa_r+0x49c>
 8007026:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800702a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800702e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007032:	f140 80ab 	bpl.w	800718c <_dtoa_r+0x49c>
 8007036:	f1ba 0f00 	cmp.w	sl, #0
 800703a:	f000 80a7 	beq.w	800718c <_dtoa_r+0x49c>
 800703e:	f1bb 0f00 	cmp.w	fp, #0
 8007042:	dd30      	ble.n	80070a6 <_dtoa_r+0x3b6>
 8007044:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8007048:	ee27 7b06 	vmul.f64	d7, d7, d6
 800704c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007050:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8007054:	9105      	str	r1, [sp, #20]
 8007056:	3201      	adds	r2, #1
 8007058:	465c      	mov	r4, fp
 800705a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800705e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8007062:	ee07 2a90 	vmov	s15, r2
 8007066:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800706a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800706e:	ee15 2a90 	vmov	r2, s11
 8007072:	ec51 0b15 	vmov	r0, r1, d5
 8007076:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800707a:	2c00      	cmp	r4, #0
 800707c:	f040 808a 	bne.w	8007194 <_dtoa_r+0x4a4>
 8007080:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8007084:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007088:	ec41 0b17 	vmov	d7, r0, r1
 800708c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007094:	f300 826a 	bgt.w	800756c <_dtoa_r+0x87c>
 8007098:	eeb1 7b47 	vneg.f64	d7, d7
 800709c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80070a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070a4:	d423      	bmi.n	80070ee <_dtoa_r+0x3fe>
 80070a6:	ed8d 8b02 	vstr	d8, [sp, #8]
 80070aa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80070ac:	2a00      	cmp	r2, #0
 80070ae:	f2c0 8129 	blt.w	8007304 <_dtoa_r+0x614>
 80070b2:	f1b8 0f0e 	cmp.w	r8, #14
 80070b6:	f300 8125 	bgt.w	8007304 <_dtoa_r+0x614>
 80070ba:	4b90      	ldr	r3, [pc, #576]	@ (80072fc <_dtoa_r+0x60c>)
 80070bc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80070c0:	ed93 6b00 	vldr	d6, [r3]
 80070c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	f280 80c8 	bge.w	800725c <_dtoa_r+0x56c>
 80070cc:	f1ba 0f00 	cmp.w	sl, #0
 80070d0:	f300 80c4 	bgt.w	800725c <_dtoa_r+0x56c>
 80070d4:	d10b      	bne.n	80070ee <_dtoa_r+0x3fe>
 80070d6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80070da:	ee26 6b07 	vmul.f64	d6, d6, d7
 80070de:	ed9d 7b02 	vldr	d7, [sp, #8]
 80070e2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80070e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070ea:	f2c0 823c 	blt.w	8007566 <_dtoa_r+0x876>
 80070ee:	2400      	movs	r4, #0
 80070f0:	4625      	mov	r5, r4
 80070f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070f4:	43db      	mvns	r3, r3
 80070f6:	9305      	str	r3, [sp, #20]
 80070f8:	463e      	mov	r6, r7
 80070fa:	f04f 0800 	mov.w	r8, #0
 80070fe:	4621      	mov	r1, r4
 8007100:	4648      	mov	r0, r9
 8007102:	f000 fc93 	bl	8007a2c <_Bfree>
 8007106:	2d00      	cmp	r5, #0
 8007108:	f000 80a2 	beq.w	8007250 <_dtoa_r+0x560>
 800710c:	f1b8 0f00 	cmp.w	r8, #0
 8007110:	d005      	beq.n	800711e <_dtoa_r+0x42e>
 8007112:	45a8      	cmp	r8, r5
 8007114:	d003      	beq.n	800711e <_dtoa_r+0x42e>
 8007116:	4641      	mov	r1, r8
 8007118:	4648      	mov	r0, r9
 800711a:	f000 fc87 	bl	8007a2c <_Bfree>
 800711e:	4629      	mov	r1, r5
 8007120:	4648      	mov	r0, r9
 8007122:	f000 fc83 	bl	8007a2c <_Bfree>
 8007126:	e093      	b.n	8007250 <_dtoa_r+0x560>
 8007128:	2202      	movs	r2, #2
 800712a:	e76c      	b.n	8007006 <_dtoa_r+0x316>
 800712c:	07cc      	lsls	r4, r1, #31
 800712e:	d504      	bpl.n	800713a <_dtoa_r+0x44a>
 8007130:	ed90 6b00 	vldr	d6, [r0]
 8007134:	3201      	adds	r2, #1
 8007136:	ee27 7b06 	vmul.f64	d7, d7, d6
 800713a:	1049      	asrs	r1, r1, #1
 800713c:	3008      	adds	r0, #8
 800713e:	e763      	b.n	8007008 <_dtoa_r+0x318>
 8007140:	d022      	beq.n	8007188 <_dtoa_r+0x498>
 8007142:	f1c8 0100 	rsb	r1, r8, #0
 8007146:	4a6d      	ldr	r2, [pc, #436]	@ (80072fc <_dtoa_r+0x60c>)
 8007148:	f001 000f 	and.w	r0, r1, #15
 800714c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007150:	ed92 7b00 	vldr	d7, [r2]
 8007154:	ee28 7b07 	vmul.f64	d7, d8, d7
 8007158:	ed8d 7b02 	vstr	d7, [sp, #8]
 800715c:	4868      	ldr	r0, [pc, #416]	@ (8007300 <_dtoa_r+0x610>)
 800715e:	1109      	asrs	r1, r1, #4
 8007160:	2400      	movs	r4, #0
 8007162:	2202      	movs	r2, #2
 8007164:	b929      	cbnz	r1, 8007172 <_dtoa_r+0x482>
 8007166:	2c00      	cmp	r4, #0
 8007168:	f43f af57 	beq.w	800701a <_dtoa_r+0x32a>
 800716c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007170:	e753      	b.n	800701a <_dtoa_r+0x32a>
 8007172:	07ce      	lsls	r6, r1, #31
 8007174:	d505      	bpl.n	8007182 <_dtoa_r+0x492>
 8007176:	ed90 6b00 	vldr	d6, [r0]
 800717a:	3201      	adds	r2, #1
 800717c:	2401      	movs	r4, #1
 800717e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007182:	1049      	asrs	r1, r1, #1
 8007184:	3008      	adds	r0, #8
 8007186:	e7ed      	b.n	8007164 <_dtoa_r+0x474>
 8007188:	2202      	movs	r2, #2
 800718a:	e746      	b.n	800701a <_dtoa_r+0x32a>
 800718c:	f8cd 8014 	str.w	r8, [sp, #20]
 8007190:	4654      	mov	r4, sl
 8007192:	e762      	b.n	800705a <_dtoa_r+0x36a>
 8007194:	4a59      	ldr	r2, [pc, #356]	@ (80072fc <_dtoa_r+0x60c>)
 8007196:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800719a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800719e:	9a08      	ldr	r2, [sp, #32]
 80071a0:	ec41 0b17 	vmov	d7, r0, r1
 80071a4:	443c      	add	r4, r7
 80071a6:	b34a      	cbz	r2, 80071fc <_dtoa_r+0x50c>
 80071a8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80071ac:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80071b0:	463e      	mov	r6, r7
 80071b2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80071b6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80071ba:	ee35 7b47 	vsub.f64	d7, d5, d7
 80071be:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80071c2:	ee14 2a90 	vmov	r2, s9
 80071c6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80071ca:	3230      	adds	r2, #48	@ 0x30
 80071cc:	ee36 6b45 	vsub.f64	d6, d6, d5
 80071d0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80071d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071d8:	f806 2b01 	strb.w	r2, [r6], #1
 80071dc:	d438      	bmi.n	8007250 <_dtoa_r+0x560>
 80071de:	ee32 5b46 	vsub.f64	d5, d2, d6
 80071e2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80071e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071ea:	d46e      	bmi.n	80072ca <_dtoa_r+0x5da>
 80071ec:	42a6      	cmp	r6, r4
 80071ee:	f43f af5a 	beq.w	80070a6 <_dtoa_r+0x3b6>
 80071f2:	ee27 7b03 	vmul.f64	d7, d7, d3
 80071f6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80071fa:	e7e0      	b.n	80071be <_dtoa_r+0x4ce>
 80071fc:	4621      	mov	r1, r4
 80071fe:	463e      	mov	r6, r7
 8007200:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007204:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8007208:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800720c:	ee14 2a90 	vmov	r2, s9
 8007210:	3230      	adds	r2, #48	@ 0x30
 8007212:	f806 2b01 	strb.w	r2, [r6], #1
 8007216:	42a6      	cmp	r6, r4
 8007218:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800721c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007220:	d119      	bne.n	8007256 <_dtoa_r+0x566>
 8007222:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8007226:	ee37 4b05 	vadd.f64	d4, d7, d5
 800722a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800722e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007232:	dc4a      	bgt.n	80072ca <_dtoa_r+0x5da>
 8007234:	ee35 5b47 	vsub.f64	d5, d5, d7
 8007238:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800723c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007240:	f57f af31 	bpl.w	80070a6 <_dtoa_r+0x3b6>
 8007244:	460e      	mov	r6, r1
 8007246:	3901      	subs	r1, #1
 8007248:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800724c:	2b30      	cmp	r3, #48	@ 0x30
 800724e:	d0f9      	beq.n	8007244 <_dtoa_r+0x554>
 8007250:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8007254:	e027      	b.n	80072a6 <_dtoa_r+0x5b6>
 8007256:	ee26 6b03 	vmul.f64	d6, d6, d3
 800725a:	e7d5      	b.n	8007208 <_dtoa_r+0x518>
 800725c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007260:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8007264:	463e      	mov	r6, r7
 8007266:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800726a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800726e:	ee15 3a10 	vmov	r3, s10
 8007272:	3330      	adds	r3, #48	@ 0x30
 8007274:	f806 3b01 	strb.w	r3, [r6], #1
 8007278:	1bf3      	subs	r3, r6, r7
 800727a:	459a      	cmp	sl, r3
 800727c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007280:	eea3 7b46 	vfms.f64	d7, d3, d6
 8007284:	d132      	bne.n	80072ec <_dtoa_r+0x5fc>
 8007286:	ee37 7b07 	vadd.f64	d7, d7, d7
 800728a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800728e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007292:	dc18      	bgt.n	80072c6 <_dtoa_r+0x5d6>
 8007294:	eeb4 7b46 	vcmp.f64	d7, d6
 8007298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800729c:	d103      	bne.n	80072a6 <_dtoa_r+0x5b6>
 800729e:	ee15 3a10 	vmov	r3, s10
 80072a2:	07db      	lsls	r3, r3, #31
 80072a4:	d40f      	bmi.n	80072c6 <_dtoa_r+0x5d6>
 80072a6:	9901      	ldr	r1, [sp, #4]
 80072a8:	4648      	mov	r0, r9
 80072aa:	f000 fbbf 	bl	8007a2c <_Bfree>
 80072ae:	2300      	movs	r3, #0
 80072b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80072b2:	7033      	strb	r3, [r6, #0]
 80072b4:	f108 0301 	add.w	r3, r8, #1
 80072b8:	6013      	str	r3, [r2, #0]
 80072ba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80072bc:	2b00      	cmp	r3, #0
 80072be:	f000 824b 	beq.w	8007758 <_dtoa_r+0xa68>
 80072c2:	601e      	str	r6, [r3, #0]
 80072c4:	e248      	b.n	8007758 <_dtoa_r+0xa68>
 80072c6:	f8cd 8014 	str.w	r8, [sp, #20]
 80072ca:	4633      	mov	r3, r6
 80072cc:	461e      	mov	r6, r3
 80072ce:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072d2:	2a39      	cmp	r2, #57	@ 0x39
 80072d4:	d106      	bne.n	80072e4 <_dtoa_r+0x5f4>
 80072d6:	429f      	cmp	r7, r3
 80072d8:	d1f8      	bne.n	80072cc <_dtoa_r+0x5dc>
 80072da:	9a05      	ldr	r2, [sp, #20]
 80072dc:	3201      	adds	r2, #1
 80072de:	9205      	str	r2, [sp, #20]
 80072e0:	2230      	movs	r2, #48	@ 0x30
 80072e2:	703a      	strb	r2, [r7, #0]
 80072e4:	781a      	ldrb	r2, [r3, #0]
 80072e6:	3201      	adds	r2, #1
 80072e8:	701a      	strb	r2, [r3, #0]
 80072ea:	e7b1      	b.n	8007250 <_dtoa_r+0x560>
 80072ec:	ee27 7b04 	vmul.f64	d7, d7, d4
 80072f0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80072f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072f8:	d1b5      	bne.n	8007266 <_dtoa_r+0x576>
 80072fa:	e7d4      	b.n	80072a6 <_dtoa_r+0x5b6>
 80072fc:	08008a18 	.word	0x08008a18
 8007300:	080089f0 	.word	0x080089f0
 8007304:	9908      	ldr	r1, [sp, #32]
 8007306:	2900      	cmp	r1, #0
 8007308:	f000 80e9 	beq.w	80074de <_dtoa_r+0x7ee>
 800730c:	9907      	ldr	r1, [sp, #28]
 800730e:	2901      	cmp	r1, #1
 8007310:	f300 80cb 	bgt.w	80074aa <_dtoa_r+0x7ba>
 8007314:	2d00      	cmp	r5, #0
 8007316:	f000 80c4 	beq.w	80074a2 <_dtoa_r+0x7b2>
 800731a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800731e:	9e04      	ldr	r6, [sp, #16]
 8007320:	461c      	mov	r4, r3
 8007322:	9305      	str	r3, [sp, #20]
 8007324:	9b04      	ldr	r3, [sp, #16]
 8007326:	4413      	add	r3, r2
 8007328:	9304      	str	r3, [sp, #16]
 800732a:	9b06      	ldr	r3, [sp, #24]
 800732c:	2101      	movs	r1, #1
 800732e:	4413      	add	r3, r2
 8007330:	4648      	mov	r0, r9
 8007332:	9306      	str	r3, [sp, #24]
 8007334:	f000 fc2e 	bl	8007b94 <__i2b>
 8007338:	9b05      	ldr	r3, [sp, #20]
 800733a:	4605      	mov	r5, r0
 800733c:	b166      	cbz	r6, 8007358 <_dtoa_r+0x668>
 800733e:	9a06      	ldr	r2, [sp, #24]
 8007340:	2a00      	cmp	r2, #0
 8007342:	dd09      	ble.n	8007358 <_dtoa_r+0x668>
 8007344:	42b2      	cmp	r2, r6
 8007346:	9904      	ldr	r1, [sp, #16]
 8007348:	bfa8      	it	ge
 800734a:	4632      	movge	r2, r6
 800734c:	1a89      	subs	r1, r1, r2
 800734e:	9104      	str	r1, [sp, #16]
 8007350:	9906      	ldr	r1, [sp, #24]
 8007352:	1ab6      	subs	r6, r6, r2
 8007354:	1a8a      	subs	r2, r1, r2
 8007356:	9206      	str	r2, [sp, #24]
 8007358:	b30b      	cbz	r3, 800739e <_dtoa_r+0x6ae>
 800735a:	9a08      	ldr	r2, [sp, #32]
 800735c:	2a00      	cmp	r2, #0
 800735e:	f000 80c5 	beq.w	80074ec <_dtoa_r+0x7fc>
 8007362:	2c00      	cmp	r4, #0
 8007364:	f000 80bf 	beq.w	80074e6 <_dtoa_r+0x7f6>
 8007368:	4629      	mov	r1, r5
 800736a:	4622      	mov	r2, r4
 800736c:	4648      	mov	r0, r9
 800736e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007370:	f000 fcc8 	bl	8007d04 <__pow5mult>
 8007374:	9a01      	ldr	r2, [sp, #4]
 8007376:	4601      	mov	r1, r0
 8007378:	4605      	mov	r5, r0
 800737a:	4648      	mov	r0, r9
 800737c:	f000 fc20 	bl	8007bc0 <__multiply>
 8007380:	9901      	ldr	r1, [sp, #4]
 8007382:	9005      	str	r0, [sp, #20]
 8007384:	4648      	mov	r0, r9
 8007386:	f000 fb51 	bl	8007a2c <_Bfree>
 800738a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800738c:	1b1b      	subs	r3, r3, r4
 800738e:	f000 80b0 	beq.w	80074f2 <_dtoa_r+0x802>
 8007392:	9905      	ldr	r1, [sp, #20]
 8007394:	461a      	mov	r2, r3
 8007396:	4648      	mov	r0, r9
 8007398:	f000 fcb4 	bl	8007d04 <__pow5mult>
 800739c:	9001      	str	r0, [sp, #4]
 800739e:	2101      	movs	r1, #1
 80073a0:	4648      	mov	r0, r9
 80073a2:	f000 fbf7 	bl	8007b94 <__i2b>
 80073a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073a8:	4604      	mov	r4, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	f000 81da 	beq.w	8007764 <_dtoa_r+0xa74>
 80073b0:	461a      	mov	r2, r3
 80073b2:	4601      	mov	r1, r0
 80073b4:	4648      	mov	r0, r9
 80073b6:	f000 fca5 	bl	8007d04 <__pow5mult>
 80073ba:	9b07      	ldr	r3, [sp, #28]
 80073bc:	2b01      	cmp	r3, #1
 80073be:	4604      	mov	r4, r0
 80073c0:	f300 80a0 	bgt.w	8007504 <_dtoa_r+0x814>
 80073c4:	9b02      	ldr	r3, [sp, #8]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	f040 8096 	bne.w	80074f8 <_dtoa_r+0x808>
 80073cc:	9b03      	ldr	r3, [sp, #12]
 80073ce:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80073d2:	2a00      	cmp	r2, #0
 80073d4:	f040 8092 	bne.w	80074fc <_dtoa_r+0x80c>
 80073d8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80073dc:	0d12      	lsrs	r2, r2, #20
 80073de:	0512      	lsls	r2, r2, #20
 80073e0:	2a00      	cmp	r2, #0
 80073e2:	f000 808d 	beq.w	8007500 <_dtoa_r+0x810>
 80073e6:	9b04      	ldr	r3, [sp, #16]
 80073e8:	3301      	adds	r3, #1
 80073ea:	9304      	str	r3, [sp, #16]
 80073ec:	9b06      	ldr	r3, [sp, #24]
 80073ee:	3301      	adds	r3, #1
 80073f0:	9306      	str	r3, [sp, #24]
 80073f2:	2301      	movs	r3, #1
 80073f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	f000 81b9 	beq.w	8007770 <_dtoa_r+0xa80>
 80073fe:	6922      	ldr	r2, [r4, #16]
 8007400:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007404:	6910      	ldr	r0, [r2, #16]
 8007406:	f000 fb79 	bl	8007afc <__hi0bits>
 800740a:	f1c0 0020 	rsb	r0, r0, #32
 800740e:	9b06      	ldr	r3, [sp, #24]
 8007410:	4418      	add	r0, r3
 8007412:	f010 001f 	ands.w	r0, r0, #31
 8007416:	f000 8081 	beq.w	800751c <_dtoa_r+0x82c>
 800741a:	f1c0 0220 	rsb	r2, r0, #32
 800741e:	2a04      	cmp	r2, #4
 8007420:	dd73      	ble.n	800750a <_dtoa_r+0x81a>
 8007422:	9b04      	ldr	r3, [sp, #16]
 8007424:	f1c0 001c 	rsb	r0, r0, #28
 8007428:	4403      	add	r3, r0
 800742a:	9304      	str	r3, [sp, #16]
 800742c:	9b06      	ldr	r3, [sp, #24]
 800742e:	4406      	add	r6, r0
 8007430:	4403      	add	r3, r0
 8007432:	9306      	str	r3, [sp, #24]
 8007434:	9b04      	ldr	r3, [sp, #16]
 8007436:	2b00      	cmp	r3, #0
 8007438:	dd05      	ble.n	8007446 <_dtoa_r+0x756>
 800743a:	9901      	ldr	r1, [sp, #4]
 800743c:	461a      	mov	r2, r3
 800743e:	4648      	mov	r0, r9
 8007440:	f000 fcba 	bl	8007db8 <__lshift>
 8007444:	9001      	str	r0, [sp, #4]
 8007446:	9b06      	ldr	r3, [sp, #24]
 8007448:	2b00      	cmp	r3, #0
 800744a:	dd05      	ble.n	8007458 <_dtoa_r+0x768>
 800744c:	4621      	mov	r1, r4
 800744e:	461a      	mov	r2, r3
 8007450:	4648      	mov	r0, r9
 8007452:	f000 fcb1 	bl	8007db8 <__lshift>
 8007456:	4604      	mov	r4, r0
 8007458:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800745a:	2b00      	cmp	r3, #0
 800745c:	d060      	beq.n	8007520 <_dtoa_r+0x830>
 800745e:	9801      	ldr	r0, [sp, #4]
 8007460:	4621      	mov	r1, r4
 8007462:	f000 fd15 	bl	8007e90 <__mcmp>
 8007466:	2800      	cmp	r0, #0
 8007468:	da5a      	bge.n	8007520 <_dtoa_r+0x830>
 800746a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800746e:	9305      	str	r3, [sp, #20]
 8007470:	9901      	ldr	r1, [sp, #4]
 8007472:	2300      	movs	r3, #0
 8007474:	220a      	movs	r2, #10
 8007476:	4648      	mov	r0, r9
 8007478:	f000 fafa 	bl	8007a70 <__multadd>
 800747c:	9b08      	ldr	r3, [sp, #32]
 800747e:	9001      	str	r0, [sp, #4]
 8007480:	2b00      	cmp	r3, #0
 8007482:	f000 8177 	beq.w	8007774 <_dtoa_r+0xa84>
 8007486:	4629      	mov	r1, r5
 8007488:	2300      	movs	r3, #0
 800748a:	220a      	movs	r2, #10
 800748c:	4648      	mov	r0, r9
 800748e:	f000 faef 	bl	8007a70 <__multadd>
 8007492:	f1bb 0f00 	cmp.w	fp, #0
 8007496:	4605      	mov	r5, r0
 8007498:	dc6e      	bgt.n	8007578 <_dtoa_r+0x888>
 800749a:	9b07      	ldr	r3, [sp, #28]
 800749c:	2b02      	cmp	r3, #2
 800749e:	dc48      	bgt.n	8007532 <_dtoa_r+0x842>
 80074a0:	e06a      	b.n	8007578 <_dtoa_r+0x888>
 80074a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80074a4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80074a8:	e739      	b.n	800731e <_dtoa_r+0x62e>
 80074aa:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 80074ae:	42a3      	cmp	r3, r4
 80074b0:	db07      	blt.n	80074c2 <_dtoa_r+0x7d2>
 80074b2:	f1ba 0f00 	cmp.w	sl, #0
 80074b6:	eba3 0404 	sub.w	r4, r3, r4
 80074ba:	db0b      	blt.n	80074d4 <_dtoa_r+0x7e4>
 80074bc:	9e04      	ldr	r6, [sp, #16]
 80074be:	4652      	mov	r2, sl
 80074c0:	e72f      	b.n	8007322 <_dtoa_r+0x632>
 80074c2:	1ae2      	subs	r2, r4, r3
 80074c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074c6:	9e04      	ldr	r6, [sp, #16]
 80074c8:	4413      	add	r3, r2
 80074ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80074cc:	4652      	mov	r2, sl
 80074ce:	4623      	mov	r3, r4
 80074d0:	2400      	movs	r4, #0
 80074d2:	e726      	b.n	8007322 <_dtoa_r+0x632>
 80074d4:	9a04      	ldr	r2, [sp, #16]
 80074d6:	eba2 060a 	sub.w	r6, r2, sl
 80074da:	2200      	movs	r2, #0
 80074dc:	e721      	b.n	8007322 <_dtoa_r+0x632>
 80074de:	9e04      	ldr	r6, [sp, #16]
 80074e0:	9d08      	ldr	r5, [sp, #32]
 80074e2:	461c      	mov	r4, r3
 80074e4:	e72a      	b.n	800733c <_dtoa_r+0x64c>
 80074e6:	9a01      	ldr	r2, [sp, #4]
 80074e8:	9205      	str	r2, [sp, #20]
 80074ea:	e752      	b.n	8007392 <_dtoa_r+0x6a2>
 80074ec:	9901      	ldr	r1, [sp, #4]
 80074ee:	461a      	mov	r2, r3
 80074f0:	e751      	b.n	8007396 <_dtoa_r+0x6a6>
 80074f2:	9b05      	ldr	r3, [sp, #20]
 80074f4:	9301      	str	r3, [sp, #4]
 80074f6:	e752      	b.n	800739e <_dtoa_r+0x6ae>
 80074f8:	2300      	movs	r3, #0
 80074fa:	e77b      	b.n	80073f4 <_dtoa_r+0x704>
 80074fc:	9b02      	ldr	r3, [sp, #8]
 80074fe:	e779      	b.n	80073f4 <_dtoa_r+0x704>
 8007500:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007502:	e778      	b.n	80073f6 <_dtoa_r+0x706>
 8007504:	2300      	movs	r3, #0
 8007506:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007508:	e779      	b.n	80073fe <_dtoa_r+0x70e>
 800750a:	d093      	beq.n	8007434 <_dtoa_r+0x744>
 800750c:	9b04      	ldr	r3, [sp, #16]
 800750e:	321c      	adds	r2, #28
 8007510:	4413      	add	r3, r2
 8007512:	9304      	str	r3, [sp, #16]
 8007514:	9b06      	ldr	r3, [sp, #24]
 8007516:	4416      	add	r6, r2
 8007518:	4413      	add	r3, r2
 800751a:	e78a      	b.n	8007432 <_dtoa_r+0x742>
 800751c:	4602      	mov	r2, r0
 800751e:	e7f5      	b.n	800750c <_dtoa_r+0x81c>
 8007520:	f1ba 0f00 	cmp.w	sl, #0
 8007524:	f8cd 8014 	str.w	r8, [sp, #20]
 8007528:	46d3      	mov	fp, sl
 800752a:	dc21      	bgt.n	8007570 <_dtoa_r+0x880>
 800752c:	9b07      	ldr	r3, [sp, #28]
 800752e:	2b02      	cmp	r3, #2
 8007530:	dd1e      	ble.n	8007570 <_dtoa_r+0x880>
 8007532:	f1bb 0f00 	cmp.w	fp, #0
 8007536:	f47f addc 	bne.w	80070f2 <_dtoa_r+0x402>
 800753a:	4621      	mov	r1, r4
 800753c:	465b      	mov	r3, fp
 800753e:	2205      	movs	r2, #5
 8007540:	4648      	mov	r0, r9
 8007542:	f000 fa95 	bl	8007a70 <__multadd>
 8007546:	4601      	mov	r1, r0
 8007548:	4604      	mov	r4, r0
 800754a:	9801      	ldr	r0, [sp, #4]
 800754c:	f000 fca0 	bl	8007e90 <__mcmp>
 8007550:	2800      	cmp	r0, #0
 8007552:	f77f adce 	ble.w	80070f2 <_dtoa_r+0x402>
 8007556:	463e      	mov	r6, r7
 8007558:	2331      	movs	r3, #49	@ 0x31
 800755a:	f806 3b01 	strb.w	r3, [r6], #1
 800755e:	9b05      	ldr	r3, [sp, #20]
 8007560:	3301      	adds	r3, #1
 8007562:	9305      	str	r3, [sp, #20]
 8007564:	e5c9      	b.n	80070fa <_dtoa_r+0x40a>
 8007566:	f8cd 8014 	str.w	r8, [sp, #20]
 800756a:	4654      	mov	r4, sl
 800756c:	4625      	mov	r5, r4
 800756e:	e7f2      	b.n	8007556 <_dtoa_r+0x866>
 8007570:	9b08      	ldr	r3, [sp, #32]
 8007572:	2b00      	cmp	r3, #0
 8007574:	f000 8102 	beq.w	800777c <_dtoa_r+0xa8c>
 8007578:	2e00      	cmp	r6, #0
 800757a:	dd05      	ble.n	8007588 <_dtoa_r+0x898>
 800757c:	4629      	mov	r1, r5
 800757e:	4632      	mov	r2, r6
 8007580:	4648      	mov	r0, r9
 8007582:	f000 fc19 	bl	8007db8 <__lshift>
 8007586:	4605      	mov	r5, r0
 8007588:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800758a:	2b00      	cmp	r3, #0
 800758c:	d058      	beq.n	8007640 <_dtoa_r+0x950>
 800758e:	6869      	ldr	r1, [r5, #4]
 8007590:	4648      	mov	r0, r9
 8007592:	f000 fa0b 	bl	80079ac <_Balloc>
 8007596:	4606      	mov	r6, r0
 8007598:	b928      	cbnz	r0, 80075a6 <_dtoa_r+0x8b6>
 800759a:	4b82      	ldr	r3, [pc, #520]	@ (80077a4 <_dtoa_r+0xab4>)
 800759c:	4602      	mov	r2, r0
 800759e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80075a2:	f7ff bbbe 	b.w	8006d22 <_dtoa_r+0x32>
 80075a6:	692a      	ldr	r2, [r5, #16]
 80075a8:	3202      	adds	r2, #2
 80075aa:	0092      	lsls	r2, r2, #2
 80075ac:	f105 010c 	add.w	r1, r5, #12
 80075b0:	300c      	adds	r0, #12
 80075b2:	f000 fff7 	bl	80085a4 <memcpy>
 80075b6:	2201      	movs	r2, #1
 80075b8:	4631      	mov	r1, r6
 80075ba:	4648      	mov	r0, r9
 80075bc:	f000 fbfc 	bl	8007db8 <__lshift>
 80075c0:	1c7b      	adds	r3, r7, #1
 80075c2:	9304      	str	r3, [sp, #16]
 80075c4:	eb07 030b 	add.w	r3, r7, fp
 80075c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80075ca:	9b02      	ldr	r3, [sp, #8]
 80075cc:	f003 0301 	and.w	r3, r3, #1
 80075d0:	46a8      	mov	r8, r5
 80075d2:	9308      	str	r3, [sp, #32]
 80075d4:	4605      	mov	r5, r0
 80075d6:	9b04      	ldr	r3, [sp, #16]
 80075d8:	9801      	ldr	r0, [sp, #4]
 80075da:	4621      	mov	r1, r4
 80075dc:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80075e0:	f7ff fafd 	bl	8006bde <quorem>
 80075e4:	4641      	mov	r1, r8
 80075e6:	9002      	str	r0, [sp, #8]
 80075e8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80075ec:	9801      	ldr	r0, [sp, #4]
 80075ee:	f000 fc4f 	bl	8007e90 <__mcmp>
 80075f2:	462a      	mov	r2, r5
 80075f4:	9006      	str	r0, [sp, #24]
 80075f6:	4621      	mov	r1, r4
 80075f8:	4648      	mov	r0, r9
 80075fa:	f000 fc65 	bl	8007ec8 <__mdiff>
 80075fe:	68c2      	ldr	r2, [r0, #12]
 8007600:	4606      	mov	r6, r0
 8007602:	b9fa      	cbnz	r2, 8007644 <_dtoa_r+0x954>
 8007604:	4601      	mov	r1, r0
 8007606:	9801      	ldr	r0, [sp, #4]
 8007608:	f000 fc42 	bl	8007e90 <__mcmp>
 800760c:	4602      	mov	r2, r0
 800760e:	4631      	mov	r1, r6
 8007610:	4648      	mov	r0, r9
 8007612:	920a      	str	r2, [sp, #40]	@ 0x28
 8007614:	f000 fa0a 	bl	8007a2c <_Bfree>
 8007618:	9b07      	ldr	r3, [sp, #28]
 800761a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800761c:	9e04      	ldr	r6, [sp, #16]
 800761e:	ea42 0103 	orr.w	r1, r2, r3
 8007622:	9b08      	ldr	r3, [sp, #32]
 8007624:	4319      	orrs	r1, r3
 8007626:	d10f      	bne.n	8007648 <_dtoa_r+0x958>
 8007628:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800762c:	d028      	beq.n	8007680 <_dtoa_r+0x990>
 800762e:	9b06      	ldr	r3, [sp, #24]
 8007630:	2b00      	cmp	r3, #0
 8007632:	dd02      	ble.n	800763a <_dtoa_r+0x94a>
 8007634:	9b02      	ldr	r3, [sp, #8]
 8007636:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800763a:	f88b a000 	strb.w	sl, [fp]
 800763e:	e55e      	b.n	80070fe <_dtoa_r+0x40e>
 8007640:	4628      	mov	r0, r5
 8007642:	e7bd      	b.n	80075c0 <_dtoa_r+0x8d0>
 8007644:	2201      	movs	r2, #1
 8007646:	e7e2      	b.n	800760e <_dtoa_r+0x91e>
 8007648:	9b06      	ldr	r3, [sp, #24]
 800764a:	2b00      	cmp	r3, #0
 800764c:	db04      	blt.n	8007658 <_dtoa_r+0x968>
 800764e:	9907      	ldr	r1, [sp, #28]
 8007650:	430b      	orrs	r3, r1
 8007652:	9908      	ldr	r1, [sp, #32]
 8007654:	430b      	orrs	r3, r1
 8007656:	d120      	bne.n	800769a <_dtoa_r+0x9aa>
 8007658:	2a00      	cmp	r2, #0
 800765a:	ddee      	ble.n	800763a <_dtoa_r+0x94a>
 800765c:	9901      	ldr	r1, [sp, #4]
 800765e:	2201      	movs	r2, #1
 8007660:	4648      	mov	r0, r9
 8007662:	f000 fba9 	bl	8007db8 <__lshift>
 8007666:	4621      	mov	r1, r4
 8007668:	9001      	str	r0, [sp, #4]
 800766a:	f000 fc11 	bl	8007e90 <__mcmp>
 800766e:	2800      	cmp	r0, #0
 8007670:	dc03      	bgt.n	800767a <_dtoa_r+0x98a>
 8007672:	d1e2      	bne.n	800763a <_dtoa_r+0x94a>
 8007674:	f01a 0f01 	tst.w	sl, #1
 8007678:	d0df      	beq.n	800763a <_dtoa_r+0x94a>
 800767a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800767e:	d1d9      	bne.n	8007634 <_dtoa_r+0x944>
 8007680:	2339      	movs	r3, #57	@ 0x39
 8007682:	f88b 3000 	strb.w	r3, [fp]
 8007686:	4633      	mov	r3, r6
 8007688:	461e      	mov	r6, r3
 800768a:	3b01      	subs	r3, #1
 800768c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007690:	2a39      	cmp	r2, #57	@ 0x39
 8007692:	d052      	beq.n	800773a <_dtoa_r+0xa4a>
 8007694:	3201      	adds	r2, #1
 8007696:	701a      	strb	r2, [r3, #0]
 8007698:	e531      	b.n	80070fe <_dtoa_r+0x40e>
 800769a:	2a00      	cmp	r2, #0
 800769c:	dd07      	ble.n	80076ae <_dtoa_r+0x9be>
 800769e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80076a2:	d0ed      	beq.n	8007680 <_dtoa_r+0x990>
 80076a4:	f10a 0301 	add.w	r3, sl, #1
 80076a8:	f88b 3000 	strb.w	r3, [fp]
 80076ac:	e527      	b.n	80070fe <_dtoa_r+0x40e>
 80076ae:	9b04      	ldr	r3, [sp, #16]
 80076b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076b2:	f803 ac01 	strb.w	sl, [r3, #-1]
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d029      	beq.n	800770e <_dtoa_r+0xa1e>
 80076ba:	9901      	ldr	r1, [sp, #4]
 80076bc:	2300      	movs	r3, #0
 80076be:	220a      	movs	r2, #10
 80076c0:	4648      	mov	r0, r9
 80076c2:	f000 f9d5 	bl	8007a70 <__multadd>
 80076c6:	45a8      	cmp	r8, r5
 80076c8:	9001      	str	r0, [sp, #4]
 80076ca:	f04f 0300 	mov.w	r3, #0
 80076ce:	f04f 020a 	mov.w	r2, #10
 80076d2:	4641      	mov	r1, r8
 80076d4:	4648      	mov	r0, r9
 80076d6:	d107      	bne.n	80076e8 <_dtoa_r+0x9f8>
 80076d8:	f000 f9ca 	bl	8007a70 <__multadd>
 80076dc:	4680      	mov	r8, r0
 80076de:	4605      	mov	r5, r0
 80076e0:	9b04      	ldr	r3, [sp, #16]
 80076e2:	3301      	adds	r3, #1
 80076e4:	9304      	str	r3, [sp, #16]
 80076e6:	e776      	b.n	80075d6 <_dtoa_r+0x8e6>
 80076e8:	f000 f9c2 	bl	8007a70 <__multadd>
 80076ec:	4629      	mov	r1, r5
 80076ee:	4680      	mov	r8, r0
 80076f0:	2300      	movs	r3, #0
 80076f2:	220a      	movs	r2, #10
 80076f4:	4648      	mov	r0, r9
 80076f6:	f000 f9bb 	bl	8007a70 <__multadd>
 80076fa:	4605      	mov	r5, r0
 80076fc:	e7f0      	b.n	80076e0 <_dtoa_r+0x9f0>
 80076fe:	f1bb 0f00 	cmp.w	fp, #0
 8007702:	bfcc      	ite	gt
 8007704:	465e      	movgt	r6, fp
 8007706:	2601      	movle	r6, #1
 8007708:	443e      	add	r6, r7
 800770a:	f04f 0800 	mov.w	r8, #0
 800770e:	9901      	ldr	r1, [sp, #4]
 8007710:	2201      	movs	r2, #1
 8007712:	4648      	mov	r0, r9
 8007714:	f000 fb50 	bl	8007db8 <__lshift>
 8007718:	4621      	mov	r1, r4
 800771a:	9001      	str	r0, [sp, #4]
 800771c:	f000 fbb8 	bl	8007e90 <__mcmp>
 8007720:	2800      	cmp	r0, #0
 8007722:	dcb0      	bgt.n	8007686 <_dtoa_r+0x996>
 8007724:	d102      	bne.n	800772c <_dtoa_r+0xa3c>
 8007726:	f01a 0f01 	tst.w	sl, #1
 800772a:	d1ac      	bne.n	8007686 <_dtoa_r+0x996>
 800772c:	4633      	mov	r3, r6
 800772e:	461e      	mov	r6, r3
 8007730:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007734:	2a30      	cmp	r2, #48	@ 0x30
 8007736:	d0fa      	beq.n	800772e <_dtoa_r+0xa3e>
 8007738:	e4e1      	b.n	80070fe <_dtoa_r+0x40e>
 800773a:	429f      	cmp	r7, r3
 800773c:	d1a4      	bne.n	8007688 <_dtoa_r+0x998>
 800773e:	9b05      	ldr	r3, [sp, #20]
 8007740:	3301      	adds	r3, #1
 8007742:	9305      	str	r3, [sp, #20]
 8007744:	2331      	movs	r3, #49	@ 0x31
 8007746:	703b      	strb	r3, [r7, #0]
 8007748:	e4d9      	b.n	80070fe <_dtoa_r+0x40e>
 800774a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800774c:	4f16      	ldr	r7, [pc, #88]	@ (80077a8 <_dtoa_r+0xab8>)
 800774e:	b11b      	cbz	r3, 8007758 <_dtoa_r+0xa68>
 8007750:	f107 0308 	add.w	r3, r7, #8
 8007754:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8007756:	6013      	str	r3, [r2, #0]
 8007758:	4638      	mov	r0, r7
 800775a:	b011      	add	sp, #68	@ 0x44
 800775c:	ecbd 8b02 	vpop	{d8}
 8007760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007764:	9b07      	ldr	r3, [sp, #28]
 8007766:	2b01      	cmp	r3, #1
 8007768:	f77f ae2c 	ble.w	80073c4 <_dtoa_r+0x6d4>
 800776c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800776e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007770:	2001      	movs	r0, #1
 8007772:	e64c      	b.n	800740e <_dtoa_r+0x71e>
 8007774:	f1bb 0f00 	cmp.w	fp, #0
 8007778:	f77f aed8 	ble.w	800752c <_dtoa_r+0x83c>
 800777c:	463e      	mov	r6, r7
 800777e:	9801      	ldr	r0, [sp, #4]
 8007780:	4621      	mov	r1, r4
 8007782:	f7ff fa2c 	bl	8006bde <quorem>
 8007786:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800778a:	f806 ab01 	strb.w	sl, [r6], #1
 800778e:	1bf2      	subs	r2, r6, r7
 8007790:	4593      	cmp	fp, r2
 8007792:	ddb4      	ble.n	80076fe <_dtoa_r+0xa0e>
 8007794:	9901      	ldr	r1, [sp, #4]
 8007796:	2300      	movs	r3, #0
 8007798:	220a      	movs	r2, #10
 800779a:	4648      	mov	r0, r9
 800779c:	f000 f968 	bl	8007a70 <__multadd>
 80077a0:	9001      	str	r0, [sp, #4]
 80077a2:	e7ec      	b.n	800777e <_dtoa_r+0xa8e>
 80077a4:	08008920 	.word	0x08008920
 80077a8:	080088a4 	.word	0x080088a4

080077ac <_free_r>:
 80077ac:	b538      	push	{r3, r4, r5, lr}
 80077ae:	4605      	mov	r5, r0
 80077b0:	2900      	cmp	r1, #0
 80077b2:	d041      	beq.n	8007838 <_free_r+0x8c>
 80077b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077b8:	1f0c      	subs	r4, r1, #4
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	bfb8      	it	lt
 80077be:	18e4      	addlt	r4, r4, r3
 80077c0:	f000 f8e8 	bl	8007994 <__malloc_lock>
 80077c4:	4a1d      	ldr	r2, [pc, #116]	@ (800783c <_free_r+0x90>)
 80077c6:	6813      	ldr	r3, [r2, #0]
 80077c8:	b933      	cbnz	r3, 80077d8 <_free_r+0x2c>
 80077ca:	6063      	str	r3, [r4, #4]
 80077cc:	6014      	str	r4, [r2, #0]
 80077ce:	4628      	mov	r0, r5
 80077d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077d4:	f000 b8e4 	b.w	80079a0 <__malloc_unlock>
 80077d8:	42a3      	cmp	r3, r4
 80077da:	d908      	bls.n	80077ee <_free_r+0x42>
 80077dc:	6820      	ldr	r0, [r4, #0]
 80077de:	1821      	adds	r1, r4, r0
 80077e0:	428b      	cmp	r3, r1
 80077e2:	bf01      	itttt	eq
 80077e4:	6819      	ldreq	r1, [r3, #0]
 80077e6:	685b      	ldreq	r3, [r3, #4]
 80077e8:	1809      	addeq	r1, r1, r0
 80077ea:	6021      	streq	r1, [r4, #0]
 80077ec:	e7ed      	b.n	80077ca <_free_r+0x1e>
 80077ee:	461a      	mov	r2, r3
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	b10b      	cbz	r3, 80077f8 <_free_r+0x4c>
 80077f4:	42a3      	cmp	r3, r4
 80077f6:	d9fa      	bls.n	80077ee <_free_r+0x42>
 80077f8:	6811      	ldr	r1, [r2, #0]
 80077fa:	1850      	adds	r0, r2, r1
 80077fc:	42a0      	cmp	r0, r4
 80077fe:	d10b      	bne.n	8007818 <_free_r+0x6c>
 8007800:	6820      	ldr	r0, [r4, #0]
 8007802:	4401      	add	r1, r0
 8007804:	1850      	adds	r0, r2, r1
 8007806:	4283      	cmp	r3, r0
 8007808:	6011      	str	r1, [r2, #0]
 800780a:	d1e0      	bne.n	80077ce <_free_r+0x22>
 800780c:	6818      	ldr	r0, [r3, #0]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	6053      	str	r3, [r2, #4]
 8007812:	4408      	add	r0, r1
 8007814:	6010      	str	r0, [r2, #0]
 8007816:	e7da      	b.n	80077ce <_free_r+0x22>
 8007818:	d902      	bls.n	8007820 <_free_r+0x74>
 800781a:	230c      	movs	r3, #12
 800781c:	602b      	str	r3, [r5, #0]
 800781e:	e7d6      	b.n	80077ce <_free_r+0x22>
 8007820:	6820      	ldr	r0, [r4, #0]
 8007822:	1821      	adds	r1, r4, r0
 8007824:	428b      	cmp	r3, r1
 8007826:	bf04      	itt	eq
 8007828:	6819      	ldreq	r1, [r3, #0]
 800782a:	685b      	ldreq	r3, [r3, #4]
 800782c:	6063      	str	r3, [r4, #4]
 800782e:	bf04      	itt	eq
 8007830:	1809      	addeq	r1, r1, r0
 8007832:	6021      	streq	r1, [r4, #0]
 8007834:	6054      	str	r4, [r2, #4]
 8007836:	e7ca      	b.n	80077ce <_free_r+0x22>
 8007838:	bd38      	pop	{r3, r4, r5, pc}
 800783a:	bf00      	nop
 800783c:	240003e4 	.word	0x240003e4

08007840 <malloc>:
 8007840:	4b02      	ldr	r3, [pc, #8]	@ (800784c <malloc+0xc>)
 8007842:	4601      	mov	r1, r0
 8007844:	6818      	ldr	r0, [r3, #0]
 8007846:	f000 b825 	b.w	8007894 <_malloc_r>
 800784a:	bf00      	nop
 800784c:	2400001c 	.word	0x2400001c

08007850 <sbrk_aligned>:
 8007850:	b570      	push	{r4, r5, r6, lr}
 8007852:	4e0f      	ldr	r6, [pc, #60]	@ (8007890 <sbrk_aligned+0x40>)
 8007854:	460c      	mov	r4, r1
 8007856:	6831      	ldr	r1, [r6, #0]
 8007858:	4605      	mov	r5, r0
 800785a:	b911      	cbnz	r1, 8007862 <sbrk_aligned+0x12>
 800785c:	f000 fe92 	bl	8008584 <_sbrk_r>
 8007860:	6030      	str	r0, [r6, #0]
 8007862:	4621      	mov	r1, r4
 8007864:	4628      	mov	r0, r5
 8007866:	f000 fe8d 	bl	8008584 <_sbrk_r>
 800786a:	1c43      	adds	r3, r0, #1
 800786c:	d103      	bne.n	8007876 <sbrk_aligned+0x26>
 800786e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007872:	4620      	mov	r0, r4
 8007874:	bd70      	pop	{r4, r5, r6, pc}
 8007876:	1cc4      	adds	r4, r0, #3
 8007878:	f024 0403 	bic.w	r4, r4, #3
 800787c:	42a0      	cmp	r0, r4
 800787e:	d0f8      	beq.n	8007872 <sbrk_aligned+0x22>
 8007880:	1a21      	subs	r1, r4, r0
 8007882:	4628      	mov	r0, r5
 8007884:	f000 fe7e 	bl	8008584 <_sbrk_r>
 8007888:	3001      	adds	r0, #1
 800788a:	d1f2      	bne.n	8007872 <sbrk_aligned+0x22>
 800788c:	e7ef      	b.n	800786e <sbrk_aligned+0x1e>
 800788e:	bf00      	nop
 8007890:	240003e0 	.word	0x240003e0

08007894 <_malloc_r>:
 8007894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007898:	1ccd      	adds	r5, r1, #3
 800789a:	f025 0503 	bic.w	r5, r5, #3
 800789e:	3508      	adds	r5, #8
 80078a0:	2d0c      	cmp	r5, #12
 80078a2:	bf38      	it	cc
 80078a4:	250c      	movcc	r5, #12
 80078a6:	2d00      	cmp	r5, #0
 80078a8:	4606      	mov	r6, r0
 80078aa:	db01      	blt.n	80078b0 <_malloc_r+0x1c>
 80078ac:	42a9      	cmp	r1, r5
 80078ae:	d904      	bls.n	80078ba <_malloc_r+0x26>
 80078b0:	230c      	movs	r3, #12
 80078b2:	6033      	str	r3, [r6, #0]
 80078b4:	2000      	movs	r0, #0
 80078b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007990 <_malloc_r+0xfc>
 80078be:	f000 f869 	bl	8007994 <__malloc_lock>
 80078c2:	f8d8 3000 	ldr.w	r3, [r8]
 80078c6:	461c      	mov	r4, r3
 80078c8:	bb44      	cbnz	r4, 800791c <_malloc_r+0x88>
 80078ca:	4629      	mov	r1, r5
 80078cc:	4630      	mov	r0, r6
 80078ce:	f7ff ffbf 	bl	8007850 <sbrk_aligned>
 80078d2:	1c43      	adds	r3, r0, #1
 80078d4:	4604      	mov	r4, r0
 80078d6:	d158      	bne.n	800798a <_malloc_r+0xf6>
 80078d8:	f8d8 4000 	ldr.w	r4, [r8]
 80078dc:	4627      	mov	r7, r4
 80078de:	2f00      	cmp	r7, #0
 80078e0:	d143      	bne.n	800796a <_malloc_r+0xd6>
 80078e2:	2c00      	cmp	r4, #0
 80078e4:	d04b      	beq.n	800797e <_malloc_r+0xea>
 80078e6:	6823      	ldr	r3, [r4, #0]
 80078e8:	4639      	mov	r1, r7
 80078ea:	4630      	mov	r0, r6
 80078ec:	eb04 0903 	add.w	r9, r4, r3
 80078f0:	f000 fe48 	bl	8008584 <_sbrk_r>
 80078f4:	4581      	cmp	r9, r0
 80078f6:	d142      	bne.n	800797e <_malloc_r+0xea>
 80078f8:	6821      	ldr	r1, [r4, #0]
 80078fa:	1a6d      	subs	r5, r5, r1
 80078fc:	4629      	mov	r1, r5
 80078fe:	4630      	mov	r0, r6
 8007900:	f7ff ffa6 	bl	8007850 <sbrk_aligned>
 8007904:	3001      	adds	r0, #1
 8007906:	d03a      	beq.n	800797e <_malloc_r+0xea>
 8007908:	6823      	ldr	r3, [r4, #0]
 800790a:	442b      	add	r3, r5
 800790c:	6023      	str	r3, [r4, #0]
 800790e:	f8d8 3000 	ldr.w	r3, [r8]
 8007912:	685a      	ldr	r2, [r3, #4]
 8007914:	bb62      	cbnz	r2, 8007970 <_malloc_r+0xdc>
 8007916:	f8c8 7000 	str.w	r7, [r8]
 800791a:	e00f      	b.n	800793c <_malloc_r+0xa8>
 800791c:	6822      	ldr	r2, [r4, #0]
 800791e:	1b52      	subs	r2, r2, r5
 8007920:	d420      	bmi.n	8007964 <_malloc_r+0xd0>
 8007922:	2a0b      	cmp	r2, #11
 8007924:	d917      	bls.n	8007956 <_malloc_r+0xc2>
 8007926:	1961      	adds	r1, r4, r5
 8007928:	42a3      	cmp	r3, r4
 800792a:	6025      	str	r5, [r4, #0]
 800792c:	bf18      	it	ne
 800792e:	6059      	strne	r1, [r3, #4]
 8007930:	6863      	ldr	r3, [r4, #4]
 8007932:	bf08      	it	eq
 8007934:	f8c8 1000 	streq.w	r1, [r8]
 8007938:	5162      	str	r2, [r4, r5]
 800793a:	604b      	str	r3, [r1, #4]
 800793c:	4630      	mov	r0, r6
 800793e:	f000 f82f 	bl	80079a0 <__malloc_unlock>
 8007942:	f104 000b 	add.w	r0, r4, #11
 8007946:	1d23      	adds	r3, r4, #4
 8007948:	f020 0007 	bic.w	r0, r0, #7
 800794c:	1ac2      	subs	r2, r0, r3
 800794e:	bf1c      	itt	ne
 8007950:	1a1b      	subne	r3, r3, r0
 8007952:	50a3      	strne	r3, [r4, r2]
 8007954:	e7af      	b.n	80078b6 <_malloc_r+0x22>
 8007956:	6862      	ldr	r2, [r4, #4]
 8007958:	42a3      	cmp	r3, r4
 800795a:	bf0c      	ite	eq
 800795c:	f8c8 2000 	streq.w	r2, [r8]
 8007960:	605a      	strne	r2, [r3, #4]
 8007962:	e7eb      	b.n	800793c <_malloc_r+0xa8>
 8007964:	4623      	mov	r3, r4
 8007966:	6864      	ldr	r4, [r4, #4]
 8007968:	e7ae      	b.n	80078c8 <_malloc_r+0x34>
 800796a:	463c      	mov	r4, r7
 800796c:	687f      	ldr	r7, [r7, #4]
 800796e:	e7b6      	b.n	80078de <_malloc_r+0x4a>
 8007970:	461a      	mov	r2, r3
 8007972:	685b      	ldr	r3, [r3, #4]
 8007974:	42a3      	cmp	r3, r4
 8007976:	d1fb      	bne.n	8007970 <_malloc_r+0xdc>
 8007978:	2300      	movs	r3, #0
 800797a:	6053      	str	r3, [r2, #4]
 800797c:	e7de      	b.n	800793c <_malloc_r+0xa8>
 800797e:	230c      	movs	r3, #12
 8007980:	6033      	str	r3, [r6, #0]
 8007982:	4630      	mov	r0, r6
 8007984:	f000 f80c 	bl	80079a0 <__malloc_unlock>
 8007988:	e794      	b.n	80078b4 <_malloc_r+0x20>
 800798a:	6005      	str	r5, [r0, #0]
 800798c:	e7d6      	b.n	800793c <_malloc_r+0xa8>
 800798e:	bf00      	nop
 8007990:	240003e4 	.word	0x240003e4

08007994 <__malloc_lock>:
 8007994:	4801      	ldr	r0, [pc, #4]	@ (800799c <__malloc_lock+0x8>)
 8007996:	f7ff b920 	b.w	8006bda <__retarget_lock_acquire_recursive>
 800799a:	bf00      	nop
 800799c:	240003dc 	.word	0x240003dc

080079a0 <__malloc_unlock>:
 80079a0:	4801      	ldr	r0, [pc, #4]	@ (80079a8 <__malloc_unlock+0x8>)
 80079a2:	f7ff b91b 	b.w	8006bdc <__retarget_lock_release_recursive>
 80079a6:	bf00      	nop
 80079a8:	240003dc 	.word	0x240003dc

080079ac <_Balloc>:
 80079ac:	b570      	push	{r4, r5, r6, lr}
 80079ae:	69c6      	ldr	r6, [r0, #28]
 80079b0:	4604      	mov	r4, r0
 80079b2:	460d      	mov	r5, r1
 80079b4:	b976      	cbnz	r6, 80079d4 <_Balloc+0x28>
 80079b6:	2010      	movs	r0, #16
 80079b8:	f7ff ff42 	bl	8007840 <malloc>
 80079bc:	4602      	mov	r2, r0
 80079be:	61e0      	str	r0, [r4, #28]
 80079c0:	b920      	cbnz	r0, 80079cc <_Balloc+0x20>
 80079c2:	4b18      	ldr	r3, [pc, #96]	@ (8007a24 <_Balloc+0x78>)
 80079c4:	4818      	ldr	r0, [pc, #96]	@ (8007a28 <_Balloc+0x7c>)
 80079c6:	216b      	movs	r1, #107	@ 0x6b
 80079c8:	f000 fdfa 	bl	80085c0 <__assert_func>
 80079cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079d0:	6006      	str	r6, [r0, #0]
 80079d2:	60c6      	str	r6, [r0, #12]
 80079d4:	69e6      	ldr	r6, [r4, #28]
 80079d6:	68f3      	ldr	r3, [r6, #12]
 80079d8:	b183      	cbz	r3, 80079fc <_Balloc+0x50>
 80079da:	69e3      	ldr	r3, [r4, #28]
 80079dc:	68db      	ldr	r3, [r3, #12]
 80079de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80079e2:	b9b8      	cbnz	r0, 8007a14 <_Balloc+0x68>
 80079e4:	2101      	movs	r1, #1
 80079e6:	fa01 f605 	lsl.w	r6, r1, r5
 80079ea:	1d72      	adds	r2, r6, #5
 80079ec:	0092      	lsls	r2, r2, #2
 80079ee:	4620      	mov	r0, r4
 80079f0:	f000 fe04 	bl	80085fc <_calloc_r>
 80079f4:	b160      	cbz	r0, 8007a10 <_Balloc+0x64>
 80079f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80079fa:	e00e      	b.n	8007a1a <_Balloc+0x6e>
 80079fc:	2221      	movs	r2, #33	@ 0x21
 80079fe:	2104      	movs	r1, #4
 8007a00:	4620      	mov	r0, r4
 8007a02:	f000 fdfb 	bl	80085fc <_calloc_r>
 8007a06:	69e3      	ldr	r3, [r4, #28]
 8007a08:	60f0      	str	r0, [r6, #12]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d1e4      	bne.n	80079da <_Balloc+0x2e>
 8007a10:	2000      	movs	r0, #0
 8007a12:	bd70      	pop	{r4, r5, r6, pc}
 8007a14:	6802      	ldr	r2, [r0, #0]
 8007a16:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a20:	e7f7      	b.n	8007a12 <_Balloc+0x66>
 8007a22:	bf00      	nop
 8007a24:	080088b1 	.word	0x080088b1
 8007a28:	08008931 	.word	0x08008931

08007a2c <_Bfree>:
 8007a2c:	b570      	push	{r4, r5, r6, lr}
 8007a2e:	69c6      	ldr	r6, [r0, #28]
 8007a30:	4605      	mov	r5, r0
 8007a32:	460c      	mov	r4, r1
 8007a34:	b976      	cbnz	r6, 8007a54 <_Bfree+0x28>
 8007a36:	2010      	movs	r0, #16
 8007a38:	f7ff ff02 	bl	8007840 <malloc>
 8007a3c:	4602      	mov	r2, r0
 8007a3e:	61e8      	str	r0, [r5, #28]
 8007a40:	b920      	cbnz	r0, 8007a4c <_Bfree+0x20>
 8007a42:	4b09      	ldr	r3, [pc, #36]	@ (8007a68 <_Bfree+0x3c>)
 8007a44:	4809      	ldr	r0, [pc, #36]	@ (8007a6c <_Bfree+0x40>)
 8007a46:	218f      	movs	r1, #143	@ 0x8f
 8007a48:	f000 fdba 	bl	80085c0 <__assert_func>
 8007a4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a50:	6006      	str	r6, [r0, #0]
 8007a52:	60c6      	str	r6, [r0, #12]
 8007a54:	b13c      	cbz	r4, 8007a66 <_Bfree+0x3a>
 8007a56:	69eb      	ldr	r3, [r5, #28]
 8007a58:	6862      	ldr	r2, [r4, #4]
 8007a5a:	68db      	ldr	r3, [r3, #12]
 8007a5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a60:	6021      	str	r1, [r4, #0]
 8007a62:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a66:	bd70      	pop	{r4, r5, r6, pc}
 8007a68:	080088b1 	.word	0x080088b1
 8007a6c:	08008931 	.word	0x08008931

08007a70 <__multadd>:
 8007a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a74:	690d      	ldr	r5, [r1, #16]
 8007a76:	4607      	mov	r7, r0
 8007a78:	460c      	mov	r4, r1
 8007a7a:	461e      	mov	r6, r3
 8007a7c:	f101 0c14 	add.w	ip, r1, #20
 8007a80:	2000      	movs	r0, #0
 8007a82:	f8dc 3000 	ldr.w	r3, [ip]
 8007a86:	b299      	uxth	r1, r3
 8007a88:	fb02 6101 	mla	r1, r2, r1, r6
 8007a8c:	0c1e      	lsrs	r6, r3, #16
 8007a8e:	0c0b      	lsrs	r3, r1, #16
 8007a90:	fb02 3306 	mla	r3, r2, r6, r3
 8007a94:	b289      	uxth	r1, r1
 8007a96:	3001      	adds	r0, #1
 8007a98:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a9c:	4285      	cmp	r5, r0
 8007a9e:	f84c 1b04 	str.w	r1, [ip], #4
 8007aa2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007aa6:	dcec      	bgt.n	8007a82 <__multadd+0x12>
 8007aa8:	b30e      	cbz	r6, 8007aee <__multadd+0x7e>
 8007aaa:	68a3      	ldr	r3, [r4, #8]
 8007aac:	42ab      	cmp	r3, r5
 8007aae:	dc19      	bgt.n	8007ae4 <__multadd+0x74>
 8007ab0:	6861      	ldr	r1, [r4, #4]
 8007ab2:	4638      	mov	r0, r7
 8007ab4:	3101      	adds	r1, #1
 8007ab6:	f7ff ff79 	bl	80079ac <_Balloc>
 8007aba:	4680      	mov	r8, r0
 8007abc:	b928      	cbnz	r0, 8007aca <__multadd+0x5a>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8007af4 <__multadd+0x84>)
 8007ac2:	480d      	ldr	r0, [pc, #52]	@ (8007af8 <__multadd+0x88>)
 8007ac4:	21ba      	movs	r1, #186	@ 0xba
 8007ac6:	f000 fd7b 	bl	80085c0 <__assert_func>
 8007aca:	6922      	ldr	r2, [r4, #16]
 8007acc:	3202      	adds	r2, #2
 8007ace:	f104 010c 	add.w	r1, r4, #12
 8007ad2:	0092      	lsls	r2, r2, #2
 8007ad4:	300c      	adds	r0, #12
 8007ad6:	f000 fd65 	bl	80085a4 <memcpy>
 8007ada:	4621      	mov	r1, r4
 8007adc:	4638      	mov	r0, r7
 8007ade:	f7ff ffa5 	bl	8007a2c <_Bfree>
 8007ae2:	4644      	mov	r4, r8
 8007ae4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007ae8:	3501      	adds	r5, #1
 8007aea:	615e      	str	r6, [r3, #20]
 8007aec:	6125      	str	r5, [r4, #16]
 8007aee:	4620      	mov	r0, r4
 8007af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007af4:	08008920 	.word	0x08008920
 8007af8:	08008931 	.word	0x08008931

08007afc <__hi0bits>:
 8007afc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007b00:	4603      	mov	r3, r0
 8007b02:	bf36      	itet	cc
 8007b04:	0403      	lslcc	r3, r0, #16
 8007b06:	2000      	movcs	r0, #0
 8007b08:	2010      	movcc	r0, #16
 8007b0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b0e:	bf3c      	itt	cc
 8007b10:	021b      	lslcc	r3, r3, #8
 8007b12:	3008      	addcc	r0, #8
 8007b14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b18:	bf3c      	itt	cc
 8007b1a:	011b      	lslcc	r3, r3, #4
 8007b1c:	3004      	addcc	r0, #4
 8007b1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b22:	bf3c      	itt	cc
 8007b24:	009b      	lslcc	r3, r3, #2
 8007b26:	3002      	addcc	r0, #2
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	db05      	blt.n	8007b38 <__hi0bits+0x3c>
 8007b2c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007b30:	f100 0001 	add.w	r0, r0, #1
 8007b34:	bf08      	it	eq
 8007b36:	2020      	moveq	r0, #32
 8007b38:	4770      	bx	lr

08007b3a <__lo0bits>:
 8007b3a:	6803      	ldr	r3, [r0, #0]
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	f013 0007 	ands.w	r0, r3, #7
 8007b42:	d00b      	beq.n	8007b5c <__lo0bits+0x22>
 8007b44:	07d9      	lsls	r1, r3, #31
 8007b46:	d421      	bmi.n	8007b8c <__lo0bits+0x52>
 8007b48:	0798      	lsls	r0, r3, #30
 8007b4a:	bf49      	itett	mi
 8007b4c:	085b      	lsrmi	r3, r3, #1
 8007b4e:	089b      	lsrpl	r3, r3, #2
 8007b50:	2001      	movmi	r0, #1
 8007b52:	6013      	strmi	r3, [r2, #0]
 8007b54:	bf5c      	itt	pl
 8007b56:	6013      	strpl	r3, [r2, #0]
 8007b58:	2002      	movpl	r0, #2
 8007b5a:	4770      	bx	lr
 8007b5c:	b299      	uxth	r1, r3
 8007b5e:	b909      	cbnz	r1, 8007b64 <__lo0bits+0x2a>
 8007b60:	0c1b      	lsrs	r3, r3, #16
 8007b62:	2010      	movs	r0, #16
 8007b64:	b2d9      	uxtb	r1, r3
 8007b66:	b909      	cbnz	r1, 8007b6c <__lo0bits+0x32>
 8007b68:	3008      	adds	r0, #8
 8007b6a:	0a1b      	lsrs	r3, r3, #8
 8007b6c:	0719      	lsls	r1, r3, #28
 8007b6e:	bf04      	itt	eq
 8007b70:	091b      	lsreq	r3, r3, #4
 8007b72:	3004      	addeq	r0, #4
 8007b74:	0799      	lsls	r1, r3, #30
 8007b76:	bf04      	itt	eq
 8007b78:	089b      	lsreq	r3, r3, #2
 8007b7a:	3002      	addeq	r0, #2
 8007b7c:	07d9      	lsls	r1, r3, #31
 8007b7e:	d403      	bmi.n	8007b88 <__lo0bits+0x4e>
 8007b80:	085b      	lsrs	r3, r3, #1
 8007b82:	f100 0001 	add.w	r0, r0, #1
 8007b86:	d003      	beq.n	8007b90 <__lo0bits+0x56>
 8007b88:	6013      	str	r3, [r2, #0]
 8007b8a:	4770      	bx	lr
 8007b8c:	2000      	movs	r0, #0
 8007b8e:	4770      	bx	lr
 8007b90:	2020      	movs	r0, #32
 8007b92:	4770      	bx	lr

08007b94 <__i2b>:
 8007b94:	b510      	push	{r4, lr}
 8007b96:	460c      	mov	r4, r1
 8007b98:	2101      	movs	r1, #1
 8007b9a:	f7ff ff07 	bl	80079ac <_Balloc>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	b928      	cbnz	r0, 8007bae <__i2b+0x1a>
 8007ba2:	4b05      	ldr	r3, [pc, #20]	@ (8007bb8 <__i2b+0x24>)
 8007ba4:	4805      	ldr	r0, [pc, #20]	@ (8007bbc <__i2b+0x28>)
 8007ba6:	f240 1145 	movw	r1, #325	@ 0x145
 8007baa:	f000 fd09 	bl	80085c0 <__assert_func>
 8007bae:	2301      	movs	r3, #1
 8007bb0:	6144      	str	r4, [r0, #20]
 8007bb2:	6103      	str	r3, [r0, #16]
 8007bb4:	bd10      	pop	{r4, pc}
 8007bb6:	bf00      	nop
 8007bb8:	08008920 	.word	0x08008920
 8007bbc:	08008931 	.word	0x08008931

08007bc0 <__multiply>:
 8007bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bc4:	4617      	mov	r7, r2
 8007bc6:	690a      	ldr	r2, [r1, #16]
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	429a      	cmp	r2, r3
 8007bcc:	bfa8      	it	ge
 8007bce:	463b      	movge	r3, r7
 8007bd0:	4689      	mov	r9, r1
 8007bd2:	bfa4      	itt	ge
 8007bd4:	460f      	movge	r7, r1
 8007bd6:	4699      	movge	r9, r3
 8007bd8:	693d      	ldr	r5, [r7, #16]
 8007bda:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	6879      	ldr	r1, [r7, #4]
 8007be2:	eb05 060a 	add.w	r6, r5, sl
 8007be6:	42b3      	cmp	r3, r6
 8007be8:	b085      	sub	sp, #20
 8007bea:	bfb8      	it	lt
 8007bec:	3101      	addlt	r1, #1
 8007bee:	f7ff fedd 	bl	80079ac <_Balloc>
 8007bf2:	b930      	cbnz	r0, 8007c02 <__multiply+0x42>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	4b41      	ldr	r3, [pc, #260]	@ (8007cfc <__multiply+0x13c>)
 8007bf8:	4841      	ldr	r0, [pc, #260]	@ (8007d00 <__multiply+0x140>)
 8007bfa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007bfe:	f000 fcdf 	bl	80085c0 <__assert_func>
 8007c02:	f100 0414 	add.w	r4, r0, #20
 8007c06:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007c0a:	4623      	mov	r3, r4
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	4573      	cmp	r3, lr
 8007c10:	d320      	bcc.n	8007c54 <__multiply+0x94>
 8007c12:	f107 0814 	add.w	r8, r7, #20
 8007c16:	f109 0114 	add.w	r1, r9, #20
 8007c1a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007c1e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007c22:	9302      	str	r3, [sp, #8]
 8007c24:	1beb      	subs	r3, r5, r7
 8007c26:	3b15      	subs	r3, #21
 8007c28:	f023 0303 	bic.w	r3, r3, #3
 8007c2c:	3304      	adds	r3, #4
 8007c2e:	3715      	adds	r7, #21
 8007c30:	42bd      	cmp	r5, r7
 8007c32:	bf38      	it	cc
 8007c34:	2304      	movcc	r3, #4
 8007c36:	9301      	str	r3, [sp, #4]
 8007c38:	9b02      	ldr	r3, [sp, #8]
 8007c3a:	9103      	str	r1, [sp, #12]
 8007c3c:	428b      	cmp	r3, r1
 8007c3e:	d80c      	bhi.n	8007c5a <__multiply+0x9a>
 8007c40:	2e00      	cmp	r6, #0
 8007c42:	dd03      	ble.n	8007c4c <__multiply+0x8c>
 8007c44:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d055      	beq.n	8007cf8 <__multiply+0x138>
 8007c4c:	6106      	str	r6, [r0, #16]
 8007c4e:	b005      	add	sp, #20
 8007c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c54:	f843 2b04 	str.w	r2, [r3], #4
 8007c58:	e7d9      	b.n	8007c0e <__multiply+0x4e>
 8007c5a:	f8b1 a000 	ldrh.w	sl, [r1]
 8007c5e:	f1ba 0f00 	cmp.w	sl, #0
 8007c62:	d01f      	beq.n	8007ca4 <__multiply+0xe4>
 8007c64:	46c4      	mov	ip, r8
 8007c66:	46a1      	mov	r9, r4
 8007c68:	2700      	movs	r7, #0
 8007c6a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007c6e:	f8d9 3000 	ldr.w	r3, [r9]
 8007c72:	fa1f fb82 	uxth.w	fp, r2
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	fb0a 330b 	mla	r3, sl, fp, r3
 8007c7c:	443b      	add	r3, r7
 8007c7e:	f8d9 7000 	ldr.w	r7, [r9]
 8007c82:	0c12      	lsrs	r2, r2, #16
 8007c84:	0c3f      	lsrs	r7, r7, #16
 8007c86:	fb0a 7202 	mla	r2, sl, r2, r7
 8007c8a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007c8e:	b29b      	uxth	r3, r3
 8007c90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c94:	4565      	cmp	r5, ip
 8007c96:	f849 3b04 	str.w	r3, [r9], #4
 8007c9a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007c9e:	d8e4      	bhi.n	8007c6a <__multiply+0xaa>
 8007ca0:	9b01      	ldr	r3, [sp, #4]
 8007ca2:	50e7      	str	r7, [r4, r3]
 8007ca4:	9b03      	ldr	r3, [sp, #12]
 8007ca6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007caa:	3104      	adds	r1, #4
 8007cac:	f1b9 0f00 	cmp.w	r9, #0
 8007cb0:	d020      	beq.n	8007cf4 <__multiply+0x134>
 8007cb2:	6823      	ldr	r3, [r4, #0]
 8007cb4:	4647      	mov	r7, r8
 8007cb6:	46a4      	mov	ip, r4
 8007cb8:	f04f 0a00 	mov.w	sl, #0
 8007cbc:	f8b7 b000 	ldrh.w	fp, [r7]
 8007cc0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007cc4:	fb09 220b 	mla	r2, r9, fp, r2
 8007cc8:	4452      	add	r2, sl
 8007cca:	b29b      	uxth	r3, r3
 8007ccc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cd0:	f84c 3b04 	str.w	r3, [ip], #4
 8007cd4:	f857 3b04 	ldr.w	r3, [r7], #4
 8007cd8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007cdc:	f8bc 3000 	ldrh.w	r3, [ip]
 8007ce0:	fb09 330a 	mla	r3, r9, sl, r3
 8007ce4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007ce8:	42bd      	cmp	r5, r7
 8007cea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007cee:	d8e5      	bhi.n	8007cbc <__multiply+0xfc>
 8007cf0:	9a01      	ldr	r2, [sp, #4]
 8007cf2:	50a3      	str	r3, [r4, r2]
 8007cf4:	3404      	adds	r4, #4
 8007cf6:	e79f      	b.n	8007c38 <__multiply+0x78>
 8007cf8:	3e01      	subs	r6, #1
 8007cfa:	e7a1      	b.n	8007c40 <__multiply+0x80>
 8007cfc:	08008920 	.word	0x08008920
 8007d00:	08008931 	.word	0x08008931

08007d04 <__pow5mult>:
 8007d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d08:	4615      	mov	r5, r2
 8007d0a:	f012 0203 	ands.w	r2, r2, #3
 8007d0e:	4607      	mov	r7, r0
 8007d10:	460e      	mov	r6, r1
 8007d12:	d007      	beq.n	8007d24 <__pow5mult+0x20>
 8007d14:	4c25      	ldr	r4, [pc, #148]	@ (8007dac <__pow5mult+0xa8>)
 8007d16:	3a01      	subs	r2, #1
 8007d18:	2300      	movs	r3, #0
 8007d1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d1e:	f7ff fea7 	bl	8007a70 <__multadd>
 8007d22:	4606      	mov	r6, r0
 8007d24:	10ad      	asrs	r5, r5, #2
 8007d26:	d03d      	beq.n	8007da4 <__pow5mult+0xa0>
 8007d28:	69fc      	ldr	r4, [r7, #28]
 8007d2a:	b97c      	cbnz	r4, 8007d4c <__pow5mult+0x48>
 8007d2c:	2010      	movs	r0, #16
 8007d2e:	f7ff fd87 	bl	8007840 <malloc>
 8007d32:	4602      	mov	r2, r0
 8007d34:	61f8      	str	r0, [r7, #28]
 8007d36:	b928      	cbnz	r0, 8007d44 <__pow5mult+0x40>
 8007d38:	4b1d      	ldr	r3, [pc, #116]	@ (8007db0 <__pow5mult+0xac>)
 8007d3a:	481e      	ldr	r0, [pc, #120]	@ (8007db4 <__pow5mult+0xb0>)
 8007d3c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007d40:	f000 fc3e 	bl	80085c0 <__assert_func>
 8007d44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d48:	6004      	str	r4, [r0, #0]
 8007d4a:	60c4      	str	r4, [r0, #12]
 8007d4c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007d50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d54:	b94c      	cbnz	r4, 8007d6a <__pow5mult+0x66>
 8007d56:	f240 2171 	movw	r1, #625	@ 0x271
 8007d5a:	4638      	mov	r0, r7
 8007d5c:	f7ff ff1a 	bl	8007b94 <__i2b>
 8007d60:	2300      	movs	r3, #0
 8007d62:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d66:	4604      	mov	r4, r0
 8007d68:	6003      	str	r3, [r0, #0]
 8007d6a:	f04f 0900 	mov.w	r9, #0
 8007d6e:	07eb      	lsls	r3, r5, #31
 8007d70:	d50a      	bpl.n	8007d88 <__pow5mult+0x84>
 8007d72:	4631      	mov	r1, r6
 8007d74:	4622      	mov	r2, r4
 8007d76:	4638      	mov	r0, r7
 8007d78:	f7ff ff22 	bl	8007bc0 <__multiply>
 8007d7c:	4631      	mov	r1, r6
 8007d7e:	4680      	mov	r8, r0
 8007d80:	4638      	mov	r0, r7
 8007d82:	f7ff fe53 	bl	8007a2c <_Bfree>
 8007d86:	4646      	mov	r6, r8
 8007d88:	106d      	asrs	r5, r5, #1
 8007d8a:	d00b      	beq.n	8007da4 <__pow5mult+0xa0>
 8007d8c:	6820      	ldr	r0, [r4, #0]
 8007d8e:	b938      	cbnz	r0, 8007da0 <__pow5mult+0x9c>
 8007d90:	4622      	mov	r2, r4
 8007d92:	4621      	mov	r1, r4
 8007d94:	4638      	mov	r0, r7
 8007d96:	f7ff ff13 	bl	8007bc0 <__multiply>
 8007d9a:	6020      	str	r0, [r4, #0]
 8007d9c:	f8c0 9000 	str.w	r9, [r0]
 8007da0:	4604      	mov	r4, r0
 8007da2:	e7e4      	b.n	8007d6e <__pow5mult+0x6a>
 8007da4:	4630      	mov	r0, r6
 8007da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007daa:	bf00      	nop
 8007dac:	080089e4 	.word	0x080089e4
 8007db0:	080088b1 	.word	0x080088b1
 8007db4:	08008931 	.word	0x08008931

08007db8 <__lshift>:
 8007db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dbc:	460c      	mov	r4, r1
 8007dbe:	6849      	ldr	r1, [r1, #4]
 8007dc0:	6923      	ldr	r3, [r4, #16]
 8007dc2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007dc6:	68a3      	ldr	r3, [r4, #8]
 8007dc8:	4607      	mov	r7, r0
 8007dca:	4691      	mov	r9, r2
 8007dcc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007dd0:	f108 0601 	add.w	r6, r8, #1
 8007dd4:	42b3      	cmp	r3, r6
 8007dd6:	db0b      	blt.n	8007df0 <__lshift+0x38>
 8007dd8:	4638      	mov	r0, r7
 8007dda:	f7ff fde7 	bl	80079ac <_Balloc>
 8007dde:	4605      	mov	r5, r0
 8007de0:	b948      	cbnz	r0, 8007df6 <__lshift+0x3e>
 8007de2:	4602      	mov	r2, r0
 8007de4:	4b28      	ldr	r3, [pc, #160]	@ (8007e88 <__lshift+0xd0>)
 8007de6:	4829      	ldr	r0, [pc, #164]	@ (8007e8c <__lshift+0xd4>)
 8007de8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007dec:	f000 fbe8 	bl	80085c0 <__assert_func>
 8007df0:	3101      	adds	r1, #1
 8007df2:	005b      	lsls	r3, r3, #1
 8007df4:	e7ee      	b.n	8007dd4 <__lshift+0x1c>
 8007df6:	2300      	movs	r3, #0
 8007df8:	f100 0114 	add.w	r1, r0, #20
 8007dfc:	f100 0210 	add.w	r2, r0, #16
 8007e00:	4618      	mov	r0, r3
 8007e02:	4553      	cmp	r3, sl
 8007e04:	db33      	blt.n	8007e6e <__lshift+0xb6>
 8007e06:	6920      	ldr	r0, [r4, #16]
 8007e08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e0c:	f104 0314 	add.w	r3, r4, #20
 8007e10:	f019 091f 	ands.w	r9, r9, #31
 8007e14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e18:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e1c:	d02b      	beq.n	8007e76 <__lshift+0xbe>
 8007e1e:	f1c9 0e20 	rsb	lr, r9, #32
 8007e22:	468a      	mov	sl, r1
 8007e24:	2200      	movs	r2, #0
 8007e26:	6818      	ldr	r0, [r3, #0]
 8007e28:	fa00 f009 	lsl.w	r0, r0, r9
 8007e2c:	4310      	orrs	r0, r2
 8007e2e:	f84a 0b04 	str.w	r0, [sl], #4
 8007e32:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e36:	459c      	cmp	ip, r3
 8007e38:	fa22 f20e 	lsr.w	r2, r2, lr
 8007e3c:	d8f3      	bhi.n	8007e26 <__lshift+0x6e>
 8007e3e:	ebac 0304 	sub.w	r3, ip, r4
 8007e42:	3b15      	subs	r3, #21
 8007e44:	f023 0303 	bic.w	r3, r3, #3
 8007e48:	3304      	adds	r3, #4
 8007e4a:	f104 0015 	add.w	r0, r4, #21
 8007e4e:	4560      	cmp	r0, ip
 8007e50:	bf88      	it	hi
 8007e52:	2304      	movhi	r3, #4
 8007e54:	50ca      	str	r2, [r1, r3]
 8007e56:	b10a      	cbz	r2, 8007e5c <__lshift+0xa4>
 8007e58:	f108 0602 	add.w	r6, r8, #2
 8007e5c:	3e01      	subs	r6, #1
 8007e5e:	4638      	mov	r0, r7
 8007e60:	612e      	str	r6, [r5, #16]
 8007e62:	4621      	mov	r1, r4
 8007e64:	f7ff fde2 	bl	8007a2c <_Bfree>
 8007e68:	4628      	mov	r0, r5
 8007e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e6e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e72:	3301      	adds	r3, #1
 8007e74:	e7c5      	b.n	8007e02 <__lshift+0x4a>
 8007e76:	3904      	subs	r1, #4
 8007e78:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e7c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e80:	459c      	cmp	ip, r3
 8007e82:	d8f9      	bhi.n	8007e78 <__lshift+0xc0>
 8007e84:	e7ea      	b.n	8007e5c <__lshift+0xa4>
 8007e86:	bf00      	nop
 8007e88:	08008920 	.word	0x08008920
 8007e8c:	08008931 	.word	0x08008931

08007e90 <__mcmp>:
 8007e90:	690a      	ldr	r2, [r1, #16]
 8007e92:	4603      	mov	r3, r0
 8007e94:	6900      	ldr	r0, [r0, #16]
 8007e96:	1a80      	subs	r0, r0, r2
 8007e98:	b530      	push	{r4, r5, lr}
 8007e9a:	d10e      	bne.n	8007eba <__mcmp+0x2a>
 8007e9c:	3314      	adds	r3, #20
 8007e9e:	3114      	adds	r1, #20
 8007ea0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ea4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007ea8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007eac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007eb0:	4295      	cmp	r5, r2
 8007eb2:	d003      	beq.n	8007ebc <__mcmp+0x2c>
 8007eb4:	d205      	bcs.n	8007ec2 <__mcmp+0x32>
 8007eb6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007eba:	bd30      	pop	{r4, r5, pc}
 8007ebc:	42a3      	cmp	r3, r4
 8007ebe:	d3f3      	bcc.n	8007ea8 <__mcmp+0x18>
 8007ec0:	e7fb      	b.n	8007eba <__mcmp+0x2a>
 8007ec2:	2001      	movs	r0, #1
 8007ec4:	e7f9      	b.n	8007eba <__mcmp+0x2a>
	...

08007ec8 <__mdiff>:
 8007ec8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ecc:	4689      	mov	r9, r1
 8007ece:	4606      	mov	r6, r0
 8007ed0:	4611      	mov	r1, r2
 8007ed2:	4648      	mov	r0, r9
 8007ed4:	4614      	mov	r4, r2
 8007ed6:	f7ff ffdb 	bl	8007e90 <__mcmp>
 8007eda:	1e05      	subs	r5, r0, #0
 8007edc:	d112      	bne.n	8007f04 <__mdiff+0x3c>
 8007ede:	4629      	mov	r1, r5
 8007ee0:	4630      	mov	r0, r6
 8007ee2:	f7ff fd63 	bl	80079ac <_Balloc>
 8007ee6:	4602      	mov	r2, r0
 8007ee8:	b928      	cbnz	r0, 8007ef6 <__mdiff+0x2e>
 8007eea:	4b3f      	ldr	r3, [pc, #252]	@ (8007fe8 <__mdiff+0x120>)
 8007eec:	f240 2137 	movw	r1, #567	@ 0x237
 8007ef0:	483e      	ldr	r0, [pc, #248]	@ (8007fec <__mdiff+0x124>)
 8007ef2:	f000 fb65 	bl	80085c0 <__assert_func>
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007efc:	4610      	mov	r0, r2
 8007efe:	b003      	add	sp, #12
 8007f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f04:	bfbc      	itt	lt
 8007f06:	464b      	movlt	r3, r9
 8007f08:	46a1      	movlt	r9, r4
 8007f0a:	4630      	mov	r0, r6
 8007f0c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007f10:	bfba      	itte	lt
 8007f12:	461c      	movlt	r4, r3
 8007f14:	2501      	movlt	r5, #1
 8007f16:	2500      	movge	r5, #0
 8007f18:	f7ff fd48 	bl	80079ac <_Balloc>
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	b918      	cbnz	r0, 8007f28 <__mdiff+0x60>
 8007f20:	4b31      	ldr	r3, [pc, #196]	@ (8007fe8 <__mdiff+0x120>)
 8007f22:	f240 2145 	movw	r1, #581	@ 0x245
 8007f26:	e7e3      	b.n	8007ef0 <__mdiff+0x28>
 8007f28:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007f2c:	6926      	ldr	r6, [r4, #16]
 8007f2e:	60c5      	str	r5, [r0, #12]
 8007f30:	f109 0310 	add.w	r3, r9, #16
 8007f34:	f109 0514 	add.w	r5, r9, #20
 8007f38:	f104 0e14 	add.w	lr, r4, #20
 8007f3c:	f100 0b14 	add.w	fp, r0, #20
 8007f40:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007f44:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007f48:	9301      	str	r3, [sp, #4]
 8007f4a:	46d9      	mov	r9, fp
 8007f4c:	f04f 0c00 	mov.w	ip, #0
 8007f50:	9b01      	ldr	r3, [sp, #4]
 8007f52:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007f56:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007f5a:	9301      	str	r3, [sp, #4]
 8007f5c:	fa1f f38a 	uxth.w	r3, sl
 8007f60:	4619      	mov	r1, r3
 8007f62:	b283      	uxth	r3, r0
 8007f64:	1acb      	subs	r3, r1, r3
 8007f66:	0c00      	lsrs	r0, r0, #16
 8007f68:	4463      	add	r3, ip
 8007f6a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007f6e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007f78:	4576      	cmp	r6, lr
 8007f7a:	f849 3b04 	str.w	r3, [r9], #4
 8007f7e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f82:	d8e5      	bhi.n	8007f50 <__mdiff+0x88>
 8007f84:	1b33      	subs	r3, r6, r4
 8007f86:	3b15      	subs	r3, #21
 8007f88:	f023 0303 	bic.w	r3, r3, #3
 8007f8c:	3415      	adds	r4, #21
 8007f8e:	3304      	adds	r3, #4
 8007f90:	42a6      	cmp	r6, r4
 8007f92:	bf38      	it	cc
 8007f94:	2304      	movcc	r3, #4
 8007f96:	441d      	add	r5, r3
 8007f98:	445b      	add	r3, fp
 8007f9a:	461e      	mov	r6, r3
 8007f9c:	462c      	mov	r4, r5
 8007f9e:	4544      	cmp	r4, r8
 8007fa0:	d30e      	bcc.n	8007fc0 <__mdiff+0xf8>
 8007fa2:	f108 0103 	add.w	r1, r8, #3
 8007fa6:	1b49      	subs	r1, r1, r5
 8007fa8:	f021 0103 	bic.w	r1, r1, #3
 8007fac:	3d03      	subs	r5, #3
 8007fae:	45a8      	cmp	r8, r5
 8007fb0:	bf38      	it	cc
 8007fb2:	2100      	movcc	r1, #0
 8007fb4:	440b      	add	r3, r1
 8007fb6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007fba:	b191      	cbz	r1, 8007fe2 <__mdiff+0x11a>
 8007fbc:	6117      	str	r7, [r2, #16]
 8007fbe:	e79d      	b.n	8007efc <__mdiff+0x34>
 8007fc0:	f854 1b04 	ldr.w	r1, [r4], #4
 8007fc4:	46e6      	mov	lr, ip
 8007fc6:	0c08      	lsrs	r0, r1, #16
 8007fc8:	fa1c fc81 	uxtah	ip, ip, r1
 8007fcc:	4471      	add	r1, lr
 8007fce:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007fd2:	b289      	uxth	r1, r1
 8007fd4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007fd8:	f846 1b04 	str.w	r1, [r6], #4
 8007fdc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007fe0:	e7dd      	b.n	8007f9e <__mdiff+0xd6>
 8007fe2:	3f01      	subs	r7, #1
 8007fe4:	e7e7      	b.n	8007fb6 <__mdiff+0xee>
 8007fe6:	bf00      	nop
 8007fe8:	08008920 	.word	0x08008920
 8007fec:	08008931 	.word	0x08008931

08007ff0 <__d2b>:
 8007ff0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ff4:	460f      	mov	r7, r1
 8007ff6:	2101      	movs	r1, #1
 8007ff8:	ec59 8b10 	vmov	r8, r9, d0
 8007ffc:	4616      	mov	r6, r2
 8007ffe:	f7ff fcd5 	bl	80079ac <_Balloc>
 8008002:	4604      	mov	r4, r0
 8008004:	b930      	cbnz	r0, 8008014 <__d2b+0x24>
 8008006:	4602      	mov	r2, r0
 8008008:	4b23      	ldr	r3, [pc, #140]	@ (8008098 <__d2b+0xa8>)
 800800a:	4824      	ldr	r0, [pc, #144]	@ (800809c <__d2b+0xac>)
 800800c:	f240 310f 	movw	r1, #783	@ 0x30f
 8008010:	f000 fad6 	bl	80085c0 <__assert_func>
 8008014:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008018:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800801c:	b10d      	cbz	r5, 8008022 <__d2b+0x32>
 800801e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008022:	9301      	str	r3, [sp, #4]
 8008024:	f1b8 0300 	subs.w	r3, r8, #0
 8008028:	d023      	beq.n	8008072 <__d2b+0x82>
 800802a:	4668      	mov	r0, sp
 800802c:	9300      	str	r3, [sp, #0]
 800802e:	f7ff fd84 	bl	8007b3a <__lo0bits>
 8008032:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008036:	b1d0      	cbz	r0, 800806e <__d2b+0x7e>
 8008038:	f1c0 0320 	rsb	r3, r0, #32
 800803c:	fa02 f303 	lsl.w	r3, r2, r3
 8008040:	430b      	orrs	r3, r1
 8008042:	40c2      	lsrs	r2, r0
 8008044:	6163      	str	r3, [r4, #20]
 8008046:	9201      	str	r2, [sp, #4]
 8008048:	9b01      	ldr	r3, [sp, #4]
 800804a:	61a3      	str	r3, [r4, #24]
 800804c:	2b00      	cmp	r3, #0
 800804e:	bf0c      	ite	eq
 8008050:	2201      	moveq	r2, #1
 8008052:	2202      	movne	r2, #2
 8008054:	6122      	str	r2, [r4, #16]
 8008056:	b1a5      	cbz	r5, 8008082 <__d2b+0x92>
 8008058:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800805c:	4405      	add	r5, r0
 800805e:	603d      	str	r5, [r7, #0]
 8008060:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008064:	6030      	str	r0, [r6, #0]
 8008066:	4620      	mov	r0, r4
 8008068:	b003      	add	sp, #12
 800806a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800806e:	6161      	str	r1, [r4, #20]
 8008070:	e7ea      	b.n	8008048 <__d2b+0x58>
 8008072:	a801      	add	r0, sp, #4
 8008074:	f7ff fd61 	bl	8007b3a <__lo0bits>
 8008078:	9b01      	ldr	r3, [sp, #4]
 800807a:	6163      	str	r3, [r4, #20]
 800807c:	3020      	adds	r0, #32
 800807e:	2201      	movs	r2, #1
 8008080:	e7e8      	b.n	8008054 <__d2b+0x64>
 8008082:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008086:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800808a:	6038      	str	r0, [r7, #0]
 800808c:	6918      	ldr	r0, [r3, #16]
 800808e:	f7ff fd35 	bl	8007afc <__hi0bits>
 8008092:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008096:	e7e5      	b.n	8008064 <__d2b+0x74>
 8008098:	08008920 	.word	0x08008920
 800809c:	08008931 	.word	0x08008931

080080a0 <__sfputc_r>:
 80080a0:	6893      	ldr	r3, [r2, #8]
 80080a2:	3b01      	subs	r3, #1
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	b410      	push	{r4}
 80080a8:	6093      	str	r3, [r2, #8]
 80080aa:	da08      	bge.n	80080be <__sfputc_r+0x1e>
 80080ac:	6994      	ldr	r4, [r2, #24]
 80080ae:	42a3      	cmp	r3, r4
 80080b0:	db01      	blt.n	80080b6 <__sfputc_r+0x16>
 80080b2:	290a      	cmp	r1, #10
 80080b4:	d103      	bne.n	80080be <__sfputc_r+0x1e>
 80080b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080ba:	f7fe bc7c 	b.w	80069b6 <__swbuf_r>
 80080be:	6813      	ldr	r3, [r2, #0]
 80080c0:	1c58      	adds	r0, r3, #1
 80080c2:	6010      	str	r0, [r2, #0]
 80080c4:	7019      	strb	r1, [r3, #0]
 80080c6:	4608      	mov	r0, r1
 80080c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080cc:	4770      	bx	lr

080080ce <__sfputs_r>:
 80080ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d0:	4606      	mov	r6, r0
 80080d2:	460f      	mov	r7, r1
 80080d4:	4614      	mov	r4, r2
 80080d6:	18d5      	adds	r5, r2, r3
 80080d8:	42ac      	cmp	r4, r5
 80080da:	d101      	bne.n	80080e0 <__sfputs_r+0x12>
 80080dc:	2000      	movs	r0, #0
 80080de:	e007      	b.n	80080f0 <__sfputs_r+0x22>
 80080e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080e4:	463a      	mov	r2, r7
 80080e6:	4630      	mov	r0, r6
 80080e8:	f7ff ffda 	bl	80080a0 <__sfputc_r>
 80080ec:	1c43      	adds	r3, r0, #1
 80080ee:	d1f3      	bne.n	80080d8 <__sfputs_r+0xa>
 80080f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080080f4 <_vfiprintf_r>:
 80080f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f8:	460d      	mov	r5, r1
 80080fa:	b09d      	sub	sp, #116	@ 0x74
 80080fc:	4614      	mov	r4, r2
 80080fe:	4698      	mov	r8, r3
 8008100:	4606      	mov	r6, r0
 8008102:	b118      	cbz	r0, 800810c <_vfiprintf_r+0x18>
 8008104:	6a03      	ldr	r3, [r0, #32]
 8008106:	b90b      	cbnz	r3, 800810c <_vfiprintf_r+0x18>
 8008108:	f7fe fb6c 	bl	80067e4 <__sinit>
 800810c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800810e:	07d9      	lsls	r1, r3, #31
 8008110:	d405      	bmi.n	800811e <_vfiprintf_r+0x2a>
 8008112:	89ab      	ldrh	r3, [r5, #12]
 8008114:	059a      	lsls	r2, r3, #22
 8008116:	d402      	bmi.n	800811e <_vfiprintf_r+0x2a>
 8008118:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800811a:	f7fe fd5e 	bl	8006bda <__retarget_lock_acquire_recursive>
 800811e:	89ab      	ldrh	r3, [r5, #12]
 8008120:	071b      	lsls	r3, r3, #28
 8008122:	d501      	bpl.n	8008128 <_vfiprintf_r+0x34>
 8008124:	692b      	ldr	r3, [r5, #16]
 8008126:	b99b      	cbnz	r3, 8008150 <_vfiprintf_r+0x5c>
 8008128:	4629      	mov	r1, r5
 800812a:	4630      	mov	r0, r6
 800812c:	f7fe fc82 	bl	8006a34 <__swsetup_r>
 8008130:	b170      	cbz	r0, 8008150 <_vfiprintf_r+0x5c>
 8008132:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008134:	07dc      	lsls	r4, r3, #31
 8008136:	d504      	bpl.n	8008142 <_vfiprintf_r+0x4e>
 8008138:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800813c:	b01d      	add	sp, #116	@ 0x74
 800813e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008142:	89ab      	ldrh	r3, [r5, #12]
 8008144:	0598      	lsls	r0, r3, #22
 8008146:	d4f7      	bmi.n	8008138 <_vfiprintf_r+0x44>
 8008148:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800814a:	f7fe fd47 	bl	8006bdc <__retarget_lock_release_recursive>
 800814e:	e7f3      	b.n	8008138 <_vfiprintf_r+0x44>
 8008150:	2300      	movs	r3, #0
 8008152:	9309      	str	r3, [sp, #36]	@ 0x24
 8008154:	2320      	movs	r3, #32
 8008156:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800815a:	f8cd 800c 	str.w	r8, [sp, #12]
 800815e:	2330      	movs	r3, #48	@ 0x30
 8008160:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008310 <_vfiprintf_r+0x21c>
 8008164:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008168:	f04f 0901 	mov.w	r9, #1
 800816c:	4623      	mov	r3, r4
 800816e:	469a      	mov	sl, r3
 8008170:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008174:	b10a      	cbz	r2, 800817a <_vfiprintf_r+0x86>
 8008176:	2a25      	cmp	r2, #37	@ 0x25
 8008178:	d1f9      	bne.n	800816e <_vfiprintf_r+0x7a>
 800817a:	ebba 0b04 	subs.w	fp, sl, r4
 800817e:	d00b      	beq.n	8008198 <_vfiprintf_r+0xa4>
 8008180:	465b      	mov	r3, fp
 8008182:	4622      	mov	r2, r4
 8008184:	4629      	mov	r1, r5
 8008186:	4630      	mov	r0, r6
 8008188:	f7ff ffa1 	bl	80080ce <__sfputs_r>
 800818c:	3001      	adds	r0, #1
 800818e:	f000 80a7 	beq.w	80082e0 <_vfiprintf_r+0x1ec>
 8008192:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008194:	445a      	add	r2, fp
 8008196:	9209      	str	r2, [sp, #36]	@ 0x24
 8008198:	f89a 3000 	ldrb.w	r3, [sl]
 800819c:	2b00      	cmp	r3, #0
 800819e:	f000 809f 	beq.w	80082e0 <_vfiprintf_r+0x1ec>
 80081a2:	2300      	movs	r3, #0
 80081a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80081a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081ac:	f10a 0a01 	add.w	sl, sl, #1
 80081b0:	9304      	str	r3, [sp, #16]
 80081b2:	9307      	str	r3, [sp, #28]
 80081b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80081ba:	4654      	mov	r4, sl
 80081bc:	2205      	movs	r2, #5
 80081be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081c2:	4853      	ldr	r0, [pc, #332]	@ (8008310 <_vfiprintf_r+0x21c>)
 80081c4:	f7f8 f8a4 	bl	8000310 <memchr>
 80081c8:	9a04      	ldr	r2, [sp, #16]
 80081ca:	b9d8      	cbnz	r0, 8008204 <_vfiprintf_r+0x110>
 80081cc:	06d1      	lsls	r1, r2, #27
 80081ce:	bf44      	itt	mi
 80081d0:	2320      	movmi	r3, #32
 80081d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081d6:	0713      	lsls	r3, r2, #28
 80081d8:	bf44      	itt	mi
 80081da:	232b      	movmi	r3, #43	@ 0x2b
 80081dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081e0:	f89a 3000 	ldrb.w	r3, [sl]
 80081e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80081e6:	d015      	beq.n	8008214 <_vfiprintf_r+0x120>
 80081e8:	9a07      	ldr	r2, [sp, #28]
 80081ea:	4654      	mov	r4, sl
 80081ec:	2000      	movs	r0, #0
 80081ee:	f04f 0c0a 	mov.w	ip, #10
 80081f2:	4621      	mov	r1, r4
 80081f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081f8:	3b30      	subs	r3, #48	@ 0x30
 80081fa:	2b09      	cmp	r3, #9
 80081fc:	d94b      	bls.n	8008296 <_vfiprintf_r+0x1a2>
 80081fe:	b1b0      	cbz	r0, 800822e <_vfiprintf_r+0x13a>
 8008200:	9207      	str	r2, [sp, #28]
 8008202:	e014      	b.n	800822e <_vfiprintf_r+0x13a>
 8008204:	eba0 0308 	sub.w	r3, r0, r8
 8008208:	fa09 f303 	lsl.w	r3, r9, r3
 800820c:	4313      	orrs	r3, r2
 800820e:	9304      	str	r3, [sp, #16]
 8008210:	46a2      	mov	sl, r4
 8008212:	e7d2      	b.n	80081ba <_vfiprintf_r+0xc6>
 8008214:	9b03      	ldr	r3, [sp, #12]
 8008216:	1d19      	adds	r1, r3, #4
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	9103      	str	r1, [sp, #12]
 800821c:	2b00      	cmp	r3, #0
 800821e:	bfbb      	ittet	lt
 8008220:	425b      	neglt	r3, r3
 8008222:	f042 0202 	orrlt.w	r2, r2, #2
 8008226:	9307      	strge	r3, [sp, #28]
 8008228:	9307      	strlt	r3, [sp, #28]
 800822a:	bfb8      	it	lt
 800822c:	9204      	strlt	r2, [sp, #16]
 800822e:	7823      	ldrb	r3, [r4, #0]
 8008230:	2b2e      	cmp	r3, #46	@ 0x2e
 8008232:	d10a      	bne.n	800824a <_vfiprintf_r+0x156>
 8008234:	7863      	ldrb	r3, [r4, #1]
 8008236:	2b2a      	cmp	r3, #42	@ 0x2a
 8008238:	d132      	bne.n	80082a0 <_vfiprintf_r+0x1ac>
 800823a:	9b03      	ldr	r3, [sp, #12]
 800823c:	1d1a      	adds	r2, r3, #4
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	9203      	str	r2, [sp, #12]
 8008242:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008246:	3402      	adds	r4, #2
 8008248:	9305      	str	r3, [sp, #20]
 800824a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008320 <_vfiprintf_r+0x22c>
 800824e:	7821      	ldrb	r1, [r4, #0]
 8008250:	2203      	movs	r2, #3
 8008252:	4650      	mov	r0, sl
 8008254:	f7f8 f85c 	bl	8000310 <memchr>
 8008258:	b138      	cbz	r0, 800826a <_vfiprintf_r+0x176>
 800825a:	9b04      	ldr	r3, [sp, #16]
 800825c:	eba0 000a 	sub.w	r0, r0, sl
 8008260:	2240      	movs	r2, #64	@ 0x40
 8008262:	4082      	lsls	r2, r0
 8008264:	4313      	orrs	r3, r2
 8008266:	3401      	adds	r4, #1
 8008268:	9304      	str	r3, [sp, #16]
 800826a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800826e:	4829      	ldr	r0, [pc, #164]	@ (8008314 <_vfiprintf_r+0x220>)
 8008270:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008274:	2206      	movs	r2, #6
 8008276:	f7f8 f84b 	bl	8000310 <memchr>
 800827a:	2800      	cmp	r0, #0
 800827c:	d03f      	beq.n	80082fe <_vfiprintf_r+0x20a>
 800827e:	4b26      	ldr	r3, [pc, #152]	@ (8008318 <_vfiprintf_r+0x224>)
 8008280:	bb1b      	cbnz	r3, 80082ca <_vfiprintf_r+0x1d6>
 8008282:	9b03      	ldr	r3, [sp, #12]
 8008284:	3307      	adds	r3, #7
 8008286:	f023 0307 	bic.w	r3, r3, #7
 800828a:	3308      	adds	r3, #8
 800828c:	9303      	str	r3, [sp, #12]
 800828e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008290:	443b      	add	r3, r7
 8008292:	9309      	str	r3, [sp, #36]	@ 0x24
 8008294:	e76a      	b.n	800816c <_vfiprintf_r+0x78>
 8008296:	fb0c 3202 	mla	r2, ip, r2, r3
 800829a:	460c      	mov	r4, r1
 800829c:	2001      	movs	r0, #1
 800829e:	e7a8      	b.n	80081f2 <_vfiprintf_r+0xfe>
 80082a0:	2300      	movs	r3, #0
 80082a2:	3401      	adds	r4, #1
 80082a4:	9305      	str	r3, [sp, #20]
 80082a6:	4619      	mov	r1, r3
 80082a8:	f04f 0c0a 	mov.w	ip, #10
 80082ac:	4620      	mov	r0, r4
 80082ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082b2:	3a30      	subs	r2, #48	@ 0x30
 80082b4:	2a09      	cmp	r2, #9
 80082b6:	d903      	bls.n	80082c0 <_vfiprintf_r+0x1cc>
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d0c6      	beq.n	800824a <_vfiprintf_r+0x156>
 80082bc:	9105      	str	r1, [sp, #20]
 80082be:	e7c4      	b.n	800824a <_vfiprintf_r+0x156>
 80082c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80082c4:	4604      	mov	r4, r0
 80082c6:	2301      	movs	r3, #1
 80082c8:	e7f0      	b.n	80082ac <_vfiprintf_r+0x1b8>
 80082ca:	ab03      	add	r3, sp, #12
 80082cc:	9300      	str	r3, [sp, #0]
 80082ce:	462a      	mov	r2, r5
 80082d0:	4b12      	ldr	r3, [pc, #72]	@ (800831c <_vfiprintf_r+0x228>)
 80082d2:	a904      	add	r1, sp, #16
 80082d4:	4630      	mov	r0, r6
 80082d6:	f7fd fe53 	bl	8005f80 <_printf_float>
 80082da:	4607      	mov	r7, r0
 80082dc:	1c78      	adds	r0, r7, #1
 80082de:	d1d6      	bne.n	800828e <_vfiprintf_r+0x19a>
 80082e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80082e2:	07d9      	lsls	r1, r3, #31
 80082e4:	d405      	bmi.n	80082f2 <_vfiprintf_r+0x1fe>
 80082e6:	89ab      	ldrh	r3, [r5, #12]
 80082e8:	059a      	lsls	r2, r3, #22
 80082ea:	d402      	bmi.n	80082f2 <_vfiprintf_r+0x1fe>
 80082ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80082ee:	f7fe fc75 	bl	8006bdc <__retarget_lock_release_recursive>
 80082f2:	89ab      	ldrh	r3, [r5, #12]
 80082f4:	065b      	lsls	r3, r3, #25
 80082f6:	f53f af1f 	bmi.w	8008138 <_vfiprintf_r+0x44>
 80082fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80082fc:	e71e      	b.n	800813c <_vfiprintf_r+0x48>
 80082fe:	ab03      	add	r3, sp, #12
 8008300:	9300      	str	r3, [sp, #0]
 8008302:	462a      	mov	r2, r5
 8008304:	4b05      	ldr	r3, [pc, #20]	@ (800831c <_vfiprintf_r+0x228>)
 8008306:	a904      	add	r1, sp, #16
 8008308:	4630      	mov	r0, r6
 800830a:	f7fe f8c1 	bl	8006490 <_printf_i>
 800830e:	e7e4      	b.n	80082da <_vfiprintf_r+0x1e6>
 8008310:	0800898a 	.word	0x0800898a
 8008314:	08008994 	.word	0x08008994
 8008318:	08005f81 	.word	0x08005f81
 800831c:	080080cf 	.word	0x080080cf
 8008320:	08008990 	.word	0x08008990

08008324 <__sflush_r>:
 8008324:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800832c:	0716      	lsls	r6, r2, #28
 800832e:	4605      	mov	r5, r0
 8008330:	460c      	mov	r4, r1
 8008332:	d454      	bmi.n	80083de <__sflush_r+0xba>
 8008334:	684b      	ldr	r3, [r1, #4]
 8008336:	2b00      	cmp	r3, #0
 8008338:	dc02      	bgt.n	8008340 <__sflush_r+0x1c>
 800833a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800833c:	2b00      	cmp	r3, #0
 800833e:	dd48      	ble.n	80083d2 <__sflush_r+0xae>
 8008340:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008342:	2e00      	cmp	r6, #0
 8008344:	d045      	beq.n	80083d2 <__sflush_r+0xae>
 8008346:	2300      	movs	r3, #0
 8008348:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800834c:	682f      	ldr	r7, [r5, #0]
 800834e:	6a21      	ldr	r1, [r4, #32]
 8008350:	602b      	str	r3, [r5, #0]
 8008352:	d030      	beq.n	80083b6 <__sflush_r+0x92>
 8008354:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008356:	89a3      	ldrh	r3, [r4, #12]
 8008358:	0759      	lsls	r1, r3, #29
 800835a:	d505      	bpl.n	8008368 <__sflush_r+0x44>
 800835c:	6863      	ldr	r3, [r4, #4]
 800835e:	1ad2      	subs	r2, r2, r3
 8008360:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008362:	b10b      	cbz	r3, 8008368 <__sflush_r+0x44>
 8008364:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008366:	1ad2      	subs	r2, r2, r3
 8008368:	2300      	movs	r3, #0
 800836a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800836c:	6a21      	ldr	r1, [r4, #32]
 800836e:	4628      	mov	r0, r5
 8008370:	47b0      	blx	r6
 8008372:	1c43      	adds	r3, r0, #1
 8008374:	89a3      	ldrh	r3, [r4, #12]
 8008376:	d106      	bne.n	8008386 <__sflush_r+0x62>
 8008378:	6829      	ldr	r1, [r5, #0]
 800837a:	291d      	cmp	r1, #29
 800837c:	d82b      	bhi.n	80083d6 <__sflush_r+0xb2>
 800837e:	4a2a      	ldr	r2, [pc, #168]	@ (8008428 <__sflush_r+0x104>)
 8008380:	40ca      	lsrs	r2, r1
 8008382:	07d6      	lsls	r6, r2, #31
 8008384:	d527      	bpl.n	80083d6 <__sflush_r+0xb2>
 8008386:	2200      	movs	r2, #0
 8008388:	6062      	str	r2, [r4, #4]
 800838a:	04d9      	lsls	r1, r3, #19
 800838c:	6922      	ldr	r2, [r4, #16]
 800838e:	6022      	str	r2, [r4, #0]
 8008390:	d504      	bpl.n	800839c <__sflush_r+0x78>
 8008392:	1c42      	adds	r2, r0, #1
 8008394:	d101      	bne.n	800839a <__sflush_r+0x76>
 8008396:	682b      	ldr	r3, [r5, #0]
 8008398:	b903      	cbnz	r3, 800839c <__sflush_r+0x78>
 800839a:	6560      	str	r0, [r4, #84]	@ 0x54
 800839c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800839e:	602f      	str	r7, [r5, #0]
 80083a0:	b1b9      	cbz	r1, 80083d2 <__sflush_r+0xae>
 80083a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80083a6:	4299      	cmp	r1, r3
 80083a8:	d002      	beq.n	80083b0 <__sflush_r+0x8c>
 80083aa:	4628      	mov	r0, r5
 80083ac:	f7ff f9fe 	bl	80077ac <_free_r>
 80083b0:	2300      	movs	r3, #0
 80083b2:	6363      	str	r3, [r4, #52]	@ 0x34
 80083b4:	e00d      	b.n	80083d2 <__sflush_r+0xae>
 80083b6:	2301      	movs	r3, #1
 80083b8:	4628      	mov	r0, r5
 80083ba:	47b0      	blx	r6
 80083bc:	4602      	mov	r2, r0
 80083be:	1c50      	adds	r0, r2, #1
 80083c0:	d1c9      	bne.n	8008356 <__sflush_r+0x32>
 80083c2:	682b      	ldr	r3, [r5, #0]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d0c6      	beq.n	8008356 <__sflush_r+0x32>
 80083c8:	2b1d      	cmp	r3, #29
 80083ca:	d001      	beq.n	80083d0 <__sflush_r+0xac>
 80083cc:	2b16      	cmp	r3, #22
 80083ce:	d11e      	bne.n	800840e <__sflush_r+0xea>
 80083d0:	602f      	str	r7, [r5, #0]
 80083d2:	2000      	movs	r0, #0
 80083d4:	e022      	b.n	800841c <__sflush_r+0xf8>
 80083d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083da:	b21b      	sxth	r3, r3
 80083dc:	e01b      	b.n	8008416 <__sflush_r+0xf2>
 80083de:	690f      	ldr	r7, [r1, #16]
 80083e0:	2f00      	cmp	r7, #0
 80083e2:	d0f6      	beq.n	80083d2 <__sflush_r+0xae>
 80083e4:	0793      	lsls	r3, r2, #30
 80083e6:	680e      	ldr	r6, [r1, #0]
 80083e8:	bf08      	it	eq
 80083ea:	694b      	ldreq	r3, [r1, #20]
 80083ec:	600f      	str	r7, [r1, #0]
 80083ee:	bf18      	it	ne
 80083f0:	2300      	movne	r3, #0
 80083f2:	eba6 0807 	sub.w	r8, r6, r7
 80083f6:	608b      	str	r3, [r1, #8]
 80083f8:	f1b8 0f00 	cmp.w	r8, #0
 80083fc:	dde9      	ble.n	80083d2 <__sflush_r+0xae>
 80083fe:	6a21      	ldr	r1, [r4, #32]
 8008400:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008402:	4643      	mov	r3, r8
 8008404:	463a      	mov	r2, r7
 8008406:	4628      	mov	r0, r5
 8008408:	47b0      	blx	r6
 800840a:	2800      	cmp	r0, #0
 800840c:	dc08      	bgt.n	8008420 <__sflush_r+0xfc>
 800840e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008412:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008416:	81a3      	strh	r3, [r4, #12]
 8008418:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800841c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008420:	4407      	add	r7, r0
 8008422:	eba8 0800 	sub.w	r8, r8, r0
 8008426:	e7e7      	b.n	80083f8 <__sflush_r+0xd4>
 8008428:	20400001 	.word	0x20400001

0800842c <_fflush_r>:
 800842c:	b538      	push	{r3, r4, r5, lr}
 800842e:	690b      	ldr	r3, [r1, #16]
 8008430:	4605      	mov	r5, r0
 8008432:	460c      	mov	r4, r1
 8008434:	b913      	cbnz	r3, 800843c <_fflush_r+0x10>
 8008436:	2500      	movs	r5, #0
 8008438:	4628      	mov	r0, r5
 800843a:	bd38      	pop	{r3, r4, r5, pc}
 800843c:	b118      	cbz	r0, 8008446 <_fflush_r+0x1a>
 800843e:	6a03      	ldr	r3, [r0, #32]
 8008440:	b90b      	cbnz	r3, 8008446 <_fflush_r+0x1a>
 8008442:	f7fe f9cf 	bl	80067e4 <__sinit>
 8008446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d0f3      	beq.n	8008436 <_fflush_r+0xa>
 800844e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008450:	07d0      	lsls	r0, r2, #31
 8008452:	d404      	bmi.n	800845e <_fflush_r+0x32>
 8008454:	0599      	lsls	r1, r3, #22
 8008456:	d402      	bmi.n	800845e <_fflush_r+0x32>
 8008458:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800845a:	f7fe fbbe 	bl	8006bda <__retarget_lock_acquire_recursive>
 800845e:	4628      	mov	r0, r5
 8008460:	4621      	mov	r1, r4
 8008462:	f7ff ff5f 	bl	8008324 <__sflush_r>
 8008466:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008468:	07da      	lsls	r2, r3, #31
 800846a:	4605      	mov	r5, r0
 800846c:	d4e4      	bmi.n	8008438 <_fflush_r+0xc>
 800846e:	89a3      	ldrh	r3, [r4, #12]
 8008470:	059b      	lsls	r3, r3, #22
 8008472:	d4e1      	bmi.n	8008438 <_fflush_r+0xc>
 8008474:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008476:	f7fe fbb1 	bl	8006bdc <__retarget_lock_release_recursive>
 800847a:	e7dd      	b.n	8008438 <_fflush_r+0xc>

0800847c <__swhatbuf_r>:
 800847c:	b570      	push	{r4, r5, r6, lr}
 800847e:	460c      	mov	r4, r1
 8008480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008484:	2900      	cmp	r1, #0
 8008486:	b096      	sub	sp, #88	@ 0x58
 8008488:	4615      	mov	r5, r2
 800848a:	461e      	mov	r6, r3
 800848c:	da0d      	bge.n	80084aa <__swhatbuf_r+0x2e>
 800848e:	89a3      	ldrh	r3, [r4, #12]
 8008490:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008494:	f04f 0100 	mov.w	r1, #0
 8008498:	bf14      	ite	ne
 800849a:	2340      	movne	r3, #64	@ 0x40
 800849c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80084a0:	2000      	movs	r0, #0
 80084a2:	6031      	str	r1, [r6, #0]
 80084a4:	602b      	str	r3, [r5, #0]
 80084a6:	b016      	add	sp, #88	@ 0x58
 80084a8:	bd70      	pop	{r4, r5, r6, pc}
 80084aa:	466a      	mov	r2, sp
 80084ac:	f000 f848 	bl	8008540 <_fstat_r>
 80084b0:	2800      	cmp	r0, #0
 80084b2:	dbec      	blt.n	800848e <__swhatbuf_r+0x12>
 80084b4:	9901      	ldr	r1, [sp, #4]
 80084b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80084ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80084be:	4259      	negs	r1, r3
 80084c0:	4159      	adcs	r1, r3
 80084c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80084c6:	e7eb      	b.n	80084a0 <__swhatbuf_r+0x24>

080084c8 <__smakebuf_r>:
 80084c8:	898b      	ldrh	r3, [r1, #12]
 80084ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084cc:	079d      	lsls	r5, r3, #30
 80084ce:	4606      	mov	r6, r0
 80084d0:	460c      	mov	r4, r1
 80084d2:	d507      	bpl.n	80084e4 <__smakebuf_r+0x1c>
 80084d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80084d8:	6023      	str	r3, [r4, #0]
 80084da:	6123      	str	r3, [r4, #16]
 80084dc:	2301      	movs	r3, #1
 80084de:	6163      	str	r3, [r4, #20]
 80084e0:	b003      	add	sp, #12
 80084e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084e4:	ab01      	add	r3, sp, #4
 80084e6:	466a      	mov	r2, sp
 80084e8:	f7ff ffc8 	bl	800847c <__swhatbuf_r>
 80084ec:	9f00      	ldr	r7, [sp, #0]
 80084ee:	4605      	mov	r5, r0
 80084f0:	4639      	mov	r1, r7
 80084f2:	4630      	mov	r0, r6
 80084f4:	f7ff f9ce 	bl	8007894 <_malloc_r>
 80084f8:	b948      	cbnz	r0, 800850e <__smakebuf_r+0x46>
 80084fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084fe:	059a      	lsls	r2, r3, #22
 8008500:	d4ee      	bmi.n	80084e0 <__smakebuf_r+0x18>
 8008502:	f023 0303 	bic.w	r3, r3, #3
 8008506:	f043 0302 	orr.w	r3, r3, #2
 800850a:	81a3      	strh	r3, [r4, #12]
 800850c:	e7e2      	b.n	80084d4 <__smakebuf_r+0xc>
 800850e:	89a3      	ldrh	r3, [r4, #12]
 8008510:	6020      	str	r0, [r4, #0]
 8008512:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008516:	81a3      	strh	r3, [r4, #12]
 8008518:	9b01      	ldr	r3, [sp, #4]
 800851a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800851e:	b15b      	cbz	r3, 8008538 <__smakebuf_r+0x70>
 8008520:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008524:	4630      	mov	r0, r6
 8008526:	f000 f81d 	bl	8008564 <_isatty_r>
 800852a:	b128      	cbz	r0, 8008538 <__smakebuf_r+0x70>
 800852c:	89a3      	ldrh	r3, [r4, #12]
 800852e:	f023 0303 	bic.w	r3, r3, #3
 8008532:	f043 0301 	orr.w	r3, r3, #1
 8008536:	81a3      	strh	r3, [r4, #12]
 8008538:	89a3      	ldrh	r3, [r4, #12]
 800853a:	431d      	orrs	r5, r3
 800853c:	81a5      	strh	r5, [r4, #12]
 800853e:	e7cf      	b.n	80084e0 <__smakebuf_r+0x18>

08008540 <_fstat_r>:
 8008540:	b538      	push	{r3, r4, r5, lr}
 8008542:	4d07      	ldr	r5, [pc, #28]	@ (8008560 <_fstat_r+0x20>)
 8008544:	2300      	movs	r3, #0
 8008546:	4604      	mov	r4, r0
 8008548:	4608      	mov	r0, r1
 800854a:	4611      	mov	r1, r2
 800854c:	602b      	str	r3, [r5, #0]
 800854e:	f7f8 fc9b 	bl	8000e88 <_fstat>
 8008552:	1c43      	adds	r3, r0, #1
 8008554:	d102      	bne.n	800855c <_fstat_r+0x1c>
 8008556:	682b      	ldr	r3, [r5, #0]
 8008558:	b103      	cbz	r3, 800855c <_fstat_r+0x1c>
 800855a:	6023      	str	r3, [r4, #0]
 800855c:	bd38      	pop	{r3, r4, r5, pc}
 800855e:	bf00      	nop
 8008560:	240003d8 	.word	0x240003d8

08008564 <_isatty_r>:
 8008564:	b538      	push	{r3, r4, r5, lr}
 8008566:	4d06      	ldr	r5, [pc, #24]	@ (8008580 <_isatty_r+0x1c>)
 8008568:	2300      	movs	r3, #0
 800856a:	4604      	mov	r4, r0
 800856c:	4608      	mov	r0, r1
 800856e:	602b      	str	r3, [r5, #0]
 8008570:	f7f8 fc9a 	bl	8000ea8 <_isatty>
 8008574:	1c43      	adds	r3, r0, #1
 8008576:	d102      	bne.n	800857e <_isatty_r+0x1a>
 8008578:	682b      	ldr	r3, [r5, #0]
 800857a:	b103      	cbz	r3, 800857e <_isatty_r+0x1a>
 800857c:	6023      	str	r3, [r4, #0]
 800857e:	bd38      	pop	{r3, r4, r5, pc}
 8008580:	240003d8 	.word	0x240003d8

08008584 <_sbrk_r>:
 8008584:	b538      	push	{r3, r4, r5, lr}
 8008586:	4d06      	ldr	r5, [pc, #24]	@ (80085a0 <_sbrk_r+0x1c>)
 8008588:	2300      	movs	r3, #0
 800858a:	4604      	mov	r4, r0
 800858c:	4608      	mov	r0, r1
 800858e:	602b      	str	r3, [r5, #0]
 8008590:	f7f8 fca2 	bl	8000ed8 <_sbrk>
 8008594:	1c43      	adds	r3, r0, #1
 8008596:	d102      	bne.n	800859e <_sbrk_r+0x1a>
 8008598:	682b      	ldr	r3, [r5, #0]
 800859a:	b103      	cbz	r3, 800859e <_sbrk_r+0x1a>
 800859c:	6023      	str	r3, [r4, #0]
 800859e:	bd38      	pop	{r3, r4, r5, pc}
 80085a0:	240003d8 	.word	0x240003d8

080085a4 <memcpy>:
 80085a4:	440a      	add	r2, r1
 80085a6:	4291      	cmp	r1, r2
 80085a8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80085ac:	d100      	bne.n	80085b0 <memcpy+0xc>
 80085ae:	4770      	bx	lr
 80085b0:	b510      	push	{r4, lr}
 80085b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085ba:	4291      	cmp	r1, r2
 80085bc:	d1f9      	bne.n	80085b2 <memcpy+0xe>
 80085be:	bd10      	pop	{r4, pc}

080085c0 <__assert_func>:
 80085c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085c2:	4614      	mov	r4, r2
 80085c4:	461a      	mov	r2, r3
 80085c6:	4b09      	ldr	r3, [pc, #36]	@ (80085ec <__assert_func+0x2c>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4605      	mov	r5, r0
 80085cc:	68d8      	ldr	r0, [r3, #12]
 80085ce:	b14c      	cbz	r4, 80085e4 <__assert_func+0x24>
 80085d0:	4b07      	ldr	r3, [pc, #28]	@ (80085f0 <__assert_func+0x30>)
 80085d2:	9100      	str	r1, [sp, #0]
 80085d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80085d8:	4906      	ldr	r1, [pc, #24]	@ (80085f4 <__assert_func+0x34>)
 80085da:	462b      	mov	r3, r5
 80085dc:	f000 f842 	bl	8008664 <fiprintf>
 80085e0:	f000 f852 	bl	8008688 <abort>
 80085e4:	4b04      	ldr	r3, [pc, #16]	@ (80085f8 <__assert_func+0x38>)
 80085e6:	461c      	mov	r4, r3
 80085e8:	e7f3      	b.n	80085d2 <__assert_func+0x12>
 80085ea:	bf00      	nop
 80085ec:	2400001c 	.word	0x2400001c
 80085f0:	080089a5 	.word	0x080089a5
 80085f4:	080089b2 	.word	0x080089b2
 80085f8:	080089e0 	.word	0x080089e0

080085fc <_calloc_r>:
 80085fc:	b570      	push	{r4, r5, r6, lr}
 80085fe:	fba1 5402 	umull	r5, r4, r1, r2
 8008602:	b934      	cbnz	r4, 8008612 <_calloc_r+0x16>
 8008604:	4629      	mov	r1, r5
 8008606:	f7ff f945 	bl	8007894 <_malloc_r>
 800860a:	4606      	mov	r6, r0
 800860c:	b928      	cbnz	r0, 800861a <_calloc_r+0x1e>
 800860e:	4630      	mov	r0, r6
 8008610:	bd70      	pop	{r4, r5, r6, pc}
 8008612:	220c      	movs	r2, #12
 8008614:	6002      	str	r2, [r0, #0]
 8008616:	2600      	movs	r6, #0
 8008618:	e7f9      	b.n	800860e <_calloc_r+0x12>
 800861a:	462a      	mov	r2, r5
 800861c:	4621      	mov	r1, r4
 800861e:	f7fe fa5f 	bl	8006ae0 <memset>
 8008622:	e7f4      	b.n	800860e <_calloc_r+0x12>

08008624 <__ascii_mbtowc>:
 8008624:	b082      	sub	sp, #8
 8008626:	b901      	cbnz	r1, 800862a <__ascii_mbtowc+0x6>
 8008628:	a901      	add	r1, sp, #4
 800862a:	b142      	cbz	r2, 800863e <__ascii_mbtowc+0x1a>
 800862c:	b14b      	cbz	r3, 8008642 <__ascii_mbtowc+0x1e>
 800862e:	7813      	ldrb	r3, [r2, #0]
 8008630:	600b      	str	r3, [r1, #0]
 8008632:	7812      	ldrb	r2, [r2, #0]
 8008634:	1e10      	subs	r0, r2, #0
 8008636:	bf18      	it	ne
 8008638:	2001      	movne	r0, #1
 800863a:	b002      	add	sp, #8
 800863c:	4770      	bx	lr
 800863e:	4610      	mov	r0, r2
 8008640:	e7fb      	b.n	800863a <__ascii_mbtowc+0x16>
 8008642:	f06f 0001 	mvn.w	r0, #1
 8008646:	e7f8      	b.n	800863a <__ascii_mbtowc+0x16>

08008648 <__ascii_wctomb>:
 8008648:	4603      	mov	r3, r0
 800864a:	4608      	mov	r0, r1
 800864c:	b141      	cbz	r1, 8008660 <__ascii_wctomb+0x18>
 800864e:	2aff      	cmp	r2, #255	@ 0xff
 8008650:	d904      	bls.n	800865c <__ascii_wctomb+0x14>
 8008652:	228a      	movs	r2, #138	@ 0x8a
 8008654:	601a      	str	r2, [r3, #0]
 8008656:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800865a:	4770      	bx	lr
 800865c:	700a      	strb	r2, [r1, #0]
 800865e:	2001      	movs	r0, #1
 8008660:	4770      	bx	lr
	...

08008664 <fiprintf>:
 8008664:	b40e      	push	{r1, r2, r3}
 8008666:	b503      	push	{r0, r1, lr}
 8008668:	4601      	mov	r1, r0
 800866a:	ab03      	add	r3, sp, #12
 800866c:	4805      	ldr	r0, [pc, #20]	@ (8008684 <fiprintf+0x20>)
 800866e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008672:	6800      	ldr	r0, [r0, #0]
 8008674:	9301      	str	r3, [sp, #4]
 8008676:	f7ff fd3d 	bl	80080f4 <_vfiprintf_r>
 800867a:	b002      	add	sp, #8
 800867c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008680:	b003      	add	sp, #12
 8008682:	4770      	bx	lr
 8008684:	2400001c 	.word	0x2400001c

08008688 <abort>:
 8008688:	b508      	push	{r3, lr}
 800868a:	2006      	movs	r0, #6
 800868c:	f000 f82c 	bl	80086e8 <raise>
 8008690:	2001      	movs	r0, #1
 8008692:	f7f8 fbc5 	bl	8000e20 <_exit>

08008696 <_raise_r>:
 8008696:	291f      	cmp	r1, #31
 8008698:	b538      	push	{r3, r4, r5, lr}
 800869a:	4605      	mov	r5, r0
 800869c:	460c      	mov	r4, r1
 800869e:	d904      	bls.n	80086aa <_raise_r+0x14>
 80086a0:	2316      	movs	r3, #22
 80086a2:	6003      	str	r3, [r0, #0]
 80086a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80086a8:	bd38      	pop	{r3, r4, r5, pc}
 80086aa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80086ac:	b112      	cbz	r2, 80086b4 <_raise_r+0x1e>
 80086ae:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80086b2:	b94b      	cbnz	r3, 80086c8 <_raise_r+0x32>
 80086b4:	4628      	mov	r0, r5
 80086b6:	f000 f831 	bl	800871c <_getpid_r>
 80086ba:	4622      	mov	r2, r4
 80086bc:	4601      	mov	r1, r0
 80086be:	4628      	mov	r0, r5
 80086c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086c4:	f000 b818 	b.w	80086f8 <_kill_r>
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	d00a      	beq.n	80086e2 <_raise_r+0x4c>
 80086cc:	1c59      	adds	r1, r3, #1
 80086ce:	d103      	bne.n	80086d8 <_raise_r+0x42>
 80086d0:	2316      	movs	r3, #22
 80086d2:	6003      	str	r3, [r0, #0]
 80086d4:	2001      	movs	r0, #1
 80086d6:	e7e7      	b.n	80086a8 <_raise_r+0x12>
 80086d8:	2100      	movs	r1, #0
 80086da:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80086de:	4620      	mov	r0, r4
 80086e0:	4798      	blx	r3
 80086e2:	2000      	movs	r0, #0
 80086e4:	e7e0      	b.n	80086a8 <_raise_r+0x12>
	...

080086e8 <raise>:
 80086e8:	4b02      	ldr	r3, [pc, #8]	@ (80086f4 <raise+0xc>)
 80086ea:	4601      	mov	r1, r0
 80086ec:	6818      	ldr	r0, [r3, #0]
 80086ee:	f7ff bfd2 	b.w	8008696 <_raise_r>
 80086f2:	bf00      	nop
 80086f4:	2400001c 	.word	0x2400001c

080086f8 <_kill_r>:
 80086f8:	b538      	push	{r3, r4, r5, lr}
 80086fa:	4d07      	ldr	r5, [pc, #28]	@ (8008718 <_kill_r+0x20>)
 80086fc:	2300      	movs	r3, #0
 80086fe:	4604      	mov	r4, r0
 8008700:	4608      	mov	r0, r1
 8008702:	4611      	mov	r1, r2
 8008704:	602b      	str	r3, [r5, #0]
 8008706:	f7f8 fb7b 	bl	8000e00 <_kill>
 800870a:	1c43      	adds	r3, r0, #1
 800870c:	d102      	bne.n	8008714 <_kill_r+0x1c>
 800870e:	682b      	ldr	r3, [r5, #0]
 8008710:	b103      	cbz	r3, 8008714 <_kill_r+0x1c>
 8008712:	6023      	str	r3, [r4, #0]
 8008714:	bd38      	pop	{r3, r4, r5, pc}
 8008716:	bf00      	nop
 8008718:	240003d8 	.word	0x240003d8

0800871c <_getpid_r>:
 800871c:	f7f8 bb68 	b.w	8000df0 <_getpid>

08008720 <_init>:
 8008720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008722:	bf00      	nop
 8008724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008726:	bc08      	pop	{r3}
 8008728:	469e      	mov	lr, r3
 800872a:	4770      	bx	lr

0800872c <_fini>:
 800872c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800872e:	bf00      	nop
 8008730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008732:	bc08      	pop	{r3}
 8008734:	469e      	mov	lr, r3
 8008736:	4770      	bx	lr
