<architecture xmlns:xi="http://www.w3.org/2001/XInclude">
 <!-- ODIN-II model description for non-standard block type -->
 <models>
  <xi:include href="../../primatives/sb_lut/model.xml" />
  <xi:include href="../../primatives/sb_ff/model.xml" xpointer="xpointer(models/*)" />
  <xi:include href="../../primatives/sb_carry/model.xml"/>
 </models>
 <!-- Layout of the FPGA, we are using 4x4 -->
 <layout>
  <!-- <fixed_layout name="string" width="10" height="10"> -->
  <auto_layout aspect_ratio="1.0">
   <!-- Create empty blocks at all corners -->
   <corners type="EMPTY" priority="20"/>
   <!-- Create io blocks around the device perimeter -->
   <perimeter type="PIO" priority="10"/>
   <!-- Remaining plbs -->
   <fill type="PLB" priority="1"/>
   <!--  </fixed_layout> -->
  </auto_layout>
 </layout>

 <!--
 <directlist>
 -->
  <!-- Carry chain from one PLB to the next PLB
  <direct name="CARRY" from_pin="PLB.FCOUT" to_pin="PLB.FCIN" x_offset="0" y_offset="-1" z_offset="0"/>
 </directlist>
       -->

 <device>
    <sizing R_minW_nmos="6065.520020" R_minW_pmos="18138.500000" />
    <area grid_logic_tile_area="14813.392"/>
    <connection_block input_switch_name="0"/>
    <switch_block type="wilton" fs="3"/>
    <chan_width_distr>
      <x distr="uniform" peak="1.000000"/>
      <y distr="uniform" peak="1.000000"/>
    </chan_width_distr>
 </device>

 <switchlist>
  <!-- name="buffer"  == name="0" -->
  <!-- name="routing" == name="1" -->
  <switch type="mux"       name="0" R="551" Cin=".77e-15" Cout="4e-15" Tdel="58e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
  <switch type="pass_gate" name="1" R="551" Cin=".77e-15" Cout="4e-15" Tdel="58e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
 </switchlist>
 <segmentlist>
  <segment freq="1.000000" length="1" type="unidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">1 1</sb>
   <cb type="pattern">1</cb>
   <mux name="0"/>
   <!--
   <wire_switch name="1"/>
   <opin_switch name="0"/>
   -->
  </segment>
  <segment freq="1.000000" length="3" type="unidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">1 1 1 1</sb>
   <cb type="pattern">1 1 1</cb>
   <mux name="0"/>
   <!--
   <wire_switch name="1"/>
   <opin_switch name="0"/>
   -->
  </segment>
 </segmentlist>

 <!-- Description of the block tiles available in the iCE40 -->
 <complexblocklist>
  <!-- A diagram for the iCE40 PLB "Logic Cell" is shown in;
        http://www.latticesemi.com/~/media/LatticeSemi/Documents/DataSheets/iCE/iCE40LPHXFamilyDataSheet.pdf
        Architecture iCE40 LP/HX Family Data Sheet
         * Figure 2-2. PLB Block Diagram

       It is 8 x (CARRY + SB_LUT4 + FF)
    -->
  <pb_type name="PLB">
   <!-- SB_LUT4 inputs -->
   <input  name="I0" num_pins="4" equivalent="false"/>
   <input  name="I1" num_pins="4" equivalent="false"/>
   <input  name="I2" num_pins="4" equivalent="false"/>
   <input  name="I3" num_pins="4" equivalent="false"/>
   <input  name="I4" num_pins="4" equivalent="false"/>
   <input  name="I5" num_pins="4" equivalent="false"/>
   <input  name="I6" num_pins="4" equivalent="false"/>
   <input  name="I7" num_pins="4" equivalent="false"/>
   <!-- D Flipflop outputs -->
   <output  name="O0" num_pins="1" equivalent="false"/>
   <output  name="O1" num_pins="1" equivalent="false"/>
   <output  name="O2" num_pins="1" equivalent="false"/>
   <output  name="O3" num_pins="1" equivalent="false"/>
   <output  name="O4" num_pins="1" equivalent="false"/>
   <output  name="O5" num_pins="1" equivalent="false"/>
   <output  name="O6" num_pins="1" equivalent="false"/>
   <output  name="O7" num_pins="1" equivalent="false"/>

   <!-- D Flipflop controls -->
   <clock  name="CLK" num_pins="1"/>
   <input name="EN" num_pins="1" equivalent="false"/>
   <input name="SR" num_pins="1" equivalent="false"/>

   <!-- Carry chain
   <input name="FCIN"  num_pins="1" equivalent="false"/>
   <output name="FCOUT" num_pins="1" equivalent="false"/>
   -->

   <!-- A PLB contains the same 'cell' repeated 8 times. -->
   <pb_type name="CELL" num_pb="8">
    <!-- Data -->
    <input  name="I" num_pins="4" equivalent="false"/>
    <output name="O" num_pins="1" equivalent="false"/>

    <!-- Flipflop controls -->
    <clock name="CLK" num_pins="1" />
    <input name="EN"  num_pins="1" equivalent="false"/>
    <input name="SR"  num_pins="1" equivalent="false"/>

    <!-- Fast carry -->
    <input name="FCIN"  num_pins="1" equivalent="false"/>
    <output name="FCOUT" num_pins="1" equivalent="false"/>

    <!-- 4 input LUT -->
    <pb_type name="LUT" num_pb="1">
     <input  name="I" num_pins="4" />
     <output name="O"  num_pins="1" />
     <mode name="SB_LUT4">
      <pb_type name="SB_LUT4" num_pb="1" blif_model=".subckt SB_LUT4">
       <input  name="I0" num_pins="1" />
       <input  name="I1" num_pins="1" />
       <input  name="I2" num_pins="1" />
       <input  name="I3" num_pins="1" />
       <output name="O"  num_pins="1" />
       <delay_constant max="10e-12" in_port="SB_LUT4.I0" out_port="SB_LUT4.O"/>
       <delay_constant max="10e-12" in_port="SB_LUT4.I1" out_port="SB_LUT4.O"/>
       <delay_constant max="10e-12" in_port="SB_LUT4.I2" out_port="SB_LUT4.O"/>
       <delay_constant max="10e-12" in_port="SB_LUT4.I3" out_port="SB_LUT4.O"/>
      </pb_type>
      <interconnect>
       <direct name="I0" input="LUT.I[0:0]" output="SB_LUT4.I0" />
       <direct name="I1" input="LUT.I[1:1]" output="SB_LUT4.I1" />
       <direct name="I2" input="LUT.I[2:2]" output="SB_LUT4.I2" />
       <direct name="I3" input="LUT.I[3:3]" output="SB_LUT4.I3" />
       <direct name="O"  input="SB_LUT4.O"  output="LUT.O" />
      </interconnect>
     </mode>
     <mode name="VPR_LUT4">
      <pb_type name="LUT4" num_pb="1" class="lut" blif_model=".names">
       <input  name="in"  num_pins="4" port_class="lut_in" />
       <output name="out" num_pins="1" port_class="lut_out" />
       <delay_matrix type="max" in_port="LUT4.in" out_port="LUT4.out">
        10e-12
        10e-12
        10e-12
        10e-12
       </delay_matrix>
      </pb_type>
      <interconnect>
       <direct name="I" input="LUT.I"    output="LUT4.in" />
       <direct name="O" input="LUT4.out" output="LUT.O"   />
      </interconnect>
     </mode>
    </pb_type>

    <!-- D FlipFlop -->
    <pb_type name="SB_FF" num_pb="1">
     <clock  name="C" num_pins="1"/>
     <input  name="E" num_pins="1"/>
     <input  name="S" num_pins="1"/>
     <input  name="D" num_pins="1"/>
     <output name="Q" num_pins="1"/>
     <mode name="SB_DFF">
      <pb_type name="SB_DFF" num_pb="1" blif_model=".subckt SB_DFF">
       <clock  name="C" num_pins="1"/>
       <input  name="D" num_pins="1"/>
       <output name="Q" num_pins="1"/>
       <T_setup    value="10e-12" port="SB_DFF.D" clock="C"/>
       <T_clock_to_Q max="10e-12" port="SB_DFF.Q" clock="C"/>
      </pb_type>
      <interconnect>
       <direct name="C" input="SB_FF.C" output="SB_DFF.C" />
       <direct name="D" input="SB_FF.D" output="SB_DFF.D" />
       <direct name="Q" input="SB_DFF.Q" output="SB_FF.Q" />
      </interconnect>
     </mode>
     <mode name="SB_DFFSS">
      <pb_type name="SB_DFFSS" num_pb="1" blif_model=".subckt SB_DFFSS">
       <clock  name="C" num_pins="1"/>
       <input  name="S" num_pins="1"/>
       <input  name="D" num_pins="1"/>
       <output name="Q" num_pins="1"/>
       <T_setup    value="10e-12" port="SB_DFFSS.D" clock="C"/>
       <T_setup    value="10e-12" port="SB_DFFSS.S" clock="C"/>
       <T_clock_to_Q max="10e-12" port="SB_DFFSS.Q" clock="C"/>
      </pb_type>
      <interconnect>
       <direct name="C" input="SB_FF.C" output="SB_DFFSS.C" />
       <direct name="S" input="SB_FF.S" output="SB_DFFSS.S" />
       <direct name="D" input="SB_FF.D" output="SB_DFFSS.D" />
       <direct name="Q" input="SB_DFFSS.Q" output="SB_FF.Q" />
      </interconnect>
     </mode>
     <mode name="SB_DFFSR">
      <pb_type name="SB_DFFSR" num_pb="1" blif_model=".subckt SB_DFFSR">
       <clock  name="C" num_pins="1"/>
       <input  name="R" num_pins="1"/>
       <input  name="D" num_pins="1"/>
       <output name="Q" num_pins="1"/>
       <T_setup    value="10e-12" port="SB_DFFSR.D" clock="C"/>
       <T_setup    value="10e-12" port="SB_DFFSR.R" clock="C"/>
       <T_clock_to_Q max="10e-12" port="SB_DFFSR.Q" clock="C"/>
      </pb_type>
      <interconnect>
       <direct name="C" input="SB_FF.C" output="SB_DFFSR.C" />
       <direct name="S" input="SB_FF.S" output="SB_DFFSR.R" />
       <direct name="D" input="SB_FF.D" output="SB_DFFSR.D" />
       <direct name="Q" input="SB_DFFSR.Q" output="SB_FF.Q" />
      </interconnect>
     </mode>
     <mode name="SB_DFFESS">
      <pb_type name="SB_DFFESS" num_pb="1" blif_model=".subckt SB_DFFESS">
       <clock  name="C" num_pins="1"/>
       <input  name="E" num_pins="1"/>
       <input  name="S" num_pins="1"/>
       <input  name="D" num_pins="1"/>
       <output name="Q" num_pins="1"/>
       <T_setup    value="10e-12" port="SB_DFFESS.D" clock="C"/>
       <T_setup    value="10e-12" port="SB_DFFESS.E" clock="C"/>
       <T_setup    value="10e-12" port="SB_DFFESS.S" clock="C"/>
       <T_clock_to_Q max="10e-12" port="SB_DFFESS.Q" clock="C"/>
      </pb_type>
      <interconnect>
       <direct name="C" input="SB_FF.C" output="SB_DFFESS.C" />
       <direct name="E" input="SB_FF.E" output="SB_DFFESS.E" />
       <direct name="S" input="SB_FF.S" output="SB_DFFESS.S" />
       <direct name="D" input="SB_FF.D" output="SB_DFFESS.D" />
       <direct name="Q" input="SB_DFFESS.Q" output="SB_FF.Q" />
      </interconnect>
     </mode>
    </pb_type>

    <!-- CARRY -->
    <pb_type name="CARRY" num_pb="1" blif_model=".subckt CARRY">
     <input  name="I2"    num_pins="1"/>
     <input  name="FCIN"  num_pins="1"/>
     <input  name="I1"    num_pins="1"/>
     <output name="FCOUT" num_pins="1"/>
     <delay_constant max="10e-12" in_port="CARRY.FCIN" out_port="CARRY.FCOUT"/>
     <delay_constant max="10e-12" in_port="CARRY.I2"   out_port="CARRY.FCOUT"/>
     <delay_constant max="10e-12" in_port="CARRY.I1"   out_port="CARRY.FCOUT"/>
    </pb_type>

    <interconnect>
     <complete name="I0" input="CELL.I[0:0]"           output="LUT.I[0:0]"/>
     <complete name="I1" input="CELL.I[1:1]"           output="LUT.I[1:1] CARRY.I1"/>
     <complete name="I2" input="CELL.I[2:2]"           output="LUT.I[2:2] CARRY.I2"/>
     <mux      name="I3" input="CELL.I[3:3] CELL.FCIN" output="LUT.I[3:3]"/>
     <mux      name="O"  input="LUT.O SB_FF.Q"         output="CELL.O"/>

     <direct   name="CK" input="CELL.CLK"              output="SB_FF.C"/>
     <direct   name="EN" input="CELL.EN"               output="SB_FF.E"/>
     <direct   name="SR" input="CELL.SR"               output="SB_FF.S"/>

     <direct name="FCIN"  input="CELL.FCIN"        output="CARRY.FCIN"/>
     <direct name="FCOUT" input="CARRY.FCOUT"      output="CELL.FCOUT"/>

     <!-- Find LUT+FF pairs in netlist -->
     <pack_pattern name="CELL" in_port="LUT.O" out_port="SB_FF.D"/>
    </interconnect>
   </pb_type>

   <interconnect>
    <!-- Inputs -->
    <direct name="I0" input="PLB.I0" output="CELL[0:0].I" />
    <direct name="I1" input="PLB.I1" output="CELL[1:1].I" />
    <direct name="I2" input="PLB.I2" output="CELL[2:2].I" />
    <direct name="I3" input="PLB.I3" output="CELL[3:3].I" />
    <direct name="I4" input="PLB.I4" output="CELL[4:4].I" />
    <direct name="I5" input="PLB.I5" output="CELL[5:5].I" />
    <direct name="I6" input="PLB.I6" output="CELL[6:6].I" />
    <direct name="I7" input="PLB.I7" output="CELL[7:7].I" />
    <!-- Outputs -->
    <direct name="O0" input="CELL[0:0].O" output="PLB.O0" />
    <direct name="O1" input="CELL[1:1].O" output="PLB.O1" />
    <direct name="O2" input="CELL[2:2].O" output="PLB.O2" />
    <direct name="O3" input="CELL[3:3].O" output="PLB.O3" />
    <direct name="O4" input="CELL[4:4].O" output="PLB.O4" />
    <direct name="O5" input="CELL[5:5].O" output="PLB.O5" />
    <direct name="O6" input="CELL[6:6].O" output="PLB.O6" />
    <direct name="O7" input="CELL[7:7].O" output="PLB.O7" />
    <!-- All flipflops inside a PLB share the CLK, SR & CE signal -->
    <complete name="CLK" input="PLB.CLK" output="CELL[7:0].CLK" />
    <!-- <mux name="SR" input="GND PLB.SR" output="CELL[7:0].SR" /> -->
    <complete name="SR" input="PLB.SR" output="CELL[7:0].SR" />
    <!-- <mux name="EN" input="VCC PLB.EN" output="CELL[7:0].EN" /> -->
    <complete name="EN" input="PLB.EN" output="CELL[7:0].EN" />
    <!-- Carry chain -->
    <direct name="FCIN0"  input="CELL[1:1].FCOUT" output="CELL[0:0].FCIN"/>
    <direct name="FCIN1"  input="CELL[2:2].FCOUT" output="CELL[1:1].FCIN"/>
    <direct name="FCIN2"  input="CELL[3:3].FCOUT" output="CELL[2:2].FCIN"/>
    <direct name="FCIN3"  input="CELL[4:4].FCOUT" output="CELL[3:3].FCIN"/>
    <direct name="FCIN4"  input="CELL[5:5].FCOUT" output="CELL[4:4].FCIN"/>
    <direct name="FCIN5"  input="CELL[6:6].FCOUT" output="CELL[5:5].FCIN"/>
   </interconnect>

   <fc default_in_type="frac" default_in_val="1.0" default_out_type="frac" default_out_val="1.0">
    <!-- Carry chain doesn't connect to the interconnect
    <fc_override fc_type="frac" fc_val="0" port_name="PLB.CIN"/>
    <fc_override fc_type="frac" fc_val="0" port_name="PLB.COUT"/>
 -->
   </fc>

   <pinlocations pattern="spread"/>
  </pb_type>
  <!-- End PLB -->

  <!-- A PIO Pair block found in the ICE40 -->
  <pb_type name="PIO" capacity="1">
   <input name="outpad" num_pins="1"/>
   <output name="inpad" num_pins="1"/>
   <clock name="clock" num_pins="1"/>
   <!-- IOs can operate as either inputs or outputs -->
   <mode name="inpad">
     <pb_type name="inpad" blif_model=".input" num_pb="1">
      <output name="inpad" num_pins="1"/>
     </pb_type>
     <interconnect>
      <direct name="inpad" input="inpad.inpad" output="PIO.inpad">
       <delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="PIO.inpad"/>
      </direct>
     </interconnect>
   </mode>
   <mode name="outpad">
    <pb_type name="outpad" blif_model=".output" num_pb="1">
     <input name="outpad" num_pins="1"/>
    </pb_type>
    <interconnect>
     <direct name="outpad" input="PIO.outpad" output="outpad.outpad">
      <delay_constant max="1.394e-11" in_port="PIO.outpad" out_port="outpad.outpad"/>
     </direct>
    </interconnect>
   </mode>
   <fc default_in_type="frac" default_in_val="1.0" default_out_type="frac" default_out_val="1.0"/>
   <!-- IOs go on the periphery of the FPGA, for consistency,
        make it physically equivalent on all sides so that only one definition of I/Os is needed.
        If I do not make a physically equivalent definition, then I need to define 4 different I/Os, one for each side of the FPGA
    -->
   <pinlocations pattern="custom">
    <loc side="left">PIO.outpad PIO.inpad PIO.clock</loc>
    <loc side="top">PIO.outpad PIO.inpad PIO.clock</loc>
    <loc side="right">PIO.outpad PIO.inpad PIO.clock</loc>
    <loc side="bottom">PIO.outpad PIO.inpad PIO.clock</loc>
   </pinlocations>
  </pb_type>
  <!-- End PIO -->
 </complexblocklist>

 <!--
 <switchblocklist>
   <switchblock name="my_switchblock" type="unidir">
     <switchblock_location type="EVERYWHERE"/>
     <switchfuncs>
       <func type="lr" formula="t"/>
       <func type="lt" formula="W-t"/>
       <func type="lb" formula="W+t-1"/>
       <func type="rt" formula="W+t-1"/>
       <func type="br" formula="W-t-2"/>
       <func type="bt" formula="t"/>
       <func type="rl" formula="t"/>
       <func type="tl" formula="W-t"/>
       <func type="bl" formula="W+t-1"/>
       <func type="tr" formula="W+t-1"/>
       <func type="rb" formula="W-t-2"/>
       <func type="tb" formula="t"/>
     </switchfuncs>
     <wireconn from_type="l4" to_type="l4" from_switchpoint="0,1,2,3" to_switchpoint="0"/>
     <wireconn from_type="l8_global" to_type="l8_global" from_switchpoint="0,4"
           to_switchpoint="0"/>
     <wireconn from_type="l8_global" to_type="l4" from_switchpoint="0,4"
           to_switchpoint="0"/>
   </switchblock>
  </switchblocklist>
  -->
</architecture>
