
# Messages from "go new"

# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)

# Messages from "go analyze"

solution.v2
solution options defaults
solution options set /OnTheFly/VthAttributeType cell_lib
cell_lib
solution options set /Input/TargetPlatform x86_64
x86_64
solution options set /Output/OutputVHDL false
false
solution options set /Output/GenerateCycleNetlist false
false
solution file add temp_dut.c -type C++
/INPUTFILES/1
directive set -DESIGN_GOAL area
/DESIGN_GOAL area
directive set -SPECULATE true
/SPECULATE true
directive set -MERGEABLE true
/MERGEABLE true
directive set -REGISTER_THRESHOLD 256
/REGISTER_THRESHOLD 256
directive set -MEM_MAP_THRESHOLD 32
/MEM_MAP_THRESHOLD 32
directive set -LOGIC_OPT false
/LOGIC_OPT false
directive set -FSM_ENCODING none
/FSM_ENCODING none
directive set -FSM_BINARY_ENCODING_THRESHOLD 64
/FSM_BINARY_ENCODING_THRESHOLD 64
directive set -REG_MAX_FANOUT 0
/REG_MAX_FANOUT 0
directive set -NO_X_ASSIGNMENTS true
/NO_X_ASSIGNMENTS true
directive set -SAFE_FSM false
/SAFE_FSM false
directive set -REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
/REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
directive set -REGISTER_SHARING_LIMIT 0
/REGISTER_SHARING_LIMIT 0
directive set -ASSIGN_OVERHEAD 0
/ASSIGN_OVERHEAD 0
directive set -TIMING_CHECKS true
/TIMING_CHECKS true
directive set -MUXPATH true
/MUXPATH true
directive set -REALLOC true
/REALLOC true
directive set -UNROLL no
/UNROLL no
directive set -IO_MODE super
/IO_MODE super
directive set -CHAN_IO_PROTOCOL use_library
/CHAN_IO_PROTOCOL use_library
directive set -ARRAY_SIZE 1024
/ARRAY_SIZE 1024
directive set -IDLE_SIGNAL {}
/IDLE_SIGNAL {}
directive set -STALL_FLAG_SV off
/STALL_FLAG_SV off
directive set -STALL_FLAG false
/STALL_FLAG false
directive set -TRANSACTION_DONE_SIGNAL true
/TRANSACTION_DONE_SIGNAL true
directive set -DONE_FLAG {}
/DONE_FLAG {}
directive set -READY_FLAG {}
/READY_FLAG {}
directive set -START_FLAG {}
/START_FLAG {}
directive set -TRANSACTION_SYNC ready
/TRANSACTION_SYNC ready
directive set -RESET_CLEARS_ALL_REGS use_library
/RESET_CLEARS_ALL_REGS use_library
directive set -CLOCK_OVERHEAD 20.000000
/CLOCK_OVERHEAD 20.000000
directive set -ON_THE_FLY_PROTOTYPING false
/ON_THE_FLY_PROTOTYPING false
directive set -OPT_CONST_MULTS use_library
/OPT_CONST_MULTS use_library
directive set -CHARACTERIZE_ROM false
/CHARACTERIZE_ROM false
directive set -PROTOTYPE_ROM true
/PROTOTYPE_ROM true
directive set -ROM_THRESHOLD 64
/ROM_THRESHOLD 64
directive set -CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
/CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
directive set -CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
/CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
directive set -CLUSTER_OPT_CONSTANT_INPUTS true
/CLUSTER_OPT_CONSTANT_INPUTS true
directive set -CLUSTER_RTL_SYN false
/CLUSTER_RTL_SYN false
directive set -CLUSTER_FAST_MODE false
/CLUSTER_FAST_MODE false
directive set -CLUSTER_TYPE combinational
/CLUSTER_TYPE combinational
directive set -PROTOTYPING_ENGINE oasys
/PROTOTYPING_ENGINE oasys
directive set -PIPELINE_RAMP_UP true
/PIPELINE_RAMP_UP true
go new
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Creating project directory '/home/lc4976/GEMINI_HLS/scripting/Catapult_70/'. (PRJ-1)
Moving session transcript to file "/home/lc4976/GEMINI_HLS/scripting/catapult.log"
Front End called with arguments: -- /home/lc4976/GEMINI_HLS/scripting/temp_dut.c (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 0.37 seconds, memory usage 1112824kB, peak memory usage 1112824kB (SOL-9)

# Messages from "go compile"

solution design set AddRoundKey -top
solution design set AddRoundKey -top (HC-8)
go compile
# Info: Starting transformation 'compile' on solution 'AddRoundKey.v1' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'AddRoundKey' specified by directive (CIN-52)
Synthesizing routine 'AddRoundKey' (CIN-13)
Inlining routine 'AddRoundKey' (CIN-14)
Optimizing block '/AddRoundKey' ... (CIN-4)
INOUT port 'RoundKey' is only used as an input. (OPT-10)
Loop '/AddRoundKey/core/for' iterated at most 176 times. (LOOP-2)
Loop '/AddRoundKey/core/for#1:for' iterated at most 4 times. (LOOP-2)
Loop '/AddRoundKey/core/for#1' iterated at most 4 times. (LOOP-2)
# Warning: Variable 'RoundKey' array size reduced to 177 words (CIN-83)
Design 'AddRoundKey' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/lc4976/GEMINI_HLS/scripting/Catapult_70/AddRoundKey.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'AddRoundKey.v1': elapsed time 0.59 seconds, memory usage 1112824kB, peak memory usage 1112824kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 31, Real ops = 6, Vars = 8 (SOL-21)

# Messages from "go libraries"

solution library add nangate-45nm_beh -- -rtlsyntool DesignCompiler -vendor Nangate -technology 045nm
go libraries
# Info: Starting transformation 'libraries' on solution 'AddRoundKey.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Warning: Component library 'nangate-45nm_beh' created with a newer version of Catapult Library Builder, 2023.2/1049340 > 2023.1_2/1049935 (LIB-83)
# Info: Completed transformation 'libraries' on solution 'AddRoundKey.v1': elapsed time 0.37 seconds, memory usage 1112824kB, peak memory usage 1112824kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 31, Real ops = 6, Vars = 8 (SOL-21)

# Messages from "go assembly"

directive set -CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 10.0 -RESET_SYNC_NAME rst_n -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE low -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
/CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 10.0 -RESET_SYNC_NAME rst_n -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE low -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'AddRoundKey.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'AddRoundKey.v1': elapsed time 0.14 seconds, memory usage 1112824kB, peak memory usage 1112824kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 32, Real ops = 7, Vars = 10 (SOL-21)

# Messages from "go architect"

go extract
# Info: Starting transformation 'loops' on solution 'AddRoundKey.v1' (SOL-8)
Loop '/AddRoundKey/core/for' is left rolled. (LOOP-4)
Loop '/AddRoundKey/core/for#1:for' is left rolled. (LOOP-4)
Loop '/AddRoundKey/core/for#1' is left rolled. (LOOP-4)
Loop '/AddRoundKey/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'AddRoundKey.v1': elapsed time 0.07 seconds, memory usage 1112824kB, peak memory usage 1112824kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 38, Real ops = 7, Vars = 13 (SOL-21)
# Info: Starting transformation 'memories' on solution 'AddRoundKey.v1' (SOL-8)
I/O-Port Resource '/AddRoundKey/round:rsc' (from var: round) mapped to 'ccs_ioport.ccs_in' (size: 8). (MEM-2)
I/O-Port Resource '/AddRoundKey/state:rsc' (from var: state) mapped to 'mgc_ioport.mgc_inout_prereg_en' (size: 128). (MEM-2)
I/O-Port Resource '/AddRoundKey/RoundKey:rsc' (from var: RoundKey) mapped to 'ccs_ioport.ccs_in' (size: 1416). (MEM-2)
# Warning: Writing to register bank 'RoundKey_local' with 176 registers using a dynamic index can cause excessive runtime and undesired hardware.  Please inspect coding style. (MEM-74)
# Info: Completed transformation 'memories' on solution 'AddRoundKey.v1': elapsed time 2.11 seconds, memory usage 1178360kB, peak memory usage 1178360kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1454, Real ops = 782, Vars = 377 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'AddRoundKey.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'AddRoundKey.v1': elapsed time 0.12 seconds, memory usage 1178360kB, peak memory usage 1178360kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1454, Real ops = 782, Vars = 377 (SOL-21)
# Info: Starting transformation 'architect' on solution 'AddRoundKey.v1' (SOL-8)
Design 'AddRoundKey' contains '831' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/home/lc4976/GEMINI_HLS/scripting/Catapult_70/AddRoundKey.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'AddRoundKey.v1': elapsed time 0.85 seconds, memory usage 1178360kB, peak memory usage 1178360kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2410, Real ops = 831, Vars = 555 (SOL-21)

# Messages from "go allocate"

# Info: Starting transformation 'allocate' on solution 'AddRoundKey.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/AddRoundKey/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/AddRoundKey/core/for#1:for' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/AddRoundKey/core/for#1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/AddRoundKey/core/for' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/AddRoundKey/core/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/AddRoundKey/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/AddRoundKey/core' (total length 214 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/AddRoundKey/core': Latency = 210, Area (Datapath, Register, Total) = 5966.20, 9269.57, 15235.77 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL '/AddRoundKey/core': Latency = 210, Area (Datapath, Register, Total) = 5169.19, 9269.57, 14438.76 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'AddRoundKey.v1': elapsed time 1.43 seconds, memory usage 1178360kB, peak memory usage 1178360kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2410, Real ops = 831, Vars = 555 (SOL-21)

# Messages from "go schedule"

# Info: Starting transformation 'schedule' on solution 'AddRoundKey.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/AddRoundKey/core' (CRAAS-1)
Global signal 'round:rsc.dat' added to design 'AddRoundKey' for component 'round:rsci' (LIB-3)
Global signal 'state:rsc.zin' added to design 'AddRoundKey' for component 'state:rsci' (LIB-3)
Global signal 'state:rsc.lzout' added to design 'AddRoundKey' for component 'state:rsci' (LIB-3)
Global signal 'state:rsc.zout' added to design 'AddRoundKey' for component 'state:rsci' (LIB-3)
Global signal 'RoundKey:rsc.dat' added to design 'AddRoundKey' for component 'RoundKey:rsci' (LIB-3)
Global signal 'round.triosy.lz' added to design 'AddRoundKey' for component 'round.triosy:obj' (LIB-3)
Global signal 'state.triosy.lz' added to design 'AddRoundKey' for component 'state.triosy:obj' (LIB-3)
Global signal 'RoundKey.triosy.lz' added to design 'AddRoundKey' for component 'RoundKey.triosy:obj' (LIB-3)
Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'AddRoundKey.v1': elapsed time 11.79 seconds, memory usage 1178360kB, peak memory usage 1178360kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2108, Real ops = 831, Vars = 415 (SOL-21)

# Messages from "go dpfsm"

# Info: Starting transformation 'dpfsm' on solution 'AddRoundKey.v1' (SOL-8)
Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'AddRoundKey.v1': elapsed time 5.31 seconds, memory usage 1178360kB, peak memory usage 1178360kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 1690, Real ops = 1096, Vars = 315 (SOL-21)

# Messages from "go extract"

# Info: Starting transformation 'instance' on solution 'AddRoundKey.v1' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'AddRoundKey.v1': elapsed time 3.25 seconds, memory usage 1178360kB, peak memory usage 1178360kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 1503, Real ops = 902, Vars = 1489 (SOL-21)
# Info: Starting transformation 'extract' on solution 'AddRoundKey.v1' (SOL-8)
Report written to file 'rtl.rpt'
Generating scverify_top.cpp ()
Netlist written to file 'rtl.v' (NET-4)
generate concat
order file name is: rtl.v_order.txt
Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/mgc_inout_prereg_en_v1.v
Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: ./rtl.v
Finished writing concatenated file: /home/lc4976/GEMINI_HLS/scripting/Catapult_70/AddRoundKey.v1/concat_rtl.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/mgc_inout_prereg_en_v1.v
Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: ./rtl.v
Finished writing concatenated simulation file: /home/lc4976/GEMINI_HLS/scripting/Catapult_70/AddRoundKey.v1/concat_sim_rtl.v
Generating SCVerify testbench files
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'AddRoundKey.v1': elapsed time 4.39 seconds, memory usage 1178360kB, peak memory usage 1178360kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 1500, Real ops = 903, Vars = 309 (SOL-21)
