csi-ncelab - CSI: Command line:
ncelab
    -f /home/yutongshen/IC_contest/ICContest104/sim/INCA_libs/irun.lnx8664.14.10.nc/ncelab.args
        +define+FSDB+SDF
        +nc64bit
        +access+r
        -noshowtop
        -ACCESS +r
        -MESSAGES
        -XLMODE ./INCA_libs/irun.lnx8664.14.10.nc
        -RUNMODE
        -CDSLIB ./INCA_libs/irun.lnx8664.14.10.nc/cds.lib
        -HDLVAR ./INCA_libs/irun.lnx8664.14.10.nc/hdl.var
        -WORK worklib
        -HASXLMODE
    -CHECK_VERSION TOOL:	ncverilog	14.10-s005
    -LOG_FD 4

csi-ncelab - CSI: *F,INTERR: INTERNAL EXCEPTION
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	ncelab(64)	14.10-s005
  HOSTNAME: ideal125
  OPERATING SYSTEM: Linux 2.6.32-431.el6.x86_64 #1 SMP Fri Nov 22 03:15:09 UTC 2013 x86_64
  MESSAGE: nettmp_replace - equivalent IDs (0) being requested.
-----------------------------------------------------------------

csi-ncelab - CSI: Cadence Support Investigation, recording details
Intermediate File: root (IF_ROOT) in module worklib.ACCSHCINX2:v (VST)
Verilog Syntax Tree: specify block declaration (VST_D_SPECIFY_BLOCK) in module worklib.ACCSHCINX2:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 16860, position 8
	Scope: ACCSHCINX2
	Decompile: unable to decompile type 539
	Source  :   specify
	Position:         ^
Verilog Syntax Tree: always statement declaration (VST_D_ALWAYS_STMT) in module worklib.rom_128x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/rom_128x8_a.v, line 275, position 8
	Scope: rom_128x8
	Source  :    always @( _CLK )
	Position:         ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.DLY4X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 28461, position 6
	Scope: DLY4X4
	Decompile: logic A
	Source  : input A;
	Position:       ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 9, position 10
	Scope: test
	Decompile: test
	Source  : module test;
	Position:           ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.test:v (SIG) <0x3dba9cf6>
	Decompile: test
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.TLATNSRX4:v (SIG) <0x4f04c885>
	Decompile: TLATNSRX4
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.TLATNSRX4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 27901, position 15
	Scope: TLATNSRX4
	Decompile: logic RN
	Source  : input  D, GN, RN, SN;
	Position:                ^
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 37, position 19
	Scope: test
	Decompile: u_CLE
	Source  :     CLE        u_CLE( 
	Position:                    ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.CLE:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/CLE_syn.v, line 89, position 9
	Scope: CLE
	Decompile: CLE
	Source  : module CLE ( clk, reset, rom_q, rom_a, sram_q, sram_a, sram_d, sram_wen, 
	Position:          ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.CLE:v (SIG) <0x42c325f2>
	Decompile: CLE
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.TIELO:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 28514, position 7
	Scope: TIELO
	Decompile: logic Y
	Source  : output Y;
	Position:        ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.rom_128x8:v (SIG) <0x0af10521>
	Decompile: rom_128x8#(BITS,word_depth,addr_width,wordx,addrx)
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module worklib.CLE:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/CLE_syn.v, line 1073, position 14
	Scope: CLE
	Decompile: U987
	Source  :   CLKBUFX3 U987 ( .A(n1590), .Y(n1583) );
	Position:               ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.rom_128x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/rom_128x8_a.v, line 253, position 16
	Scope: rom_128x8
	Decompile: CEN
	Source  :    buf (_CEN, CEN);
	Position:                 ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 12177, position 14
	Scope: CLKBUFX3
	Decompile: CLKBUFX3
	Source  : module CLKBUFX3 (Y, A);
	Position:               ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.CLKBUFX3:v (SIG) <0x6d5985f8>
	Decompile: CLKBUFX3
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.rom_128x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/rom_128x8_a.v, line 253, position 11
	Scope: rom_128x8
	Decompile: _CEN
	Source  :    buf (_CEN, CEN);
	Position:            ^
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module worklib.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 12181, position 7
	Scope: CLKBUFX3
	Decompile: I0
	Source  :   buf I0(Y, A);
	Position:        ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 12181, position 12
	Scope: CLKBUFX3
	Decompile: A
	Source  :   buf I0(Y, A);
	Position:             ^
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module worklib.rom_128x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/rom_128x8_a.v, line 253, position 7
	Scope: rom_128x8
	Decompile: <instance>
	Source  :    buf (_CEN, CEN);
	Position:        ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 12181, position 9
	Scope: CLKBUFX3
	Decompile: Y
	Source  :   buf I0(Y, A);
	Position:          ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.DFFRX1:v (SIG) <0x4d13f726>
	Decompile: DFFRX1
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.CLE:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/CLE_syn.v, line 152, position 55
	Scope: CLE
	Decompile: logic n1583
	Source  :          n1577, n1578, n1579, n1580, n1581, n1582, n1583, n1584, n1585, n1586,
	Position:                                                        ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 12178, position 7
	Scope: CLKBUFX3
	Decompile: logic Y
	Source  : output Y;
	Position:        ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.CLKBUFX3:v (VST)
	Decompile: logic
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 12179, position 6
	Scope: CLKBUFX3
	Decompile: logic A
	Source  : input A;
	Position:       ^
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module worklib.DFFRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 18313, position 10
	Scope: DFFRX1
	Decompile: XX0
	Source  :   buf   XX0 (xRN, RN);
	Position:           ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.DFFRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 18319, position 19
	Scope: DFFRX1
	Decompile: dD
	Source  :   udp_dff I0 (n0, dD, clk, dRN, dSN, NOTIFIER);
	Position:                    ^
Verilog Syntax Tree: udp declaration (VST_D_UDP) in udp worklib.udp_dff:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 28910, position 16
	Scope: udp_dff
	Decompile: unable to decompile type 515
	Source  : primitive udp_dff (out, in, clk, clr_, set_, NOTIFIER);
	Position:                 ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.DFFRX1:v (SIG) <0x686e1b65>
	Decompile: DFFRX1
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.DFFRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 18315, position 6
	Scope: DFFRX1
	Decompile: logic dD
	Source  : wire dD;
	Position:       ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.DFFRX1:v (VST)
	Decompile: logic
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.AND2X1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 1003, position 15
	Scope: AND2X1
	Decompile: Y
	Source  : module AND2X1 (Y, A, B);
	Position:                ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.AND2X1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 1005, position 6
	Scope: AND2X1
	Decompile: logic A
	Source  : input A, B;
	Position:       ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.AND2X1:v (SIG) <0x55293423>
	Decompile: AND2X1
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.AND2X1:v (VST)
	Decompile: logic
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.TIELO:v (SIG) <0x353a3b45>
	Decompile: TIELO
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.sram_1024x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/sram_1024x8.v, line 55, position 17
	Scope: sram_1024x8
	Decompile: sram_1024x8#(BITS,word_depth,addr_width,wordx,addrx)
	Source  : module sram_1024x8 (
	Position:                  ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.INVX16:v (SIG) <0x2147ef3c>
	Decompile: INVX16
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 26, position 20
	Scope: test
	Decompile: reg fid
	Source  : reg         over, fid;
	Position:                     ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.CLE:v (VST)
	Scope: CLE
	Decompile: logic
Verilog Syntax Tree: static array type (VST_T_STATIC_ARRAY) in module worklib.test:v (VST)
	Scope: test
	Decompile: reg array [0:4]
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.test:v (VST)
	Decompile: reg
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.CLKINVX1:v (SIG) <0x64dc185e>
	Decompile: CLKINVX1
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.TIELO:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 28513, position 11
	Scope: TIELO
	Decompile: TIELO
	Source  : module TIELO (Y);
	Position:            ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.RFRDX4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 28199, position 11
	Scope: RFRDX4
	Decompile: reg NOTIFIER
	Source  : reg NOTIFIER;
	Position:            ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.INVX16:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 530, position 6
	Scope: INVX16
	Decompile: logic A
	Source  : input A;
	Position:       ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.INVX16:v (VST)
	Decompile: logic
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.DFFRX2:v (SIG) <0x310d638c>
	Decompile: DFFRX2
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.INVX16:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 528, position 12
	Scope: INVX16
	Decompile: INVX16
	Source  : module INVX16 (Y, A);
	Position:             ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.DFFRX2:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 18379, position 11
	Scope: DFFRX2
	Decompile: reg NOTIFIER
	Source  : reg NOTIFIER;
	Position:            ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.ADDHXL:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 13983, position 12
	Scope: ADDHXL
	Decompile: ADDHXL
	Source  : module ADDHXL ( S, CO, A, B);
	Position:             ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.ADDHXL:v (VST)
	Decompile: logic
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.ADDHXL:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 13985, position 9
	Scope: ADDHXL
	Decompile: logic B
	Source  : input A, B;
	Position:          ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.RF2R1WX1:v (SIG) <0x2276031c>
	Decompile: RF2R1WX1
Verilog Syntax Tree: divide expression (VST_E_DIVIDE) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 203, position 14
	Decompile: (10 / 2)
	Source  :       #(`CYCLE/2); $finish;
	Position:               ^
Verilog Syntax Tree: case equality expression (VST_E_CASE_EQUALITY) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 183, position 16
	Decompile: (over === 1)
	Source  :       if(over === 1) begin
	Position:                 ^
Intermediate File: root (IF_ROOT) in module worklib.test:v (VST)
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.RF2R1WX1:v (VST)
	Decompile: reg
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.RF2R1WX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 28057, position 42
	Scope: RF2R1WX1
	Decompile: NOTIFIER
	Source  :    udp_tlatrf I3 (n0, WB, WW, WWN, NOTIFIER);
	Position:                                           ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.RF2R1WX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 28052, position 11
	Scope: RF2R1WX1
	Decompile: reg NOTIFIER
	Source  : reg NOTIFIER;
	Position:            ^
Intermediate File: root (IF_ROOT) in module worklib.RF2R1WX1:v (VST)
Intermediate File: root (IF_ROOT) in module worklib.RF2R1WX1:v (SIG) <0x2276031c>
Verilog Syntax Tree: root overlay table (VST_OT_ROOT) in module worklib.RF2R1WX1:v (SIG) <0x2276031c>
	Decompile: RF2R1WX1
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.RF2R1WX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 28049, position 14
	Scope: RF2R1WX1
	Decompile: RF2R1WX1
	Source  : module RF2R1WX1 (R1B, R2B, WB, WW, R1W, R2W);
	Position:               ^
Verilog Syntax Tree: root (VST_ROOT) in module worklib.RF2R1WX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 28049, position 5
	Decompile: RF2R1WX1
	Source  : module RF2R1WX1 (R1B, R2B, WB, WW, R1W, R2W);
	Position:      ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 183, position 18
	Decompile: 1
	Source  :       if(over === 1) begin
	Position:                   ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.DFFRX2:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 18389, position 17
	Scope: DFFRX2
	Decompile: logic flag
	Source  :   and     I4 (flag, dRN, dSN);
	Position:                  ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.DFFRX2:v (VST)
	Decompile: logic
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.ADDHXL:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 13985, position 6
	Scope: ADDHXL
	Decompile: logic A
	Source  : input A, B;
	Position:       ^
Verilog Syntax Tree: static range (VST_R_STATIC_RANGE) in module worklib.test:v (VST)
	Decompile: 31 to 0
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.test:v (VST)
	Decompile: integer
Verilog Syntax Tree: static array type (VST_T_STATIC_ARRAY) in module worklib.test:v (VST)
	Scope: test
	Decompile: reg array [0:1023]
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.CMPR42X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 17705, position 15
	Scope: CMPR42X4
	Decompile: logic D
	Source  : input A, B, C, D, ICI;
	Position:                ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.AHCSHCONX4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 17411, position 14
	Scope: AHCSHCONX4
	Decompile: logic CS
	Source  : input A, CI, CS;
	Position:               ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.CMPR42X4:v (VST)
	Decompile: logic
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.AHCSHCONX4:v (VST)
	Decompile: logic
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.MXI2X1:v (VST)
	Decompile: logic
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.MXI2X1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 4527, position 9
	Scope: MXI2X1
	Decompile: logic B
	Source  : input A, B, S0;
	Position:          ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 171, position 50
	Scope: test
	Decompile: addr
	Source  :            default:begin  $write("%2h_",record[addr]); end
	Position:                                                   ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.test:v (VST)
	Decompile: logic
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 23, position 15
	Scope: test
	Decompile: integer y
	Source  : integer     x, y, n, i, addr, hit, hit_ref, err, pass;
	Position:                ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.AHCSHCONX4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 17410, position 12
	Scope: AHCSHCONX4
	Decompile: logic CON
	Source  : output S, CON;
	Position:             ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 21, position 17
	Scope: test
	Decompile: reg array [0:1023] record
	Source  : reg  [7:0]  record  [0:1023];
	Position:                  ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.CMPR42X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 17793, position 52
	Scope: CMPR42X4
	Decompile: ICI
	Source  :      if (!(A == 1'b1 ^ B == 1'b1) && (D == 1'b1 ^ ICI == 1'b1))
	Position:                                                     ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.CMPR42X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 17705, position 20
	Scope: CMPR42X4
	Decompile: logic ICI
	Source  : input A, B, C, D, ICI;
	Position:                     ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.AFCSIHCONX4:v (VST)
	Decompile: logic
Verilog Syntax Tree: static range (VST_R_STATIC_RANGE) in module worklib.test:v (VST)
	Decompile: 7 to 0
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.test:v (VST)
	Scope: test
	Decompile: reg
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.CMPR42X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 17705, position 12
	Scope: CMPR42X4
	Decompile: logic C
	Source  : input A, B, C, D, ICI;
	Position:             ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.AFCSIHCONX4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 16774, position 9
	Scope: AFCSIHCONX4
	Decompile: logic B
	Source  : input A, B, CS;
	Position:          ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 23, position 27
	Scope: test
	Decompile: integer addr
	Source  : integer     x, y, n, i, addr, hit, hit_ref, err, pass;
	Position:                            ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.CMPR42X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 17793, position 23
	Scope: CMPR42X4
	Decompile: B
	Source  :      if (!(A == 1'b1 ^ B == 1'b1) && (D == 1'b1 ^ ICI == 1'b1))
	Position:                        ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.CMPR42X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 17705, position 9
	Scope: CMPR42X4
	Decompile: logic B
	Source  : input A, B, C, D, ICI;
	Position:          ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.AFCSHCONX4:v (VST)
	Decompile: logic
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module worklib.AFCSIHCONX2:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 16702, position 7
	Scope: AFCSIHCONX2
	Decompile: I2
	Source  :   or  I2 (CO1, A, B);
	Position:        ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.CMPR42X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 17772, position 23
	Scope: CMPR42X4
	Decompile: B
	Source  :      if (!(A == 1'b1 ^ B == 1'b1 ^ C == 1'b1 ^ D == 1'b1))
	Position:                        ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.AFCSHCONX4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 16658, position 23
	Scope: AFCSHCONX4
	Decompile: B
	Source  :      if (!(A == 1'b1 ^ B == 1'b1 ^ CI1 == 1'b1) && (A == 1'b1 ^ B == 1'b1 ^ CI0 == 1'b1)) 
	Position:                        ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.AFCSHCONX4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 16564, position 9
	Scope: AFCSHCONX4
	Decompile: logic B
	Source  : input A, B, CI0, CI1, CS;
	Position:          ^
csi-ncelab - CSI: investigation output 1st 100 entries took 0.162 secs, send this file to Cadence Support
