INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.ip_user_files/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/sim/xpm_cdc_1bit_xpm_cdc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_1bit_xpm_cdc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.ip_user_files/bd/xpm_cdc_1bit/sim/xpm_cdc_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhd
INFO: [VRFC 10-311] analyzing module command_selector
INFO: [VRFC 10-311] analyzing module MISO_falling_edge
INFO: [VRFC 10-311] analyzing module MISO_rising_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhd_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhd_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhd_headstage_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhd_headstage_slave_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.ip_user_files/bd/rhd_axi_tb/ip/rhd_axi_tb_rhd_axi_0_0/sim/rhd_axi_tb_rhd_axi_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhd_axi_tb_rhd_axi_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.ip_user_files/bd/rhd_axi_tb/ip/rhd_axi_tb_rhd_headstage_slave_0_6/sim/rhd_axi_tb_rhd_headstage_slave_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhd_axi_tb_rhd_headstage_slave_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.ip_user_files/bd/rhd_axi_tb/sim/rhd_axi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhd_axi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/bd/rhd_axi_tb/hdl/rhd_axi_tb_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhd_axi_tb_wrapper
