{
    "@odata.type": "#PCIeFunction.v1_6_0.PCIeFunction",
    "Id": "1",
    "Name": "CXL Function",
    "Description": "PCIe Function with CXL extensions representing FPGA",
    "FunctionId": 1,
    "FunctionType": "Physical",
    "DeviceClass": "Processor",
    "DeviceId": "0xABCD",
    "VendorId": "0xABCD",
    "ClassCode": "0x0B4000",
    "RevisionId": "0x00",
    "SubsystemId": "0xABCD",
    "SubsystemVendorId": "0xABCD",
    "Status": {
        "State": "Enabled",
        "Health": "OK",
        "HealthRollup": "OK"
    },
    "FunctionProtocol": "CXL",
    "Links": {
        "Processor": {
            "@odata.id": "/redfish/v1/Chassis/PooledCXLType1/Processors/FPGA"
        },
        "CXLLogicalDevice": {
            "@odata.id": "/redfish/v1/Chassis/PooledCXLType1/PCIeDevices/1/CXLLogicalDevices/1"
        },
        "PCIeDevice": {
            "@odata.id": "/redfish/v1/Chassis/PooledCXLType1/PCIeDevices/1"
        }
    },
    "@odata.id": "/redfish/v1/Chassis/PooledCXLType1/PCIeDevices/1/PCIeFunctions/1",
    "@Redfish.Copyright": "Copyright 2014-2025 DMTF. For the full DMTF copyright policy, see http://www.dmtf.org/about/policies/copyright."
}