// Seed: 2522078094
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  inout id_7;
  output id_6;
  input id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  initial begin
    if (id_7)
      if (~("")) begin
        id_2 <= id_5;
        if (id_5) id_8 <= id_4;
      end else begin
        SystemTFIdentifier;
      end
    else id_8 <= !id_4;
  end
  reg id_8;
  defparam id_9.id_10 = 1'd0, id_11.id_12 = id_2, id_13.id_14 = 1, id_15.id_16 = id_15,
      id_17.id_18 = 1, id_19.id_20 = 1, id_21.id_22 = id_10 - 1;
endmodule
