/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_PIPE_BLOCK_REG_INTR_STATUS_MUTABLE_H__
#define __REGISTER_INCLUDES_PIPE_BLOCK_REG_INTR_STATUS_MUTABLE_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>












namespace tofino {
  namespace register_classes {

class PipeBlockRegIntrStatusMutable : public model_core::RegisterBlock<RegisterCallback> {
public:
  PipeBlockRegIntrStatusMutable(
      int chipNumber, int index_tm_qac_pipe_rspec, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_tm_qac_pipe_rspec), 4, true, write_callback, read_callback, std::string("PipeBlockRegIntrStatusMutable")+":"+boost::lexical_cast<std::string>(index_tm_qac_pipe_rspec))
    {
    }
  PipeBlockRegIntrStatusMutable(
      
  )
    : RegisterBlock(0, 0, 0, true, 0, 0, "PipeBlockRegIntrStatusMutable")
    {
    }
public:




  uint8_t queue_drop_sbe() { return queue_drop_sbe_; }
  void queue_drop_sbe(const uint8_t &v) { queue_drop_sbe_=v; }




  uint8_t queue_drop_mbe() { return queue_drop_mbe_; }
  void queue_drop_mbe(const uint8_t &v) { queue_drop_mbe_=v; }




  uint8_t port_drop_sbe() { return port_drop_sbe_; }
  void port_drop_sbe(const uint8_t &v) { port_drop_sbe_=v; }




  uint8_t port_drop_mbe() { return port_drop_mbe_; }
  void port_drop_mbe(const uint8_t &v) { port_drop_mbe_=v; }




  uint8_t debug_sts() { return debug_sts_; }
  void debug_sts(const uint8_t &v) { debug_sts_=v; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (read_callback_) read_callback_();
    *data = (queue_drop_sbe_ & 0x1);
    *data |= ((queue_drop_mbe_ & 0x1) << 1);
    *data |= ((port_drop_sbe_ & 0x1) << 2);
    *data |= ((port_drop_mbe_ & 0x1) << 3);
    *data |= ((debug_sts_ & 0x1) << 4);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    queue_drop_sbe_ &= ~(data & 0x1);
    queue_drop_mbe_ &= ~((data >> 1) & 0x1);
    port_drop_sbe_ &= ~((data >> 2) & 0x1);
    port_drop_mbe_ &= ~((data >> 3) & 0x1);
    debug_sts_ &= ~((data >> 4) & 0x1);
    if (write_callback_) write_callback_();
    return true;
  }

  void reset(
      
      ) {
    queue_drop_sbe_ = 0x0;
    queue_drop_mbe_ = 0x0;
    port_drop_sbe_ = 0x0;
    port_drop_mbe_ = 0x0;
    debug_sts_ = 0x0;
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("PipeBlockRegIntrStatusMutable") + ":\n";
    r += indent_string + "  " + std::string("queue_drop_sbe") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(queue_drop_sbe_) ) + "\n";
    all_zeros &= (0 == queue_drop_sbe_);
    r += indent_string + "  " + std::string("queue_drop_mbe") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(queue_drop_mbe_) ) + "\n";
    all_zeros &= (0 == queue_drop_mbe_);
    r += indent_string + "  " + std::string("port_drop_sbe") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(port_drop_sbe_) ) + "\n";
    all_zeros &= (0 == port_drop_sbe_);
    r += indent_string + "  " + std::string("port_drop_mbe") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(port_drop_mbe_) ) + "\n";
    all_zeros &= (0 == port_drop_mbe_);
    r += indent_string + "  " + std::string("debug_sts") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(debug_sts_) ) + "\n";
    all_zeros &= (0 == debug_sts_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("PipeBlockRegIntrStatusMutable") + ":\n";
    r += indent_string + "  " + std::string("queue_drop_sbe") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(queue_drop_sbe_) ) + "\n";
    all_zeros &= (0 == queue_drop_sbe_);
    r += indent_string + "  " + std::string("queue_drop_mbe") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(queue_drop_mbe_) ) + "\n";
    all_zeros &= (0 == queue_drop_mbe_);
    r += indent_string + "  " + std::string("port_drop_sbe") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(port_drop_sbe_) ) + "\n";
    all_zeros &= (0 == port_drop_sbe_);
    r += indent_string + "  " + std::string("port_drop_mbe") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(port_drop_mbe_) ) + "\n";
    all_zeros &= (0 == port_drop_mbe_);
    r += indent_string + "  " + std::string("debug_sts") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(debug_sts_) ) + "\n";
    all_zeros &= (0 == debug_sts_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  uint8_t queue_drop_sbe_;
  uint8_t queue_drop_mbe_;
  uint8_t port_drop_sbe_;
  uint8_t port_drop_mbe_;
  uint8_t debug_sts_;
private:
  static int StartOffset(
      int index_tm_qac_pipe_rspec
      ) {
    int offset=0;
    offset += 0x400000; // to get to tm_top
    offset += 0x80000; // to get to tm_qac_top
    assert(index_tm_qac_pipe_rspec < 4);
    offset += index_tm_qac_pipe_rspec * 0x8000; // tm_qac_pipe_rspec[]
    offset += 0x7060; // to get to qac_reg_intr_status
    return offset;
  }

};





  }; // namespace register_classes
}; // namespace tofino

#endif // __REGISTER_INCLUDES_PIPE_BLOCK_REG_INTR_STATUS_MUTABLE_H__
