 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_engine
Version: U-2022.12
Date   : Sun Jun 16 01:02:51 2024
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: mode[0] (input port clocked by clk)
  Endpoint: product[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  184.50     184.50 f
  mode[0] (in)                                            0.00     184.50 f
  RFU1/mode[0] (rfu)                                      0.00     184.50 f
  RFU1/sign_ctrl/mode[0] (signbit_ctrl)                   0.00     184.50 f
  RFU1/sign_ctrl/U4/Z (SC7P5T_OR2X2_A_CSC20L)            18.82     203.32 f
  RFU1/sign_ctrl/U3/Z (SC7P5T_NR3X1_CSC20L)              21.68     225.00 r
  RFU1/sign_ctrl/U6/Z (SC7P5T_AN2X1_CSC20L)              43.90     268.90 r
  RFU1/sign_ctrl/ll_sy[4] (signbit_ctrl)                  0.00     268.90 r
  RFU1/bb_ll_4/sy (s_bitbrick_1)                          0.00     268.90 r
  RFU1/bb_ll_4/U10/Z (SC7P5T_AN2X2_A_CSC20L)             31.01     299.91 r
  RFU1/bb_ll_4/U9/Z (SC7P5T_ND2X1_MR_CSC20L)             14.46     314.37 f
  RFU1/bb_ll_4/FA_p2/b (full_adder_3)                     0.00     314.37 f
  RFU1/bb_ll_4/FA_p2/U3/Z (SC7P5T_XOR2X2_CSC20L)         39.41     353.78 r
  RFU1/bb_ll_4/FA_p2/U2/Z (SC7P5T_AO22X1_A_CSC20L)       34.64     388.42 r
  RFU1/bb_ll_4/FA_p2/co (full_adder_3)                    0.00     388.42 r
  RFU1/bb_ll_4/FA_p3b/ci (full_adder_2)                   0.00     388.42 r
  RFU1/bb_ll_4/FA_p3b/U1/Z (SC7P5T_XOR2X2_CSC20L)        24.16     412.58 r
  RFU1/bb_ll_4/FA_p3b/sum (full_adder_2)                  0.00     412.58 r
  RFU1/bb_ll_4/FA_p3a/a (full_adder_1)                    0.00     412.58 r
  RFU1/bb_ll_4/FA_p3a/U3/Z (SC7P5T_XOR2X2_CSC20L)        37.25     449.83 f
  RFU1/bb_ll_4/FA_p3a/U1/Z (SC7P5T_XOR2X2_CSC20L)        42.31     492.14 r
  RFU1/bb_ll_4/FA_p3a/sum (full_adder_1)                  0.00     492.14 r
  RFU1/bb_ll_4/p[3] (s_bitbrick_1)                        0.00     492.14 r
  RFU1/add_235_2/A[3] (rfu_DW01_add_9)                    0.00     492.14 r
  RFU1/add_235_2/U1_3/CO (SC7P5T_FAX1_A_CSC20L)          47.09     539.22 r
  RFU1/add_235_2/U1_4/CO (SC7P5T_FAX1_A_CSC20L)          44.75     583.97 r
  RFU1/add_235_2/U1_5/CO (SC7P5T_FAX1_A_CSC20L)          44.75     628.72 r
  RFU1/add_235_2/U1_6/CO (SC7P5T_FAX1_A_CSC20L)          39.40     668.12 r
  RFU1/add_235_2/U1_7/Z (SC7P5T_XOR3X2_CSC20L)           75.14     743.27 r
  RFU1/add_235_2/SUM[7] (rfu_DW01_add_9)                  0.00     743.27 r
  RFU1/add_271_2/A[7] (rfu_DW01_add_29)                   0.00     743.27 r
  RFU1/add_271_2/U1_7/CO (SC7P5T_FAX1_A_CSC20L)          49.85     793.12 r
  RFU1/add_271_2/U1_8/CO (SC7P5T_FAX1_A_CSC20L)          44.75     837.87 r
  RFU1/add_271_2/U1_9/CO (SC7P5T_FAX1_A_CSC20L)          44.78     882.66 r
  RFU1/add_271_2/U1_10/CO (SC7P5T_FAX1_A_CSC20L)         44.75     927.41 r
  RFU1/add_271_2/U1_11/CO (SC7P5T_FAX1_A_CSC20L)         44.75     972.16 r
  RFU1/add_271_2/U1_12/CO (SC7P5T_FAX1_A_CSC20L)         44.75    1016.91 r
  RFU1/add_271_2/U1_13/CO (SC7P5T_FAX1_A_CSC20L)         44.75    1061.66 r
  RFU1/add_271_2/U1_14/CO (SC7P5T_FAX1_A_CSC20L)         39.40    1101.06 r
  RFU1/add_271_2/U1_15/Z (SC7P5T_XOR3X2_CSC20L)          62.30    1163.36 r
  RFU1/add_271_2/SUM[15] (rfu_DW01_add_29)                0.00    1163.36 r
  RFU1/U22/Z (SC7P5T_AO222X1_CSC20L)                    127.15    1290.52 r
  RFU1/product[15] (rfu)                                  0.00    1290.52 r
  product[15] (out)                                       0.00    1290.52 r
  data arrival time                                               1290.52

  clock clk (rise edge)                                1845.00    1845.00
  clock network delay (ideal)                             0.00    1845.00
  clock uncertainty                                    -184.50    1660.50
  output external delay                                -369.00    1291.50
  data required time                                              1291.50
  --------------------------------------------------------------------------
  data required time                                              1291.50
  data arrival time                                              -1290.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


1
