
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'jz2292' on host 'en-ec-zhang-21.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Mon Sep 04 02:40:27 EDT 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS.prj'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS.prj/out.prj'.
INFO: [HLS 200-10] Adding design file 'gemm_systolic_array.h' to the project
INFO: [HLS 200-10] Adding design file 'gemm_systolic_array.cpp' to the project
INFO: [HLS 200-10] Adding design file 'systolic_array.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'gemm_systolic_array_tb.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS.prj/out.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:31:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:41:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:49:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file systolic_array.cpp
INFO: [HLS 200-10] Analyzing design file 'gemm_systolic_array.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:48:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:48:35
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:48:51
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:23:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:32:4
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:40:4
WARNING: [HLS 214-167] There are a total of 4 such instances of non-canonical statements in the dataflow region: gemm_systolic_array.cpp:23:2
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file gemm_systolic_array.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1063.652 ; gain = 533.156 ; free physical = 248489 ; free virtual = 301931
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1063.652 ; gain = 533.156 ; free physical = 248489 ; free virtual = 301931
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 1063.652 ; gain = 533.156 ; free physical = 248483 ; free virtual = 301926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 1063.652 ; gain = 533.156 ; free physical = 248480 ; free virtual = 301922
INFO: [XFORM 203-502] Unrolling small iteration loop 'block_gemm' (gemm_systolic_array.cpp:19) in function 'gemm_systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_block_A' (gemm_systolic_array.cpp:33) in function 'gemm_systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_block_B' (gemm_systolic_array.cpp:41) in function 'gemm_systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_load' (systolic_array.cpp:31) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain' (systolic_array.cpp:49) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:19) in function 'gemm_systolic_array' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'init_block_C' (gemm_systolic_array.cpp:24) in function 'gemm_systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (gemm_systolic_array.cpp:26) in function 'gemm_systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (gemm_systolic_array.cpp:35) in function 'gemm_systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (gemm_systolic_array.cpp:43) in function 'gemm_systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:51) in function 'gemm_systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4.1' (gemm_systolic_array.cpp:53) in function 'gemm_systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systolic_array.cpp:33) in function 'systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systolic_array.cpp:36) in function 'systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'systolic_array' (systolic_array.cpp:41) in function 'systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (systolic_array.cpp:43) in function 'systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (systolic_array.cpp:51) in function 'systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (systolic_array.cpp:54) in function 'systolic_array' completely with a factor of 12.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader.V' (gemm_systolic_array.cpp:10) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader.V' (gemm_systolic_array.cpp:11) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_fifo' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_fifo' .
INFO: [XFORM 203-101] Partitioning array 'A' (gemm_systolic_array.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (gemm_systolic_array.cpp:3) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'C' (gemm_systolic_array.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_C' (gemm_systolic_array.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader.V' (gemm_systolic_array.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader.V' (gemm_systolic_array.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (gemm_systolic_array.cpp:3) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'block_C' (gemm_systolic_array.cpp:15) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo' in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:31) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_proc' (systolic_array.cpp:49) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'init_block_A' (gemm_systolic_array.cpp:33)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'init_block_B' (gemm_systolic_array.cpp:41)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (gemm_systolic_array.cpp:20)  of function 'gemm_systolic_array'.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][0]1' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][1]2' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][2]3' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][3]4' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][4]5' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][5]6' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][6]7' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][7]8' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][8]9' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][9]10' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][10]11' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][11]12' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][0]13' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][1]14' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][2]15' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][3]16' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][4]17' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][5]18' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][6]19' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][7]20' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][8]21' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][9]22' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][10]23' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][11]24' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][0]25' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][1]26' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][2]27' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][3]28' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][4]29' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][5]30' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][6]31' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][7]32' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][8]33' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][9]34' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][10]35' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][11]36' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][0]37' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][1]38' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][2]39' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][3]40' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][4]41' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][5]42' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][6]43' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][7]44' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][8]45' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][9]46' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][10]47' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][11]48' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][0]49' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][1]50' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][2]51' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][3]52' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][4]53' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][5]54' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][6]55' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][7]56' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][8]57' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][9]58' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][10]59' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][11]60' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][0]61' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][1]62' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][2]63' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][3]64' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][4]65' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][5]66' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][6]67' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][7]68' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][8]69' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][9]70' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][10]71' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][11]72' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][0]73' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][1]74' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][2]75' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][3]76' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][4]77' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][5]78' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][6]79' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][7]80' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][8]81' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][9]82' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][10]83' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][11]84' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][0]85' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][1]86' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][2]87' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][3]88' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][4]89' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][5]90' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][6]91' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][7]92' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][8]93' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][9]94' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][10]95' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][11]96' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][0]97' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][1]98' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][2]99' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][3]100' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][4]101' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][5]102' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][6]103' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][7]104' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][8]105' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][9]106' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][10]107' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][11]108' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][0]109' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][1]110' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][2]111' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][3]112' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][4]113' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][5]114' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][6]115' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][7]116' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][8]117' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][9]118' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][10]119' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][11]120' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][0]121' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][1]122' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][2]123' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][3]124' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][4]125' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][5]126' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][6]127' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][7]128' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][8]129' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][9]130' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][10]131' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][11]132' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][0]133' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][1]134' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][2]135' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][3]136' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][4]137' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][5]138' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][6]139' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][7]140' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][8]141' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][9]142' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][10]143' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][11]144' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][0]' has read and write operations in process function 'PE39'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][1]' has read and write operations in process function 'PE40'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][2]' has read and write operations in process function 'PE41'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][3]' has read and write operations in process function 'PE42'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][4]' has read and write operations in process function 'PE43'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][5]' has read and write operations in process function 'PE44'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][6]' has read and write operations in process function 'PE45'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][7]' has read and write operations in process function 'PE46'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][8]' has read and write operations in process function 'PE47'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][9]' has read and write operations in process function 'PE48'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][10]' has read and write operations in process function 'PE49'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][11]' has read and write operations in process function 'PE50'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][0]' has read and write operations in process function 'PE51'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][1]' has read and write operations in process function 'PE52'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][2]' has read and write operations in process function 'PE53'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][3]' has read and write operations in process function 'PE54'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][4]' has read and write operations in process function 'PE55'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][5]' has read and write operations in process function 'PE56'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][6]' has read and write operations in process function 'PE57'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][7]' has read and write operations in process function 'PE58'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][8]' has read and write operations in process function 'PE59'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][9]' has read and write operations in process function 'PE60'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][10]' has read and write operations in process function 'PE61'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][11]' has read and write operations in process function 'PE62'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][0]' has read and write operations in process function 'PE63'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][1]' has read and write operations in process function 'PE64'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][2]' has read and write operations in process function 'PE65'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][3]' has read and write operations in process function 'PE66'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][4]' has read and write operations in process function 'PE67'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][5]' has read and write operations in process function 'PE68'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][6]' has read and write operations in process function 'PE69'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][7]' has read and write operations in process function 'PE70'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][8]' has read and write operations in process function 'PE71'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][9]' has read and write operations in process function 'PE72'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][10]' has read and write operations in process function 'PE73'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][11]' has read and write operations in process function 'PE74'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][0]' has read and write operations in process function 'PE75'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][1]' has read and write operations in process function 'PE76'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][2]' has read and write operations in process function 'PE77'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][3]' has read and write operations in process function 'PE78'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][4]' has read and write operations in process function 'PE79'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][5]' has read and write operations in process function 'PE80'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][6]' has read and write operations in process function 'PE81'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][7]' has read and write operations in process function 'PE82'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][8]' has read and write operations in process function 'PE83'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][9]' has read and write operations in process function 'PE84'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][10]' has read and write operations in process function 'PE85'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][11]' has read and write operations in process function 'PE86'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][0]' has read and write operations in process function 'PE87'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][1]' has read and write operations in process function 'PE88'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][2]' has read and write operations in process function 'PE89'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][3]' has read and write operations in process function 'PE90'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][4]' has read and write operations in process function 'PE91'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][5]' has read and write operations in process function 'PE92'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][6]' has read and write operations in process function 'PE93'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][7]' has read and write operations in process function 'PE94'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][8]' has read and write operations in process function 'PE95'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][9]' has read and write operations in process function 'PE96'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][10]' has read and write operations in process function 'PE97'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][11]' has read and write operations in process function 'PE98'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][0]' has read and write operations in process function 'PE99'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][1]' has read and write operations in process function 'PE100'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][2]' has read and write operations in process function 'PE101'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][3]' has read and write operations in process function 'PE102'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][4]' has read and write operations in process function 'PE103'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][5]' has read and write operations in process function 'PE104'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][6]' has read and write operations in process function 'PE105'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][7]' has read and write operations in process function 'PE106'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][8]' has read and write operations in process function 'PE107'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][9]' has read and write operations in process function 'PE108'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][10]' has read and write operations in process function 'PE109'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][11]' has read and write operations in process function 'PE110'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][0]' has read and write operations in process function 'PE111'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][1]' has read and write operations in process function 'PE112'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][2]' has read and write operations in process function 'PE113'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][3]' has read and write operations in process function 'PE114'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][4]' has read and write operations in process function 'PE115'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][5]' has read and write operations in process function 'PE116'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][6]' has read and write operations in process function 'PE117'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][7]' has read and write operations in process function 'PE118'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][8]' has read and write operations in process function 'PE119'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][9]' has read and write operations in process function 'PE120'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][10]' has read and write operations in process function 'PE121'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][11]' has read and write operations in process function 'PE122'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][0]' has read and write operations in process function 'PE123'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][1]' has read and write operations in process function 'PE124'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][2]' has read and write operations in process function 'PE125'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][3]' has read and write operations in process function 'PE126'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][4]' has read and write operations in process function 'PE127'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][5]' has read and write operations in process function 'PE128'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][6]' has read and write operations in process function 'PE129'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][7]' has read and write operations in process function 'PE130'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][8]' has read and write operations in process function 'PE131'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][9]' has read and write operations in process function 'PE132'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][10]' has read and write operations in process function 'PE133'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][11]' has read and write operations in process function 'PE134'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][0]' has read and write operations in process function 'PE135'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][1]' has read and write operations in process function 'PE136'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][2]' has read and write operations in process function 'PE137'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][3]' has read and write operations in process function 'PE138'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][4]' has read and write operations in process function 'PE139'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][5]' has read and write operations in process function 'PE140'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][6]' has read and write operations in process function 'PE141'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][7]' has read and write operations in process function 'PE142'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][8]' has read and write operations in process function 'PE143'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][9]' has read and write operations in process function 'PE144'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][10]' has read and write operations in process function 'PE145'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][11]' has read and write operations in process function 'PE146'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][0]' has read and write operations in process function 'PE147'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][1]' has read and write operations in process function 'PE148'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][2]' has read and write operations in process function 'PE149'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][3]' has read and write operations in process function 'PE150'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][4]' has read and write operations in process function 'PE151'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][5]' has read and write operations in process function 'PE152'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][6]' has read and write operations in process function 'PE153'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][7]' has read and write operations in process function 'PE154'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][8]' has read and write operations in process function 'PE155'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][9]' has read and write operations in process function 'PE156'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][10]' has read and write operations in process function 'PE157'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][11]' has read and write operations in process function 'PE158'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][0]' has read and write operations in process function 'PE159'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][1]' has read and write operations in process function 'PE160'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][2]' has read and write operations in process function 'PE161'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][3]' has read and write operations in process function 'PE162'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][4]' has read and write operations in process function 'PE163'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][5]' has read and write operations in process function 'PE164'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][6]' has read and write operations in process function 'PE165'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][7]' has read and write operations in process function 'PE166'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][8]' has read and write operations in process function 'PE167'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][9]' has read and write operations in process function 'PE168'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][10]' has read and write operations in process function 'PE169'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][11]' has read and write operations in process function 'PE170'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][0]' has read and write operations in process function 'PE171'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][1]' has read and write operations in process function 'PE172'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][2]' has read and write operations in process function 'PE173'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][3]' has read and write operations in process function 'PE174'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][4]' has read and write operations in process function 'PE175'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][5]' has read and write operations in process function 'PE176'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][6]' has read and write operations in process function 'PE177'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][7]' has read and write operations in process function 'PE178'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][8]' has read and write operations in process function 'PE179'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][9]' has read and write operations in process function 'PE180'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][10]' has read and write operations in process function 'PE181'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][11]' has read and write operations in process function 'PE'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[0]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[1]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[2]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[3]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[4]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[5]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[6]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[7]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[8]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[9]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[10]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[11]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[0]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[1]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[2]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[3]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[4]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[5]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[6]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[7]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[8]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[9]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[10]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[11]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][0]' has read and write operations in process function 'Block_entry_proc_proc2681'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][0]'  should be updated in process function 'Block_entry_proc_proc2681', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][1]' has read and write operations in process function 'Block_entry_proc_proc2682'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][1]'  should be updated in process function 'Block_entry_proc_proc2682', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][2]' has read and write operations in process function 'Block_entry_proc_proc2683'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][2]'  should be updated in process function 'Block_entry_proc_proc2683', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][3]' has read and write operations in process function 'Block_entry_proc_proc2684'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][3]'  should be updated in process function 'Block_entry_proc_proc2684', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][4]' has read and write operations in process function 'Block_entry_proc_proc2685'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][4]'  should be updated in process function 'Block_entry_proc_proc2685', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][5]' has read and write operations in process function 'Block_entry_proc_proc2686'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][5]'  should be updated in process function 'Block_entry_proc_proc2686', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][6]' has read and write operations in process function 'Block_entry_proc_proc2687'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][6]'  should be updated in process function 'Block_entry_proc_proc2687', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][7]' has read and write operations in process function 'Block_entry_proc_proc2688'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][7]'  should be updated in process function 'Block_entry_proc_proc2688', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][8]' has read and write operations in process function 'Block_entry_proc_proc2689'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][8]'  should be updated in process function 'Block_entry_proc_proc2689', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][9]' has read and write operations in process function 'Block_entry_proc_proc2690'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][9]'  should be updated in process function 'Block_entry_proc_proc2690', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][10]' has read and write operations in process function 'Block_entry_proc_proc2691'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][10]'  should be updated in process function 'Block_entry_proc_proc2691', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][11]' has read and write operations in process function 'Block_entry_proc_proc2692'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][11]'  should be updated in process function 'Block_entry_proc_proc2692', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][0]' has read and write operations in process function 'Block_entry_proc_proc2693'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][0]'  should be updated in process function 'Block_entry_proc_proc2693', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][1]' has read and write operations in process function 'Block_entry_proc_proc2694'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][1]'  should be updated in process function 'Block_entry_proc_proc2694', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][2]' has read and write operations in process function 'Block_entry_proc_proc2695'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][2]'  should be updated in process function 'Block_entry_proc_proc2695', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][3]' has read and write operations in process function 'Block_entry_proc_proc2696'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][3]'  should be updated in process function 'Block_entry_proc_proc2696', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][4]' has read and write operations in process function 'Block_entry_proc_proc2697'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][4]'  should be updated in process function 'Block_entry_proc_proc2697', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][5]' has read and write operations in process function 'Block_entry_proc_proc2698'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][5]'  should be updated in process function 'Block_entry_proc_proc2698', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][6]' has read and write operations in process function 'Block_entry_proc_proc2699'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][6]'  should be updated in process function 'Block_entry_proc_proc2699', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][7]' has read and write operations in process function 'Block_entry_proc_proc2700'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][7]'  should be updated in process function 'Block_entry_proc_proc2700', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][8]' has read and write operations in process function 'Block_entry_proc_proc2701'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][8]'  should be updated in process function 'Block_entry_proc_proc2701', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][9]' has read and write operations in process function 'Block_entry_proc_proc2702'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][9]'  should be updated in process function 'Block_entry_proc_proc2702', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][10]' has read and write operations in process function 'Block_entry_proc_proc2703'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][10]'  should be updated in process function 'Block_entry_proc_proc2703', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][11]' has read and write operations in process function 'Block_entry_proc_proc2704'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][11]'  should be updated in process function 'Block_entry_proc_proc2704', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][0]' has read and write operations in process function 'Block_entry_proc_proc2705'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][0]'  should be updated in process function 'Block_entry_proc_proc2705', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][1]' has read and write operations in process function 'Block_entry_proc_proc2706'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][1]'  should be updated in process function 'Block_entry_proc_proc2706', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][2]' has read and write operations in process function 'Block_entry_proc_proc2707'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][2]'  should be updated in process function 'Block_entry_proc_proc2707', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][3]' has read and write operations in process function 'Block_entry_proc_proc2708'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][3]'  should be updated in process function 'Block_entry_proc_proc2708', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][4]' has read and write operations in process function 'Block_entry_proc_proc2709'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][4]'  should be updated in process function 'Block_entry_proc_proc2709', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][5]' has read and write operations in process function 'Block_entry_proc_proc2710'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][5]'  should be updated in process function 'Block_entry_proc_proc2710', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][6]' has read and write operations in process function 'Block_entry_proc_proc2711'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][6]'  should be updated in process function 'Block_entry_proc_proc2711', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][7]' has read and write operations in process function 'Block_entry_proc_proc2712'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][7]'  should be updated in process function 'Block_entry_proc_proc2712', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][8]' has read and write operations in process function 'Block_entry_proc_proc2713'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][8]'  should be updated in process function 'Block_entry_proc_proc2713', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][9]' has read and write operations in process function 'Block_entry_proc_proc2714'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][9]'  should be updated in process function 'Block_entry_proc_proc2714', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][10]' has read and write operations in process function 'Block_entry_proc_proc2715'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][10]'  should be updated in process function 'Block_entry_proc_proc2715', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][11]' has read and write operations in process function 'Block_entry_proc_proc2716'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][11]'  should be updated in process function 'Block_entry_proc_proc2716', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][0]' has read and write operations in process function 'Block_entry_proc_proc2717'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][0]'  should be updated in process function 'Block_entry_proc_proc2717', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][1]' has read and write operations in process function 'Block_entry_proc_proc2718'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][1]'  should be updated in process function 'Block_entry_proc_proc2718', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][2]' has read and write operations in process function 'Block_entry_proc_proc2719'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][2]'  should be updated in process function 'Block_entry_proc_proc2719', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][3]' has read and write operations in process function 'Block_entry_proc_proc2720'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][3]'  should be updated in process function 'Block_entry_proc_proc2720', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][4]' has read and write operations in process function 'Block_entry_proc_proc2721'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][4]'  should be updated in process function 'Block_entry_proc_proc2721', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][5]' has read and write operations in process function 'Block_entry_proc_proc2722'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][5]'  should be updated in process function 'Block_entry_proc_proc2722', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][6]' has read and write operations in process function 'Block_entry_proc_proc2723'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][6]'  should be updated in process function 'Block_entry_proc_proc2723', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][7]' has read and write operations in process function 'Block_entry_proc_proc2724'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][7]'  should be updated in process function 'Block_entry_proc_proc2724', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][8]' has read and write operations in process function 'Block_entry_proc_proc2725'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][8]'  should be updated in process function 'Block_entry_proc_proc2725', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][9]' has read and write operations in process function 'Block_entry_proc_proc2726'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][9]'  should be updated in process function 'Block_entry_proc_proc2726', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][10]' has read and write operations in process function 'Block_entry_proc_proc2727'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][10]'  should be updated in process function 'Block_entry_proc_proc2727', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][11]' has read and write operations in process function 'Block_entry_proc_proc2728'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][11]'  should be updated in process function 'Block_entry_proc_proc2728', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][0]' has read and write operations in process function 'Block_entry_proc_proc2729'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][0]'  should be updated in process function 'Block_entry_proc_proc2729', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][1]' has read and write operations in process function 'Block_entry_proc_proc2730'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][1]'  should be updated in process function 'Block_entry_proc_proc2730', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][2]' has read and write operations in process function 'Block_entry_proc_proc2731'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][2]'  should be updated in process function 'Block_entry_proc_proc2731', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][3]' has read and write operations in process function 'Block_entry_proc_proc2732'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][3]'  should be updated in process function 'Block_entry_proc_proc2732', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][4]' has read and write operations in process function 'Block_entry_proc_proc2733'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][4]'  should be updated in process function 'Block_entry_proc_proc2733', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][5]' has read and write operations in process function 'Block_entry_proc_proc2734'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][5]'  should be updated in process function 'Block_entry_proc_proc2734', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][6]' has read and write operations in process function 'Block_entry_proc_proc2735'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][6]'  should be updated in process function 'Block_entry_proc_proc2735', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][7]' has read and write operations in process function 'Block_entry_proc_proc2736'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][7]'  should be updated in process function 'Block_entry_proc_proc2736', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][8]' has read and write operations in process function 'Block_entry_proc_proc2737'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][8]'  should be updated in process function 'Block_entry_proc_proc2737', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][9]' has read and write operations in process function 'Block_entry_proc_proc2738'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][9]'  should be updated in process function 'Block_entry_proc_proc2738', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][10]' has read and write operations in process function 'Block_entry_proc_proc2739'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][10]'  should be updated in process function 'Block_entry_proc_proc2739', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][11]' has read and write operations in process function 'Block_entry_proc_proc2740'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][11]'  should be updated in process function 'Block_entry_proc_proc2740', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][0]' has read and write operations in process function 'Block_entry_proc_proc2741'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][0]'  should be updated in process function 'Block_entry_proc_proc2741', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][1]' has read and write operations in process function 'Block_entry_proc_proc2742'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][1]'  should be updated in process function 'Block_entry_proc_proc2742', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][2]' has read and write operations in process function 'Block_entry_proc_proc2743'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][2]'  should be updated in process function 'Block_entry_proc_proc2743', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][3]' has read and write operations in process function 'Block_entry_proc_proc2744'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][3]'  should be updated in process function 'Block_entry_proc_proc2744', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][4]' has read and write operations in process function 'Block_entry_proc_proc2745'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][4]'  should be updated in process function 'Block_entry_proc_proc2745', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][5]' has read and write operations in process function 'Block_entry_proc_proc2746'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][5]'  should be updated in process function 'Block_entry_proc_proc2746', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][6]' has read and write operations in process function 'Block_entry_proc_proc2747'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][6]'  should be updated in process function 'Block_entry_proc_proc2747', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][7]' has read and write operations in process function 'Block_entry_proc_proc2748'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][7]'  should be updated in process function 'Block_entry_proc_proc2748', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][8]' has read and write operations in process function 'Block_entry_proc_proc2749'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][8]'  should be updated in process function 'Block_entry_proc_proc2749', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][9]' has read and write operations in process function 'Block_entry_proc_proc2750'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][9]'  should be updated in process function 'Block_entry_proc_proc2750', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][10]' has read and write operations in process function 'Block_entry_proc_proc2751'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][10]'  should be updated in process function 'Block_entry_proc_proc2751', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][11]' has read and write operations in process function 'Block_entry_proc_proc2752'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][11]'  should be updated in process function 'Block_entry_proc_proc2752', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][0]' has read and write operations in process function 'Block_entry_proc_proc2753'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][0]'  should be updated in process function 'Block_entry_proc_proc2753', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][1]' has read and write operations in process function 'Block_entry_proc_proc2754'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][1]'  should be updated in process function 'Block_entry_proc_proc2754', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][2]' has read and write operations in process function 'Block_entry_proc_proc2755'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][2]'  should be updated in process function 'Block_entry_proc_proc2755', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][3]' has read and write operations in process function 'Block_entry_proc_proc2756'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][3]'  should be updated in process function 'Block_entry_proc_proc2756', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][4]' has read and write operations in process function 'Block_entry_proc_proc2757'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][4]'  should be updated in process function 'Block_entry_proc_proc2757', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][5]' has read and write operations in process function 'Block_entry_proc_proc2758'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][5]'  should be updated in process function 'Block_entry_proc_proc2758', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][6]' has read and write operations in process function 'Block_entry_proc_proc2759'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][6]'  should be updated in process function 'Block_entry_proc_proc2759', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][7]' has read and write operations in process function 'Block_entry_proc_proc2760'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][7]'  should be updated in process function 'Block_entry_proc_proc2760', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][8]' has read and write operations in process function 'Block_entry_proc_proc2761'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][8]'  should be updated in process function 'Block_entry_proc_proc2761', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][9]' has read and write operations in process function 'Block_entry_proc_proc2762'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][9]'  should be updated in process function 'Block_entry_proc_proc2762', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][10]' has read and write operations in process function 'Block_entry_proc_proc2763'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][10]'  should be updated in process function 'Block_entry_proc_proc2763', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][11]' has read and write operations in process function 'Block_entry_proc_proc2764'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][11]'  should be updated in process function 'Block_entry_proc_proc2764', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][0]' has read and write operations in process function 'Block_entry_proc_proc2765'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][0]'  should be updated in process function 'Block_entry_proc_proc2765', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][1]' has read and write operations in process function 'Block_entry_proc_proc2766'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][1]'  should be updated in process function 'Block_entry_proc_proc2766', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][2]' has read and write operations in process function 'Block_entry_proc_proc2767'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][2]'  should be updated in process function 'Block_entry_proc_proc2767', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][3]' has read and write operations in process function 'Block_entry_proc_proc2768'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][3]'  should be updated in process function 'Block_entry_proc_proc2768', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][4]' has read and write operations in process function 'Block_entry_proc_proc2769'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][4]'  should be updated in process function 'Block_entry_proc_proc2769', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][5]' has read and write operations in process function 'Block_entry_proc_proc2770'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][5]'  should be updated in process function 'Block_entry_proc_proc2770', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][6]' has read and write operations in process function 'Block_entry_proc_proc2771'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][6]'  should be updated in process function 'Block_entry_proc_proc2771', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][7]' has read and write operations in process function 'Block_entry_proc_proc2772'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][7]'  should be updated in process function 'Block_entry_proc_proc2772', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][8]' has read and write operations in process function 'Block_entry_proc_proc2773'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][8]'  should be updated in process function 'Block_entry_proc_proc2773', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][9]' has read and write operations in process function 'Block_entry_proc_proc2774'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][9]'  should be updated in process function 'Block_entry_proc_proc2774', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][10]' has read and write operations in process function 'Block_entry_proc_proc2775'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][10]'  should be updated in process function 'Block_entry_proc_proc2775', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][11]' has read and write operations in process function 'Block_entry_proc_proc2776'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][11]'  should be updated in process function 'Block_entry_proc_proc2776', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][0]' has read and write operations in process function 'Block_entry_proc_proc2777'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][0]'  should be updated in process function 'Block_entry_proc_proc2777', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][1]' has read and write operations in process function 'Block_entry_proc_proc2778'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][1]'  should be updated in process function 'Block_entry_proc_proc2778', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][2]' has read and write operations in process function 'Block_entry_proc_proc2779'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][2]'  should be updated in process function 'Block_entry_proc_proc2779', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][3]' has read and write operations in process function 'Block_entry_proc_proc2780'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][3]'  should be updated in process function 'Block_entry_proc_proc2780', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][4]' has read and write operations in process function 'Block_entry_proc_proc2781'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][4]'  should be updated in process function 'Block_entry_proc_proc2781', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][5]' has read and write operations in process function 'Block_entry_proc_proc2782'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][5]'  should be updated in process function 'Block_entry_proc_proc2782', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][6]' has read and write operations in process function 'Block_entry_proc_proc2783'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][6]'  should be updated in process function 'Block_entry_proc_proc2783', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][7]' has read and write operations in process function 'Block_entry_proc_proc2784'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][7]'  should be updated in process function 'Block_entry_proc_proc2784', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][8]' has read and write operations in process function 'Block_entry_proc_proc2785'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][8]'  should be updated in process function 'Block_entry_proc_proc2785', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][9]' has read and write operations in process function 'Block_entry_proc_proc2786'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][9]'  should be updated in process function 'Block_entry_proc_proc2786', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][10]' has read and write operations in process function 'Block_entry_proc_proc2787'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][10]'  should be updated in process function 'Block_entry_proc_proc2787', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][11]' has read and write operations in process function 'Block_entry_proc_proc2788'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][11]'  should be updated in process function 'Block_entry_proc_proc2788', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][0]' has read and write operations in process function 'Block_entry_proc_proc2789'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][0]'  should be updated in process function 'Block_entry_proc_proc2789', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][1]' has read and write operations in process function 'Block_entry_proc_proc2790'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][1]'  should be updated in process function 'Block_entry_proc_proc2790', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][2]' has read and write operations in process function 'Block_entry_proc_proc2791'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][2]'  should be updated in process function 'Block_entry_proc_proc2791', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][3]' has read and write operations in process function 'Block_entry_proc_proc2792'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][3]'  should be updated in process function 'Block_entry_proc_proc2792', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][4]' has read and write operations in process function 'Block_entry_proc_proc2793'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][4]'  should be updated in process function 'Block_entry_proc_proc2793', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][5]' has read and write operations in process function 'Block_entry_proc_proc2794'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][5]'  should be updated in process function 'Block_entry_proc_proc2794', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][6]' has read and write operations in process function 'Block_entry_proc_proc2795'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][6]'  should be updated in process function 'Block_entry_proc_proc2795', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][7]' has read and write operations in process function 'Block_entry_proc_proc2796'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][7]'  should be updated in process function 'Block_entry_proc_proc2796', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][8]' has read and write operations in process function 'Block_entry_proc_proc2797'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][8]'  should be updated in process function 'Block_entry_proc_proc2797', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][9]' has read and write operations in process function 'Block_entry_proc_proc2798'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][9]'  should be updated in process function 'Block_entry_proc_proc2798', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][10]' has read and write operations in process function 'Block_entry_proc_proc2799'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][10]'  should be updated in process function 'Block_entry_proc_proc2799', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][11]' has read and write operations in process function 'Block_entry_proc_proc2800'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][11]'  should be updated in process function 'Block_entry_proc_proc2800', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][0]' has read and write operations in process function 'Block_entry_proc_proc2801'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][0]'  should be updated in process function 'Block_entry_proc_proc2801', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][1]' has read and write operations in process function 'Block_entry_proc_proc2802'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][1]'  should be updated in process function 'Block_entry_proc_proc2802', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][2]' has read and write operations in process function 'Block_entry_proc_proc2803'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][2]'  should be updated in process function 'Block_entry_proc_proc2803', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][3]' has read and write operations in process function 'Block_entry_proc_proc2804'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][3]'  should be updated in process function 'Block_entry_proc_proc2804', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][4]' has read and write operations in process function 'Block_entry_proc_proc2805'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][4]'  should be updated in process function 'Block_entry_proc_proc2805', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][5]' has read and write operations in process function 'Block_entry_proc_proc2806'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][5]'  should be updated in process function 'Block_entry_proc_proc2806', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][6]' has read and write operations in process function 'Block_entry_proc_proc2807'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][6]'  should be updated in process function 'Block_entry_proc_proc2807', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][7]' has read and write operations in process function 'Block_entry_proc_proc2808'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][7]'  should be updated in process function 'Block_entry_proc_proc2808', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][8]' has read and write operations in process function 'Block_entry_proc_proc2809'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][8]'  should be updated in process function 'Block_entry_proc_proc2809', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][9]' has read and write operations in process function 'Block_entry_proc_proc2810'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][9]'  should be updated in process function 'Block_entry_proc_proc2810', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][10]' has read and write operations in process function 'Block_entry_proc_proc2811'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][10]'  should be updated in process function 'Block_entry_proc_proc2811', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][11]' has read and write operations in process function 'Block_entry_proc_proc2812'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][11]'  should be updated in process function 'Block_entry_proc_proc2812', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][0]' has read and write operations in process function 'Block_entry_proc_proc2813'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][0]'  should be updated in process function 'Block_entry_proc_proc2813', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][1]' has read and write operations in process function 'Block_entry_proc_proc2814'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][1]'  should be updated in process function 'Block_entry_proc_proc2814', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][2]' has read and write operations in process function 'Block_entry_proc_proc2815'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][2]'  should be updated in process function 'Block_entry_proc_proc2815', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][3]' has read and write operations in process function 'Block_entry_proc_proc2816'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][3]'  should be updated in process function 'Block_entry_proc_proc2816', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][4]' has read and write operations in process function 'Block_entry_proc_proc2817'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][4]'  should be updated in process function 'Block_entry_proc_proc2817', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][5]' has read and write operations in process function 'Block_entry_proc_proc2818'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][5]'  should be updated in process function 'Block_entry_proc_proc2818', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][6]' has read and write operations in process function 'Block_entry_proc_proc2819'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][6]'  should be updated in process function 'Block_entry_proc_proc2819', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][7]' has read and write operations in process function 'Block_entry_proc_proc2820'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][7]'  should be updated in process function 'Block_entry_proc_proc2820', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][8]' has read and write operations in process function 'Block_entry_proc_proc2821'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][8]'  should be updated in process function 'Block_entry_proc_proc2821', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][9]' has read and write operations in process function 'Block_entry_proc_proc2822'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][9]'  should be updated in process function 'Block_entry_proc_proc2822', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][10]' has read and write operations in process function 'Block_entry_proc_proc2823'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][10]'  should be updated in process function 'Block_entry_proc_proc2823', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][11]' has read and write operations in process function 'Block_entry_proc_proc2824'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][11]'  should be updated in process function 'Block_entry_proc_proc2824', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array', detected/extracted 146 process function(s): 
	 'systolic_array_Loop_data_load_proc38'
	 'PE39'
	 'PE40'
	 'PE41'
	 'PE42'
	 'PE43'
	 'PE44'
	 'PE45'
	 'PE46'
	 'PE47'
	 'PE48'
	 'PE49'
	 'PE50'
	 'PE51'
	 'PE52'
	 'PE53'
	 'PE54'
	 'PE55'
	 'PE56'
	 'PE57'
	 'PE58'
	 'PE59'
	 'PE60'
	 'PE61'
	 'PE62'
	 'PE63'
	 'PE64'
	 'PE65'
	 'PE66'
	 'PE67'
	 'PE68'
	 'PE69'
	 'PE70'
	 'PE71'
	 'PE72'
	 'PE73'
	 'PE74'
	 'PE75'
	 'PE76'
	 'PE77'
	 'PE78'
	 'PE79'
	 'PE80'
	 'PE81'
	 'PE82'
	 'PE83'
	 'PE84'
	 'PE85'
	 'PE86'
	 'PE87'
	 'PE88'
	 'PE89'
	 'PE90'
	 'PE91'
	 'PE92'
	 'PE93'
	 'PE94'
	 'PE95'
	 'PE96'
	 'PE97'
	 'PE98'
	 'PE99'
	 'PE100'
	 'PE101'
	 'PE102'
	 'PE103'
	 'PE104'
	 'PE105'
	 'PE106'
	 'PE107'
	 'PE108'
	 'PE109'
	 'PE110'
	 'PE111'
	 'PE112'
	 'PE113'
	 'PE114'
	 'PE115'
	 'PE116'
	 'PE117'
	 'PE118'
	 'PE119'
	 'PE120'
	 'PE121'
	 'PE122'
	 'PE123'
	 'PE124'
	 'PE125'
	 'PE126'
	 'PE127'
	 'PE128'
	 'PE129'
	 'PE130'
	 'PE131'
	 'PE132'
	 'PE133'
	 'PE134'
	 'PE135'
	 'PE136'
	 'PE137'
	 'PE138'
	 'PE139'
	 'PE140'
	 'PE141'
	 'PE142'
	 'PE143'
	 'PE144'
	 'PE145'
	 'PE146'
	 'PE147'
	 'PE148'
	 'PE149'
	 'PE150'
	 'PE151'
	 'PE152'
	 'PE153'
	 'PE154'
	 'PE155'
	 'PE156'
	 'PE157'
	 'PE158'
	 'PE159'
	 'PE160'
	 'PE161'
	 'PE162'
	 'PE163'
	 'PE164'
	 'PE165'
	 'PE166'
	 'PE167'
	 'PE168'
	 'PE169'
	 'PE170'
	 'PE171'
	 'PE172'
	 'PE173'
	 'PE174'
	 'PE175'
	 'PE176'
	 'PE177'
	 'PE178'
	 'PE179'
	 'PE180'
	 'PE181'
	 'PE'
	 'systolic_array_Loop_data_drain_proc182'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 292 process function(s): 
	 'dataflow_in_loop.entry2825'
	 'Block_entry_proc_proc'
	 'Block_entry_proc_proc2538'
	 'Block_entry_proc_proc2539'
	 'Block_entry_proc_proc2540'
	 'Block_entry_proc_proc2541'
	 'Block_entry_proc_proc2542'
	 'Block_entry_proc_proc2543'
	 'Block_entry_proc_proc2544'
	 'Block_entry_proc_proc2545'
	 'Block_entry_proc_proc2546'
	 'Block_entry_proc_proc2547'
	 'Block_entry_proc_proc2548'
	 'Block_entry_proc_proc2549'
	 'Block_entry_proc_proc2550'
	 'Block_entry_proc_proc2551'
	 'Block_entry_proc_proc2552'
	 'Block_entry_proc_proc2553'
	 'Block_entry_proc_proc2554'
	 'Block_entry_proc_proc2555'
	 'Block_entry_proc_proc2556'
	 'Block_entry_proc_proc2557'
	 'Block_entry_proc_proc2558'
	 'Block_entry_proc_proc2559'
	 'Block_entry_proc_proc2560'
	 'Block_entry_proc_proc2561'
	 'Block_entry_proc_proc2562'
	 'Block_entry_proc_proc2563'
	 'Block_entry_proc_proc2564'
	 'Block_entry_proc_proc2565'
	 'Block_entry_proc_proc2566'
	 'Block_entry_proc_proc2567'
	 'Block_entry_proc_proc2568'
	 'Block_entry_proc_proc2569'
	 'Block_entry_proc_proc2570'
	 'Block_entry_proc_proc2571'
	 'Block_entry_proc_proc2572'
	 'Block_entry_proc_proc2573'
	 'Block_entry_proc_proc2574'
	 'Block_entry_proc_proc2575'
	 'Block_entry_proc_proc2576'
	 'Block_entry_proc_proc2577'
	 'Block_entry_proc_proc2578'
	 'Block_entry_proc_proc2579'
	 'Block_entry_proc_proc2580'
	 'Block_entry_proc_proc2581'
	 'Block_entry_proc_proc2582'
	 'Block_entry_proc_proc2583'
	 'Block_entry_proc_proc2584'
	 'Block_entry_proc_proc2585'
	 'Block_entry_proc_proc2586'
	 'Block_entry_proc_proc2587'
	 'Block_entry_proc_proc2588'
	 'Block_entry_proc_proc2589'
	 'Block_entry_proc_proc2590'
	 'Block_entry_proc_proc2591'
	 'Block_entry_proc_proc2592'
	 'Block_entry_proc_proc2593'
	 'Block_entry_proc_proc2594'
	 'Block_entry_proc_proc2595'
	 'Block_entry_proc_proc2596'
	 'Block_entry_proc_proc2597'
	 'Block_entry_proc_proc2598'
	 'Block_entry_proc_proc2599'
	 'Block_entry_proc_proc2600'
	 'Block_entry_proc_proc2601'
	 'Block_entry_proc_proc2602'
	 'Block_entry_proc_proc2603'
	 'Block_entry_proc_proc2604'
	 'Block_entry_proc_proc2605'
	 'Block_entry_proc_proc2606'
	 'Block_entry_proc_proc2607'
	 'Block_entry_proc_proc2608'
	 'Block_entry_proc_proc2609'
	 'Block_entry_proc_proc2610'
	 'Block_entry_proc_proc2611'
	 'Block_entry_proc_proc2612'
	 'Block_entry_proc_proc2613'
	 'Block_entry_proc_proc2614'
	 'Block_entry_proc_proc2615'
	 'Block_entry_proc_proc2616'
	 'Block_entry_proc_proc2617'
	 'Block_entry_proc_proc2618'
	 'Block_entry_proc_proc2619'
	 'Block_entry_proc_proc2620'
	 'Block_entry_proc_proc2621'
	 'Block_entry_proc_proc2622'
	 'Block_entry_proc_proc2623'
	 'Block_entry_proc_proc2624'
	 'Block_entry_proc_proc2625'
	 'Block_entry_proc_proc2626'
	 'Block_entry_proc_proc2627'
	 'Block_entry_proc_proc2628'
	 'Block_entry_proc_proc2629'
	 'Block_entry_proc_proc2630'
	 'Block_entry_proc_proc2631'
	 'Block_entry_proc_proc2632'
	 'Block_entry_proc_proc2633'
	 'Block_entry_proc_proc2634'
	 'Block_entry_proc_proc2635'
	 'Block_entry_proc_proc2636'
	 'Block_entry_proc_proc2637'
	 'Block_entry_proc_proc2638'
	 'Block_entry_proc_proc2639'
	 'Block_entry_proc_proc2640'
	 'Block_entry_proc_proc2641'
	 'Block_entry_proc_proc2642'
	 'Block_entry_proc_proc2643'
	 'Block_entry_proc_proc2644'
	 'Block_entry_proc_proc2645'
	 'Block_entry_proc_proc2646'
	 'Block_entry_proc_proc2647'
	 'Block_entry_proc_proc2648'
	 'Block_entry_proc_proc2649'
	 'Block_entry_proc_proc2650'
	 'Block_entry_proc_proc2651'
	 'Block_entry_proc_proc2652'
	 'Block_entry_proc_proc2653'
	 'Block_entry_proc_proc2654'
	 'Block_entry_proc_proc2655'
	 'Block_entry_proc_proc2656'
	 'Block_entry_proc_proc2657'
	 'Block_entry_proc_proc2658'
	 'Block_entry_proc_proc2659'
	 'Block_entry_proc_proc2660'
	 'Block_entry_proc_proc2661'
	 'Block_entry_proc_proc2662'
	 'Block_entry_proc_proc2663'
	 'Block_entry_proc_proc2664'
	 'Block_entry_proc_proc2665'
	 'Block_entry_proc_proc2666'
	 'Block_entry_proc_proc2667'
	 'Block_entry_proc_proc2668'
	 'Block_entry_proc_proc2669'
	 'Block_entry_proc_proc2670'
	 'Block_entry_proc_proc2671'
	 'Block_entry_proc_proc2672'
	 'Block_entry_proc_proc2673'
	 'Block_entry_proc_proc2674'
	 'Block_entry_proc_proc2675'
	 'Block_entry_proc_proc2676'
	 'Block_entry_proc_proc2677'
	 'Block_entry_proc_proc2678'
	 'Block_entry_proc_proc2679'
	 'Block_entry_proc_proc2680'
	 'init_block_A_proc'
	 'init_block_B_proc'
	 'systolic_array'
	 'Block_entry_proc_proc2681'
	 'Block_entry_proc_proc2682'
	 'Block_entry_proc_proc2683'
	 'Block_entry_proc_proc2684'
	 'Block_entry_proc_proc2685'
	 'Block_entry_proc_proc2686'
	 'Block_entry_proc_proc2687'
	 'Block_entry_proc_proc2688'
	 'Block_entry_proc_proc2689'
	 'Block_entry_proc_proc2690'
	 'Block_entry_proc_proc2691'
	 'Block_entry_proc_proc2692'
	 'Block_entry_proc_proc2693'
	 'Block_entry_proc_proc2694'
	 'Block_entry_proc_proc2695'
	 'Block_entry_proc_proc2696'
	 'Block_entry_proc_proc2697'
	 'Block_entry_proc_proc2698'
	 'Block_entry_proc_proc2699'
	 'Block_entry_proc_proc2700'
	 'Block_entry_proc_proc2701'
	 'Block_entry_proc_proc2702'
	 'Block_entry_proc_proc2703'
	 'Block_entry_proc_proc2704'
	 'Block_entry_proc_proc2705'
	 'Block_entry_proc_proc2706'
	 'Block_entry_proc_proc2707'
	 'Block_entry_proc_proc2708'
	 'Block_entry_proc_proc2709'
	 'Block_entry_proc_proc2710'
	 'Block_entry_proc_proc2711'
	 'Block_entry_proc_proc2712'
	 'Block_entry_proc_proc2713'
	 'Block_entry_proc_proc2714'
	 'Block_entry_proc_proc2715'
	 'Block_entry_proc_proc2716'
	 'Block_entry_proc_proc2717'
	 'Block_entry_proc_proc2718'
	 'Block_entry_proc_proc2719'
	 'Block_entry_proc_proc2720'
	 'Block_entry_proc_proc2721'
	 'Block_entry_proc_proc2722'
	 'Block_entry_proc_proc2723'
	 'Block_entry_proc_proc2724'
	 'Block_entry_proc_proc2725'
	 'Block_entry_proc_proc2726'
	 'Block_entry_proc_proc2727'
	 'Block_entry_proc_proc2728'
	 'Block_entry_proc_proc2729'
	 'Block_entry_proc_proc2730'
	 'Block_entry_proc_proc2731'
	 'Block_entry_proc_proc2732'
	 'Block_entry_proc_proc2733'
	 'Block_entry_proc_proc2734'
	 'Block_entry_proc_proc2735'
	 'Block_entry_proc_proc2736'
	 'Block_entry_proc_proc2737'
	 'Block_entry_proc_proc2738'
	 'Block_entry_proc_proc2739'
	 'Block_entry_proc_proc2740'
	 'Block_entry_proc_proc2741'
	 'Block_entry_proc_proc2742'
	 'Block_entry_proc_proc2743'
	 'Block_entry_proc_proc2744'
	 'Block_entry_proc_proc2745'
	 'Block_entry_proc_proc2746'
	 'Block_entry_proc_proc2747'
	 'Block_entry_proc_proc2748'
	 'Block_entry_proc_proc2749'
	 'Block_entry_proc_proc2750'
	 'Block_entry_proc_proc2751'
	 'Block_entry_proc_proc2752'
	 'Block_entry_proc_proc2753'
	 'Block_entry_proc_proc2754'
	 'Block_entry_proc_proc2755'
	 'Block_entry_proc_proc2756'
	 'Block_entry_proc_proc2757'
	 'Block_entry_proc_proc2758'
	 'Block_entry_proc_proc2759'
	 'Block_entry_proc_proc2760'
	 'Block_entry_proc_proc2761'
	 'Block_entry_proc_proc2762'
	 'Block_entry_proc_proc2763'
	 'Block_entry_proc_proc2764'
	 'Block_entry_proc_proc2765'
	 'Block_entry_proc_proc2766'
	 'Block_entry_proc_proc2767'
	 'Block_entry_proc_proc2768'
	 'Block_entry_proc_proc2769'
	 'Block_entry_proc_proc2770'
	 'Block_entry_proc_proc2771'
	 'Block_entry_proc_proc2772'
	 'Block_entry_proc_proc2773'
	 'Block_entry_proc_proc2774'
	 'Block_entry_proc_proc2775'
	 'Block_entry_proc_proc2776'
	 'Block_entry_proc_proc2777'
	 'Block_entry_proc_proc2778'
	 'Block_entry_proc_proc2779'
	 'Block_entry_proc_proc2780'
	 'Block_entry_proc_proc2781'
	 'Block_entry_proc_proc2782'
	 'Block_entry_proc_proc2783'
	 'Block_entry_proc_proc2784'
	 'Block_entry_proc_proc2785'
	 'Block_entry_proc_proc2786'
	 'Block_entry_proc_proc2787'
	 'Block_entry_proc_proc2788'
	 'Block_entry_proc_proc2789'
	 'Block_entry_proc_proc2790'
	 'Block_entry_proc_proc2791'
	 'Block_entry_proc_proc2792'
	 'Block_entry_proc_proc2793'
	 'Block_entry_proc_proc2794'
	 'Block_entry_proc_proc2795'
	 'Block_entry_proc_proc2796'
	 'Block_entry_proc_proc2797'
	 'Block_entry_proc_proc2798'
	 'Block_entry_proc_proc2799'
	 'Block_entry_proc_proc2800'
	 'Block_entry_proc_proc2801'
	 'Block_entry_proc_proc2802'
	 'Block_entry_proc_proc2803'
	 'Block_entry_proc_proc2804'
	 'Block_entry_proc_proc2805'
	 'Block_entry_proc_proc2806'
	 'Block_entry_proc_proc2807'
	 'Block_entry_proc_proc2808'
	 'Block_entry_proc_proc2809'
	 'Block_entry_proc_proc2810'
	 'Block_entry_proc_proc2811'
	 'Block_entry_proc_proc2812'
	 'Block_entry_proc_proc2813'
	 'Block_entry_proc_proc2814'
	 'Block_entry_proc_proc2815'
	 'Block_entry_proc_proc2816'
	 'Block_entry_proc_proc2817'
	 'Block_entry_proc_proc2818'
	 'Block_entry_proc_proc2819'
	 'Block_entry_proc_proc2820'
	 'Block_entry_proc_proc2821'
	 'Block_entry_proc_proc2822'
	 'Block_entry_proc_proc2823'
	 'Block_entry_proc_proc2824'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:21 ; elapsed = 00:01:48 . Memory (MB): peak = 1063.652 ; gain = 533.156 ; free physical = 248405 ; free virtual = 301866
WARNING: [XFORM 203-631] Renaming function 'systolic_array_Loop_data_load_proc38' to 'systolic_array_Loop_' (systolic_array.cpp:31:40)
WARNING: [XFORM 203-631] Renaming function 'systolic_array_Loop_data_drain_proc182' to 'systolic_array_Loop_.1' (systolic_array.cpp:49:41)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop.entry2825' to 'dataflow_in_loop.ent' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2824' to 'Block_entry_proc_pro' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2823' to 'Block_entry_proc_pro.1' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2822' to 'Block_entry_proc_pro.2' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2821' to 'Block_entry_proc_pro.3' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2820' to 'Block_entry_proc_pro.4' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2819' to 'Block_entry_proc_pro.5' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2818' to 'Block_entry_proc_pro.6' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2817' to 'Block_entry_proc_pro.7' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2816' to 'Block_entry_proc_pro.8' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2815' to 'Block_entry_proc_pro.9' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2814' to 'Block_entry_proc_pro.10' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2813' to 'Block_entry_proc_pro.11' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2812' to 'Block_entry_proc_pro.12' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2811' to 'Block_entry_proc_pro.13' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2810' to 'Block_entry_proc_pro.14' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2809' to 'Block_entry_proc_pro.15' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2808' to 'Block_entry_proc_pro.16' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2807' to 'Block_entry_proc_pro.17' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2806' to 'Block_entry_proc_pro.18' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2805' to 'Block_entry_proc_pro.19' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2804' to 'Block_entry_proc_pro.20' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2803' to 'Block_entry_proc_pro.21' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2802' to 'Block_entry_proc_pro.22' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2801' to 'Block_entry_proc_pro.23' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2800' to 'Block_entry_proc_pro.24' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2799' to 'Block_entry_proc_pro.25' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2798' to 'Block_entry_proc_pro.26' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2797' to 'Block_entry_proc_pro.27' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2796' to 'Block_entry_proc_pro.28' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2795' to 'Block_entry_proc_pro.29' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2794' to 'Block_entry_proc_pro.30' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2793' to 'Block_entry_proc_pro.31' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2792' to 'Block_entry_proc_pro.32' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2791' to 'Block_entry_proc_pro.33' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2790' to 'Block_entry_proc_pro.34' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2789' to 'Block_entry_proc_pro.35' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2788' to 'Block_entry_proc_pro.36' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2787' to 'Block_entry_proc_pro.37' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2786' to 'Block_entry_proc_pro.38' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2785' to 'Block_entry_proc_pro.39' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2784' to 'Block_entry_proc_pro.40' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2783' to 'Block_entry_proc_pro.41' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2782' to 'Block_entry_proc_pro.42' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2781' to 'Block_entry_proc_pro.43' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2780' to 'Block_entry_proc_pro.44' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2779' to 'Block_entry_proc_pro.45' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2778' to 'Block_entry_proc_pro.46' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2777' to 'Block_entry_proc_pro.47' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2776' to 'Block_entry_proc_pro.48' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2775' to 'Block_entry_proc_pro.49' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2774' to 'Block_entry_proc_pro.50' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2773' to 'Block_entry_proc_pro.51' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2772' to 'Block_entry_proc_pro.52' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2771' to 'Block_entry_proc_pro.53' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2770' to 'Block_entry_proc_pro.54' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2769' to 'Block_entry_proc_pro.55' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2768' to 'Block_entry_proc_pro.56' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2767' to 'Block_entry_proc_pro.57' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2766' to 'Block_entry_proc_pro.58' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2765' to 'Block_entry_proc_pro.59' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2764' to 'Block_entry_proc_pro.60' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2763' to 'Block_entry_proc_pro.61' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2762' to 'Block_entry_proc_pro.62' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2761' to 'Block_entry_proc_pro.63' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2760' to 'Block_entry_proc_pro.64' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2759' to 'Block_entry_proc_pro.65' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2758' to 'Block_entry_proc_pro.66' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2757' to 'Block_entry_proc_pro.67' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2756' to 'Block_entry_proc_pro.68' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2755' to 'Block_entry_proc_pro.69' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2754' to 'Block_entry_proc_pro.70' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2753' to 'Block_entry_proc_pro.71' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2752' to 'Block_entry_proc_pro.72' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2751' to 'Block_entry_proc_pro.73' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2750' to 'Block_entry_proc_pro.74' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2749' to 'Block_entry_proc_pro.75' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2748' to 'Block_entry_proc_pro.76' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2747' to 'Block_entry_proc_pro.77' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2746' to 'Block_entry_proc_pro.78' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2745' to 'Block_entry_proc_pro.79' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2744' to 'Block_entry_proc_pro.80' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2743' to 'Block_entry_proc_pro.81' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2742' to 'Block_entry_proc_pro.82' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2741' to 'Block_entry_proc_pro.83' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2740' to 'Block_entry_proc_pro.84' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2739' to 'Block_entry_proc_pro.85' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2738' to 'Block_entry_proc_pro.86' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2737' to 'Block_entry_proc_pro.87' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2736' to 'Block_entry_proc_pro.88' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2735' to 'Block_entry_proc_pro.89' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2734' to 'Block_entry_proc_pro.90' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2733' to 'Block_entry_proc_pro.91' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2732' to 'Block_entry_proc_pro.92' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2731' to 'Block_entry_proc_pro.93' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2730' to 'Block_entry_proc_pro.94' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2729' to 'Block_entry_proc_pro.95' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2728' to 'Block_entry_proc_pro.96' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2727' to 'Block_entry_proc_pro.97' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2726' to 'Block_entry_proc_pro.98' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2725' to 'Block_entry_proc_pro.99' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2724' to 'Block_entry_proc_pro.100' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2723' to 'Block_entry_proc_pro.101' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2722' to 'Block_entry_proc_pro.102' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2721' to 'Block_entry_proc_pro.103' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2720' to 'Block_entry_proc_pro.104' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2719' to 'Block_entry_proc_pro.105' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2718' to 'Block_entry_proc_pro.106' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2717' to 'Block_entry_proc_pro.107' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2716' to 'Block_entry_proc_pro.108' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2715' to 'Block_entry_proc_pro.109' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2714' to 'Block_entry_proc_pro.110' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2713' to 'Block_entry_proc_pro.111' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2712' to 'Block_entry_proc_pro.112' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2711' to 'Block_entry_proc_pro.113' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2710' to 'Block_entry_proc_pro.114' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2709' to 'Block_entry_proc_pro.115' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2708' to 'Block_entry_proc_pro.116' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2707' to 'Block_entry_proc_pro.117' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2706' to 'Block_entry_proc_pro.118' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2705' to 'Block_entry_proc_pro.119' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2704' to 'Block_entry_proc_pro.120' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2703' to 'Block_entry_proc_pro.121' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2702' to 'Block_entry_proc_pro.122' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2701' to 'Block_entry_proc_pro.123' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2700' to 'Block_entry_proc_pro.124' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2699' to 'Block_entry_proc_pro.125' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2698' to 'Block_entry_proc_pro.126' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2697' to 'Block_entry_proc_pro.127' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2696' to 'Block_entry_proc_pro.128' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2695' to 'Block_entry_proc_pro.129' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2694' to 'Block_entry_proc_pro.130' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2693' to 'Block_entry_proc_pro.131' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2692' to 'Block_entry_proc_pro.132' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2691' to 'Block_entry_proc_pro.133' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2690' to 'Block_entry_proc_pro.134' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2689' to 'Block_entry_proc_pro.135' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2688' to 'Block_entry_proc_pro.136' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2687' to 'Block_entry_proc_pro.137' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2686' to 'Block_entry_proc_pro.138' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2685' to 'Block_entry_proc_pro.139' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2684' to 'Block_entry_proc_pro.140' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2683' to 'Block_entry_proc_pro.141' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2682' to 'Block_entry_proc_pro.142' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2681' to 'Block_entry_proc_pro.143' (gemm_systolic_array.cpp:22:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2680' to 'Block_entry_proc_pro.144' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2679' to 'Block_entry_proc_pro.145' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2678' to 'Block_entry_proc_pro.146' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2677' to 'Block_entry_proc_pro.147' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2676' to 'Block_entry_proc_pro.148' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2675' to 'Block_entry_proc_pro.149' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2674' to 'Block_entry_proc_pro.150' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2673' to 'Block_entry_proc_pro.151' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2672' to 'Block_entry_proc_pro.152' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2671' to 'Block_entry_proc_pro.153' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2670' to 'Block_entry_proc_pro.154' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2669' to 'Block_entry_proc_pro.155' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2668' to 'Block_entry_proc_pro.156' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2667' to 'Block_entry_proc_pro.157' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2666' to 'Block_entry_proc_pro.158' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2665' to 'Block_entry_proc_pro.159' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2664' to 'Block_entry_proc_pro.160' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2663' to 'Block_entry_proc_pro.161' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2662' to 'Block_entry_proc_pro.162' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2661' to 'Block_entry_proc_pro.163' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2660' to 'Block_entry_proc_pro.164' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2659' to 'Block_entry_proc_pro.165' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2658' to 'Block_entry_proc_pro.166' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2657' to 'Block_entry_proc_pro.167' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2656' to 'Block_entry_proc_pro.168' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2655' to 'Block_entry_proc_pro.169' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2654' to 'Block_entry_proc_pro.170' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2653' to 'Block_entry_proc_pro.171' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2652' to 'Block_entry_proc_pro.172' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2651' to 'Block_entry_proc_pro.173' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2650' to 'Block_entry_proc_pro.174' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2649' to 'Block_entry_proc_pro.175' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2648' to 'Block_entry_proc_pro.176' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2647' to 'Block_entry_proc_pro.177' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2646' to 'Block_entry_proc_pro.178' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2645' to 'Block_entry_proc_pro.179' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2644' to 'Block_entry_proc_pro.180' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2643' to 'Block_entry_proc_pro.181' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2642' to 'Block_entry_proc_pro.182' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2641' to 'Block_entry_proc_pro.183' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2640' to 'Block_entry_proc_pro.184' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2639' to 'Block_entry_proc_pro.185' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2638' to 'Block_entry_proc_pro.186' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2637' to 'Block_entry_proc_pro.187' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2636' to 'Block_entry_proc_pro.188' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2635' to 'Block_entry_proc_pro.189' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2634' to 'Block_entry_proc_pro.190' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2633' to 'Block_entry_proc_pro.191' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2632' to 'Block_entry_proc_pro.192' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2631' to 'Block_entry_proc_pro.193' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2630' to 'Block_entry_proc_pro.194' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2629' to 'Block_entry_proc_pro.195' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2628' to 'Block_entry_proc_pro.196' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2627' to 'Block_entry_proc_pro.197' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2626' to 'Block_entry_proc_pro.198' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2625' to 'Block_entry_proc_pro.199' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2624' to 'Block_entry_proc_pro.200' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2623' to 'Block_entry_proc_pro.201' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2622' to 'Block_entry_proc_pro.202' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2621' to 'Block_entry_proc_pro.203' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2620' to 'Block_entry_proc_pro.204' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2619' to 'Block_entry_proc_pro.205' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2618' to 'Block_entry_proc_pro.206' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2617' to 'Block_entry_proc_pro.207' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2616' to 'Block_entry_proc_pro.208' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2615' to 'Block_entry_proc_pro.209' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2614' to 'Block_entry_proc_pro.210' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2613' to 'Block_entry_proc_pro.211' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2612' to 'Block_entry_proc_pro.212' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2611' to 'Block_entry_proc_pro.213' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2610' to 'Block_entry_proc_pro.214' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2609' to 'Block_entry_proc_pro.215' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2608' to 'Block_entry_proc_pro.216' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2607' to 'Block_entry_proc_pro.217' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2606' to 'Block_entry_proc_pro.218' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2605' to 'Block_entry_proc_pro.219' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2604' to 'Block_entry_proc_pro.220' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2603' to 'Block_entry_proc_pro.221' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2602' to 'Block_entry_proc_pro.222' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2601' to 'Block_entry_proc_pro.223' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2600' to 'Block_entry_proc_pro.224' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2599' to 'Block_entry_proc_pro.225' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2598' to 'Block_entry_proc_pro.226' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2597' to 'Block_entry_proc_pro.227' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2596' to 'Block_entry_proc_pro.228' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2595' to 'Block_entry_proc_pro.229' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2594' to 'Block_entry_proc_pro.230' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2593' to 'Block_entry_proc_pro.231' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2592' to 'Block_entry_proc_pro.232' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2591' to 'Block_entry_proc_pro.233' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2590' to 'Block_entry_proc_pro.234' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2589' to 'Block_entry_proc_pro.235' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2588' to 'Block_entry_proc_pro.236' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2587' to 'Block_entry_proc_pro.237' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2586' to 'Block_entry_proc_pro.238' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2585' to 'Block_entry_proc_pro.239' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2584' to 'Block_entry_proc_pro.240' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2583' to 'Block_entry_proc_pro.241' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2582' to 'Block_entry_proc_pro.242' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2581' to 'Block_entry_proc_pro.243' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2580' to 'Block_entry_proc_pro.244' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2579' to 'Block_entry_proc_pro.245' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2578' to 'Block_entry_proc_pro.246' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2577' to 'Block_entry_proc_pro.247' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2576' to 'Block_entry_proc_pro.248' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2575' to 'Block_entry_proc_pro.249' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2574' to 'Block_entry_proc_pro.250' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2573' to 'Block_entry_proc_pro.251' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2572' to 'Block_entry_proc_pro.252' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2571' to 'Block_entry_proc_pro.253' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2570' to 'Block_entry_proc_pro.254' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2569' to 'Block_entry_proc_pro.255' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2568' to 'Block_entry_proc_pro.256' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2567' to 'Block_entry_proc_pro.257' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2566' to 'Block_entry_proc_pro.258' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2565' to 'Block_entry_proc_pro.259' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2564' to 'Block_entry_proc_pro.260' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2563' to 'Block_entry_proc_pro.261' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2562' to 'Block_entry_proc_pro.262' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2561' to 'Block_entry_proc_pro.263' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2560' to 'Block_entry_proc_pro.264' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2559' to 'Block_entry_proc_pro.265' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2558' to 'Block_entry_proc_pro.266' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2557' to 'Block_entry_proc_pro.267' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2556' to 'Block_entry_proc_pro.268' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2555' to 'Block_entry_proc_pro.269' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2554' to 'Block_entry_proc_pro.270' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2553' to 'Block_entry_proc_pro.271' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2552' to 'Block_entry_proc_pro.272' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2551' to 'Block_entry_proc_pro.273' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2550' to 'Block_entry_proc_pro.274' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2549' to 'Block_entry_proc_pro.275' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2548' to 'Block_entry_proc_pro.276' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2547' to 'Block_entry_proc_pro.277' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2546' to 'Block_entry_proc_pro.278' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2545' to 'Block_entry_proc_pro.279' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2544' to 'Block_entry_proc_pro.280' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2543' to 'Block_entry_proc_pro.281' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2542' to 'Block_entry_proc_pro.282' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2541' to 'Block_entry_proc_pro.283' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2540' to 'Block_entry_proc_pro.284' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2539' to 'Block_entry_proc_pro.285' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2538' to 'Block_entry_proc_pro.286' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc' to 'Block_entry_proc_pro.287' (gemm_systolic_array.cpp:55:2)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop.entry6' to 'dataflow_in_loop.ent.1' 
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop.ent' to 'dataflow_in_loop.ent.1.1' (gemm_systolic_array.cpp:22:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:37 ; elapsed = 00:03:08 . Memory (MB): peak = 5799.652 ; gain = 5269.156 ; free physical = 244580 ; free virtual = 298042
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gemm_systolic_array' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop.ent.1' to 'dataflow_in_loop_ent_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop.ent.1.1' to 'dataflow_in_loop_ent_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.287' to 'Block_entry_proc_pro_287'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.286' to 'Block_entry_proc_pro_286'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.285' to 'Block_entry_proc_pro_285'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.284' to 'Block_entry_proc_pro_284'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.283' to 'Block_entry_proc_pro_283'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.282' to 'Block_entry_proc_pro_282'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.281' to 'Block_entry_proc_pro_281'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.280' to 'Block_entry_proc_pro_280'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.279' to 'Block_entry_proc_pro_279'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.278' to 'Block_entry_proc_pro_278'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.277' to 'Block_entry_proc_pro_277'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.276' to 'Block_entry_proc_pro_276'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.275' to 'Block_entry_proc_pro_275'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.274' to 'Block_entry_proc_pro_274'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.273' to 'Block_entry_proc_pro_273'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.272' to 'Block_entry_proc_pro_272'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.271' to 'Block_entry_proc_pro_271'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.270' to 'Block_entry_proc_pro_270'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.269' to 'Block_entry_proc_pro_269'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.268' to 'Block_entry_proc_pro_268'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.267' to 'Block_entry_proc_pro_267'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.266' to 'Block_entry_proc_pro_266'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.265' to 'Block_entry_proc_pro_265'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.264' to 'Block_entry_proc_pro_264'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.263' to 'Block_entry_proc_pro_263'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.262' to 'Block_entry_proc_pro_262'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.261' to 'Block_entry_proc_pro_261'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.260' to 'Block_entry_proc_pro_260'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.259' to 'Block_entry_proc_pro_259'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.258' to 'Block_entry_proc_pro_258'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.257' to 'Block_entry_proc_pro_257'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.256' to 'Block_entry_proc_pro_256'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.255' to 'Block_entry_proc_pro_255'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.254' to 'Block_entry_proc_pro_254'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.253' to 'Block_entry_proc_pro_253'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.252' to 'Block_entry_proc_pro_252'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.251' to 'Block_entry_proc_pro_251'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.250' to 'Block_entry_proc_pro_250'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.249' to 'Block_entry_proc_pro_249'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.248' to 'Block_entry_proc_pro_248'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.247' to 'Block_entry_proc_pro_247'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.246' to 'Block_entry_proc_pro_246'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.245' to 'Block_entry_proc_pro_245'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.244' to 'Block_entry_proc_pro_244'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.243' to 'Block_entry_proc_pro_243'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.242' to 'Block_entry_proc_pro_242'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.241' to 'Block_entry_proc_pro_241'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.240' to 'Block_entry_proc_pro_240'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.239' to 'Block_entry_proc_pro_239'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.238' to 'Block_entry_proc_pro_238'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.237' to 'Block_entry_proc_pro_237'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.236' to 'Block_entry_proc_pro_236'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.235' to 'Block_entry_proc_pro_235'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.234' to 'Block_entry_proc_pro_234'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.233' to 'Block_entry_proc_pro_233'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.232' to 'Block_entry_proc_pro_232'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.231' to 'Block_entry_proc_pro_231'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.230' to 'Block_entry_proc_pro_230'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.229' to 'Block_entry_proc_pro_229'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.228' to 'Block_entry_proc_pro_228'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.227' to 'Block_entry_proc_pro_227'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.226' to 'Block_entry_proc_pro_226'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.225' to 'Block_entry_proc_pro_225'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.224' to 'Block_entry_proc_pro_224'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.223' to 'Block_entry_proc_pro_223'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.222' to 'Block_entry_proc_pro_222'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.221' to 'Block_entry_proc_pro_221'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.220' to 'Block_entry_proc_pro_220'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.219' to 'Block_entry_proc_pro_219'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.218' to 'Block_entry_proc_pro_218'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.217' to 'Block_entry_proc_pro_217'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.216' to 'Block_entry_proc_pro_216'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.215' to 'Block_entry_proc_pro_215'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.214' to 'Block_entry_proc_pro_214'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.213' to 'Block_entry_proc_pro_213'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.212' to 'Block_entry_proc_pro_212'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.211' to 'Block_entry_proc_pro_211'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.210' to 'Block_entry_proc_pro_210'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.209' to 'Block_entry_proc_pro_209'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.208' to 'Block_entry_proc_pro_208'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.207' to 'Block_entry_proc_pro_207'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.206' to 'Block_entry_proc_pro_206'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.205' to 'Block_entry_proc_pro_205'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.204' to 'Block_entry_proc_pro_204'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.203' to 'Block_entry_proc_pro_203'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.202' to 'Block_entry_proc_pro_202'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.201' to 'Block_entry_proc_pro_201'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.200' to 'Block_entry_proc_pro_200'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.199' to 'Block_entry_proc_pro_199'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.198' to 'Block_entry_proc_pro_198'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.197' to 'Block_entry_proc_pro_197'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.196' to 'Block_entry_proc_pro_196'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.195' to 'Block_entry_proc_pro_195'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.194' to 'Block_entry_proc_pro_194'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.193' to 'Block_entry_proc_pro_193'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.192' to 'Block_entry_proc_pro_192'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.191' to 'Block_entry_proc_pro_191'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.190' to 'Block_entry_proc_pro_190'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.189' to 'Block_entry_proc_pro_189'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.188' to 'Block_entry_proc_pro_188'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.187' to 'Block_entry_proc_pro_187'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.186' to 'Block_entry_proc_pro_186'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.185' to 'Block_entry_proc_pro_185'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.184' to 'Block_entry_proc_pro_184'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.183' to 'Block_entry_proc_pro_183'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.182' to 'Block_entry_proc_pro_182'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.181' to 'Block_entry_proc_pro_181'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.180' to 'Block_entry_proc_pro_180'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.179' to 'Block_entry_proc_pro_179'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.178' to 'Block_entry_proc_pro_178'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.177' to 'Block_entry_proc_pro_177'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.176' to 'Block_entry_proc_pro_176'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.175' to 'Block_entry_proc_pro_175'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.174' to 'Block_entry_proc_pro_174'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.173' to 'Block_entry_proc_pro_173'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.172' to 'Block_entry_proc_pro_172'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.171' to 'Block_entry_proc_pro_171'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.170' to 'Block_entry_proc_pro_170'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.169' to 'Block_entry_proc_pro_169'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.168' to 'Block_entry_proc_pro_168'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.167' to 'Block_entry_proc_pro_167'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.166' to 'Block_entry_proc_pro_166'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.165' to 'Block_entry_proc_pro_165'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.164' to 'Block_entry_proc_pro_164'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.163' to 'Block_entry_proc_pro_163'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.162' to 'Block_entry_proc_pro_162'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.161' to 'Block_entry_proc_pro_161'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.160' to 'Block_entry_proc_pro_160'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.159' to 'Block_entry_proc_pro_159'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.158' to 'Block_entry_proc_pro_158'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.157' to 'Block_entry_proc_pro_157'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.156' to 'Block_entry_proc_pro_156'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.155' to 'Block_entry_proc_pro_155'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.154' to 'Block_entry_proc_pro_154'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.153' to 'Block_entry_proc_pro_153'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.152' to 'Block_entry_proc_pro_152'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.151' to 'Block_entry_proc_pro_151'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.150' to 'Block_entry_proc_pro_150'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.149' to 'Block_entry_proc_pro_149'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.148' to 'Block_entry_proc_pro_148'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.147' to 'Block_entry_proc_pro_147'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.146' to 'Block_entry_proc_pro_146'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.145' to 'Block_entry_proc_pro_145'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.144' to 'Block_entry_proc_pro_144'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_Loop_' to 'systolic_array_Loop_s'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_Loop_.1' to 'systolic_array_Loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.143' to 'Block_entry_proc_pro_143'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.142' to 'Block_entry_proc_pro_142'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.141' to 'Block_entry_proc_pro_141'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.140' to 'Block_entry_proc_pro_140'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.139' to 'Block_entry_proc_pro_139'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.138' to 'Block_entry_proc_pro_138'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.137' to 'Block_entry_proc_pro_137'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.136' to 'Block_entry_proc_pro_136'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.135' to 'Block_entry_proc_pro_135'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.134' to 'Block_entry_proc_pro_134'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.133' to 'Block_entry_proc_pro_133'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.132' to 'Block_entry_proc_pro_132'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.131' to 'Block_entry_proc_pro_131'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.130' to 'Block_entry_proc_pro_130'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.129' to 'Block_entry_proc_pro_129'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.128' to 'Block_entry_proc_pro_128'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.127' to 'Block_entry_proc_pro_127'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.126' to 'Block_entry_proc_pro_126'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.125' to 'Block_entry_proc_pro_125'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.124' to 'Block_entry_proc_pro_124'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.123' to 'Block_entry_proc_pro_123'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.122' to 'Block_entry_proc_pro_122'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.121' to 'Block_entry_proc_pro_121'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.120' to 'Block_entry_proc_pro_120'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.119' to 'Block_entry_proc_pro_119'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.118' to 'Block_entry_proc_pro_118'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.117' to 'Block_entry_proc_pro_117'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.116' to 'Block_entry_proc_pro_116'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.115' to 'Block_entry_proc_pro_115'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.114' to 'Block_entry_proc_pro_114'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.113' to 'Block_entry_proc_pro_113'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.112' to 'Block_entry_proc_pro_112'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.111' to 'Block_entry_proc_pro_111'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.110' to 'Block_entry_proc_pro_110'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.109' to 'Block_entry_proc_pro_109'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.108' to 'Block_entry_proc_pro_108'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.107' to 'Block_entry_proc_pro_107'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.106' to 'Block_entry_proc_pro_106'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.105' to 'Block_entry_proc_pro_105'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.104' to 'Block_entry_proc_pro_104'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.103' to 'Block_entry_proc_pro_103'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.102' to 'Block_entry_proc_pro_102'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.101' to 'Block_entry_proc_pro_101'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.100' to 'Block_entry_proc_pro_100'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.99' to 'Block_entry_proc_pro_99'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.98' to 'Block_entry_proc_pro_98'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.97' to 'Block_entry_proc_pro_97'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.96' to 'Block_entry_proc_pro_96'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.95' to 'Block_entry_proc_pro_95'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.94' to 'Block_entry_proc_pro_94'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.93' to 'Block_entry_proc_pro_93'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.92' to 'Block_entry_proc_pro_92'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.91' to 'Block_entry_proc_pro_91'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.90' to 'Block_entry_proc_pro_90'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.89' to 'Block_entry_proc_pro_89'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.88' to 'Block_entry_proc_pro_88'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.87' to 'Block_entry_proc_pro_87'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.86' to 'Block_entry_proc_pro_86'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.85' to 'Block_entry_proc_pro_85'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.84' to 'Block_entry_proc_pro_84'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.83' to 'Block_entry_proc_pro_83'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.82' to 'Block_entry_proc_pro_82'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.81' to 'Block_entry_proc_pro_81'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.80' to 'Block_entry_proc_pro_80'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.79' to 'Block_entry_proc_pro_79'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.78' to 'Block_entry_proc_pro_78'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.77' to 'Block_entry_proc_pro_77'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.76' to 'Block_entry_proc_pro_76'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.75' to 'Block_entry_proc_pro_75'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.74' to 'Block_entry_proc_pro_74'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.73' to 'Block_entry_proc_pro_73'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.72' to 'Block_entry_proc_pro_72'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.71' to 'Block_entry_proc_pro_71'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.70' to 'Block_entry_proc_pro_70'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.69' to 'Block_entry_proc_pro_69'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.68' to 'Block_entry_proc_pro_68'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.67' to 'Block_entry_proc_pro_67'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.66' to 'Block_entry_proc_pro_66'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.65' to 'Block_entry_proc_pro_65'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.64' to 'Block_entry_proc_pro_64'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.63' to 'Block_entry_proc_pro_63'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.62' to 'Block_entry_proc_pro_62'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.61' to 'Block_entry_proc_pro_61'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.60' to 'Block_entry_proc_pro_60'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.59' to 'Block_entry_proc_pro_59'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.58' to 'Block_entry_proc_pro_58'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.57' to 'Block_entry_proc_pro_57'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.56' to 'Block_entry_proc_pro_56'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.55' to 'Block_entry_proc_pro_55'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.54' to 'Block_entry_proc_pro_54'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.53' to 'Block_entry_proc_pro_53'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.52' to 'Block_entry_proc_pro_52'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.51' to 'Block_entry_proc_pro_51'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.50' to 'Block_entry_proc_pro_50'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.49' to 'Block_entry_proc_pro_49'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.48' to 'Block_entry_proc_pro_48'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.47' to 'Block_entry_proc_pro_47'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.46' to 'Block_entry_proc_pro_46'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.45' to 'Block_entry_proc_pro_45'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.44' to 'Block_entry_proc_pro_44'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.43' to 'Block_entry_proc_pro_43'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.42' to 'Block_entry_proc_pro_42'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.41' to 'Block_entry_proc_pro_41'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.40' to 'Block_entry_proc_pro_40'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.39' to 'Block_entry_proc_pro_39'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.38' to 'Block_entry_proc_pro_38'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.37' to 'Block_entry_proc_pro_37'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.36' to 'Block_entry_proc_pro_36'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.35' to 'Block_entry_proc_pro_35'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.34' to 'Block_entry_proc_pro_34'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.33' to 'Block_entry_proc_pro_33'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.32' to 'Block_entry_proc_pro_32'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.31' to 'Block_entry_proc_pro_31'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.30' to 'Block_entry_proc_pro_30'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.29' to 'Block_entry_proc_pro_29'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.28' to 'Block_entry_proc_pro_28'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.27' to 'Block_entry_proc_pro_27'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.26' to 'Block_entry_proc_pro_26'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.25' to 'Block_entry_proc_pro_25'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.24' to 'Block_entry_proc_pro_24'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.23' to 'Block_entry_proc_pro_23'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.22' to 'Block_entry_proc_pro_22'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.21' to 'Block_entry_proc_pro_21'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.20' to 'Block_entry_proc_pro_20'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.19' to 'Block_entry_proc_pro_19'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.18' to 'Block_entry_proc_pro_18'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.17' to 'Block_entry_proc_pro_17'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.16' to 'Block_entry_proc_pro_16'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.15' to 'Block_entry_proc_pro_15'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.14' to 'Block_entry_proc_pro_14'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.13' to 'Block_entry_proc_pro_13'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.12' to 'Block_entry_proc_pro_12'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.11' to 'Block_entry_proc_pro_11'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.10' to 'Block_entry_proc_pro_10'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.9' to 'Block_entry_proc_pro_9'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.8' to 'Block_entry_proc_pro_8'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.7' to 'Block_entry_proc_pro_7'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.6' to 'Block_entry_proc_pro_6'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.5' to 'Block_entry_proc_pro_5'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.4' to 'Block_entry_proc_pro_4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.3' to 'Block_entry_proc_pro_3'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.2' to 'Block_entry_proc_pro_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.1' to 'Block_entry_proc_pro_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_ent_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 194.24 seconds; current allocated memory: 325.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 325.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_ent_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.28 seconds; current allocated memory: 326.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 329.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 329.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 329.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 330.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 330.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 330.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 331.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 331.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 331.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 331.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 332.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 332.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 332.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 332.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 332.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 332.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 332.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 332.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 333.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 333.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 333.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 333.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 333.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 333.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 334.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 334.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 334.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 334.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 334.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 334.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 334.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 334.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 334.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 335.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 335.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 335.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 335.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 335.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 335.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 335.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 335.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 335.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 335.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 336.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 336.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 336.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 336.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 336.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 336.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 336.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 336.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 336.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_A_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_A'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 336.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 337.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_B_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_B'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 337.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 337.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Loop_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 338.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 339.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE39' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE39' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE39' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE39' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE39' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 339.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 339.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE40' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE40' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE40' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE40' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE40' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 339.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 339.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE41' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE41' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE41' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE41' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE41' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 339.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 340.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE42' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE42' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE42' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE42' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE42' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 340.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 340.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE43' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE43' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE43' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE43' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE43' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 340.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 340.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE44' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE44' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE44' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE44' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE44' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 340.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 340.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE45' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE45' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE45' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE45' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE45' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 341.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 341.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE46' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE46' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE46' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE46' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE46' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 341.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 341.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE47' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE47' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE47' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE47' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE47' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 341.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 341.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE48' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE48' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE48' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE48' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE48' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 342.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 342.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE49' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE49' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE49' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE49' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE49' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 342.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 342.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE50' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE50' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE50' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE50' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE50' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 342.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 342.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE51' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE51' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE51' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE51' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE51' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 343.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 343.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE52' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE52' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE52' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE52' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE52' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 343.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 343.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE53' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE53' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE53' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE53' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE53' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 343.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 343.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE54' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE54' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE54' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE54' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE54' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 344.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 344.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE55' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE55' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE55' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE55' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE55' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 344.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 344.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE56' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE56' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE56' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE56' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE56' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 344.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 344.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE57' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE57' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE57' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE57' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE57' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 345.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 345.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE58' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE58' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE58' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE58' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE58' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 345.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 345.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE59' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE59' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE59' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE59' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE59' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 345.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 345.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE60' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE60' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE60' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE60' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE60' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 345.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 346.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE61' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE61' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE61' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE61' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE61' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 346.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 346.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE62' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE62' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE62' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE62' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE62' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 346.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 346.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE63' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE63' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE63' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE63' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE63' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 346.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 347.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE64' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE64' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE64' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE64' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE64' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 347.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 347.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE65' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE65' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE65' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE65' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE65' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 347.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 347.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE66' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE66' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE66' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE66' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE66' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 347.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 348.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE67' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE67' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE67' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE67' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE67' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 348.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 348.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE68' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE68' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE68' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE68' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE68' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 348.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 348.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE69' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE69' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE69' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE69' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE69' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 348.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 349.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE70' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE70' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE70' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE70' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE70' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 349.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 349.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE71' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE71' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE71' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE71' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE71' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 349.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 349.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE72' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE72' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE72' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE72' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE72' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 349.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 350.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE73' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE73' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE73' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE73' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE73' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 350.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 350.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE74' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE74' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE74' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE74' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE74' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 350.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 350.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE75' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE75' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE75' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE75' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE75' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 350.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 351.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE76' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE76' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE76' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE76' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE76' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 351.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 351.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE77' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE77' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE77' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE77' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE77' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 351.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 351.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE78' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE78' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE78' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE78' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE78' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 351.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 352.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE79' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE79' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE79' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE79' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE79' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 352.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 352.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE80' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE80' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE80' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE80' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE80' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 352.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 352.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE81' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE81' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE81' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE81' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE81' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 352.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 353.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE82' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE82' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE82' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE82' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE82' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 353.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 353.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE83' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE83' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE83' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE83' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE83' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 353.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 353.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE84' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE84' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE84' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE84' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE84' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 353.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 353.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE85' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE85' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE85' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE85' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE85' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 354.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 354.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE86' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE86' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE86' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE86' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE86' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 354.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 354.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE87' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE87' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE87' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE87' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE87' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 354.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 354.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE88' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE88' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE88' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE88' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE88' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 355.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 355.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE89' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE89' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE89' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE89' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE89' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 355.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 355.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE90' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE90' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE90' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE90' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE90' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 355.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 355.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE91' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE91' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE91' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE91' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE91' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 356.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 356.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE92' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE92' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE92' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE92' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE92' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 356.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 356.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE93' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE93' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE93' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE93' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE93' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 356.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 356.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE94' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE94' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE94' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE94' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE94' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 356.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 357.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE95' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE95' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE95' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE95' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE95' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 357.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 357.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE96' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE96' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE96' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE96' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE96' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 357.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 357.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE97' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE97' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE97' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE97' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE97' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 357.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 358.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE98' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE98' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE98' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE98' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE98' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 358.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 358.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE99' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE99' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE99' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE99' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE99' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 358.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 358.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE100' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE100' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE100' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE100' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE100' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 358.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 359.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE101' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE101' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE101' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE101' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE101' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 359.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 359.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE102' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE102' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE102' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE102' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE102' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 359.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 359.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE103' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE103' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE103' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE103' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE103' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 359.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 360.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE104' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE104' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE104' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE104' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE104' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 360.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 360.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE105' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE105' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE105' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE105' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE105' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 360.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 360.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE106' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE106' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE106' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE106' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE106' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 360.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 361.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE107' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE107' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE107' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE107' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE107' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 361.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 361.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE108' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE108' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE108' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE108' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE108' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 361.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 361.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE109' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE109' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE109' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE109' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE109' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 361.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 362.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE110' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE110' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE110' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE110' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE110' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 362.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 362.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE111' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE111' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE111' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE111' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE111' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 362.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 362.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE112' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE112' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE112' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE112' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE112' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 362.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 363.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE113' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE113' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE113' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE113' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE113' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 363.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 363.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE114' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE114' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE114' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE114' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE114' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 363.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 363.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE115' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE115' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE115' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE115' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE115' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 363.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 364.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE116' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE116' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE116' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE116' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE116' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 364.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 364.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE117' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE117' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE117' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE117' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE117' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 364.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 364.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE118' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE118' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE118' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE118' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE118' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 364.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 364.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE119' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE119' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE119' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE119' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE119' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 365.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 365.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE120' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE120' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE120' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE120' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE120' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 365.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 365.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE121' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE121' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE121' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE121' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE121' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 365.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 365.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE122' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE122' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE122' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE122' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE122' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 366.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 366.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE123' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE123' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE123' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE123' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE123' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 366.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 366.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE124' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE124' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE124' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE124' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE124' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 366.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 366.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE125' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE125' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE125' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE125' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE125' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 367.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 367.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE126' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE126' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE126' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE126' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE126' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 367.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 367.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE127' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE127' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE127' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE127' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE127' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 367.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 367.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE128' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE128' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE128' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE128' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE128' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 368.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 368.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE129' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE129' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE129' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE129' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE129' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 368.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 368.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE130' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE130' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE130' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE130' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE130' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 368.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 368.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE131' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE131' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE131' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE131' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE131' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 369.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 369.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE132' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE132' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE132' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE132' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE132' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 369.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 369.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE133' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE133' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE133' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE133' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE133' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 369.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 369.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE134' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE134' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE134' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE134' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE134' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 369.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 370.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE135' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE135' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE135' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE135' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE135' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 370.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 370.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE136' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE136' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE136' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE136' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE136' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 370.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 370.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE137' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE137' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE137' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE137' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE137' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 370.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 371.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE138' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE138' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE138' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE138' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE138' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 371.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 371.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE139' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE139' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE139' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE139' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE139' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 371.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 371.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE140' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE140' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE140' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE140' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE140' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 371.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 372.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE141' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE141' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE141' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE141' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE141' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 372.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 372.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE142' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE142' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE142' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE142' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE142' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 372.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 372.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE143' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE143' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE143' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE143' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE143' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 372.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 373.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE144' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE144' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE144' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE144' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE144' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 373.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 373.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE145' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE145' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE145' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE145' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE145' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 373.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 373.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE146' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE146' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE146' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE146' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE146' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 373.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 374.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE147' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE147' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE147' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE147' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE147' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 374.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 374.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE148' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE148' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE148' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE148' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE148' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 374.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 374.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE149' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE149' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE149' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE149' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE149' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 374.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 374.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE150' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE150' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE150' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE150' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE150' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 375.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 375.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE151' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE151' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE151' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE151' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE151' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 375.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 375.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE152' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE152' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE152' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE152' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE152' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 375.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 375.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE153' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE153' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE153' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE153' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE153' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 376.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 376.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE154' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE154' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE154' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE154' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE154' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 376.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 376.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE155' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE155' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE155' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE155' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE155' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 376.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 377.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE156' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE156' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE156' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE156' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE156' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 377.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 377.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE157' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE157' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE157' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE157' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE157' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 377.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 377.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE158' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE158' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE158' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE158' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE158' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 377.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 377.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE159' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE159' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE159' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE159' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE159' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 378.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 378.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE160' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE160' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE160' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE160' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE160' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 378.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 378.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE161' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE161' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE161' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE161' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE161' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 378.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 378.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE162' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE162' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE162' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE162' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE162' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 379.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 379.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE163' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE163' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE163' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE163' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE163' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 379.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 379.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE164' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE164' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE164' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE164' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE164' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 379.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 379.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE165' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE165' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE165' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE165' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE165' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 380.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 380.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE166' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE166' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE166' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE166' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE166' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 380.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 380.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE167' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE167' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE167' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE167' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE167' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 380.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 380.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE168' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE168' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE168' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE168' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE168' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 380.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 381.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE169' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE169' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE169' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE169' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE169' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 381.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 381.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE170' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE170' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE170' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE170' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE170' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 381.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 381.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE171' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE171' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE171' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE171' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE171' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 381.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 382.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE172' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE172' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE172' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE172' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE172' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 382.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 382.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE173' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE173' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE173' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE173' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE173' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 382.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 382.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE174' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE174' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE174' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE174' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE174' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 382.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 383.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE175' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE175' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE175' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE175' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE175' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 383.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 383.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE176' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE176' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE176' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE176' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE176' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 383.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 383.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE177' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE177' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE177' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE177' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE177' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 383.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 384.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE178' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE178' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE178' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE178' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE178' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 384.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 384.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE179' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE179' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE179' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE179' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE179' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 384.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 384.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE180' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE180' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE180' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE180' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE180' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 384.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 385.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE181' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE181' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE181' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE181' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE181' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 385.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 385.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 385.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 385.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 385.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 386.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 388.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.46 seconds; current allocated memory: 399.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.97 seconds; current allocated memory: 400.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 400.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 400.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 400.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 400.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 400.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 400.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 400.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 400.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 400.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 400.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 401.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 401.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 401.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 401.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 401.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 401.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 401.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 401.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 401.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 401.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 401.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 401.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 401.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 401.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 401.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 401.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 401.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 402.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 402.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 402.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 402.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 402.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 402.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 402.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 402.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 402.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 402.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 402.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 402.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 402.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 402.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 402.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 403.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 403.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 403.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 403.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 403.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 403.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 403.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 403.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 403.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 403.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 403.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 403.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 403.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 403.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 403.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 403.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 404.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 404.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 404.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 404.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 404.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 404.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 404.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 404.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 404.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 404.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 404.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 404.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 404.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 404.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 404.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 404.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 405.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 405.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 405.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 405.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 405.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 405.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 405.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 405.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 405.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 405.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 405.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 405.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 405.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 405.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 405.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 405.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 406.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 406.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 406.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 406.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 406.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 406.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 406.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 406.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 406.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 406.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 406.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 406.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 406.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 406.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 406.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 406.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 407.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 407.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 407.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 407.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 407.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 407.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 407.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 407.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 407.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 407.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 407.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 407.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 407.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 407.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 407.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 407.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 408.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 408.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 408.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 408.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 408.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 408.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 408.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 408.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 408.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 408.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 408.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 408.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 408.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 408.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 408.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 409.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 409.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 409.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 409.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 409.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 409.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 409.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 409.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 409.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 409.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 409.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 409.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 409.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 409.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 409.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 409.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 410.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 410.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 410.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 410.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 410.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 410.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 410.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 410.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 410.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 410.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 410.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 410.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 410.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 410.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 410.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 410.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 410.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 411.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 411.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 411.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 411.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 411.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 411.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 411.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 411.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 411.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 411.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 411.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 411.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 411.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 411.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 411.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 411.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 412.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 412.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 412.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 412.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 412.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 412.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 412.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 412.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 412.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 412.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 412.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 412.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 412.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 412.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 412.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 413.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 413.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 413.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 413.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 413.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 413.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 413.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 413.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 413.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 413.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 413.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 413.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 413.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 413.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 413.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 413.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 414.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 414.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 414.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 414.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 414.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 414.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 414.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 414.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 414.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 414.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 414.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 414.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 414.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 414.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 414.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 414.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 415.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 415.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 415.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 415.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 415.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 415.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 415.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 415.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 415.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 415.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 415.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 415.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 415.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 415.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 415.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 415.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 416.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 416.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 416.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 416.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 416.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 416.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 416.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 416.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 416.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 416.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 416.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 416.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 416.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 416.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 416.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 416.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 417.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 417.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 417.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 417.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 417.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 417.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 417.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 417.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 417.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 417.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 417.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 417.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 417.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 417.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 417.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 417.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 418.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 418.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 418.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 418.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 418.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 418.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 420.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 71.04 seconds; current allocated memory: 460.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.51 seconds; current allocated memory: 461.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 462.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_ent_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_ent_1'.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 464.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_ent_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_ent_1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 466.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_287'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 470.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_286'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 471.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_285'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 471.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_284'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 472.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_283'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 472.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_282'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 473.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_281'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 473.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_280'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 474.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_279'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 474.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_278'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 475.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_277'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 475.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_276'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 476.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_275'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 476.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_274'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 477.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_273'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 477.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_272'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 477.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_271'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 478.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_270'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 478.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_269'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 479.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_268'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 479.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_267'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 480.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_266'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 480.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_265'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 481.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_264'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 481.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_263'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 482.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_262'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 482.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_261'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 483.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_260'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 483.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_259'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 484.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_258'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 484.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_257'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 485.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_256'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 485.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_255'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 486.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_254'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 486.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_253'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 487.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_252'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 487.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_251'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 488.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_250'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 488.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_249'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 489.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_248'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 489.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_247'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 490.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_246'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 490.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_245'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 491.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_244'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 491.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_243'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 492.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_242'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 492.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_241'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 493.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_240'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 493.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_239'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 494.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_238'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 494.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_237'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 494.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_236'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 495.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_235'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 495.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_234'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 496.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_233'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 496.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_232'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 497.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_231'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 497.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_230'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 498.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_229'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 498.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 499.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_227'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 499.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_226'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 500.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_225'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 500.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_224'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 501.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_223'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 501.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_222'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 502.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_221'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 502.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_220'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 503.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_219'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 503.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_218'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 504.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_217'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 504.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_216'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 505.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_215'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 505.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_214'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 506.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_213'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 506.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_212'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 507.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_211'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 507.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_210'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 508.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_209'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 508.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_208'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 509.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_207'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 509.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_206'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 510.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_205'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 510.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_204'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 511.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_203'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 511.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_202'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 512.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_201'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 512.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_200'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 512.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_199'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 513.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_198'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 513.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_197'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 514.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_196'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 514.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_195'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 515.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_194'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 515.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_193'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 516.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_192'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 516.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_191'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 517.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_190'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 517.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_189'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 518.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_188'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 518.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_187'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 519.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_186'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 519.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_185'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 520.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_184'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 520.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_183'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 521.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_182'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 521.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_181'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 522.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_180'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 522.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_179'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 523.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_178'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 523.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_177'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 524.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_176'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 524.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_175'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 525.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_174'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 525.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_173'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 526.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_172'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 526.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_171'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 527.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_170'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 527.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_169'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 528.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_168'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 528.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_167'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 529.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_166'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 529.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_165'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 530.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_164'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 530.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_163'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 530.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_162'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 531.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_161'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 531.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_160'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 532.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_159'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 532.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_158'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 533.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_157'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 533.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_156'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 534.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_155'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 534.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_154'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 535.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_153'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 535.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_152'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 536.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_151'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 536.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_150'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 537.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_149'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 537.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_148'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 538.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_147'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 538.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_146'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 539.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_145'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 539.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_144'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 540.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_A_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_A_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 541.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_B_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_B_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 542.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Loop_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Loop_s'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 544.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gemm_systolic_array_fadd_32ns_32ns_32_5_full_dsp_1' to 'gemm_systolic_arrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemm_systolic_array_fmul_32ns_32ns_32_4_max_dsp_1' to 'gemm_systolic_arrcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE39'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 546.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE40'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 547.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE41'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 549.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE42'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 550.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE43'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 551.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE44'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 552.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE45'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 553.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE46'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 554.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE47'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 555.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE48'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 556.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE49'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 558.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE50'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 559.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE51'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 560.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE52'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 561.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE53'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 562.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE54'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 563.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE55'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 564.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE56'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 565.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE57'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 567.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE58'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 568.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE59'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 569.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE60'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 570.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE61'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 571.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE62'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 572.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE63'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 573.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE64'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 574.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE65'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 576.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE66'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 577.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE67'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 578.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE68'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 579.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE69'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 580.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE70'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 581.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE71'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 582.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE72'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 583.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE73'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 585.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE74'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 586.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE75'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 587.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE76'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 588.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE77'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 589.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE78'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 590.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE79'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 591.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE80'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 592.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE81'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 594.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE82'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 595.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE83'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 596.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE84'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 597.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE85'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 598.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE86'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 599.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE87'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 600.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE88'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 601.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE89'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 603.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE90'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 604.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE91'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 605.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE92'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 606.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE93'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 607.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE94'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 608.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE95'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 609.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE96'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 611.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE97'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 612.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE98'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 613.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE99'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 614.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE100'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 615.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE101'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 616.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE102'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 617.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE103'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 618.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE104'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 620.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE105'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 621.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE106'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 622.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE107'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 623.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE108'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 624.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE109'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 625.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE110'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 626.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE111'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 627.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE112'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 629.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE113'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 630.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE114'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 631.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE115'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 632.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE116'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 633.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE117'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 634.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE118'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 635.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE119'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 636.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE120'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 638.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE121'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 639.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE122'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 640.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE123'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 641.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE124'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 642.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE125'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 643.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE126'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 644.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE127'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 645.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE128'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 647.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE129'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 648.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE130'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 649.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE131'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 650.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE132'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 651.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE133'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 652.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE134'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 653.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE135'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 654.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE136'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 656.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE137'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 657.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE138'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 658.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 659.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 660.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE141'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 661.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 662.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE143'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 663.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE144'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 665.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE145'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 666.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE146'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 667.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE147'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 668.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE148'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 669.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE149'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 670.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE150'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 671.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE151'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 672.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE152'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 674.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE153'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 675.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE154'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 676.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE155'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 677.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE156'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 678.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE157'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 679.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE158'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 680.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE159'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 681.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE160'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 683.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE161'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 684.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE162'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 685.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE163'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 686.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE164'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 687.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE165'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 688.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE166'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 689.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE167'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 691.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE168'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 692.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE169'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 693.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE170'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 694.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE171'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 695.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE172'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 696.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE173'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 697.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE174'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 698.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE175'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 700.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE176'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 701.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE177'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 702.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE178'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 703.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE179'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 704.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE180'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 705.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE181'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 706.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 707.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Loop_1'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 709.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_systolic_array_Loop_1_U0' to 'start_for_systolidEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array'.
INFO: [HLS 200-111]  Elapsed time: 5.73 seconds; current allocated memory: 729.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_143'.
INFO: [HLS 200-111]  Elapsed time: 6.34 seconds; current allocated memory: 747.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_142'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 748.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_141'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 749.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_140'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 749.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_139'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 750.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_138'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 751.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_137'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 752.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_136'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 752.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_135'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 753.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_134'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 754.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_133'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 754.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_132'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 755.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_131'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 756.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_130'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 756.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_129'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 757.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_128'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 758.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_127'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 759.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_126'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 759.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_125'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 760.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_124'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 761.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_123'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 761.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_122'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 762.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_121'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 763.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_120'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 764.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_119'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 764.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_118'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 765.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_117'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 766.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_116'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 766.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_115'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 767.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_114'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 768.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_113'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 769.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_112'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 769.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_111'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 770.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_110'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 771.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_109'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 771.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_108'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 772.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_107'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 773.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_106'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 774.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_105'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 774.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_104'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 775.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_103'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 776.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_102'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 776.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_101'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 777.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_100'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 778.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_99'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 779.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_98'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 779.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_97'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 780.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_96'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 781.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_95'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 781.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_94'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 782.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_93'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 783.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_92'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 784.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_91'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 784.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_90'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 785.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_89'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 786.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_88'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 786.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_87'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 787.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_86'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 788.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_85'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 789.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_84'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 789.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_83'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 790.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_82'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 791.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_81'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 791.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_80'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 792.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_79'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 793.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_78'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 794.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_77'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 794.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_76'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 795.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_75'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 796.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_74'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 796.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_73'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 797.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_72'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 798.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_71'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 799.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_70'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 799.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_69'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 800.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_68'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 801.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_67'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 801.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_66'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 802.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_65'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 803.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_64'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 804.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_63'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 804.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_62'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 805.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_61'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 806.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_60'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 806.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_59'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 807.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_58'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 808.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_57'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 809.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_56'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 809.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_55'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 810.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_54'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 811.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_53'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 811.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_52'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 812.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_51'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 813.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_50'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 814.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_49'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 814.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_48'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 815.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_47'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 816.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_46'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 816.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_45'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 817.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_44'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 818.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_43'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 819.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_42'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 819.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_41'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 820.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_40'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 821.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_39'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 821.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_38'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 822.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_37'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 823.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_36'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 824.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_35'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 824.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_34'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 825.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_33'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 826.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_32'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 826.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_31'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 827.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_30'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 828.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_29'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 829.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_28'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 829.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_27'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 830.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_26'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 831.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_25'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 831.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_24'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 832.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_23'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 833.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_22'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 834.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_21'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 834.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_20'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 835.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_19'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 836.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_18'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 836.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_17'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 837.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_16'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 838.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_15'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 838.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_14'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 839.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_13'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 840.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_12'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 841.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_11'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 841.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_10'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 842.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_9'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 843.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_8'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 843.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_7'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 844.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_6'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 845.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_5'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 846.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_4'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 846.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_3'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 847.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_2'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 848.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_1'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 849.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 849.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_dataflow_in_loop_ent_1_1_U0' to 'start_for_datafloeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 11.13 seconds; current allocated memory: 885.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gemm_systolic_array' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array'.
INFO: [HLS 200-111]  Elapsed time: 24.23 seconds; current allocated memory: 919.376 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.11 MHz
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolidEe_U(start_for_systolidEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c145_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c1_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c2_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c3_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c4_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c5_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c6_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c7_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c8_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c9_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c10_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c11_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c12_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c13_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c14_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c15_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c16_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c17_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c18_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c19_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c20_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c21_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c22_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c23_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c24_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c25_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c26_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c27_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c28_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c29_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c30_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c31_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c32_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c33_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c34_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c35_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c36_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c37_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c38_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c39_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c40_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c41_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c42_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c43_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c44_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c45_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c46_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c47_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c48_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c49_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c50_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c51_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c52_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c53_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c54_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c55_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c56_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c57_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c58_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c59_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c60_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c61_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c62_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c63_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c64_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c65_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c66_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c67_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c68_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c69_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c70_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c71_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c72_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c73_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c74_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c75_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c76_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c77_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c78_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c79_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c80_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c81_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c82_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c83_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c84_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c85_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c86_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c87_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c88_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c89_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c90_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c91_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c92_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c93_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c94_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c95_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c96_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c97_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c98_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c99_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c100_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c101_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c102_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c103_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c104_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c105_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c106_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c107_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c108_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c109_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c110_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c111_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c112_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c113_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c114_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c115_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c116_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c117_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c118_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c119_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c120_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c121_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c122_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c123_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c124_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c125_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c126_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c127_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c128_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c129_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c130_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c131_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c132_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c133_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c134_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c135_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c136_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c137_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c138_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c139_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c140_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c141_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c142_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c143_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c144_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_11_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_11_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_11_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_11_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_11_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_11_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_11_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_11_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_11_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_11_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_11_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_11_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_0_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_2_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_3_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_4_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_5_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_6_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_7_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_8_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_9_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_10_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_11_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_0_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_2_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_3_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_4_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_5_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_6_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_7_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_8_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_9_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_10_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_11_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_datafloeOg_U(start_for_datafloeOg)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:16:13 ; elapsed = 00:21:17 . Memory (MB): peak = 6503.652 ; gain = 5973.156 ; free physical = 243631 ; free virtual = 297332
INFO: [VHDL 208-304] Generating VHDL RTL for gemm_systolic_array.
INFO: [VLOG 209-307] Generating Verilog RTL for gemm_systolic_array.
INFO: [HLS 200-112] Total elapsed time: 1277.45 seconds; peak allocated memory: 919.376 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Sep  4 03:01:44 2023...
