// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "skeleton")
  (DATE "12/04/2019 22:36:22")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3426:3426:3426) (3625:3625:3625))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3048:3048:3048) (3074:3074:3074))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2358:2358:2358) (2439:2439:2439))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3992:3992:3992) (4145:4145:4145))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3638:3638:3638) (3697:3697:3697))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4887:4887:4887) (5069:5069:5069))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3258:3258:3258) (3439:3439:3439))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4645:4645:4645) (4516:4516:4516))
        (IOPATH i o (4140:4140:4140) (4211:4211:4211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_en\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4869:4869:4869) (4745:4745:4745))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_rs\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4276:4276:4276) (4168:4168:4168))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3186:3186:3186) (3110:3110:3110))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2369:2369:2369) (2450:2450:2450))
        (IOPATH i o (4220:4220:4220) (4282:4282:4282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3037:3037:3037) (2948:2948:2948))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2795:2795:2795) (2744:2744:2744))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3543:3543:3543) (3430:3430:3430))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4592:4592:4592) (4633:4633:4633))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4038:4038:4038) (4087:4087:4087))
        (IOPATH i o (2745:2745:2745) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1938:1938:1938) (1938:1938:1938))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3603:3603:3603) (3403:3403:3403))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2619:2619:2619) (2631:2631:2631))
        (IOPATH i o (2855:2855:2855) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3127:3127:3127) (3007:3007:3007))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2566:2566:2566) (2650:2650:2650))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3561:3561:3561) (3457:3457:3457))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3661:3661:3661) (3615:3615:3615))
        (IOPATH i o (4211:4211:4211) (4140:4140:4140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1888:1888:1888) (1876:1876:1876))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3928:3928:3928) (3877:3877:3877))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2276:2276:2276) (2288:2288:2288))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4065:4065:4065) (4055:4055:4055))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1021:1021:1021) (993:993:993))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1243:1243:1243) (1189:1189:1189))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1005:1005:1005) (981:981:981))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1015:1015:1015) (987:987:987))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1752:1752:1752) (1685:1685:1685))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (913:913:913) (867:867:867))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2173:2173:2173) (2136:2136:2136))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1368:1368:1368) (1378:1378:1378))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2440:2440:2440) (2325:2325:2325))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1388:1388:1388) (1319:1319:1319))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2271:2271:2271) (2201:2201:2201))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1409:1409:1409) (1346:1346:1346))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1600:1600:1600) (1579:1579:1579))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1597:1597:1597) (1576:1576:1576))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1658:1658:1658) (1576:1576:1576))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1646:1646:1646) (1555:1555:1555))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (948:948:948) (895:895:895))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (988:988:988) (949:949:949))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1337:1337:1337) (1326:1326:1326))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1259:1259:1259) (1192:1192:1192))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1236:1236:1236) (1173:1173:1173))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1788:1788:1788) (1693:1693:1693))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1672:1672:1672) (1568:1568:1568))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1449:1449:1449) (1458:1458:1458))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (427:427:427))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE resetn\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_data\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4926:4926:4926) (5268:5268:5268))
        (PORT datac (5002:5002:5002) (5416:5416:5416))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_data_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (4997:4997:4997) (5411:5411:5411))
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_clock\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (5003:5003:5003) (5418:5418:5418))
        (PORT datad (4965:4965:4965) (5354:5354:5354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_clk_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|last_ps2_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (614:614:614))
        (PORT datac (5244:5244:5244) (5652:5652:5652))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|last_ps2_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5287:5287:5287) (5703:5703:5703))
        (PORT datab (533:533:533) (606:606:606))
        (PORT datac (317:317:317) (424:424:424))
        (PORT datad (448:448:448) (503:503:503))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (407:407:407) (405:405:405))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5288:5288:5288) (5704:5704:5704))
        (PORT datab (533:533:533) (606:606:606))
        (PORT datac (318:318:318) (426:426:426))
        (PORT datad (448:448:448) (503:503:503))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1156:1156:1156) (1140:1140:1140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (453:453:453))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1156:1156:1156) (1140:1140:1140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (807:807:807))
        (PORT datab (269:269:269) (308:308:308))
        (PORT datad (453:453:453) (502:502:502))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1126:1126:1126) (1105:1105:1105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (546:546:546))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (309:309:309))
        (PORT datad (411:411:411) (419:419:419))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1126:1126:1126) (1105:1105:1105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (465:465:465))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (498:498:498) (569:569:569))
        (PORT datad (408:408:408) (416:416:416))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (388:388:388))
        (PORT datac (494:494:494) (551:551:551))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_posedge)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (472:472:472))
        (PORT datac (492:492:492) (561:561:561))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (450:450:450) (505:505:505))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_3_PARITY_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (6235:6235:6235) (5885:5885:5885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (465:465:465))
        (PORT datab (539:539:539) (612:612:612))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_4_STOP_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (6235:6235:6235) (5885:5885:5885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (463:463:463))
        (PORT datab (538:538:538) (612:612:612))
        (PORT datac (276:276:276) (356:356:356))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (6235:6235:6235) (5885:5885:5885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (436:436:436))
        (PORT datab (298:298:298) (387:387:387))
        (PORT datac (5252:5252:5252) (5661:5661:5661))
        (PORT datad (472:472:472) (524:524:524))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (437:437:437))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datad (467:467:467) (519:519:519))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_1_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (6235:6235:6235) (5885:5885:5885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (382:382:382))
        (PORT datad (467:467:467) (520:520:520))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5285:5285:5285) (5700:5700:5700))
        (PORT datab (245:245:245) (283:283:283))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (214:214:214) (243:243:243))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_2_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (6235:6235:6235) (5885:5885:5885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5037:5037:5037) (5458:5458:5458))
        (PORT datab (508:508:508) (560:560:560))
        (PORT datac (492:492:492) (549:549:549))
        (PORT datad (287:287:287) (362:362:362))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (5049:5049:5049) (5469:5469:5469))
        (PORT datad (787:787:787) (841:841:841))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1544:1544:1544) (1524:1524:1524))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (5013:5013:5013) (5425:5425:5425))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (5000:5000:5000) (5414:5414:5414))
        (PORT datad (477:477:477) (526:526:526))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1467:1467:1467) (1435:1435:1435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4962:4962:4962) (5381:5381:5381))
        (PORT datad (713:713:713) (756:756:756))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (5248:5248:5248) (5650:5650:5650))
        (PORT datad (467:467:467) (511:511:511))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT asdata (1980:1980:1980) (1921:1921:1921))
        (PORT ena (1924:1924:1924) (1859:1859:1859))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1544:1544:1544) (1524:1524:1524))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (469:469:469) (530:530:530))
        (PORT datad (5011:5011:5011) (5422:5422:5422))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1467:1467:1467) (1435:1435:1435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (805:805:805))
        (PORT datad (5170:5170:5170) (5549:5549:5549))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT asdata (1301:1301:1301) (1264:1264:1264))
        (PORT ena (1924:1924:1924) (1859:1859:1859))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1544:1544:1544) (1524:1524:1524))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (5054:5054:5054) (5475:5475:5475))
        (PORT datac (467:467:467) (530:530:530))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1544:1544:1544) (1524:1524:1524))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (5050:5050:5050) (5470:5470:5470))
        (PORT datad (425:425:425) (475:475:475))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT asdata (779:779:779) (787:787:787))
        (PORT ena (1467:1467:1467) (1435:1435:1435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4964:4964:4964) (5382:5382:5382))
        (PORT datad (727:727:727) (787:787:787))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT asdata (1061:1061:1061) (1046:1046:1046))
        (PORT ena (1924:1924:1924) (1859:1859:1859))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1544:1544:1544) (1524:1524:1524))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (5053:5053:5053) (5474:5474:5474))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1544:1544:1544) (1524:1524:1524))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (5048:5048:5048) (5468:5468:5468))
        (PORT datad (427:427:427) (479:479:479))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1544:1544:1544) (1524:1524:1524))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (333:333:333))
        (PORT datad (5009:5009:5009) (5420:5420:5420))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1467:1467:1467) (1435:1435:1435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (5050:5050:5050) (5470:5470:5470))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT asdata (1701:1701:1701) (1695:1695:1695))
        (PORT ena (1924:1924:1924) (1859:1859:1859))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT asdata (610:610:610) (637:637:637))
        (PORT ena (1467:1467:1467) (1435:1435:1435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (5014:5014:5014) (5426:5426:5426))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT asdata (1071:1071:1071) (1064:1064:1064))
        (PORT ena (1924:1924:1924) (1859:1859:1859))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT asdata (826:826:826) (836:836:836))
        (PORT ena (1467:1467:1467) (1435:1435:1435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4964:4964:4964) (5383:5383:5383))
        (PORT datad (699:699:699) (737:737:737))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT asdata (2073:2073:2073) (1997:1997:1997))
        (PORT ena (1924:1924:1924) (1859:1859:1859))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myConverter\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (315:315:315) (402:402:402))
        (PORT datac (281:281:281) (366:366:366))
        (PORT datad (290:290:290) (371:371:371))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT asdata (1111:1111:1111) (1110:1110:1110))
        (PORT ena (1467:1467:1467) (1435:1435:1435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (5013:5013:5013) (5424:5424:5424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT asdata (1094:1094:1094) (1096:1096:1096))
        (PORT ena (1924:1924:1924) (1859:1859:1859))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT asdata (612:612:612) (640:640:640))
        (PORT ena (1467:1467:1467) (1435:1435:1435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (5010:5010:5010) (5421:5421:5421))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT asdata (1067:1067:1067) (1061:1061:1061))
        (PORT ena (1924:1924:1924) (1859:1859:1859))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (401:401:401))
        (PORT datad (283:283:283) (357:357:357))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1424:1424:1424) (1446:1446:1446))
        (PORT datab (1571:1571:1571) (1565:1565:1565))
        (PORT datac (1536:1536:1536) (1472:1472:1472))
        (PORT datad (1285:1285:1285) (1234:1234:1234))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1882:1882:1882) (1866:1866:1866))
        (PORT datab (2125:2125:2125) (2082:2082:2082))
        (PORT datad (1704:1704:1704) (1700:1700:1700))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (948:948:948))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (439:439:439))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (374:374:374))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (771:771:771) (785:785:785))
        (PORT datad (750:750:750) (747:747:747))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6620:6620:6620) (6220:6220:6220))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (249:249:249) (292:292:292))
        (PORT datad (808:808:808) (866:866:866))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (740:740:740))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datad (247:247:247) (276:276:276))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6595:6595:6595) (6203:6203:6203))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (424:424:424))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (420:420:420))
        (PORT datab (771:771:771) (786:786:786))
        (PORT datad (756:756:756) (758:758:758))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6620:6620:6620) (6220:6220:6220))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (430:430:430))
        (PORT datab (765:765:765) (778:778:778))
        (PORT datad (762:762:762) (766:766:766))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6620:6620:6620) (6220:6220:6220))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (422:422:422))
        (PORT datab (765:765:765) (779:779:779))
        (PORT datad (761:761:761) (764:764:764))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6620:6620:6620) (6220:6220:6220))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (854:854:854))
        (PORT datab (326:326:326) (419:419:419))
        (PORT datac (781:781:781) (836:836:836))
        (PORT datad (490:490:490) (538:538:538))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed_ack\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1054:1054:1054))
        (PORT datab (287:287:287) (333:333:333))
        (PORT datad (806:806:806) (863:863:863))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed_ack)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6595:6595:6595) (6203:6203:6203))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (868:868:868))
        (PORT datab (492:492:492) (529:529:529))
        (PORT datad (986:986:986) (1013:1013:1013))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6262:6262:6262) (5866:5866:5866))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (431:431:431))
        (PORT datab (339:339:339) (433:433:433))
        (PORT datad (272:272:272) (351:351:351))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6595:6595:6595) (6203:6203:6203))
        (PORT ena (993:993:993) (995:995:995))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (430:430:430))
        (PORT datac (281:281:281) (378:378:378))
        (PORT datad (299:299:299) (392:392:392))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (429:429:429))
        (PORT datac (283:283:283) (380:380:380))
        (PORT datad (301:301:301) (395:395:395))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (324:324:324))
        (PORT datab (266:266:266) (314:314:314))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|prestart)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT asdata (677:677:677) (764:764:764))
        (PORT clrn (6595:6595:6595) (6203:6203:6203))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (404:404:404))
        (PORT datab (450:450:450) (453:453:453))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|mstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6595:6595:6595) (6203:6203:6203))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6341:6341:6341) (5938:5938:5938))
        (PORT ena (1234:1234:1234) (1273:1273:1273))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (323:323:323))
        (PORT datab (265:265:265) (313:313:313))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6341:6341:6341) (5938:5938:5938))
        (PORT ena (1234:1234:1234) (1273:1273:1273))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (323:323:323))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datad (233:233:233) (272:272:272))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6341:6341:6341) (5938:5938:5938))
        (PORT ena (1234:1234:1234) (1273:1273:1273))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (319:319:319))
        (PORT datab (260:260:260) (307:307:307))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6341:6341:6341) (5938:5938:5938))
        (PORT ena (1234:1234:1234) (1273:1273:1273))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (414:414:414))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (428:428:428))
        (PORT datab (341:341:341) (440:440:440))
        (PORT datad (290:290:290) (383:383:383))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6341:6341:6341) (5938:5938:5938))
        (PORT ena (1234:1234:1234) (1273:1273:1273))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (424:424:424))
        (PORT datab (334:334:334) (437:437:437))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6341:6341:6341) (5938:5938:5938))
        (PORT ena (1234:1234:1234) (1273:1273:1273))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|state2\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (439:439:439))
        (PORT datad (482:482:482) (543:543:543))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6341:6341:6341) (5938:5938:5938))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (427:427:427))
        (PORT datac (490:490:490) (544:544:544))
        (PORT datad (482:482:482) (543:543:543))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|cdone\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (405:405:405))
        (PORT datab (451:451:451) (454:454:454))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cdone)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6595:6595:6595) (6203:6203:6203))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (433:433:433))
        (PORT datab (855:855:855) (910:910:910))
        (PORT datac (250:250:250) (294:294:294))
        (PORT datad (300:300:300) (386:386:386))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6658:6658:6658) (6251:6251:6251))
        (PORT sclr (964:964:964) (1008:1008:1008))
        (PORT ena (1396:1396:1396) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6658:6658:6658) (6251:6251:6251))
        (PORT sclr (964:964:964) (1008:1008:1008))
        (PORT ena (1396:1396:1396) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (381:381:381))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6658:6658:6658) (6251:6251:6251))
        (PORT sclr (964:964:964) (1008:1008:1008))
        (PORT ena (1396:1396:1396) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6658:6658:6658) (6251:6251:6251))
        (PORT sclr (964:964:964) (1008:1008:1008))
        (PORT ena (1396:1396:1396) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6658:6658:6658) (6251:6251:6251))
        (PORT sclr (964:964:964) (1008:1008:1008))
        (PORT ena (1396:1396:1396) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (377:377:377))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6658:6658:6658) (6251:6251:6251))
        (PORT sclr (964:964:964) (1008:1008:1008))
        (PORT ena (1396:1396:1396) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6658:6658:6658) (6251:6251:6251))
        (PORT sclr (964:964:964) (1008:1008:1008))
        (PORT ena (1396:1396:1396) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6658:6658:6658) (6251:6251:6251))
        (PORT sclr (964:964:964) (1008:1008:1008))
        (PORT ena (1396:1396:1396) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (385:385:385))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6658:6658:6658) (6251:6251:6251))
        (PORT sclr (964:964:964) (1008:1008:1008))
        (PORT ena (1396:1396:1396) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6633:6633:6633) (6230:6230:6230))
        (PORT sclr (1302:1302:1302) (1350:1350:1350))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6633:6633:6633) (6230:6230:6230))
        (PORT sclr (1302:1302:1302) (1350:1350:1350))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6633:6633:6633) (6230:6230:6230))
        (PORT sclr (1302:1302:1302) (1350:1350:1350))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6633:6633:6633) (6230:6230:6230))
        (PORT sclr (1302:1302:1302) (1350:1350:1350))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (381:381:381))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6633:6633:6633) (6230:6230:6230))
        (PORT sclr (1302:1302:1302) (1350:1350:1350))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6633:6633:6633) (6230:6230:6230))
        (PORT sclr (1302:1302:1302) (1350:1350:1350))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6633:6633:6633) (6230:6230:6230))
        (PORT sclr (1302:1302:1302) (1350:1350:1350))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6633:6633:6633) (6230:6230:6230))
        (PORT sclr (1302:1302:1302) (1350:1350:1350))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6633:6633:6633) (6230:6230:6230))
        (PORT sclr (1302:1302:1302) (1350:1350:1350))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (391:391:391))
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (541:541:541))
        (PORT datab (294:294:294) (382:382:382))
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (860:860:860) (900:900:900))
        (PORT datac (705:705:705) (708:708:708))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (580:580:580))
        (PORT datab (304:304:304) (394:394:394))
        (PORT datad (920:920:920) (904:904:904))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6595:6595:6595) (6203:6203:6203))
        (PORT ena (993:993:993) (995:995:995))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (437:437:437))
        (PORT datad (273:273:273) (353:353:353))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6595:6595:6595) (6203:6203:6203))
        (PORT ena (993:993:993) (995:995:995))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1053:1053:1053))
        (PORT datab (334:334:334) (428:428:428))
        (PORT datac (284:284:284) (387:387:387))
        (PORT datad (246:246:246) (275:275:275))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (770:770:770) (784:784:784))
        (PORT datad (757:757:757) (759:759:759))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6620:6620:6620) (6220:6220:6220))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (434:434:434))
        (PORT datab (326:326:326) (418:418:418))
        (PORT datac (294:294:294) (385:385:385))
        (PORT datad (314:314:314) (392:392:392))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1277:1277:1277))
        (PORT datac (1078:1078:1078) (1100:1100:1100))
        (PORT datad (1167:1167:1167) (1213:1213:1213))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (869:869:869))
        (PORT datab (487:487:487) (523:523:523))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6262:6262:6262) (5866:5866:5866))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (867:867:867))
        (PORT datab (496:496:496) (533:533:533))
        (PORT datad (309:309:309) (412:412:412))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6262:6262:6262) (5866:5866:5866))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (441:441:441))
        (PORT datac (308:308:308) (404:404:404))
        (PORT datad (487:487:487) (555:555:555))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (869:869:869))
        (PORT datab (489:489:489) (525:525:525))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6262:6262:6262) (5866:5866:5866))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (466:466:466))
        (PORT datab (337:337:337) (447:447:447))
        (PORT datac (310:310:310) (407:407:407))
        (PORT datad (483:483:483) (552:552:552))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (868:868:868))
        (PORT datab (490:490:490) (526:526:526))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6262:6262:6262) (5866:5866:5866))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (867:867:867))
        (PORT datab (337:337:337) (447:447:447))
        (PORT datac (453:453:453) (487:487:487))
        (PORT datad (318:318:318) (416:416:416))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1565:1565:1565))
        (PORT datab (1207:1207:1207) (1302:1302:1302))
        (PORT datac (1118:1118:1118) (1149:1149:1149))
        (PORT datad (1671:1671:1671) (1684:1684:1684))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (465:465:465))
        (PORT datab (338:338:338) (448:448:448))
        (PORT datac (309:309:309) (405:405:405))
        (PORT datad (479:479:479) (547:547:547))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|printed_crlf\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (869:869:869))
        (PORT datab (489:489:489) (525:525:525))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|printed_crlf)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6262:6262:6262) (5866:5866:5866))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (869:869:869))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (447:447:447) (480:480:480))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[9\]\[3\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1562:1562:1562))
        (PORT datab (1208:1208:1208) (1303:1303:1303))
        (PORT datac (1116:1116:1116) (1146:1146:1146))
        (PORT datad (1023:1023:1023) (1024:1024:1024))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6166:6166:6166) (5783:5783:5783))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2191:2191:2191))
        (PORT asdata (1455:1455:1455) (1485:1485:1485))
        (PORT clrn (6443:6443:6443) (6083:6083:6083))
        (PORT ena (1392:1392:1392) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (550:550:550))
        (PORT datab (1877:1877:1877) (1916:1916:1916))
        (PORT datac (536:536:536) (625:625:625))
        (PORT datad (1482:1482:1482) (1542:1542:1542))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[11\]\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (547:547:547))
        (PORT datab (717:717:717) (714:714:714))
        (PORT datac (529:529:529) (618:618:618))
        (PORT datad (1485:1485:1485) (1545:1545:1545))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6839:6839:6839) (6450:6450:6450))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2191:2191:2191))
        (PORT asdata (1143:1143:1143) (1184:1184:1184))
        (PORT clrn (6443:6443:6443) (6083:6083:6083))
        (PORT ena (1392:1392:1392) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1563:1563:1563))
        (PORT datad (1367:1367:1367) (1399:1399:1399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (898:898:898))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (789:789:789) (821:821:821))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1560:1560:1560))
        (PORT datab (1211:1211:1211) (1306:1306:1306))
        (PORT datac (1112:1112:1112) (1141:1141:1141))
        (PORT datad (1670:1670:1670) (1683:1683:1683))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[13\]\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1562:1562:1562))
        (PORT datab (1209:1209:1209) (1303:1303:1303))
        (PORT datac (1115:1115:1115) (1145:1145:1145))
        (PORT datad (1023:1023:1023) (1024:1024:1024))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6166:6166:6166) (5783:5783:5783))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2191:2191:2191))
        (PORT asdata (1444:1444:1444) (1461:1461:1461))
        (PORT clrn (6443:6443:6443) (6083:6083:6083))
        (PORT ena (1392:1392:1392) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1633:1633:1633))
        (PORT datab (1082:1082:1082) (1090:1090:1090))
        (PORT datac (1634:1634:1634) (1640:1640:1640))
        (PORT datad (1669:1669:1669) (1710:1710:1710))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[15\]\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1068:1068:1068))
        (PORT datab (1708:1708:1708) (1762:1762:1762))
        (PORT datac (1670:1670:1670) (1702:1702:1702))
        (PORT datad (1034:1034:1034) (1048:1048:1048))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5930:5930:5930) (5542:5542:5542))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (764:764:764) (813:813:813))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6443:6443:6443) (6083:6083:6083))
        (PORT ena (1392:1392:1392) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (897:897:897))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datad (252:252:252) (323:323:323))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (876:876:876))
        (PORT datab (324:324:324) (416:416:416))
        (PORT datac (801:801:801) (860:860:860))
        (PORT datad (488:488:488) (535:535:535))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (866:866:866))
        (PORT datac (455:455:455) (489:489:489))
        (PORT datad (306:306:306) (408:408:408))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1267:1267:1267))
        (PORT datab (1198:1198:1198) (1248:1248:1248))
        (PORT datac (1103:1103:1103) (1098:1098:1098))
        (PORT datad (817:817:817) (882:882:882))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (1993:1993:1993) (1987:1987:1987))
        (PORT datad (256:256:256) (303:303:303))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[14\]\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (1293:1293:1293) (1280:1280:1280))
        (PORT datad (260:260:260) (306:306:306))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5650:5650:5650) (5256:5256:5256))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (778:778:778) (825:825:825))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6323:6323:6323) (5943:5943:5943))
        (PORT ena (1692:1692:1692) (1656:1656:1656))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1268:1268:1268))
        (PORT datab (1199:1199:1199) (1249:1249:1249))
        (PORT datac (1103:1103:1103) (1098:1098:1098))
        (PORT datad (816:816:816) (880:880:880))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2052:2052:2052) (2053:2053:2053))
        (PORT datad (655:655:655) (649:649:649))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[12\]\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1010:1010:1010) (988:988:988))
        (PORT datad (662:662:662) (656:656:656))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5992:5992:5992) (5623:5623:5623))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1465:1465:1465) (1511:1511:1511))
        (PORT clrn (6323:6323:6323) (5943:5943:5943))
        (PORT ena (1692:1692:1692) (1656:1656:1656))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1262:1262:1262))
        (PORT datab (1192:1192:1192) (1241:1241:1241))
        (PORT datac (1104:1104:1104) (1100:1100:1100))
        (PORT datad (821:821:821) (886:886:886))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1349:1349:1349) (1357:1357:1357))
        (PORT datad (731:731:731) (739:739:739))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[8\]\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1070:1070:1070) (1069:1069:1069))
        (PORT datad (731:731:731) (740:740:740))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6321:6321:6321) (5898:5898:5898))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (452:452:452) (499:499:499))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6323:6323:6323) (5943:5943:5943))
        (PORT ena (1692:1692:1692) (1656:1656:1656))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1263:1263:1263))
        (PORT datab (1194:1194:1194) (1243:1243:1243))
        (PORT datac (1104:1104:1104) (1099:1099:1099))
        (PORT datad (820:820:820) (885:885:885))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (2707:2707:2707) (2670:2670:2670))
        (PORT datad (433:433:433) (444:444:444))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[10\]\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1071:1071:1071) (1090:1090:1090))
        (PORT datad (433:433:433) (444:444:444))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5868:5868:5868) (5506:5506:5506))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1152:1152:1152) (1203:1203:1203))
        (PORT clrn (6323:6323:6323) (5943:5943:5943))
        (PORT ena (1692:1692:1692) (1656:1656:1656))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (1143:1143:1143) (1171:1171:1171))
        (PORT datad (781:781:781) (798:798:798))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (377:377:377))
        (PORT datab (1143:1143:1143) (1171:1171:1171))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1533:1533:1533))
        (PORT datab (766:766:766) (767:767:767))
        (PORT datac (959:959:959) (946:946:946))
        (PORT datad (406:406:406) (412:412:412))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (866:866:866))
        (PORT datab (339:339:339) (450:450:450))
        (PORT datac (455:455:455) (489:489:489))
        (PORT datad (319:319:319) (417:417:417))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1641:1641:1641))
        (PORT datab (1444:1444:1444) (1450:1450:1450))
        (PORT datac (828:828:828) (868:868:868))
        (PORT datad (1659:1659:1659) (1699:1699:1699))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[5\]\[4\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1639:1639:1639))
        (PORT datab (1698:1698:1698) (1750:1750:1750))
        (PORT datac (829:829:829) (869:869:869))
        (PORT datad (1033:1033:1033) (1021:1021:1021))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5930:5930:5930) (5542:5542:5542))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (772:772:772) (823:823:823))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6443:6443:6443) (6083:6083:6083))
        (PORT ena (1392:1392:1392) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (1775:1775:1775))
        (PORT datab (1269:1269:1269) (1354:1354:1354))
        (PORT datac (1539:1539:1539) (1627:1627:1627))
        (PORT datad (844:844:844) (874:874:874))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[7\]\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1678:1678:1678))
        (PORT datab (1270:1270:1270) (1355:1355:1355))
        (PORT datac (1039:1039:1039) (1034:1034:1034))
        (PORT datad (841:841:841) (871:871:871))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5979:5979:5979) (5583:5583:5583))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2191:2191:2191))
        (PORT asdata (1203:1203:1203) (1258:1258:1258))
        (PORT clrn (6443:6443:6443) (6083:6083:6083))
        (PORT ena (1392:1392:1392) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1269:1269:1269))
        (PORT datab (1224:1224:1224) (1285:1285:1285))
        (PORT datac (1140:1140:1140) (1152:1152:1152))
        (PORT datad (2659:2659:2659) (2623:2623:2623))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[3\]\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1270:1270:1270))
        (PORT datab (1221:1221:1221) (1282:1282:1282))
        (PORT datac (1138:1138:1138) (1150:1150:1150))
        (PORT datad (1066:1066:1066) (1078:1078:1078))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6434:6434:6434) (6071:6071:6071))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2191:2191:2191))
        (PORT asdata (1673:1673:1673) (1697:1697:1697))
        (PORT clrn (6443:6443:6443) (6083:6083:6083))
        (PORT ena (1392:1392:1392) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (905:905:905))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datad (795:795:795) (828:828:828))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (1775:1775:1775))
        (PORT datab (1269:1269:1269) (1354:1354:1354))
        (PORT datac (1540:1540:1540) (1628:1628:1628))
        (PORT datad (845:845:845) (875:875:875))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[1\]\[0\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1675:1675:1675))
        (PORT datab (1270:1270:1270) (1355:1355:1355))
        (PORT datac (1039:1039:1039) (1035:1035:1035))
        (PORT datad (838:838:838) (868:868:868))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5979:5979:5979) (5583:5583:5583))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2191:2191:2191))
        (PORT asdata (1397:1397:1397) (1437:1437:1437))
        (PORT clrn (6443:6443:6443) (6083:6083:6083))
        (PORT ena (1392:1392:1392) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datad (793:793:793) (826:826:826))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1266:1266:1266))
        (PORT datab (1197:1197:1197) (1247:1247:1247))
        (PORT datac (1103:1103:1103) (1098:1098:1098))
        (PORT datad (816:816:816) (880:880:880))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (2359:2359:2359) (2361:2361:2361))
        (PORT datad (750:750:750) (763:763:763))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[6\]\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (842:842:842) (864:864:864))
        (PORT datad (1072:1072:1072) (1080:1080:1080))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6323:6323:6323) (5943:5943:5943))
        (PORT ena (1778:1778:1778) (1746:1746:1746))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6323:6323:6323) (5943:5943:5943))
        (PORT ena (1692:1692:1692) (1656:1656:1656))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1266:1266:1266))
        (PORT datab (1197:1197:1197) (1247:1247:1247))
        (PORT datac (1103:1103:1103) (1098:1098:1098))
        (PORT datad (817:817:817) (882:882:882))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (1689:1689:1689) (1702:1702:1702))
        (PORT datad (734:734:734) (744:744:744))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[2\]\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1097:1097:1097) (1118:1118:1118))
        (PORT datad (734:734:734) (744:744:744))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6434:6434:6434) (6071:6071:6071))
        (PORT ena (976:976:976) (972:972:972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1468:1468:1468) (1503:1503:1503))
        (PORT clrn (6323:6323:6323) (5943:5943:5943))
        (PORT ena (1692:1692:1692) (1656:1656:1656))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (1149:1149:1149) (1177:1177:1177))
        (PORT datad (784:784:784) (802:802:802))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (465:465:465))
        (PORT datab (265:265:265) (303:303:303))
        (PORT datac (309:309:309) (406:406:406))
        (PORT datad (480:480:480) (548:548:548))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (874:874:874))
        (PORT datac (1346:1346:1346) (1354:1354:1354))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[0\]\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (873:873:873))
        (PORT datac (1069:1069:1069) (1067:1067:1067))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6321:6321:6321) (5898:5898:5898))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (438:438:438) (484:484:484))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6323:6323:6323) (5943:5943:5943))
        (PORT ena (1692:1692:1692) (1656:1656:1656))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (462:462:462))
        (PORT datab (268:268:268) (307:307:307))
        (PORT datac (306:306:306) (402:402:402))
        (PORT datad (486:486:486) (555:555:555))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1223:1223:1223))
        (PORT datad (997:997:997) (1007:1007:1007))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[4\]\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1078:1078:1078) (1073:1073:1073))
        (PORT datad (1006:1006:1006) (1018:1018:1018))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6233:6233:6233) (5839:5839:5839))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1100:1100:1100) (1119:1119:1119))
        (PORT clrn (6323:6323:6323) (5943:5943:5943))
        (PORT ena (1692:1692:1692) (1656:1656:1656))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (454:454:454))
        (PORT datab (284:284:284) (367:367:367))
        (PORT datad (784:784:784) (802:802:802))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (755:755:755))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1351:1351:1351) (1325:1325:1325))
        (PORT datad (685:685:685) (691:691:691))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (879:879:879))
        (PORT datab (326:326:326) (419:419:419))
        (PORT datac (800:800:800) (859:859:859))
        (PORT datad (491:491:491) (539:539:539))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (856:856:856))
        (PORT datab (850:850:850) (904:904:904))
        (PORT datac (206:206:206) (238:238:238))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (947:947:947))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (302:302:302) (387:387:387))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (946:946:946))
        (PORT datab (327:327:327) (419:419:419))
        (PORT datac (295:295:295) (386:386:386))
        (PORT datad (314:314:314) (392:392:392))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (277:277:277))
        (PORT datab (333:333:333) (427:427:427))
        (PORT datac (399:399:399) (404:404:404))
        (PORT datad (300:300:300) (389:389:389))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (466:466:466))
        (PORT datab (489:489:489) (520:520:520))
        (PORT datac (1456:1456:1456) (1511:1511:1511))
        (PORT datad (524:524:524) (592:592:592))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1805:1805:1805) (1824:1824:1824))
        (PORT datad (1016:1016:1016) (1044:1044:1044))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (578:578:578))
        (PORT datab (1022:1022:1022) (1049:1049:1049))
        (PORT datac (1457:1457:1457) (1512:1512:1512))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (529:529:529))
        (PORT datab (872:872:872) (895:895:895))
        (PORT datac (1173:1173:1173) (1180:1180:1180))
        (PORT datad (450:450:450) (497:497:497))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1115:1115:1115))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (686:686:686) (709:709:709))
        (PORT datad (825:825:825) (851:851:851))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (464:464:464))
        (PORT datab (1022:1022:1022) (1068:1068:1068))
        (PORT datac (456:456:456) (475:475:475))
        (PORT datad (1008:1008:1008) (1039:1039:1039))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1104:1104:1104))
        (PORT datab (817:817:817) (864:864:864))
        (PORT datac (456:456:456) (475:475:475))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (462:462:462))
        (PORT datab (463:463:463) (529:529:529))
        (PORT datac (456:456:456) (475:475:475))
        (PORT datad (757:757:757) (805:805:805))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (465:465:465))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (794:794:794) (852:852:852))
        (PORT datad (1103:1103:1103) (1149:1149:1149))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (875:875:875))
        (PORT datab (775:775:775) (832:832:832))
        (PORT datac (1174:1174:1174) (1181:1181:1181))
        (PORT datad (826:826:826) (853:853:853))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (388:388:388))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1171:1171:1171) (1178:1178:1178))
        (PORT datad (1048:1048:1048) (1090:1090:1090))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (723:723:723))
        (PORT datab (1509:1509:1509) (1538:1538:1538))
        (PORT datac (1443:1443:1443) (1473:1473:1473))
        (PORT datad (719:719:719) (720:720:720))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (781:781:781))
        (PORT datab (710:710:710) (723:723:723))
        (PORT datac (1443:1443:1443) (1473:1473:1473))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (429:429:429))
        (PORT datab (678:678:678) (683:683:683))
        (PORT datac (234:234:234) (284:284:284))
        (PORT datad (703:703:703) (704:704:704))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1511:1511:1511))
        (PORT datab (531:531:531) (584:584:584))
        (PORT datac (730:730:730) (724:724:724))
        (PORT datad (701:701:701) (698:698:698))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (434:434:434))
        (PORT datab (855:855:855) (910:910:910))
        (PORT datac (250:250:250) (293:293:293))
        (PORT datad (299:299:299) (384:384:384))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6633:6633:6633) (6230:6230:6230))
        (PORT ena (1129:1129:1129) (1099:1099:1099))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1204:1204:1204))
        (PORT datab (1207:1207:1207) (1301:1301:1301))
        (PORT datac (1438:1438:1438) (1512:1512:1512))
        (PORT datad (2666:2666:2666) (2730:2730:2730))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6166:6166:6166) (5783:5783:5783))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (919:919:919))
        (PORT datab (1704:1704:1704) (1758:1758:1758))
        (PORT datac (2721:2721:2721) (2773:2773:2773))
        (PORT datad (1509:1509:1509) (1578:1578:1578))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5930:5930:5930) (5542:5542:5542))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1194:1194:1194))
        (PORT datab (1211:1211:1211) (1306:1306:1306))
        (PORT datac (1433:1433:1433) (1506:1506:1506))
        (PORT datad (2666:2666:2666) (2730:2730:2730))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6166:6166:6166) (5783:5783:5783))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2749:2749:2749) (2813:2813:2813))
        (PORT datab (1268:1268:1268) (1353:1353:1353))
        (PORT datac (1542:1542:1542) (1630:1630:1630))
        (PORT datad (847:847:847) (877:877:877))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5979:5979:5979) (5583:5583:5583))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (802:802:802))
        (PORT datab (1049:1049:1049) (1045:1045:1045))
        (PORT datac (774:774:774) (822:822:822))
        (PORT datad (822:822:822) (877:877:877))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (883:883:883))
        (PORT datab (845:845:845) (892:892:892))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1002:1002:1002) (1002:1002:1002))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~33)
    (DELAY
      (ABSOLUTE
        (PORT datac (2332:2332:2332) (2396:2396:2396))
        (PORT datad (806:806:806) (829:829:829))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6321:6321:6321) (5898:5898:5898))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (2330:2330:2330) (2393:2393:2393))
        (PORT datad (732:732:732) (740:740:740))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6321:6321:6321) (5898:5898:5898))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (801:801:801))
        (PORT datab (841:841:841) (890:890:890))
        (PORT datac (768:768:768) (822:822:822))
        (PORT datad (1002:1002:1002) (1001:1001:1001))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1063:1063:1063))
        (PORT datad (2761:2761:2761) (2814:2814:2814))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6233:6233:6233) (5839:5839:5839))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (1847:1847:1847) (1963:1963:1963))
        (PORT datad (656:656:656) (650:650:650))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5992:5992:5992) (5623:5623:5623))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (789:789:789) (840:840:840))
        (PORT datac (1015:1015:1015) (1041:1041:1041))
        (PORT datad (1004:1004:1004) (1003:1003:1003))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2099:2099:2099) (2178:2178:2178))
        (PORT datad (256:256:256) (302:302:302))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5650:5650:5650) (5256:5256:5256))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (1861:1861:1861) (1936:1936:1936))
        (PORT datad (433:433:433) (444:444:444))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5868:5868:5868) (5506:5506:5506))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (884:884:884))
        (PORT datab (1128:1128:1128) (1127:1127:1127))
        (PORT datac (994:994:994) (1015:1015:1015))
        (PORT datad (1134:1134:1134) (1135:1135:1135))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (750:750:750) (751:751:751))
        (PORT datad (2117:2117:2117) (2188:2188:2188))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6262:6262:6262) (5885:5885:5885))
        (PORT ena (1803:1803:1803) (1767:1767:1767))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~40)
    (DELAY
      (ABSOLUTE
        (PORT datac (1819:1819:1819) (1909:1909:1909))
        (PORT datad (736:736:736) (746:746:746))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6434:6434:6434) (6071:6071:6071))
        (PORT ena (976:976:976) (972:972:972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1156:1156:1156))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (260:260:260) (343:343:343))
        (PORT datad (773:773:773) (825:825:825))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (547:547:547))
        (PORT datab (2433:2433:2433) (2498:2498:2498))
        (PORT datac (528:528:528) (616:616:616))
        (PORT datad (1485:1485:1485) (1546:1546:1546))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6839:6839:6839) (6450:6450:6450))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1636:1636:1636))
        (PORT datab (1080:1080:1080) (1087:1087:1087))
        (PORT datac (2721:2721:2721) (2773:2773:2773))
        (PORT datad (1665:1665:1665) (1706:1706:1706))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5930:5930:5930) (5542:5542:5542))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (817:817:817))
        (PORT datab (1089:1089:1089) (1125:1125:1125))
        (PORT datac (1110:1110:1110) (1114:1114:1114))
        (PORT datad (1133:1133:1133) (1135:1135:1135))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2749:2749:2749) (2813:2813:2813))
        (PORT datab (1268:1268:1268) (1353:1353:1353))
        (PORT datac (1542:1542:1542) (1631:1631:1631))
        (PORT datad (848:848:848) (878:878:878))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5979:5979:5979) (5583:5583:5583))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1268:1268:1268))
        (PORT datab (1227:1227:1227) (1289:1289:1289))
        (PORT datac (1820:1820:1820) (1910:1910:1910))
        (PORT datad (1086:1086:1086) (1092:1092:1092))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6434:6434:6434) (6071:6071:6071))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1118:1118:1118) (1163:1163:1163))
        (PORT datac (1111:1111:1111) (1115:1115:1115))
        (PORT datad (746:746:746) (797:797:797))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1266:1266:1266))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1183:1183:1183) (1233:1233:1233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (896:896:896))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (666:666:666) (670:670:670))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (1214:1214:1214) (1261:1261:1261))
        (PORT clrn (6581:6581:6581) (6189:6189:6189))
        (PORT ena (1395:1395:1395) (1359:1359:1359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (1448:1448:1448) (1474:1474:1474))
        (PORT clrn (6581:6581:6581) (6189:6189:6189))
        (PORT ena (1395:1395:1395) (1359:1359:1359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[13\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (780:780:780) (833:833:833))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6581:6581:6581) (6189:6189:6189))
        (PORT ena (1395:1395:1395) (1359:1359:1359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (1182:1182:1182) (1226:1226:1226))
        (PORT clrn (6581:6581:6581) (6189:6189:6189))
        (PORT ena (1395:1395:1395) (1359:1359:1359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (1390:1390:1390) (1386:1386:1386))
        (PORT datad (1169:1169:1169) (1182:1182:1182))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (378:378:378))
        (PORT datab (1388:1388:1388) (1384:1384:1384))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (1423:1423:1423) (1444:1444:1444))
        (PORT clrn (6581:6581:6581) (6189:6189:6189))
        (PORT ena (1395:1395:1395) (1359:1359:1359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (1175:1175:1175) (1225:1225:1225))
        (PORT clrn (6581:6581:6581) (6189:6189:6189))
        (PORT ena (1395:1395:1395) (1359:1359:1359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (375:375:375))
        (PORT datab (1391:1391:1391) (1388:1388:1388))
        (PORT datad (1170:1170:1170) (1183:1183:1183))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (1165:1165:1165) (1211:1211:1211))
        (PORT clrn (6581:6581:6581) (6189:6189:6189))
        (PORT ena (1395:1395:1395) (1359:1359:1359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (1210:1210:1210) (1260:1260:1260))
        (PORT clrn (6581:6581:6581) (6189:6189:6189))
        (PORT ena (1395:1395:1395) (1359:1359:1359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1388:1388:1388) (1384:1384:1384))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (787:787:787) (832:832:832))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6262:6262:6262) (5885:5885:5885))
        (PORT ena (1727:1727:1727) (1663:1663:1663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1408:1408:1408) (1425:1425:1425))
        (PORT clrn (6262:6262:6262) (5885:5885:5885))
        (PORT ena (1727:1727:1727) (1663:1663:1663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (2055:2055:2055) (2033:2033:2033))
        (PORT datad (234:234:234) (259:259:259))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (668:668:668) (747:747:747))
        (PORT clrn (6262:6262:6262) (5885:5885:5885))
        (PORT ena (1727:1727:1727) (1663:1663:1663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (778:778:778) (831:831:831))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6262:6262:6262) (5885:5885:5885))
        (PORT ena (1727:1727:1727) (1663:1663:1663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2054:2054:2054) (2032:2032:2032))
        (PORT datad (419:419:419) (468:468:468))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1463:1463:1463) (1493:1493:1493))
        (PORT clrn (6262:6262:6262) (5885:5885:5885))
        (PORT ena (1727:1727:1727) (1663:1663:1663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1143:1143:1143) (1179:1179:1179))
        (PORT clrn (6262:6262:6262) (5885:5885:5885))
        (PORT ena (1727:1727:1727) (1663:1663:1663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (378:378:378))
        (PORT datab (2062:2062:2062) (2041:2041:2041))
        (PORT datad (239:239:239) (266:266:266))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1493:1493:1493) (1533:1533:1533))
        (PORT clrn (6262:6262:6262) (5885:5885:5885))
        (PORT ena (1727:1727:1727) (1663:1663:1663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (748:748:748) (800:800:800))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6262:6262:6262) (5885:5885:5885))
        (PORT ena (1727:1727:1727) (1663:1663:1663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (2059:2059:2059) (2038:2038:2038))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1265:1265:1265))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1185:1185:1185) (1235:1235:1235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1085:1085:1085))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (664:664:664) (668:668:668))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (714:714:714))
        (PORT datab (269:269:269) (321:321:321))
        (PORT datac (641:641:641) (643:643:643))
        (PORT datad (371:371:371) (377:377:377))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (494:494:494) (526:526:526))
        (PORT datac (1454:1454:1454) (1508:1508:1508))
        (PORT datad (525:525:525) (593:593:593))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6429:6429:6429) (6074:6074:6074))
        (PORT ena (1470:1470:1470) (1441:1441:1441))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (883:883:883))
        (PORT datac (1323:1323:1323) (1330:1330:1330))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6321:6321:6321) (5898:5898:5898))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~50)
    (DELAY
      (ABSOLUTE
        (PORT datac (1319:1319:1319) (1326:1326:1326))
        (PORT datad (732:732:732) (740:740:740))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6321:6321:6321) (5898:5898:5898))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (816:816:816))
        (PORT datab (835:835:835) (879:879:879))
        (PORT datac (1165:1165:1165) (1165:1165:1165))
        (PORT datad (795:795:795) (814:814:814))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~51)
    (DELAY
      (ABSOLUTE
        (PORT datac (1302:1302:1302) (1314:1314:1314))
        (PORT datad (1003:1003:1003) (1015:1015:1015))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6233:6233:6233) (5839:5839:5839))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~48)
    (DELAY
      (ABSOLUTE
        (PORT datac (1954:1954:1954) (1973:1973:1973))
        (PORT datad (658:658:658) (652:652:652))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5992:5992:5992) (5623:5623:5623))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (867:867:867))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (721:721:721) (752:752:752))
        (PORT datad (1037:1037:1037) (1085:1085:1085))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (921:921:921))
        (PORT datab (1706:1706:1706) (1760:1760:1760))
        (PORT datac (1345:1345:1345) (1354:1354:1354))
        (PORT datad (1508:1508:1508) (1576:1576:1576))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5930:5930:5930) (5542:5542:5542))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1980:1980:1980) (1975:1975:1975))
        (PORT datab (1272:1272:1272) (1358:1358:1358))
        (PORT datac (1530:1530:1530) (1616:1616:1616))
        (PORT datad (832:832:832) (860:860:860))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5979:5979:5979) (5583:5583:5583))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1207:1207:1207))
        (PORT datab (1205:1205:1205) (1299:1299:1299))
        (PORT datac (1439:1439:1439) (1513:1513:1513))
        (PORT datad (1636:1636:1636) (1643:1643:1643))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6166:6166:6166) (5783:5783:5783))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1064:1064:1064))
        (PORT datab (789:789:789) (816:816:816))
        (PORT datac (273:273:273) (353:353:353))
        (PORT datad (650:650:650) (682:682:682))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1210:1210:1210))
        (PORT datab (1204:1204:1204) (1298:1298:1298))
        (PORT datac (1441:1441:1441) (1515:1515:1515))
        (PORT datad (1638:1638:1638) (1644:1644:1644))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6166:6166:6166) (5783:5783:5783))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (874:874:874))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (812:812:812) (829:829:829))
        (PORT datad (717:717:717) (743:743:743))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (1979:1979:1979))
        (PORT datab (1270:1270:1270) (1355:1355:1355))
        (PORT datac (1538:1538:1538) (1625:1625:1625))
        (PORT datad (842:842:842) (872:872:872))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5979:5979:5979) (5583:5583:5583))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1643:1643:1643))
        (PORT datab (1074:1074:1074) (1080:1080:1080))
        (PORT datac (1349:1349:1349) (1357:1357:1357))
        (PORT datad (1656:1656:1656) (1695:1695:1695))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5930:5930:5930) (5542:5542:5542))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (546:546:546))
        (PORT datab (1710:1710:1710) (1709:1709:1709))
        (PORT datac (527:527:527) (615:615:615))
        (PORT datad (1486:1486:1486) (1547:1547:1547))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6839:6839:6839) (6450:6450:6450))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (875:875:875))
        (PORT datab (1209:1209:1209) (1204:1204:1204))
        (PORT datac (774:774:774) (816:816:816))
        (PORT datad (786:786:786) (832:832:832))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1269:1269:1269))
        (PORT datab (1701:1701:1701) (1714:1714:1714))
        (PORT datac (1141:1141:1141) (1154:1154:1154))
        (PORT datad (1176:1176:1176) (1244:1244:1244))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6434:6434:6434) (6071:6071:6071))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (796:796:796))
        (PORT datab (236:236:236) (270:270:270))
        (PORT datac (1169:1169:1169) (1170:1170:1170))
        (PORT datad (1056:1056:1056) (1104:1104:1104))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~59)
    (DELAY
      (ABSOLUTE
        (PORT datac (1962:1962:1962) (1961:1961:1961))
        (PORT datad (1074:1074:1074) (1082:1082:1082))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5944:5944:5944) (5558:5558:5558))
        (PORT ena (976:976:976) (972:972:972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1638:1638:1638))
        (PORT datad (262:262:262) (309:309:309))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5650:5650:5650) (5256:5256:5256))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~58)
    (DELAY
      (ABSOLUTE
        (PORT datac (1594:1594:1594) (1596:1596:1596))
        (PORT datad (433:433:433) (444:444:444))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5868:5868:5868) (5506:5506:5506))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (866:866:866))
        (PORT datab (1126:1126:1126) (1168:1168:1168))
        (PORT datac (1165:1165:1165) (1165:1165:1165))
        (PORT datad (1072:1072:1072) (1103:1103:1103))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~56)
    (DELAY
      (ABSOLUTE
        (PORT datac (1666:1666:1666) (1677:1677:1677))
        (PORT datad (735:735:735) (746:746:746))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6434:6434:6434) (6071:6071:6071))
        (PORT ena (976:976:976) (972:972:972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1052:1052:1052))
        (PORT datab (828:828:828) (880:880:880))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (751:751:751) (801:801:801))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1520:1520:1520) (1564:1564:1564))
        (PORT datab (1399:1399:1399) (1439:1439:1439))
        (PORT datac (696:696:696) (707:707:707))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1399:1399:1399) (1440:1440:1440))
        (PORT datac (732:732:732) (740:740:740))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1038:1038:1038) (1086:1086:1086))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5877:5877:5877) (5504:5504:5504))
        (PORT ena (1533:1533:1533) (1523:1523:1523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1130:1130:1130) (1157:1157:1157))
        (PORT clrn (5877:5877:5877) (5504:5504:5504))
        (PORT ena (1533:1533:1533) (1523:1523:1523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1198:1198:1198) (1253:1253:1253))
        (PORT clrn (5877:5877:5877) (5504:5504:5504))
        (PORT ena (1533:1533:1533) (1523:1523:1523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1458:1458:1458) (1500:1500:1500))
        (PORT clrn (5877:5877:5877) (5504:5504:5504))
        (PORT ena (1533:1533:1533) (1523:1523:1523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (491:491:491))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (1359:1359:1359) (1342:1342:1342))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (490:490:490))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2203:2203:2203))
        (PORT asdata (1185:1185:1185) (1236:1236:1236))
        (PORT clrn (5944:5944:5944) (5558:5558:5558))
        (PORT ena (1549:1549:1549) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2203:2203:2203))
        (PORT asdata (1091:1091:1091) (1120:1120:1120))
        (PORT clrn (5944:5944:5944) (5558:5558:5558))
        (PORT ena (1549:1549:1549) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (715:715:715) (756:756:756))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5944:5944:5944) (5558:5558:5558))
        (PORT ena (1549:1549:1549) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2203:2203:2203))
        (PORT asdata (1182:1182:1182) (1220:1220:1220))
        (PORT clrn (5944:5944:5944) (5558:5558:5558))
        (PORT ena (1549:1549:1549) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (808:808:808) (828:828:828))
        (PORT datad (1273:1273:1273) (1258:1258:1258))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (378:378:378))
        (PORT datab (811:811:811) (831:831:831))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (792:792:792) (839:839:839))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5877:5877:5877) (5504:5504:5504))
        (PORT ena (1533:1533:1533) (1523:1523:1523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1735:1735:1735) (1754:1754:1754))
        (PORT clrn (5877:5877:5877) (5504:5504:5504))
        (PORT ena (1533:1533:1533) (1523:1523:1523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (488:488:488))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (1360:1360:1360) (1343:1343:1343))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1189:1189:1189) (1229:1229:1229))
        (PORT clrn (5877:5877:5877) (5504:5504:5504))
        (PORT ena (1533:1533:1533) (1523:1523:1523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1140:1140:1140) (1181:1181:1181))
        (PORT clrn (5877:5877:5877) (5504:5504:5504))
        (PORT ena (1533:1533:1533) (1523:1523:1523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1397:1397:1397))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2203:2203:2203))
        (PORT asdata (1777:1777:1777) (1791:1791:1791))
        (PORT clrn (5944:5944:5944) (5558:5558:5558))
        (PORT ena (1549:1549:1549) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (653:653:653) (686:686:686))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5944:5944:5944) (5558:5558:5558))
        (PORT ena (1549:1549:1549) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1336:1336:1336))
        (PORT datab (810:810:810) (830:830:830))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2203:2203:2203))
        (PORT asdata (1117:1117:1117) (1139:1139:1139))
        (PORT clrn (5944:5944:5944) (5558:5558:5558))
        (PORT ena (1549:1549:1549) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1058:1058:1058) (1106:1106:1106))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5944:5944:5944) (5558:5558:5558))
        (PORT ena (1549:1549:1549) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1334:1334:1334))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (1179:1179:1179) (1209:1209:1209))
        (PORT datac (1487:1487:1487) (1524:1524:1524))
        (PORT datad (761:761:761) (765:765:765))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1176:1176:1176) (1205:1205:1205))
        (PORT datac (700:700:700) (698:698:698))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (971:971:971))
        (PORT datab (269:269:269) (321:321:321))
        (PORT datac (643:643:643) (646:646:646))
        (PORT datad (918:918:918) (899:899:899))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (572:572:572) (636:636:636))
        (PORT datac (455:455:455) (488:488:488))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6429:6429:6429) (6074:6074:6074))
        (PORT ena (1470:1470:1470) (1441:1441:1441))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (2005:2005:2005) (2006:2006:2006))
        (PORT datad (263:263:263) (310:310:310))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5650:5650:5650) (5256:5256:5256))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT asdata (1486:1486:1486) (1539:1539:1539))
        (PORT clrn (6421:6421:6421) (6069:6069:6069))
        (PORT ena (1715:1715:1715) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~64)
    (DELAY
      (ABSOLUTE
        (PORT datac (2039:2039:2039) (2058:2058:2058))
        (PORT datad (663:663:663) (658:658:658))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5992:5992:5992) (5623:5623:5623))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT asdata (1665:1665:1665) (1682:1682:1682))
        (PORT clrn (6421:6421:6421) (6069:6069:6069))
        (PORT ena (1715:1715:1715) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1420:1420:1420))
        (PORT datad (732:732:732) (740:740:740))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6321:6321:6321) (5898:5898:5898))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (734:734:734) (784:784:784))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6421:6421:6421) (6069:6069:6069))
        (PORT ena (1715:1715:1715) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~74)
    (DELAY
      (ABSOLUTE
        (PORT datac (1961:1961:1961) (1964:1964:1964))
        (PORT datad (433:433:433) (444:444:444))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5868:5868:5868) (5506:5506:5506))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT asdata (1436:1436:1436) (1476:1476:1476))
        (PORT clrn (6421:6421:6421) (6069:6069:6069))
        (PORT ena (1715:1715:1715) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (520:520:520))
        (PORT datab (848:848:848) (867:867:867))
        (PORT datad (783:783:783) (799:799:799))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (830:830:830) (843:843:843))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1635:1635:1635))
        (PORT datab (1081:1081:1081) (1089:1089:1089))
        (PORT datac (1533:1533:1533) (1542:1542:1542))
        (PORT datad (1667:1667:1667) (1708:1708:1708))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5930:5930:5930) (5542:5542:5542))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1146:1146:1146) (1201:1201:1201))
        (PORT clrn (6839:6839:6839) (6450:6450:6450))
        (PORT ena (1433:1433:1433) (1394:1394:1394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1208:1208:1208))
        (PORT datab (1205:1205:1205) (1299:1299:1299))
        (PORT datac (1440:1440:1440) (1514:1514:1514))
        (PORT datad (1289:1289:1289) (1302:1302:1302))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6166:6166:6166) (5783:5783:5783))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1719:1719:1719) (1732:1732:1732))
        (PORT clrn (6839:6839:6839) (6450:6450:6450))
        (PORT ena (1433:1433:1433) (1394:1394:1394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1209:1209:1209))
        (PORT datab (1205:1205:1205) (1298:1298:1298))
        (PORT datac (1440:1440:1440) (1514:1514:1514))
        (PORT datad (1288:1288:1288) (1302:1302:1302))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6166:6166:6166) (5783:5783:5783))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1372:1372:1372) (1390:1390:1390))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6839:6839:6839) (6450:6450:6450))
        (PORT ena (1433:1433:1433) (1394:1394:1394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (547:547:547))
        (PORT datab (2604:2604:2604) (2571:2571:2571))
        (PORT datac (528:528:528) (617:617:617))
        (PORT datad (1485:1485:1485) (1546:1546:1546))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6839:6839:6839) (6450:6450:6450))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1052:1052:1052) (1079:1079:1079))
        (PORT clrn (6839:6839:6839) (6450:6450:6450))
        (PORT ena (1433:1433:1433) (1394:1394:1394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (750:750:750) (772:772:772))
        (PORT datad (1017:1017:1017) (1025:1025:1025))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (748:748:748) (769:769:769))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1171:1171:1171))
        (PORT datab (757:757:757) (774:774:774))
        (PORT datac (1326:1326:1326) (1300:1300:1300))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (912:912:912))
        (PORT datab (1695:1695:1695) (1747:1747:1747))
        (PORT datac (1536:1536:1536) (1545:1545:1545))
        (PORT datad (1515:1515:1515) (1585:1585:1585))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5930:5930:5930) (5542:5542:5542))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (776:776:776) (823:823:823))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6839:6839:6839) (6450:6450:6450))
        (PORT ena (1433:1433:1433) (1394:1394:1394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1675:1675:1675))
        (PORT datab (1627:1627:1627) (1623:1623:1623))
        (PORT datac (1224:1224:1224) (1315:1315:1315))
        (PORT datad (838:838:838) (867:867:867))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5979:5979:5979) (5583:5583:5583))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1219:1219:1219) (1267:1267:1267))
        (PORT clrn (6839:6839:6839) (6450:6450:6450))
        (PORT ena (1433:1433:1433) (1394:1394:1394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1674:1674:1674))
        (PORT datab (1627:1627:1627) (1623:1623:1623))
        (PORT datac (1225:1225:1225) (1315:1315:1315))
        (PORT datad (837:837:837) (866:866:866))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5979:5979:5979) (5583:5583:5583))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1421:1421:1421) (1436:1436:1436))
        (PORT clrn (6839:6839:6839) (6450:6450:6450))
        (PORT ena (1433:1433:1433) (1394:1394:1394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1270:1270:1270))
        (PORT datab (1223:1223:1223) (1284:1284:1284))
        (PORT datac (1139:1139:1139) (1151:1151:1151))
        (PORT datad (1884:1884:1884) (1872:1872:1872))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6434:6434:6434) (6071:6071:6071))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (1492:1492:1492) (1532:1532:1532))
        (PORT clrn (6839:6839:6839) (6450:6450:6450))
        (PORT ena (1433:1433:1433) (1394:1394:1394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (746:746:746) (767:767:767))
        (PORT datad (1020:1020:1020) (1028:1028:1028))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (527:527:527))
        (PORT datab (753:753:753) (775:775:775))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (879:879:879))
        (PORT datad (1358:1358:1358) (1370:1370:1370))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6321:6321:6321) (5898:5898:5898))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT asdata (1157:1157:1157) (1199:1199:1199))
        (PORT clrn (6421:6421:6421) (6069:6069:6069))
        (PORT ena (1715:1715:1715) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1408:1408:1408))
        (PORT datad (752:752:752) (766:766:766))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6323:6323:6323) (5943:5943:5943))
        (PORT ena (1778:1778:1778) (1746:1746:1746))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (761:761:761) (815:815:815))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6421:6421:6421) (6069:6069:6069))
        (PORT ena (1715:1715:1715) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~72)
    (DELAY
      (ABSOLUTE
        (PORT datac (1636:1636:1636) (1643:1643:1643))
        (PORT datad (733:733:733) (744:744:744))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6434:6434:6434) (6071:6071:6071))
        (PORT ena (976:976:976) (972:972:972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT asdata (1492:1492:1492) (1538:1538:1538))
        (PORT clrn (6421:6421:6421) (6069:6069:6069))
        (PORT ena (1715:1715:1715) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (848:848:848) (867:867:867))
        (PORT datad (784:784:784) (799:799:799))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~67)
    (DELAY
      (ABSOLUTE
        (PORT datac (1560:1560:1560) (1562:1562:1562))
        (PORT datad (997:997:997) (1008:1008:1008))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6233:6233:6233) (5839:5839:5839))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT asdata (1371:1371:1371) (1396:1396:1396))
        (PORT clrn (6421:6421:6421) (6069:6069:6069))
        (PORT ena (1715:1715:1715) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (800:800:800) (822:822:822))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (988:988:988))
        (PORT datab (748:748:748) (761:761:761))
        (PORT datac (402:402:402) (409:409:409))
        (PORT datad (718:718:718) (722:722:722))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1177:1177:1177))
        (PORT datab (1063:1063:1063) (1109:1109:1109))
        (PORT datac (797:797:797) (807:807:807))
        (PORT datad (685:685:685) (687:687:687))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (861:861:861))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (797:797:797) (807:807:807))
        (PORT datad (1073:1073:1073) (1116:1116:1116))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1355:1355:1355))
        (PORT datab (1083:1083:1083) (1107:1107:1107))
        (PORT datac (797:797:797) (807:807:807))
        (PORT datad (685:685:685) (687:687:687))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1161:1161:1161))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (796:796:796) (806:806:806))
        (PORT datad (1138:1138:1138) (1178:1178:1178))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1805:1805:1805) (1824:1824:1824))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1692:1692:1692) (1713:1713:1713))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (829:829:829))
        (PORT datab (782:782:782) (829:829:829))
        (PORT datac (796:796:796) (806:806:806))
        (PORT datad (682:682:682) (683:683:683))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (740:740:740))
        (PORT datab (998:998:998) (1031:1031:1031))
        (PORT datac (1255:1255:1255) (1277:1277:1277))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1228:1228:1228))
        (PORT datab (1087:1087:1087) (1118:1118:1118))
        (PORT datac (757:757:757) (800:800:800))
        (PORT datad (828:828:828) (855:855:855))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1097:1097:1097))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (737:737:737) (777:777:777))
        (PORT datad (827:827:827) (854:854:854))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1806:1806:1806) (1825:1825:1825))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (695:695:695) (695:695:695))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (760:760:760))
        (PORT datab (269:269:269) (321:321:321))
        (PORT datac (643:643:643) (646:646:646))
        (PORT datad (596:596:596) (584:584:584))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (466:466:466))
        (PORT datab (488:488:488) (519:519:519))
        (PORT datac (1460:1460:1460) (1516:1516:1516))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6429:6429:6429) (6074:6074:6074))
        (PORT ena (1470:1470:1470) (1441:1441:1441))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2639:2639:2639) (2593:2593:2593))
        (PORT datad (732:732:732) (740:740:740))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6321:6321:6321) (5898:5898:5898))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT asdata (1147:1147:1147) (1203:1203:1203))
        (PORT clrn (6275:6275:6275) (5866:5866:5866))
        (PORT ena (1799:1799:1799) (1772:1772:1772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~80)
    (DELAY
      (ABSOLUTE
        (PORT datac (2005:2005:2005) (1986:1986:1986))
        (PORT datad (654:654:654) (648:648:648))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5992:5992:5992) (5623:5623:5623))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1093:1093:1093) (1145:1145:1145))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6275:6275:6275) (5866:5866:5866))
        (PORT ena (1799:1799:1799) (1772:1772:1772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1410:1410:1410))
        (PORT datab (1165:1165:1165) (1189:1189:1189))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1066:1066:1066))
        (PORT datac (1998:1998:1998) (1995:1995:1995))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6233:6233:6233) (5839:5839:5839))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT asdata (843:843:843) (888:888:888))
        (PORT clrn (6275:6275:6275) (5866:5866:5866))
        (PORT ena (1799:1799:1799) (1772:1772:1772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2642:2642:2642) (2597:2597:2597))
        (PORT datad (806:806:806) (828:828:828))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6321:6321:6321) (5898:5898:5898))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (783:783:783) (837:837:837))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6275:6275:6275) (5866:5866:5866))
        (PORT ena (1799:1799:1799) (1772:1772:1772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1408:1408:1408))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~88)
    (DELAY
      (ABSOLUTE
        (PORT datac (2668:2668:2668) (2634:2634:2634))
        (PORT datad (715:715:715) (721:721:721))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5649:5649:5649) (5255:5255:5255))
        (PORT ena (1181:1181:1181) (1161:1161:1161))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT asdata (670:670:670) (750:750:750))
        (PORT clrn (5649:5649:5649) (5255:5255:5255))
        (PORT ena (1766:1766:1766) (1735:1735:1735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~91)
    (DELAY
      (ABSOLUTE
        (PORT datac (1363:1363:1363) (1376:1376:1376))
        (PORT datad (1074:1074:1074) (1082:1082:1082))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5944:5944:5944) (5558:5558:5558))
        (PORT ena (976:976:976) (972:972:972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT asdata (1451:1451:1451) (1484:1484:1484))
        (PORT clrn (5649:5649:5649) (5255:5255:5255))
        (PORT ena (1766:1766:1766) (1735:1735:1735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~90)
    (DELAY
      (ABSOLUTE
        (PORT datac (2633:2633:2633) (2598:2598:2598))
        (PORT datad (433:433:433) (444:444:444))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5868:5868:5868) (5506:5506:5506))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT asdata (1408:1408:1408) (1447:1447:1447))
        (PORT clrn (5649:5649:5649) (5255:5255:5255))
        (PORT ena (1766:1766:1766) (1735:1735:1735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~89)
    (DELAY
      (ABSOLUTE
        (PORT datac (2365:2365:2365) (2347:2347:2347))
        (PORT datad (261:261:261) (308:308:308))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5650:5650:5650) (5256:5256:5256))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT asdata (1222:1222:1222) (1270:1270:1270))
        (PORT clrn (5649:5649:5649) (5255:5255:5255))
        (PORT ena (1766:1766:1766) (1735:1735:1735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1647:1647:1647))
        (PORT datab (1121:1121:1121) (1123:1123:1123))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1650:1650:1650))
        (PORT datab (284:284:284) (366:366:366))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (549:549:549))
        (PORT datab (2245:2245:2245) (2205:2205:2205))
        (PORT datac (533:533:533) (623:623:623))
        (PORT datad (1483:1483:1483) (1544:1544:1544))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6839:6839:6839) (6450:6450:6450))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT asdata (1482:1482:1482) (1522:1522:1522))
        (PORT clrn (5649:5649:5649) (5255:5255:5255))
        (PORT ena (1766:1766:1766) (1735:1735:1735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1551:1551:1551) (1639:1639:1639))
        (PORT datab (1078:1078:1078) (1084:1084:1084))
        (PORT datac (2573:2573:2573) (2533:2533:2533))
        (PORT datad (1662:1662:1662) (1702:1702:1702))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5930:5930:5930) (5542:5542:5542))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT asdata (1212:1212:1212) (1249:1249:1249))
        (PORT clrn (5649:5649:5649) (5255:5255:5255))
        (PORT ena (1766:1766:1766) (1735:1735:1735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1651:1651:1651))
        (PORT datab (1125:1125:1125) (1128:1128:1128))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1430:1430:1430))
        (PORT datab (1272:1272:1272) (1357:1357:1357))
        (PORT datac (1531:1531:1531) (1618:1618:1618))
        (PORT datad (834:834:834) (863:863:863))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5979:5979:5979) (5583:5583:5583))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT asdata (1533:1533:1533) (1558:1558:1558))
        (PORT clrn (5649:5649:5649) (5255:5255:5255))
        (PORT ena (1766:1766:1766) (1735:1735:1735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1271:1271:1271))
        (PORT datab (1129:1129:1129) (1131:1131:1131))
        (PORT datac (2351:2351:2351) (2326:2326:2326))
        (PORT datad (1171:1171:1171) (1238:1238:1238))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6434:6434:6434) (6071:6071:6071))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (440:440:440) (498:498:498))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5649:5649:5649) (5255:5255:5255))
        (PORT ena (1766:1766:1766) (1735:1735:1735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1646:1646:1646))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1848:1848:1848) (1880:1880:1880))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2478:2478:2478) (2481:2481:2481))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1639:1639:1639))
        (PORT datab (2614:2614:2614) (2567:2567:2567))
        (PORT datac (830:830:830) (870:870:870))
        (PORT datad (1661:1661:1661) (1701:1701:1701))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5930:5930:5930) (5542:5542:5542))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (520:520:520))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6275:6275:6275) (5866:5866:5866))
        (PORT ena (1799:1799:1799) (1772:1772:1772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1430:1430:1430))
        (PORT datab (1272:1272:1272) (1357:1357:1357))
        (PORT datac (1532:1532:1532) (1619:1619:1619))
        (PORT datad (835:835:835) (864:864:864))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5979:5979:5979) (5583:5583:5583))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT asdata (1193:1193:1193) (1247:1247:1247))
        (PORT clrn (6275:6275:6275) (5866:5866:5866))
        (PORT ena (1799:1799:1799) (1772:1772:1772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1205:1205:1205))
        (PORT datab (1206:1206:1206) (1300:1300:1300))
        (PORT datac (1438:1438:1438) (1512:1512:1512))
        (PORT datad (1605:1605:1605) (1585:1585:1585))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6166:6166:6166) (5783:5783:5783))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT asdata (1451:1451:1451) (1487:1487:1487))
        (PORT clrn (6275:6275:6275) (5866:5866:5866))
        (PORT ena (1799:1799:1799) (1772:1772:1772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1197:1197:1197))
        (PORT datab (1210:1210:1210) (1305:1305:1305))
        (PORT datac (1435:1435:1435) (1508:1508:1508))
        (PORT datad (1605:1605:1605) (1586:1586:1586))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6166:6166:6166) (5783:5783:5783))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT asdata (1189:1189:1189) (1229:1229:1229))
        (PORT clrn (6275:6275:6275) (5866:5866:5866))
        (PORT ena (1799:1799:1799) (1772:1772:1772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1410:1410:1410))
        (PORT datab (1164:1164:1164) (1189:1189:1189))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1408:1408:1408))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (694:694:694) (692:692:692))
        (PORT datac (676:676:676) (679:679:679))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (830:830:830))
        (PORT datab (1058:1058:1058) (1072:1072:1072))
        (PORT datac (737:737:737) (797:797:797))
        (PORT datad (780:780:780) (833:833:833))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1054:1054:1054) (1067:1067:1067))
        (PORT datac (434:434:434) (484:484:484))
        (PORT datad (1090:1090:1090) (1142:1142:1142))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (827:827:827))
        (PORT datab (1054:1054:1054) (1067:1067:1067))
        (PORT datac (786:786:786) (844:844:844))
        (PORT datad (782:782:782) (817:817:817))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (867:867:867))
        (PORT datab (506:506:506) (560:560:560))
        (PORT datac (1022:1022:1022) (1035:1035:1035))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1161:1161:1161))
        (PORT datab (854:854:854) (901:901:901))
        (PORT datac (1000:1000:1000) (1043:1043:1043))
        (PORT datad (1075:1075:1075) (1084:1084:1084))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1161:1161:1161))
        (PORT datab (1078:1078:1078) (1117:1117:1117))
        (PORT datac (261:261:261) (344:344:344))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1160:1160:1160))
        (PORT datab (1113:1113:1113) (1152:1152:1152))
        (PORT datac (802:802:802) (843:843:843))
        (PORT datad (1073:1073:1073) (1081:1081:1081))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1161:1161:1161))
        (PORT datab (472:472:472) (540:540:540))
        (PORT datac (1127:1127:1127) (1157:1157:1157))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1848:1848:1848) (1879:1879:1879))
        (PORT datab (2509:2509:2509) (2520:2520:2520))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (705:705:705))
        (PORT datab (2508:2508:2508) (2520:2520:2520))
        (PORT datac (704:704:704) (701:701:701))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (470:470:470))
        (PORT datab (711:711:711) (723:723:723))
        (PORT datac (646:646:646) (649:649:649))
        (PORT datad (981:981:981) (983:983:983))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (494:494:494) (526:526:526))
        (PORT datac (1453:1453:1453) (1507:1507:1507))
        (PORT datad (524:524:524) (592:592:592))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6429:6429:6429) (6074:6074:6074))
        (PORT ena (1470:1470:1470) (1441:1441:1441))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1323:1323:1323))
        (PORT datab (1929:1929:1929) (1908:1908:1908))
        (PORT datad (375:375:375) (380:380:380))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5650:5650:5650) (5256:5256:5256))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1322:1322:1322))
        (PORT datab (1929:1929:1929) (1908:1908:1908))
        (PORT datad (259:259:259) (305:305:305))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5650:5650:5650) (5256:5256:5256))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1938:1938:1938) (1938:1938:1938))
        (PORT datab (1070:1070:1070) (1089:1089:1089))
        (PORT datad (433:433:433) (444:444:444))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5868:5868:5868) (5506:5506:5506))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1308:1308:1308))
        (PORT datab (2164:2164:2164) (2174:2174:2174))
        (PORT datac (1348:1348:1348) (1373:1373:1373))
        (PORT datad (749:749:749) (788:788:788))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1079:1079:1079))
        (PORT datab (2434:2434:2434) (2395:2395:2395))
        (PORT datad (655:655:655) (648:648:648))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5992:5992:5992) (5623:5623:5623))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2167:2167:2167))
        (PORT datab (799:799:799) (844:844:844))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (754:754:754) (802:802:802))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (998:998:998))
        (PORT datab (1024:1024:1024) (1019:1019:1019))
        (PORT datad (2705:2705:2705) (2648:2648:2648))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6035:6035:6035) (5650:5650:5650))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (994:994:994))
        (PORT datab (979:979:979) (961:961:961))
        (PORT datad (2708:2708:2708) (2652:2652:2652))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6035:6035:6035) (5650:5650:5650))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (993:993:993))
        (PORT datab (2715:2715:2715) (2658:2658:2658))
        (PORT datad (705:705:705) (705:705:705))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6035:6035:6035) (5650:5650:5650))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (391:391:391))
        (PORT datab (2165:2165:2165) (2175:2175:2175))
        (PORT datac (1351:1351:1351) (1375:1375:1375))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2479:2479:2479) (2463:2463:2463))
        (PORT datab (1261:1261:1261) (1243:1243:1243))
        (PORT datad (1046:1046:1046) (1037:1037:1037))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6170:6170:6170) (5813:5813:5813))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (535:535:535))
        (PORT datab (2132:2132:2132) (2153:2153:2153))
        (PORT datac (396:396:396) (399:399:399))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (808:808:808))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (989:989:989) (1015:1015:1015))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1190:1190:1190) (1237:1237:1237))
        (PORT datac (1103:1103:1103) (1101:1101:1101))
        (PORT datad (1112:1112:1112) (1166:1166:1166))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (458:458:458))
        (PORT datab (2523:2523:2523) (2479:2479:2479))
        (PORT datad (960:960:960) (953:953:953))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6022:6022:6022) (5629:5629:5629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1191:1191:1191) (1238:1238:1238))
        (PORT datac (1103:1103:1103) (1101:1101:1101))
        (PORT datad (1112:1112:1112) (1165:1165:1165))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2526:2526:2526) (2482:2482:2482))
        (PORT datad (956:956:956) (949:949:949))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6022:6022:6022) (5629:5629:5629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2124:2124:2124) (2138:2138:2138))
        (PORT datab (1382:1382:1382) (1401:1401:1401))
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1192:1192:1192) (1239:1239:1239))
        (PORT datac (1104:1104:1104) (1102:1102:1102))
        (PORT datad (1110:1110:1110) (1163:1163:1163))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (422:422:422))
        (PORT datab (2529:2529:2529) (2485:2485:2485))
        (PORT datad (953:953:953) (945:945:945))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6022:6022:6022) (5629:5629:5629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1192:1192:1192) (1239:1239:1239))
        (PORT datac (1104:1104:1104) (1102:1102:1102))
        (PORT datad (1110:1110:1110) (1163:1163:1163))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (426:426:426))
        (PORT datab (2521:2521:2521) (2477:2477:2477))
        (PORT datad (962:962:962) (955:955:955))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6022:6022:6022) (5629:5629:5629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (294:294:294) (380:380:380))
        (PORT datac (2089:2089:2089) (2096:2096:2096))
        (PORT datad (276:276:276) (347:347:347))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1128:1128:1128))
        (PORT datac (1165:1165:1165) (1208:1208:1208))
        (PORT datad (1118:1118:1118) (1173:1173:1173))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2483:2483:2483) (2467:2467:2467))
        (PORT datab (1258:1258:1258) (1239:1239:1239))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6170:6170:6170) (5813:5813:5813))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1128:1128:1128))
        (PORT datac (1166:1166:1166) (1209:1209:1209))
        (PORT datad (1117:1117:1117) (1172:1172:1172))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2484:2484:2484) (2469:2469:2469))
        (PORT datab (1256:1256:1256) (1237:1237:1237))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6170:6170:6170) (5813:5813:5813))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (531:531:531))
        (PORT datab (290:290:290) (375:375:375))
        (PORT datac (1558:1558:1558) (1558:1558:1558))
        (PORT datad (2101:2101:2101) (2113:2113:2113))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1128:1128:1128))
        (PORT datac (1166:1166:1166) (1208:1208:1208))
        (PORT datad (1118:1118:1118) (1172:1172:1172))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2480:2480:2480) (2465:2465:2465))
        (PORT datab (1260:1260:1260) (1242:1242:1242))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6170:6170:6170) (5813:5813:5813))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1126:1126:1126))
        (PORT datac (1167:1167:1167) (1210:1210:1210))
        (PORT datad (1115:1115:1115) (1169:1169:1169))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2482:2482:2482) (2467:2467:2467))
        (PORT datab (1258:1258:1258) (1240:1240:1240))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6170:6170:6170) (5813:5813:5813))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (2133:2133:2133) (2154:2154:2154))
        (PORT datac (259:259:259) (342:342:342))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (404:404:404) (408:408:408))
        (PORT datac (990:990:990) (1015:1015:1015))
        (PORT datad (377:377:377) (384:384:384))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6022:6022:6022) (5629:5629:5629))
        (PORT ena (1671:1671:1671) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT asdata (1166:1166:1166) (1207:1207:1207))
        (PORT clrn (6022:6022:6022) (5629:5629:5629))
        (PORT ena (1671:1671:1671) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (703:703:703) (748:748:748))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6022:6022:6022) (5629:5629:5629))
        (PORT ena (1671:1671:1671) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT asdata (669:669:669) (748:748:748))
        (PORT clrn (6022:6022:6022) (5629:5629:5629))
        (PORT ena (1671:1671:1671) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (2037:2037:2037) (2005:2005:2005))
        (PORT datad (1059:1059:1059) (1069:1069:1069))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (1106:1106:1106) (1113:1113:1113))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (1403:1403:1403) (1417:1417:1417))
        (PORT clrn (6035:6035:6035) (5650:5650:5650))
        (PORT ena (1676:1676:1676) (1634:1634:1634))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6035:6035:6035) (5650:5650:5650))
        (PORT ena (1676:1676:1676) (1634:1634:1634))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2049:2049:2049) (2029:2029:2029))
        (PORT datab (1111:1111:1111) (1118:1118:1118))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (894:894:894) (940:940:940))
        (PORT clrn (6035:6035:6035) (5650:5650:5650))
        (PORT ena (1676:1676:1676) (1634:1634:1634))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (1175:1175:1175) (1214:1214:1214))
        (PORT clrn (6035:6035:6035) (5650:5650:5650))
        (PORT ena (1676:1676:1676) (1634:1634:1634))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (1113:1113:1113) (1120:1120:1120))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1809:1809:1809) (1823:1823:1823))
        (PORT datab (768:768:768) (770:770:770))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (377:377:377) (384:384:384))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT asdata (669:669:669) (748:748:748))
        (PORT clrn (6170:6170:6170) (5813:5813:5813))
        (PORT ena (1872:1872:1872) (1795:1795:1795))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2191:2191:2191))
        (PORT asdata (1159:1159:1159) (1202:1202:1202))
        (PORT clrn (6443:6443:6443) (6083:6083:6083))
        (PORT ena (1392:1392:1392) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6170:6170:6170) (5813:5813:5813))
        (PORT ena (1872:1872:1872) (1795:1795:1795))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2191:2191:2191))
        (PORT asdata (1155:1155:1155) (1191:1191:1191))
        (PORT clrn (6443:6443:6443) (6083:6083:6083))
        (PORT ena (1392:1392:1392) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (884:884:884))
        (PORT datab (1383:1383:1383) (1359:1359:1359))
        (PORT datad (792:792:792) (825:825:825))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1049:1049:1049))
        (PORT datab (834:834:834) (864:864:864))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (1648:1648:1648) (1669:1669:1669))
        (PORT clrn (6035:6035:6035) (5650:5650:5650))
        (PORT ena (1676:1676:1676) (1634:1634:1634))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (756:756:756) (805:805:805))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6035:6035:6035) (5650:5650:5650))
        (PORT ena (1676:1676:1676) (1634:1634:1634))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2050:2050:2050) (2030:2030:2030))
        (PORT datab (1112:1112:1112) (1119:1119:1119))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (683:683:683) (759:759:759))
        (PORT clrn (6035:6035:6035) (5650:5650:5650))
        (PORT ena (1676:1676:1676) (1634:1634:1634))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (667:667:667) (748:748:748))
        (PORT clrn (6035:6035:6035) (5650:5650:5650))
        (PORT ena (1676:1676:1676) (1634:1634:1634))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2051:2051:2051) (2031:2031:2031))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (771:771:771) (773:773:773))
        (PORT datac (664:664:664) (654:654:654))
        (PORT datad (402:402:402) (408:408:408))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (916:916:916))
        (PORT datab (709:709:709) (714:714:714))
        (PORT datac (645:645:645) (649:649:649))
        (PORT datad (406:406:406) (422:422:422))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1505:1505:1505) (1554:1554:1554))
        (PORT datab (572:572:572) (636:636:636))
        (PORT datac (454:454:454) (487:487:487))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6429:6429:6429) (6074:6074:6074))
        (PORT ena (1470:1470:1470) (1441:1441:1441))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (464:464:464))
        (PORT datac (447:447:447) (479:479:479))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (441:441:441))
        (PORT datad (299:299:299) (384:384:384))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~123)
    (DELAY
      (ABSOLUTE
        (PORT datac (1407:1407:1407) (1423:1423:1423))
        (PORT datad (805:805:805) (828:828:828))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6321:6321:6321) (5898:5898:5898))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (467:467:467) (524:524:524))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6284:6284:6284) (5867:5867:5867))
        (PORT ena (1716:1716:1716) (1673:1673:1673))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~121)
    (DELAY
      (ABSOLUTE
        (PORT datab (2571:2571:2571) (2551:2551:2551))
        (PORT datad (736:736:736) (747:747:747))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6434:6434:6434) (6071:6071:6071))
        (PORT ena (976:976:976) (972:972:972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT asdata (1360:1360:1360) (1384:1384:1384))
        (PORT clrn (6284:6284:6284) (5867:5867:5867))
        (PORT ena (1716:1716:1716) (1673:1673:1673))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1356:1356:1356))
        (PORT datab (285:285:285) (367:367:367))
        (PORT datad (1172:1172:1172) (1193:1193:1193))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~117)
    (DELAY
      (ABSOLUTE
        (PORT datab (2234:2234:2234) (2189:2189:2189))
        (PORT datad (1073:1073:1073) (1081:1081:1081))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5944:5944:5944) (5558:5558:5558))
        (PORT ena (976:976:976) (972:972:972))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT asdata (1415:1415:1415) (1449:1449:1449))
        (PORT clrn (6284:6284:6284) (5867:5867:5867))
        (PORT ena (1716:1716:1716) (1673:1673:1673))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1069:1069:1069))
        (PORT datad (1346:1346:1346) (1352:1352:1352))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6233:6233:6233) (5839:5839:5839))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT asdata (1179:1179:1179) (1215:1215:1215))
        (PORT clrn (6284:6284:6284) (5867:5867:5867))
        (PORT ena (1716:1716:1716) (1673:1673:1673))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (284:284:284) (367:367:367))
        (PORT datad (1174:1174:1174) (1196:1196:1196))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1576:1576:1576) (1673:1673:1673))
        (PORT datab (1404:1404:1404) (1417:1417:1417))
        (PORT datac (1225:1225:1225) (1315:1315:1315))
        (PORT datad (836:836:836) (865:865:865))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5979:5979:5979) (5583:5583:5583))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (462:462:462) (517:517:517))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6128:6128:6128) (5773:5773:5773))
        (PORT ena (1762:1762:1762) (1740:1740:1740))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1269:1269:1269))
        (PORT datab (2567:2567:2567) (2547:2547:2547))
        (PORT datac (1141:1141:1141) (1153:1153:1153))
        (PORT datad (1176:1176:1176) (1243:1243:1243))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6434:6434:6434) (6071:6071:6071))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT asdata (1461:1461:1461) (1514:1514:1514))
        (PORT clrn (6128:6128:6128) (5773:5773:5773))
        (PORT ena (1762:1762:1762) (1740:1740:1740))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (1444:1444:1444) (1444:1444:1444))
        (PORT datad (983:983:983) (983:983:983))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1683:1683:1683))
        (PORT datab (1403:1403:1403) (1415:1415:1415))
        (PORT datac (1222:1222:1222) (1312:1312:1312))
        (PORT datad (846:846:846) (876:876:876))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5979:5979:5979) (5583:5583:5583))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (519:519:519))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6128:6128:6128) (5773:5773:5773))
        (PORT ena (1762:1762:1762) (1740:1740:1740))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (918:918:918))
        (PORT datab (1702:1702:1702) (1755:1755:1755))
        (PORT datac (1390:1390:1390) (1405:1405:1405))
        (PORT datad (1510:1510:1510) (1579:1579:1579))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5930:5930:5930) (5542:5542:5542))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT asdata (1405:1405:1405) (1433:1433:1433))
        (PORT clrn (6128:6128:6128) (5773:5773:5773))
        (PORT ena (1762:1762:1762) (1740:1740:1740))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (419:419:419))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (1400:1400:1400) (1404:1404:1404))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1201:1201:1201))
        (PORT datab (1208:1208:1208) (1303:1303:1303))
        (PORT datac (1436:1436:1436) (1510:1510:1510))
        (PORT datad (1298:1298:1298) (1307:1307:1307))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6166:6166:6166) (5783:5783:5783))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT asdata (872:872:872) (921:921:921))
        (PORT clrn (6128:6128:6128) (5773:5773:5773))
        (PORT ena (1762:1762:1762) (1740:1740:1740))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (547:547:547))
        (PORT datab (2149:2149:2149) (2097:2097:2097))
        (PORT datac (529:529:529) (618:618:618))
        (PORT datad (1485:1485:1485) (1546:1546:1546))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6839:6839:6839) (6450:6450:6450))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT asdata (1692:1692:1692) (1706:1706:1706))
        (PORT clrn (6128:6128:6128) (5773:5773:5773))
        (PORT ena (1762:1762:1762) (1740:1740:1740))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1033:1033:1033))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (1401:1401:1401) (1406:1406:1406))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1641:1641:1641))
        (PORT datab (1075:1075:1075) (1081:1081:1081))
        (PORT datac (1389:1389:1389) (1404:1404:1404))
        (PORT datad (1658:1658:1658) (1698:1698:1698))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5930:5930:5930) (5542:5542:5542))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT asdata (1220:1220:1220) (1271:1271:1271))
        (PORT clrn (6128:6128:6128) (5773:5773:5773))
        (PORT ena (1762:1762:1762) (1740:1740:1740))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1198:1198:1198))
        (PORT datab (1210:1210:1210) (1304:1304:1304))
        (PORT datac (1435:1435:1435) (1508:1508:1508))
        (PORT datad (1299:1299:1299) (1307:1307:1307))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6166:6166:6166) (5783:5783:5783))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2204:2204:2204))
        (PORT asdata (1124:1124:1124) (1137:1137:1137))
        (PORT clrn (6128:6128:6128) (5773:5773:5773))
        (PORT ena (1762:1762:1762) (1740:1740:1740))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (421:421:421))
        (PORT datab (284:284:284) (366:366:366))
        (PORT datad (1401:1401:1401) (1406:1406:1406))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (930:930:930))
        (PORT datab (1627:1627:1627) (1614:1614:1614))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2027:2027:2027) (2044:2044:2044))
        (PORT datad (657:657:657) (651:651:651))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5992:5992:5992) (5623:5623:5623))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1079:1079:1079) (1125:1125:1125))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6284:6284:6284) (5867:5867:5867))
        (PORT ena (1716:1716:1716) (1673:1673:1673))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~118)
    (DELAY
      (ABSOLUTE
        (PORT datac (1896:1896:1896) (1863:1863:1863))
        (PORT datad (262:262:262) (309:309:309))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5650:5650:5650) (5256:5256:5256))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT asdata (1167:1167:1167) (1222:1222:1222))
        (PORT clrn (6284:6284:6284) (5867:5867:5867))
        (PORT ena (1716:1716:1716) (1673:1673:1673))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~122)
    (DELAY
      (ABSOLUTE
        (PORT datac (1948:1948:1948) (1943:1943:1943))
        (PORT datad (433:433:433) (444:444:444))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5868:5868:5868) (5506:5506:5506))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT asdata (1426:1426:1426) (1449:1449:1449))
        (PORT clrn (6284:6284:6284) (5867:5867:5867))
        (PORT ena (1716:1716:1716) (1673:1673:1673))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~120)
    (DELAY
      (ABSOLUTE
        (PORT datac (1407:1407:1407) (1424:1424:1424))
        (PORT datad (731:731:731) (740:740:740))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6321:6321:6321) (5898:5898:5898))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (434:434:434) (489:489:489))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6284:6284:6284) (5867:5867:5867))
        (PORT ena (1716:1716:1716) (1673:1673:1673))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1357:1357:1357))
        (PORT datab (1214:1214:1214) (1231:1231:1231))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (1221:1221:1221) (1239:1239:1239))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1159:1159:1159))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (760:760:760) (764:764:764))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (832:832:832))
        (PORT datab (1190:1190:1190) (1243:1243:1243))
        (PORT datac (813:813:813) (868:868:868))
        (PORT datad (460:460:460) (514:514:514))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (471:471:471) (527:527:527))
        (PORT datac (1155:1155:1155) (1208:1208:1208))
        (PORT datad (805:805:805) (855:855:855))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1087:1087:1087))
        (PORT datab (1103:1103:1103) (1096:1096:1096))
        (PORT datac (1479:1479:1479) (1515:1515:1515))
        (PORT datad (944:944:944) (975:975:975))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (509:509:509) (563:563:563))
        (PORT datac (1480:1480:1480) (1516:1516:1516))
        (PORT datad (432:432:432) (486:486:486))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1083:1083:1083))
        (PORT datab (1103:1103:1103) (1096:1096:1096))
        (PORT datac (753:753:753) (811:811:811))
        (PORT datad (1668:1668:1668) (1677:1677:1677))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1557:1557:1557))
        (PORT datab (806:806:806) (848:848:848))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (1079:1079:1079) (1126:1126:1126))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (774:774:774))
        (PORT datab (728:728:728) (730:730:730))
        (PORT datac (829:829:829) (890:890:890))
        (PORT datad (999:999:999) (993:993:993))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (834:834:834))
        (PORT datab (1194:1194:1194) (1248:1248:1248))
        (PORT datac (1052:1052:1052) (1109:1109:1109))
        (PORT datad (825:825:825) (880:880:880))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1194:1194:1194) (1248:1248:1248))
        (PORT datac (464:464:464) (517:517:517))
        (PORT datad (460:460:460) (515:515:515))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (825:825:825) (886:886:886))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (751:751:751))
        (PORT datab (677:677:677) (682:682:682))
        (PORT datac (234:234:234) (284:284:284))
        (PORT datad (703:703:703) (710:710:710))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (465:465:465))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (405:405:405) (411:411:411))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6429:6429:6429) (6074:6074:6074))
        (PORT ena (1470:1470:1470) (1441:1441:1441))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6429:6429:6429) (6074:6074:6074))
        (PORT ena (1470:1470:1470) (1441:1441:1441))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (585:585:585))
        (PORT datab (334:334:334) (437:437:437))
        (PORT datad (487:487:487) (548:548:548))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6341:6341:6341) (5938:5938:5938))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_rs)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT asdata (642:642:642) (688:688:688))
        (PORT clrn (6429:6429:6429) (6074:6074:6074))
        (PORT ena (1470:1470:1470) (1441:1441:1441))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1887:1887:1887) (2013:2013:2013))
        (PORT datab (1989:1989:1989) (2010:2010:2010))
        (PORT datac (2037:2037:2037) (2055:2055:2055))
        (PORT datad (2680:2680:2680) (2656:2656:2656))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1886:1886:1886) (2011:2011:2011))
        (PORT datab (1990:1990:1990) (2011:2011:2011))
        (PORT datac (2036:2036:2036) (2054:2054:2054))
        (PORT datad (2679:2679:2679) (2655:2655:2655))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1886:1886:1886) (2011:2011:2011))
        (PORT datab (1990:1990:1990) (2011:2011:2011))
        (PORT datac (2036:2036:2036) (2054:2054:2054))
        (PORT datad (2679:2679:2679) (2655:2655:2655))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1886:1886:1886) (2012:2012:2012))
        (PORT datab (1989:1989:1989) (2010:2010:2010))
        (PORT datac (2037:2037:2037) (2054:2054:2054))
        (PORT datad (2679:2679:2679) (2656:2656:2656))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1887:1887:1887) (2012:2012:2012))
        (PORT datab (1989:1989:1989) (2010:2010:2010))
        (PORT datac (2037:2037:2037) (2054:2054:2054))
        (PORT datad (2679:2679:2679) (2656:2656:2656))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1882:1882:1882) (2006:2006:2006))
        (PORT datab (1991:1991:1991) (2012:2012:2012))
        (PORT datac (2033:2033:2033) (2050:2050:2050))
        (PORT datad (2676:2676:2676) (2652:2652:2652))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1888:1888:1888) (2014:2014:2014))
        (PORT datab (1988:1988:1988) (2009:2009:2009))
        (PORT datac (2038:2038:2038) (2056:2056:2056))
        (PORT datad (2680:2680:2680) (2657:2657:2657))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (2000:2000:2000))
        (PORT datab (1695:1695:1695) (1715:1715:1715))
        (PORT datac (2629:2629:2629) (2594:2594:2594))
        (PORT datad (1899:1899:1899) (1884:1884:1884))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (1991:1991:1991))
        (PORT datab (1692:1692:1692) (1711:1711:1711))
        (PORT datac (2631:2631:2631) (2596:2596:2596))
        (PORT datad (1901:1901:1901) (1886:1886:1886))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2025:2025:2025) (2041:2041:2041))
        (PORT datab (2432:2432:2432) (2392:2392:2392))
        (PORT datac (2005:2005:2005) (1985:1985:1985))
        (PORT datad (2343:2343:2343) (2367:2367:2367))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (1993:1993:1993))
        (PORT datab (1693:1693:1693) (1712:1712:1712))
        (PORT datac (2630:2630:2630) (2595:2595:2595))
        (PORT datad (1901:1901:1901) (1885:1885:1885))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1991:1991:1991) (1997:1997:1997))
        (PORT datab (1694:1694:1694) (1713:1713:1713))
        (PORT datac (2629:2629:2629) (2594:2594:2594))
        (PORT datad (1900:1900:1900) (1884:1884:1884))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1991:1991:1991) (1996:1996:1996))
        (PORT datab (1693:1693:1693) (1713:1713:1713))
        (PORT datac (2629:2629:2629) (2594:2594:2594))
        (PORT datad (1900:1900:1900) (1884:1884:1884))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1992:1992:1992) (1998:1998:1998))
        (PORT datab (1694:1694:1694) (1714:1714:1714))
        (PORT datac (2629:2629:2629) (2593:2593:2593))
        (PORT datad (1899:1899:1899) (1883:1883:1883))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[0\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (792:792:792))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1456:1456:1456) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1456:1456:1456) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1456:1456:1456) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1456:1456:1456) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (386:386:386))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1456:1456:1456) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (379:379:379))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1456:1456:1456) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1456:1456:1456) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1456:1456:1456) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1456:1456:1456) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (966:966:966) (921:921:921))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (966:966:966) (921:921:921))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (966:966:966) (921:921:921))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (385:385:385))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (966:966:966) (921:921:921))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (966:966:966) (921:921:921))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (966:966:966) (921:921:921))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (966:966:966) (921:921:921))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[17\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (381:381:381))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (966:966:966) (921:921:921))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[18\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (966:966:966) (921:921:921))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[19\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (966:966:966) (921:921:921))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datab (293:293:293) (379:379:379))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (294:294:294) (382:382:382))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (836:836:836))
        (PORT datab (296:296:296) (384:384:384))
        (PORT datac (480:480:480) (532:532:532))
        (PORT datad (266:266:266) (342:342:342))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (695:695:695) (704:704:704))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|oRESET\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (261:261:261))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|oRESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE p1\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT areset (6132:6132:6132) (6132:6132:6132))
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|_clk2\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2237:2237:2237) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (262:262:262) (340:340:340))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (402:402:402))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (810:810:810))
        (PORT datab (490:490:490) (549:549:549))
        (PORT datac (460:460:460) (520:520:520))
        (PORT datad (481:481:481) (532:532:532))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (329:329:329))
        (PORT datab (276:276:276) (319:319:319))
        (PORT datac (372:372:372) (385:385:385))
        (PORT datad (421:421:421) (430:430:430))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (407:407:407))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (328:328:328))
        (PORT datab (275:275:275) (318:318:318))
        (PORT datac (376:376:376) (380:380:380))
        (PORT datad (422:422:422) (431:431:431))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (416:416:416))
        (PORT datab (315:315:315) (403:403:403))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (411:411:411))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (333:333:333))
        (PORT datab (281:281:281) (325:325:325))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (415:415:415) (424:424:424))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (576:576:576))
        (PORT datab (477:477:477) (532:532:532))
        (PORT datac (461:461:461) (522:522:522))
        (PORT datad (483:483:483) (534:534:534))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (534:534:534) (582:582:582))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (462:462:462) (513:513:513))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|HS)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|oHS\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1121:1121:1121) (1162:1162:1162))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oHS)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (414:414:414))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datac (393:393:393) (394:394:394))
        (PORT datad (230:230:230) (254:254:254))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1684:1684:1684) (1634:1634:1634))
        (PORT ena (1121:1121:1121) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1684:1684:1684) (1634:1634:1634))
        (PORT ena (1121:1121:1121) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (377:377:377))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1684:1684:1684) (1634:1634:1634))
        (PORT ena (1121:1121:1121) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1684:1684:1684) (1634:1634:1634))
        (PORT ena (1121:1121:1121) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1684:1684:1684) (1634:1634:1634))
        (PORT ena (1121:1121:1121) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (382:382:382))
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (563:563:563))
        (PORT datab (417:417:417) (439:439:439))
        (PORT datac (491:491:491) (545:545:545))
        (PORT datad (484:484:484) (537:537:537))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (305:305:305))
        (PORT datac (426:426:426) (441:441:441))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1684:1684:1684) (1634:1634:1634))
        (PORT ena (1121:1121:1121) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1684:1684:1684) (1634:1634:1634))
        (PORT ena (1121:1121:1121) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (425:425:425) (440:440:440))
        (PORT datad (229:229:229) (265:265:265))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1684:1684:1684) (1634:1634:1634))
        (PORT ena (1121:1121:1121) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (290:290:290) (365:365:365))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (484:484:484))
        (PORT datac (207:207:207) (239:239:239))
        (PORT datad (228:228:228) (264:264:264))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1684:1684:1684) (1634:1634:1634))
        (PORT ena (1121:1121:1121) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (283:283:283) (358:358:358))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (305:305:305))
        (PORT datac (425:425:425) (440:440:440))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1684:1684:1684) (1634:1634:1634))
        (PORT ena (1121:1121:1121) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (580:580:580))
        (PORT datab (546:546:546) (600:600:600))
        (PORT datac (504:504:504) (562:562:562))
        (PORT datad (236:236:236) (263:263:263))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|VS)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|oVS\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1053:1053:1053) (1091:1091:1091))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oVS)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (537:537:537))
        (PORT datab (529:529:529) (577:577:577))
        (PORT datac (455:455:455) (515:515:515))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (493:493:493) (552:552:552))
        (PORT datac (475:475:475) (527:527:527))
        (PORT datad (449:449:449) (496:496:496))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (562:562:562))
        (PORT datab (543:543:543) (597:597:597))
        (PORT datac (491:491:491) (545:545:545))
        (PORT datad (471:471:471) (529:529:529))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (420:420:420))
        (PORT datab (418:418:418) (441:441:441))
        (PORT datac (504:504:504) (562:562:562))
        (PORT datad (484:484:484) (537:537:537))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (578:578:578))
        (PORT datab (544:544:544) (598:598:598))
        (PORT datac (502:502:502) (560:560:560))
        (PORT datad (236:236:236) (263:263:263))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (535:535:535) (583:583:583))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|blank_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|oBLANK_n\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1120:1120:1120) (1162:1162:1162))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oBLANK_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1202:1202:1202))
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1213:1213:1213))
        (PORT datad (1053:1053:1053) (1091:1091:1091))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2448:2448:2448) (2406:2406:2406))
        (PORT sclr (814:814:814) (874:874:874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (413:413:413))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2448:2448:2448) (2406:2406:2406))
        (PORT sclr (814:814:814) (874:874:874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2448:2448:2448) (2406:2406:2406))
        (PORT sclr (814:814:814) (874:874:874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2448:2448:2448) (2406:2406:2406))
        (PORT sclr (814:814:814) (874:874:874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (420:420:420))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2448:2448:2448) (2406:2406:2406))
        (PORT sclr (814:814:814) (874:874:874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2448:2448:2448) (2406:2406:2406))
        (PORT sclr (814:814:814) (874:874:874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2448:2448:2448) (2406:2406:2406))
        (PORT sclr (814:814:814) (874:874:874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (423:423:423))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2448:2448:2448) (2406:2406:2406))
        (PORT sclr (814:814:814) (874:874:874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (395:395:395))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (239:239:239))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2448:2448:2448) (2406:2406:2406))
        (PORT sclr (814:814:814) (874:874:874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2404:2404:2404) (2358:2358:2358))
        (PORT sclr (1316:1316:1316) (1361:1361:1361))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2404:2404:2404) (2358:2358:2358))
        (PORT sclr (1316:1316:1316) (1361:1361:1361))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (415:415:415))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (205:205:205) (237:237:237))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2404:2404:2404) (2358:2358:2358))
        (PORT sclr (1316:1316:1316) (1361:1361:1361))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (615:615:615))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2188:2188:2188))
        (PORT asdata (780:780:780) (776:776:776))
        (PORT clrn (2940:2940:2940) (2921:2921:2921))
        (PORT sclr (1349:1349:1349) (1397:1397:1397))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (425:425:425))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (236:236:236))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2404:2404:2404) (2358:2358:2358))
        (PORT sclr (1316:1316:1316) (1361:1361:1361))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2404:2404:2404) (2358:2358:2358))
        (PORT sclr (1316:1316:1316) (1361:1361:1361))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (551:551:551) (611:611:611))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2188:2188:2188))
        (PORT asdata (994:994:994) (978:978:978))
        (PORT clrn (2940:2940:2940) (2921:2921:2921))
        (PORT sclr (1349:1349:1349) (1397:1397:1397))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1107:1107:1107))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT asdata (1344:1344:1344) (1307:1307:1307))
        (PORT clrn (2449:2449:2449) (2407:2407:2407))
        (PORT sclr (1307:1307:1307) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (1420:1420:1420) (1440:1440:1440))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT asdata (1683:1683:1683) (1649:1649:1649))
        (PORT clrn (2449:2449:2449) (2407:2407:2407))
        (PORT sclr (1307:1307:1307) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[18\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (901:901:901))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT asdata (1347:1347:1347) (1334:1334:1334))
        (PORT clrn (2449:2449:2449) (2407:2407:2407))
        (PORT sclr (1307:1307:1307) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1123:1123:1123) (1150:1150:1150))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (844:844:844) (891:891:891))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1148:1148:1148))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[10\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[108\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (290:290:290) (337:337:337))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[108\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT datac (1072:1072:1072) (1097:1097:1097))
        (PORT datad (450:450:450) (467:467:467))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[107\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT datac (810:810:810) (855:855:855))
        (PORT datad (290:290:290) (337:337:337))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[107\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (378:378:378))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT datac (1084:1084:1084) (1117:1117:1117))
        (PORT datad (290:290:290) (337:337:337))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (291:291:291) (338:338:338))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT datac (1073:1073:1073) (1093:1093:1093))
        (PORT datad (291:291:291) (339:339:339))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT datac (1076:1076:1076) (1095:1095:1095))
        (PORT datad (288:288:288) (335:335:335))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (393:393:393) (407:407:407))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (401:401:401) (405:405:405))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (416:416:416))
        (PORT datab (390:390:390) (403:403:403))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (444:444:444))
        (PORT datab (236:236:236) (271:271:271))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (252:252:252) (285:285:285))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (477:477:477))
        (PORT datab (1143:1143:1143) (1168:1168:1168))
        (PORT datac (394:394:394) (397:397:397))
        (PORT datad (448:448:448) (465:465:465))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (440:440:440))
        (PORT datab (493:493:493) (507:507:507))
        (PORT datac (1259:1259:1259) (1261:1261:1261))
        (PORT datad (247:247:247) (281:281:281))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (251:251:251) (285:285:285))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT datac (842:842:842) (876:876:876))
        (PORT datad (816:816:816) (873:873:873))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (323:323:323))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[104\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT datab (874:874:874) (930:930:930))
        (PORT datad (287:287:287) (334:334:334))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[104\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT datab (874:874:874) (929:929:929))
        (PORT datad (287:287:287) (334:334:334))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (293:293:293))
        (PORT datad (434:434:434) (452:452:452))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT datab (876:876:876) (932:932:932))
        (PORT datad (433:433:433) (451:451:451))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (438:438:438))
        (PORT datab (391:391:391) (402:402:402))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (692:692:692))
        (PORT datab (234:234:234) (268:268:268))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (234:234:234) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (664:664:664) (668:668:668))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (725:725:725))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (741:741:741))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[40\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (277:277:277) (328:328:328))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[40\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datac (707:707:707) (699:699:699))
        (PORT datad (277:277:277) (327:327:327))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[39\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datac (679:679:679) (680:680:680))
        (PORT datad (276:276:276) (326:326:326))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[39\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (368:368:368))
        (PORT datad (226:226:226) (248:248:248))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[38\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (374:374:374))
        (PORT datad (633:633:633) (629:629:629))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[38\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (374:374:374))
        (PORT datad (633:633:633) (629:629:629))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (807:807:807))
        (PORT datab (736:736:736) (753:753:753))
        (PORT datac (423:423:423) (429:429:429))
        (PORT datad (726:726:726) (724:724:724))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT datac (784:784:784) (804:804:804))
        (PORT datad (690:690:690) (687:687:687))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (926:926:926))
        (PORT datab (886:886:886) (912:912:912))
        (PORT datac (716:716:716) (737:737:737))
        (PORT datad (749:749:749) (745:745:745))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT datac (787:787:787) (807:807:807))
        (PORT datad (712:712:712) (713:713:713))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT datac (711:711:711) (716:716:716))
        (PORT datad (706:706:706) (713:713:713))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1116:1116:1116))
        (PORT datab (740:740:740) (747:747:747))
        (PORT datac (784:784:784) (804:804:804))
        (PORT datad (746:746:746) (760:760:760))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[103\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT datac (1093:1093:1093) (1113:1113:1113))
        (PORT datad (776:776:776) (789:789:789))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[103\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT datac (1092:1092:1092) (1113:1113:1113))
        (PORT datad (780:780:780) (793:793:793))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[127\]\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1155:1155:1155))
        (PORT datab (886:886:886) (912:912:912))
        (PORT datac (715:715:715) (736:736:736))
        (PORT datad (209:209:209) (235:235:235))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1155:1155:1155))
        (PORT datac (842:842:842) (877:877:877))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT datac (842:842:842) (877:877:877))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[127\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT datac (716:716:716) (736:736:736))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (458:458:458))
        (PORT datab (393:393:393) (407:407:407))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (241:241:241) (279:279:279))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (433:433:433))
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (1089:1089:1089) (1069:1069:1069))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[37\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datac (684:684:684) (687:687:687))
        (PORT datad (227:227:227) (249:249:249))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[37\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datac (1034:1034:1034) (1030:1030:1030))
        (PORT datad (271:271:271) (320:320:320))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (460:460:460))
        (PORT datab (232:232:232) (267:267:267))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (234:234:234) (268:268:268))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datab (232:232:232) (267:267:267))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[47\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datac (496:496:496) (548:548:548))
        (PORT datad (411:411:411) (427:427:427))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[47\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (596:596:596))
        (PORT datab (714:714:714) (707:707:707))
        (PORT datac (711:711:711) (711:711:711))
        (PORT datad (441:441:441) (457:457:457))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[46\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (596:596:596))
        (PORT datac (454:454:454) (477:477:477))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[46\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (596:596:596))
        (PORT datac (712:712:712) (712:712:712))
        (PORT datad (613:613:613) (605:605:605))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[45\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (597:597:597))
        (PORT datac (455:455:455) (479:479:479))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[45\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (597:597:597))
        (PORT datab (1056:1056:1056) (1054:1054:1054))
        (PORT datac (710:710:710) (710:710:710))
        (PORT datad (684:684:684) (672:672:672))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[141\]\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (434:434:434))
        (PORT datab (316:316:316) (365:365:365))
        (PORT datac (786:786:786) (806:806:806))
        (PORT datad (711:711:711) (712:712:712))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[141\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (286:286:286) (326:326:326))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[140\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (288:288:288) (328:328:328))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[140\]\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (755:755:755))
        (PORT datab (309:309:309) (356:356:356))
        (PORT datac (782:782:782) (802:802:802))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[139\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (449:449:449))
        (PORT datad (484:484:484) (502:502:502))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[139\]\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (462:462:462))
        (PORT datab (423:423:423) (427:427:427))
        (PORT datac (786:786:786) (807:807:807))
        (PORT datad (287:287:287) (326:326:326))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[102\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT datac (809:809:809) (870:870:870))
        (PORT datad (783:783:783) (796:796:796))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[102\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT datac (811:811:811) (871:871:871))
        (PORT datad (780:780:780) (793:793:793))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (200:200:200) (231:231:231))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[126\]\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (807:807:807))
        (PORT datab (871:871:871) (914:914:914))
        (PORT datac (785:785:785) (805:805:805))
        (PORT datad (413:413:413) (416:416:416))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (917:917:917))
        (PORT datac (842:842:842) (876:876:876))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT datac (842:842:842) (877:877:877))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (200:200:200) (231:231:231))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[126\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT datac (595:595:595) (584:584:584))
        (PORT datad (996:996:996) (985:985:985))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (427:427:427))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[138\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (278:278:278))
        (PORT datad (483:483:483) (501:501:501))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[138\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1036:1036:1036))
        (PORT datab (530:530:530) (545:545:545))
        (PORT datac (594:594:594) (583:583:583))
        (PORT datad (382:382:382) (379:379:379))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (242:242:242) (279:279:279))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (402:402:402) (415:415:415))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (402:402:402) (416:416:416))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (411:411:411))
        (PORT datab (400:400:400) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (1001:1001:1001) (997:997:997))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[44\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1060:1060:1060))
        (PORT datab (486:486:486) (494:494:494))
        (PORT datac (684:684:684) (687:687:687))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[36\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (1046:1046:1046) (1039:1039:1039))
        (PORT datac (685:685:685) (688:688:688))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[36\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datac (685:685:685) (688:688:688))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[44\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datac (212:212:212) (248:248:248))
        (PORT datad (439:439:439) (450:450:450))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (717:717:717))
        (PORT datab (685:685:685) (684:684:684))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (243:243:243) (280:280:280))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (243:243:243) (281:281:281))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[54\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (260:260:260) (308:308:308))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[54\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (597:597:597))
        (PORT datab (292:292:292) (341:341:341))
        (PORT datac (454:454:454) (477:477:477))
        (PORT datad (211:211:211) (239:239:239))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[53\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datac (258:258:258) (306:306:306))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[53\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (597:597:597))
        (PORT datab (495:495:495) (513:513:513))
        (PORT datac (255:255:255) (303:303:303))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[52\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (751:751:751))
        (PORT datab (484:484:484) (492:492:492))
        (PORT datac (212:212:212) (248:248:248))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[52\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (304:304:304))
        (PORT datad (227:227:227) (249:249:249))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[152\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (244:244:244) (273:273:273))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[152\]\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (658:658:658))
        (PORT datab (530:530:530) (545:545:545))
        (PORT datac (428:428:428) (458:458:458))
        (PORT datad (370:370:370) (375:375:375))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[151\]\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (504:504:504))
        (PORT datab (448:448:448) (451:451:451))
        (PORT datac (368:368:368) (380:380:380))
        (PORT datad (489:489:489) (509:509:509))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[151\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (299:299:299))
        (PORT datad (244:244:244) (274:274:274))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[150\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (298:298:298))
        (PORT datad (245:245:245) (274:274:274))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[150\]\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (751:751:751))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (430:430:430) (461:461:461))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[101\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1463:1463:1463))
        (PORT datac (1011:1011:1011) (1003:1003:1003))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[101\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1460:1460:1460))
        (PORT datac (1012:1012:1012) (1004:1004:1004))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (287:287:287))
        (PORT datab (1050:1050:1050) (1043:1043:1043))
        (PORT datac (1396:1396:1396) (1419:1419:1419))
        (PORT datad (1021:1021:1021) (995:995:995))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[113\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT datac (1012:1012:1012) (1011:1011:1011))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[113\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1457:1457:1457))
        (PORT datac (1012:1012:1012) (1011:1011:1011))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (200:200:200) (231:231:231))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (244:244:244))
        (PORT datad (1022:1022:1022) (995:995:995))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[137\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT datab (724:724:724) (730:730:730))
        (PORT datad (211:211:211) (239:239:239))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[137\]\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (287:287:287))
        (PORT datab (725:725:725) (731:731:731))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (1022:1022:1022) (995:995:995))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[149\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT datac (692:692:692) (691:691:691))
        (PORT datad (226:226:226) (248:248:248))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[149\]\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (661:661:661))
        (PORT datab (242:242:242) (279:279:279))
        (PORT datac (692:692:692) (691:691:691))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (460:460:460))
        (PORT datab (412:412:412) (433:433:433))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (438:438:438))
        (PORT datab (408:408:408) (414:414:414))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (447:447:447))
        (PORT datab (391:391:391) (403:403:403))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (410:410:410))
        (PORT datab (398:398:398) (414:414:414))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (1027:1027:1027) (1009:1009:1009))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[35\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datac (685:685:685) (688:688:688))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[35\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datac (760:760:760) (771:771:771))
        (PORT datad (701:701:701) (709:709:709))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (633:633:633) (628:628:628))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[43\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (762:762:762))
        (PORT datab (801:801:801) (805:805:805))
        (PORT datac (712:712:712) (729:729:729))
        (PORT datad (678:678:678) (676:676:676))
        (IOPATH dataa combout (400:400:400) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[51\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (287:287:287))
        (PORT datab (755:755:755) (764:764:764))
        (PORT datac (713:713:713) (730:730:730))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[43\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datac (713:713:713) (730:730:730))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[51\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datac (720:720:720) (730:730:730))
        (PORT datad (213:213:213) (243:243:243))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (441:441:441))
        (PORT datab (438:438:438) (439:439:439))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (676:676:676))
        (PORT datab (444:444:444) (449:449:449))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (427:427:427))
        (PORT datab (412:412:412) (433:433:433))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (461:461:461))
        (PORT datab (400:400:400) (417:417:417))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[61\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (455:455:455))
        (PORT datab (499:499:499) (516:516:516))
        (PORT datac (380:380:380) (399:399:399))
        (PORT datad (266:266:266) (304:304:304))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[61\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datad (264:264:264) (302:302:302))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[60\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (674:674:674))
        (PORT datab (502:502:502) (519:519:519))
        (PORT datac (435:435:435) (445:445:445))
        (PORT datad (269:269:269) (308:308:308))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[60\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (269:269:269) (307:307:307))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[59\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (268:268:268) (307:307:307))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[59\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (290:290:290))
        (PORT datab (758:758:758) (768:768:768))
        (PORT datac (413:413:413) (437:437:437))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[163\]\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (467:467:467))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datac (404:404:404) (411:411:411))
        (PORT datad (427:427:427) (442:442:442))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[163\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (378:378:378))
        (PORT datac (201:201:201) (232:232:232))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[162\]\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (465:465:465))
        (PORT datab (322:322:322) (379:379:379))
        (PORT datac (377:377:377) (381:381:381))
        (PORT datad (428:428:428) (442:442:442))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[162\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT datac (291:291:291) (347:347:347))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[161\]\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (460:460:460))
        (PORT datab (327:327:327) (384:384:384))
        (PORT datac (382:382:382) (401:401:401))
        (PORT datad (427:427:427) (442:442:442))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[161\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT datac (288:288:288) (343:343:343))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[100\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT datac (1363:1363:1363) (1390:1390:1390))
        (PORT datad (980:980:980) (967:967:967))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[100\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT datac (1363:1363:1363) (1391:1391:1391))
        (PORT datad (980:980:980) (967:967:967))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[112\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (1009:1009:1009) (996:996:996))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[112\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT datac (1361:1361:1361) (1388:1388:1388))
        (PORT datad (1009:1009:1009) (996:996:996))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1043:1043:1043))
        (PORT datab (1395:1395:1395) (1424:1424:1424))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (1041:1041:1041) (1026:1026:1026))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[136\]\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1076:1076:1076))
        (PORT datab (242:242:242) (280:280:280))
        (PORT datac (718:718:718) (717:717:717))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (246:246:246))
        (PORT datad (1042:1042:1042) (1027:1027:1027))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[148\]\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (756:756:756))
        (PORT datab (765:765:765) (765:765:765))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (214:214:214) (240:240:240))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[136\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT datac (715:715:715) (714:714:714))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (243:243:243))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[148\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT datac (724:724:724) (731:731:731))
        (PORT datad (226:226:226) (249:249:249))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[160\]\~149)
    (DELAY
      (ABSOLUTE
        (PORT datac (447:447:447) (467:467:467))
        (PORT datad (417:417:417) (420:420:420))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|StageOut\[160\]\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (466:466:466))
        (PORT datab (512:512:512) (526:526:526))
        (PORT datac (692:692:692) (691:691:691))
        (PORT datad (438:438:438) (455:455:455))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (431:431:431))
        (PORT datab (448:448:448) (453:453:453))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (232:232:232) (267:267:267))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (274:274:274))
        (PORT datab (405:405:405) (414:414:414))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (954:954:954) (928:928:928))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[50\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (974:974:974))
        (PORT datab (753:753:753) (762:762:762))
        (PORT datac (714:714:714) (731:731:731))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[42\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datac (712:712:712) (729:729:729))
        (PORT datad (954:954:954) (928:928:928))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[42\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datac (713:713:713) (730:730:730))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[58\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (443:443:443))
        (PORT datab (444:444:444) (469:469:469))
        (PORT datac (718:718:718) (727:727:727))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[50\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datac (716:716:716) (725:725:725))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (224:224:224) (255:255:255))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|StageOut\[58\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datac (360:360:360) (369:369:369))
        (PORT datad (266:266:266) (305:305:305))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (414:414:414))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datab (391:391:391) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (274:274:274))
        (PORT datab (232:232:232) (267:267:267))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (940:940:940))
        (PORT datab (798:798:798) (819:819:819))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1024:1024:1024))
        (PORT datab (799:799:799) (819:819:819))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1041:1041:1041))
        (PORT datab (1012:1012:1012) (1000:1000:1000))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1041:1041:1041))
        (PORT datab (1056:1056:1056) (1061:1061:1061))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (402:402:402))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (409:409:409))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[10\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (410:410:410))
        (PORT datad (265:265:265) (303:303:303))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]\~229)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (269:269:269) (307:307:307))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]\~231)
    (DELAY
      (ABSOLUTE
        (PORT datac (400:400:400) (405:405:405))
        (PORT datad (264:264:264) (302:302:302))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]\~230)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (PORT datad (265:265:265) (303:303:303))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]\~232)
    (DELAY
      (ABSOLUTE
        (PORT datac (803:803:803) (855:855:855))
        (PORT datad (725:725:725) (733:733:733))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]\~233)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (477:477:477))
        (PORT datad (269:269:269) (308:308:308))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]\~234)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (410:410:410))
        (PORT datad (763:763:763) (775:775:775))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]\~235)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (409:409:409))
        (PORT datad (765:765:765) (777:777:777))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (724:724:724))
        (PORT datab (747:747:747) (749:749:749))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (701:701:701))
        (PORT datab (399:399:399) (415:415:415))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (428:428:428))
        (PORT datab (402:402:402) (416:416:416))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (232:232:232) (266:266:266))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]\~390)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (445:445:445) (458:458:458))
        (PORT datac (511:511:511) (541:541:541))
        (PORT datad (443:443:443) (493:493:493))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]\~236)
    (DELAY
      (ABSOLUTE
        (PORT datac (513:513:513) (544:544:544))
        (PORT datad (365:365:365) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]\~391)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (473:473:473))
        (PORT datab (314:314:314) (402:402:402))
        (PORT datac (249:249:249) (280:280:280))
        (PORT datad (266:266:266) (304:304:304))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]\~237)
    (DELAY
      (ABSOLUTE
        (PORT datac (510:510:510) (541:541:541))
        (PORT datad (413:413:413) (415:415:415))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]\~239)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (291:291:291))
        (PORT datad (432:432:432) (443:443:443))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]\~238)
    (DELAY
      (ABSOLUTE
        (PORT datac (514:514:514) (546:546:546))
        (PORT datad (813:813:813) (865:865:865))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]\~240)
    (DELAY
      (ABSOLUTE
        (PORT datab (836:836:836) (893:893:893))
        (PORT datac (511:511:511) (542:542:542))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]\~241)
    (DELAY
      (ABSOLUTE
        (PORT datab (836:836:836) (892:892:892))
        (PORT datac (512:512:512) (543:543:543))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (417:417:417))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (423:423:423))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]\~270)
    (DELAY
      (ABSOLUTE
        (PORT datac (749:749:749) (794:794:794))
        (PORT datad (990:990:990) (984:984:984))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]\~269)
    (DELAY
      (ABSOLUTE
        (PORT datac (750:750:750) (796:796:796))
        (PORT datad (989:989:989) (984:984:984))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[124\]\~398)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1041:1041:1041))
        (PORT datab (1079:1079:1079) (1070:1070:1070))
        (PORT datac (751:751:751) (797:797:797))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[130\]\~342)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (696:696:696))
        (PORT datab (659:659:659) (636:636:636))
        (PORT datac (478:478:478) (495:495:495))
        (PORT datad (653:653:653) (630:630:630))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[130\]\~242)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (427:427:427) (436:436:436))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[129\]\~243)
    (DELAY
      (ABSOLUTE
        (PORT datac (272:272:272) (315:315:315))
        (PORT datad (227:227:227) (249:249:249))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[129\]\~392)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (579:579:579))
        (PORT datab (416:416:416) (430:430:430))
        (PORT datac (270:270:270) (312:312:312))
        (PORT datad (816:816:816) (868:868:868))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[128\]\~393)
    (DELAY
      (ABSOLUTE
        (PORT datab (836:836:836) (892:892:892))
        (PORT datac (276:276:276) (319:319:319))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[128\]\~244)
    (DELAY
      (ABSOLUTE
        (PORT datac (275:275:275) (318:318:318))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]\~245)
    (DELAY
      (ABSOLUTE
        (PORT datac (1081:1081:1081) (1095:1095:1095))
        (PORT datad (678:678:678) (683:683:683))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]\~246)
    (DELAY
      (ABSOLUTE
        (PORT datac (1082:1082:1082) (1095:1095:1095))
        (PORT datad (678:678:678) (683:683:683))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[127\]\~395)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (723:723:723))
        (PORT datab (414:414:414) (435:435:435))
        (PORT datac (666:666:666) (655:655:655))
        (PORT datad (1065:1065:1065) (1082:1082:1082))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[127\]\~394)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (720:720:720))
        (PORT datab (411:411:411) (431:431:431))
        (PORT datac (664:664:664) (654:654:654))
        (PORT datad (1066:1066:1066) (1084:1084:1084))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (485:485:485))
        (PORT datab (471:471:471) (475:475:475))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (448:448:448))
        (PORT datab (401:401:401) (405:405:405))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (417:417:417))
        (PORT datab (441:441:441) (443:443:443))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (389:389:389) (402:402:402))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[112\]\~271)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (279:279:279))
        (PORT datad (1033:1033:1033) (1027:1027:1027))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[112\]\~268)
    (DELAY
      (ABSOLUTE
        (PORT datac (755:755:755) (801:801:801))
        (PORT datad (1033:1033:1033) (1027:1027:1027))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]\~353)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1045:1045:1045))
        (PORT datab (242:242:242) (280:280:280))
        (PORT datac (812:812:812) (824:824:824))
        (PORT datad (385:385:385) (392:392:392))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[124\]\~272)
    (DELAY
      (ABSOLUTE
        (PORT datac (1012:1012:1012) (1000:1000:1000))
        (PORT datad (383:383:383) (390:390:390))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (245:245:245))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]\~273)
    (DELAY
      (ABSOLUTE
        (PORT datac (810:810:810) (822:822:822))
        (PORT datad (211:211:211) (239:239:239))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (284:284:284))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]\~247)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (379:379:379))
        (PORT datac (203:203:203) (234:234:234))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]\~343)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (540:540:540))
        (PORT datab (465:465:465) (467:467:467))
        (PORT datac (287:287:287) (340:340:340))
        (PORT datad (402:402:402) (407:407:407))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[140\]\~406)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (539:539:539))
        (PORT datab (1107:1107:1107) (1137:1137:1137))
        (PORT datac (285:285:285) (337:337:337))
        (PORT datad (386:386:386) (389:389:389))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[140\]\~248)
    (DELAY
      (ABSOLUTE
        (PORT datac (286:286:286) (339:339:339))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[139\]\~249)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (299:299:299))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (450:450:450) (465:465:465))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[139\]\~250)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (381:381:381))
        (PORT datac (226:226:226) (257:257:257))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]\~251)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (601:601:601))
        (PORT datad (979:979:979) (950:950:950))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]\~252)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (607:607:607))
        (PORT datad (764:764:764) (776:776:776))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]\~253)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (608:608:608))
        (PORT datad (765:765:765) (777:777:777))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]\~254)
    (DELAY
      (ABSOLUTE
        (PORT datac (1023:1023:1023) (992:992:992))
        (PORT datad (226:226:226) (249:249:249))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[126\]\~396)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (448:448:448))
        (PORT datab (527:527:527) (606:606:606))
        (PORT datac (1024:1024:1024) (993:993:993))
        (PORT datad (806:806:806) (811:811:811))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[138\]\~345)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (288:288:288))
        (PORT datab (849:849:849) (851:851:851))
        (PORT datac (774:774:774) (782:782:782))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[138\]\~344)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (287:287:287))
        (PORT datab (848:848:848) (850:850:850))
        (PORT datac (773:773:773) (781:781:781))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (771:771:771))
        (PORT datab (747:747:747) (755:755:755))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (454:454:454))
        (PORT datab (233:233:233) (267:267:267))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (298:298:298))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (420:420:420))
        (PORT datab (234:234:234) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[148\]\~354)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (863:863:863))
        (PORT datab (241:241:241) (278:278:278))
        (PORT datac (731:731:731) (739:739:739))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[152\]\~346)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (786:786:786))
        (PORT datab (803:803:803) (801:801:801))
        (PORT datac (781:781:781) (789:789:789))
        (PORT datad (754:754:754) (753:753:753))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[152\]\~255)
    (DELAY
      (ABSOLUTE
        (PORT datac (782:782:782) (790:790:790))
        (PORT datad (704:704:704) (705:705:705))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (438:438:438))
        (PORT datad (450:450:450) (465:465:465))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]\~347)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (732:732:732))
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (671:671:671) (645:645:645))
        (PORT datad (448:448:448) (464:464:464))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[150\]\~258)
    (DELAY
      (ABSOLUTE
        (PORT datab (764:764:764) (771:771:771))
        (PORT datad (764:764:764) (776:776:776))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[150\]\~257)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (397:397:397) (400:400:400))
        (PORT datad (762:762:762) (774:774:774))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]\~260)
    (DELAY
      (ABSOLUTE
        (PORT datac (1046:1046:1046) (1075:1075:1075))
        (PORT datad (679:679:679) (685:685:685))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]\~261)
    (DELAY
      (ABSOLUTE
        (PORT datac (1042:1042:1042) (1071:1071:1071))
        (PORT datad (674:674:674) (678:678:678))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (200:200:200) (231:231:231))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]\~397)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (719:719:719))
        (PORT datab (450:450:450) (456:456:456))
        (PORT datac (664:664:664) (654:654:654))
        (PORT datad (1044:1044:1044) (1077:1077:1077))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[113\]\~262)
    (DELAY
      (ABSOLUTE
        (PORT datac (681:681:681) (680:680:680))
        (PORT datad (408:408:408) (416:416:416))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[113\]\~259)
    (DELAY
      (ABSOLUTE
        (PORT datac (679:679:679) (677:677:677))
        (PORT datad (1043:1043:1043) (1076:1076:1076))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]\~263)
    (DELAY
      (ABSOLUTE
        (PORT datac (730:730:730) (722:722:722))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[137\]\~348)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (763:763:763))
        (PORT datab (243:243:243) (281:281:281))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (454:454:454) (469:469:469))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[149\]\~350)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (290:290:290))
        (PORT datab (479:479:479) (501:501:501))
        (PORT datac (211:211:211) (246:246:246))
        (PORT datad (447:447:447) (462:462:462))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[149\]\~349)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (288:288:288))
        (PORT datab (486:486:486) (510:510:510))
        (PORT datac (208:208:208) (243:243:243))
        (PORT datad (450:450:450) (466:466:466))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (816:816:816))
        (PORT datab (710:710:710) (729:729:729))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (417:417:417))
        (PORT datab (422:422:422) (427:427:427))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (762:762:762))
        (PORT datab (764:764:764) (770:770:770))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (232:232:232) (267:267:267))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[160\]\~355)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (732:732:732) (740:740:740))
        (PORT datad (438:438:438) (449:449:449))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[160\]\~356)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (732:732:732) (740:740:740))
        (PORT datad (437:437:437) (449:449:449))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (452:452:452))
        (PORT datab (468:468:468) (472:472:472))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[163\]\~351)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (765:765:765))
        (PORT datab (766:766:766) (773:773:773))
        (PORT datac (264:264:264) (302:302:302))
        (PORT datad (764:764:764) (773:773:773))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[163\]\~264)
    (DELAY
      (ABSOLUTE
        (PORT datac (267:267:267) (306:306:306))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[162\]\~352)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (298:298:298))
        (PORT datab (768:768:768) (775:775:775))
        (PORT datac (772:772:772) (787:787:787))
        (PORT datad (471:471:471) (481:481:481))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[162\]\~265)
    (DELAY
      (ABSOLUTE
        (PORT datac (264:264:264) (303:303:303))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[161\]\~267)
    (DELAY
      (ABSOLUTE
        (PORT datac (412:412:412) (424:424:424))
        (PORT datad (468:468:468) (477:477:477))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[161\]\~266)
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (290:290:290))
        (PORT datac (386:386:386) (397:397:397))
        (PORT datad (729:729:729) (733:733:733))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (453:453:453))
        (PORT datab (756:756:756) (758:758:758))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (446:446:446))
        (PORT datab (235:235:235) (269:269:269))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (232:232:232) (266:266:266))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[172\]\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (298:298:298))
        (PORT datac (224:224:224) (255:255:255))
        (PORT datad (448:448:448) (452:452:452))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[174\]\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datad (252:252:252) (275:275:275))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[174\]\~357)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (664:664:664))
        (PORT datab (790:790:790) (787:787:787))
        (PORT datac (614:614:614) (599:599:599))
        (PORT datad (703:703:703) (700:700:700))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[173\]\~275)
    (DELAY
      (ABSOLUTE
        (PORT datac (668:668:668) (649:649:649))
        (PORT datad (713:713:713) (710:710:710))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[173\]\~358)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (696:696:696))
        (PORT datab (790:790:790) (787:787:787))
        (PORT datac (989:989:989) (960:960:960))
        (PORT datad (702:702:702) (700:700:700))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[172\]\~277)
    (DELAY
      (ABSOLUTE
        (PORT datac (648:648:648) (632:632:632))
        (PORT datad (714:714:714) (711:711:711))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[99\]\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (728:728:728))
        (PORT datad (1085:1085:1085) (1130:1130:1130))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[99\]\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (728:728:728))
        (PORT datad (1085:1085:1085) (1130:1130:1130))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[111\]\~281)
    (DELAY
      (ABSOLUTE
        (PORT datac (715:715:715) (717:717:717))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[111\]\~278)
    (DELAY
      (ABSOLUTE
        (PORT datac (714:714:714) (716:716:716))
        (PORT datad (1084:1084:1084) (1130:1130:1130))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]\~399)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1025:1025:1025))
        (PORT datab (1365:1365:1365) (1328:1328:1328))
        (PORT datac (1285:1285:1285) (1246:1246:1246))
        (PORT datad (991:991:991) (1013:1013:1013))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[135\]\~359)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1291:1291:1291))
        (PORT datab (1044:1044:1044) (1021:1021:1021))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (1102:1102:1102) (1095:1095:1095))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]\~282)
    (DELAY
      (ABSOLUTE
        (PORT datac (1004:1004:1004) (977:977:977))
        (PORT datad (1241:1241:1241) (1212:1212:1212))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (417:417:417) (423:423:423))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[135\]\~283)
    (DELAY
      (ABSOLUTE
        (PORT datac (381:381:381) (398:398:398))
        (PORT datad (1104:1104:1104) (1098:1098:1098))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (246:246:246))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]\~284)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (247:247:247))
        (PORT datad (1010:1010:1010) (1004:1004:1004))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]\~360)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1109:1109:1109))
        (PORT datab (243:243:243) (281:281:281))
        (PORT datac (380:380:380) (397:397:397))
        (PORT datad (1007:1007:1007) (1001:1001:1001))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (377:377:377) (381:381:381))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[159\]\~361)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1049:1049:1049))
        (PORT datab (243:243:243) (281:281:281))
        (PORT datac (766:766:766) (768:768:768))
        (PORT datad (379:379:379) (383:383:383))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[171\]\~363)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datab (242:242:242) (282:282:282))
        (PORT datac (766:766:766) (768:768:768))
        (PORT datad (713:713:713) (710:710:710))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[171\]\~362)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (766:766:766) (768:768:768))
        (PORT datad (713:713:713) (710:710:710))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (538:538:538))
        (PORT datab (470:470:470) (498:498:498))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (482:482:482))
        (PORT datab (656:656:656) (648:648:648))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (478:478:478))
        (PORT datab (242:242:242) (280:280:280))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (616:616:616))
        (PORT datab (233:233:233) (267:267:267))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[184\]\~365)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (706:706:706))
        (PORT datab (735:735:735) (741:741:741))
        (PORT datac (624:624:624) (613:613:613))
        (PORT datad (273:273:273) (305:305:305))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[185\]\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datad (274:274:274) (306:306:306))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[185\]\~364)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (756:756:756))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datac (1243:1243:1243) (1212:1212:1212))
        (PORT datad (275:275:275) (307:307:307))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[184\]\~286)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (275:275:275) (307:307:307))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[183\]\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (504:504:504))
        (PORT datad (501:501:501) (524:524:524))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[183\]\~287)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (502:502:502) (524:524:524))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[110\]\~291)
    (DELAY
      (ABSOLUTE
        (PORT datac (758:758:758) (796:796:796))
        (PORT datad (679:679:679) (675:675:675))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[110\]\~290)
    (DELAY
      (ABSOLUTE
        (PORT datac (759:759:759) (797:797:797))
        (PORT datad (680:680:680) (676:676:676))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[122\]\~292)
    (DELAY
      (ABSOLUTE
        (PORT datab (725:725:725) (713:713:713))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[122\]\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1222:1222:1222))
        (PORT datac (1016:1016:1016) (1008:1008:1008))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (713:713:713) (710:710:710))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]\~400)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1048:1048:1048))
        (PORT datab (726:726:726) (736:736:736))
        (PORT datac (1137:1137:1137) (1180:1180:1180))
        (PORT datad (1047:1047:1047) (1040:1040:1040))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]\~366)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1073:1073:1073))
        (PORT datab (242:242:242) (279:279:279))
        (PORT datac (1060:1060:1060) (1047:1047:1047))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]\~293)
    (DELAY
      (ABSOLUTE
        (PORT datac (1036:1036:1036) (1031:1031:1031))
        (PORT datad (211:211:211) (239:239:239))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]\~367)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (242:242:242) (280:280:280))
        (PORT datac (699:699:699) (694:694:694))
        (PORT datad (995:995:995) (984:984:984))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]\~294)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (245:245:245))
        (PORT datad (996:996:996) (986:986:986))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (213:213:213) (251:251:251))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]\~295)
    (DELAY
      (ABSOLUTE
        (PORT datac (700:700:700) (695:695:695))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[170\]\~368)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (444:444:444))
        (PORT datab (242:242:242) (278:278:278))
        (PORT datac (698:698:698) (693:693:693))
        (PORT datad (693:693:693) (674:674:674))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[182\]\~369)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datab (762:762:762) (748:748:748))
        (PORT datac (449:449:449) (471:471:471))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[182\]\~370)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (760:760:760) (746:746:746))
        (PORT datac (448:448:448) (470:470:470))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (440:440:440))
        (PORT datab (427:427:427) (434:434:434))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (483:483:483))
        (PORT datab (511:511:511) (525:525:525))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (481:481:481))
        (PORT datab (233:233:233) (267:267:267))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (233:233:233) (267:267:267))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[196\]\~371)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1034:1034:1034))
        (PORT datab (980:980:980) (1001:1001:1001))
        (PORT datac (995:995:995) (1033:1033:1033))
        (PORT datad (1029:1029:1029) (1068:1068:1068))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[196\]\~296)
    (DELAY
      (ABSOLUTE
        (PORT datac (762:762:762) (772:772:772))
        (PORT datad (740:740:740) (740:740:740))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[195\]\~372)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (507:507:507))
        (PORT datab (807:807:807) (794:794:794))
        (PORT datac (389:389:389) (401:401:401))
        (PORT datad (451:451:451) (475:475:475))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[195\]\~297)
    (DELAY
      (ABSOLUTE
        (PORT datac (992:992:992) (1032:1032:1032))
        (PORT datad (958:958:958) (946:946:946))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[194\]\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (298:298:298))
        (PORT datac (465:465:465) (487:487:487))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[194\]\~299)
    (DELAY
      (ABSOLUTE
        (PORT datab (458:458:458) (482:482:482))
        (PORT datad (450:450:450) (473:473:473))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[121\]\~301)
    (DELAY
      (ABSOLUTE
        (PORT datac (854:854:854) (900:900:900))
        (PORT datad (1255:1255:1255) (1228:1228:1228))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[121\]\~302)
    (DELAY
      (ABSOLUTE
        (PORT datac (727:727:727) (719:719:719))
        (PORT datad (1042:1042:1042) (1061:1061:1061))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (657:657:657) (637:637:637))
        (PORT datad (909:909:909) (878:878:878))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[133\]\~303)
    (DELAY
      (ABSOLUTE
        (PORT datac (1116:1116:1116) (1110:1110:1110))
        (PORT datad (1003:1003:1003) (975:975:975))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[133\]\~300)
    (DELAY
      (ABSOLUTE
        (PORT datac (1118:1118:1118) (1112:1112:1112))
        (PORT datad (1074:1074:1074) (1111:1111:1111))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (368:368:368) (370:370:370))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]\~304)
    (DELAY
      (ABSOLUTE
        (PORT datac (1032:1032:1032) (1012:1012:1012))
        (PORT datad (390:390:390) (395:395:395))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]\~401)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1154:1154:1154))
        (PORT datab (1108:1108:1108) (1145:1145:1145))
        (PORT datac (1032:1032:1032) (1012:1012:1012))
        (PORT datad (1003:1003:1003) (975:975:975))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]\~305)
    (DELAY
      (ABSOLUTE
        (PORT datac (1030:1030:1030) (1011:1011:1011))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]\~373)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1052:1052:1052))
        (PORT datab (258:258:258) (293:293:293))
        (PORT datac (1030:1030:1030) (1011:1011:1011))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]\~306)
    (DELAY
      (ABSOLUTE
        (PORT datac (1022:1022:1022) (1008:1008:1008))
        (PORT datad (211:211:211) (239:239:239))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]\~374)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1056:1056:1056))
        (PORT datab (240:240:240) (276:276:276))
        (PORT datac (1024:1024:1024) (1009:1009:1009))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (371:371:371) (375:375:375))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[181\]\~375)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1052:1052:1052))
        (PORT datab (243:243:243) (281:281:281))
        (PORT datac (1092:1092:1092) (1109:1109:1109))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[193\]\~376)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1144:1144:1144))
        (PORT datab (242:242:242) (280:280:280))
        (PORT datac (733:733:733) (755:755:755))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[193\]\~377)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1147:1147:1147))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datac (731:731:731) (753:753:753))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (795:795:795))
        (PORT datab (724:724:724) (735:735:735))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (787:787:787))
        (PORT datab (989:989:989) (1014:1014:1014))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (999:999:999))
        (PORT datab (492:492:492) (514:514:514))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (481:481:481))
        (PORT datab (232:232:232) (266:266:266))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[207\]\~307)
    (DELAY
      (ABSOLUTE
        (PORT datac (274:274:274) (319:319:319))
        (PORT datad (253:253:253) (276:276:276))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[207\]\~378)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (779:779:779))
        (PORT datab (307:307:307) (352:352:352))
        (PORT datac (759:759:759) (769:769:769))
        (PORT datad (919:919:919) (950:950:950))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[206\]\~379)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (531:531:531))
        (PORT datab (474:474:474) (478:478:478))
        (PORT datac (782:782:782) (795:795:795))
        (PORT datad (227:227:227) (249:249:249))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[206\]\~308)
    (DELAY
      (ABSOLUTE
        (PORT datac (273:273:273) (318:318:318))
        (PORT datad (375:375:375) (383:383:383))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[205\]\~310)
    (DELAY
      (ABSOLUTE
        (PORT datac (273:273:273) (317:317:317))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[205\]\~309)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (297:297:297))
        (PORT datac (774:774:774) (786:786:786))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (442:442:442))
        (PORT datab (698:698:698) (685:685:685))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (753:753:753))
        (PORT datab (256:256:256) (290:290:290))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (274:274:274))
        (PORT datab (256:256:256) (290:290:290))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[40\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (738:738:738))
        (PORT datab (469:469:469) (471:471:471))
        (PORT datac (714:714:714) (715:715:715))
        (PORT datad (472:472:472) (490:490:490))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[40\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (538:538:538))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[39\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (293:293:293))
        (PORT datad (262:262:262) (289:289:289))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[39\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (738:738:738))
        (PORT datab (787:787:787) (790:790:790))
        (PORT datac (414:414:414) (426:426:426))
        (PORT datad (470:470:470) (487:487:487))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[38\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (262:262:262) (288:288:288))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[38\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (453:453:453))
        (PORT datab (539:539:539) (560:560:560))
        (PORT datac (412:412:412) (424:424:424))
        (PORT datad (478:478:478) (497:497:497))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[132\]\~313)
    (DELAY
      (ABSOLUTE
        (PORT datac (1028:1028:1028) (1064:1064:1064))
        (PORT datad (803:803:803) (814:814:814))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[132\]\~312)
    (DELAY
      (ABSOLUTE
        (PORT datac (1026:1026:1026) (1062:1062:1062))
        (PORT datad (800:800:800) (811:811:811))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[144\]\~314)
    (DELAY
      (ABSOLUTE
        (PORT datac (624:624:624) (611:611:611))
        (PORT datad (1300:1300:1300) (1256:1256:1256))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[144\]\~311)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1358:1358:1358))
        (PORT datad (1298:1298:1298) (1254:1254:1254))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]\~315)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (1050:1050:1050) (1033:1033:1033))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]\~402)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1356:1356:1356))
        (PORT datab (1328:1328:1328) (1293:1293:1293))
        (PORT datac (623:623:623) (609:609:609))
        (PORT datad (1048:1048:1048) (1031:1031:1031))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[168\]\~380)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (990:990:990))
        (PORT datab (239:239:239) (276:276:276))
        (PORT datac (211:211:211) (246:246:246))
        (PORT datad (1048:1048:1048) (1031:1031:1031))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[180\]\~381)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datab (1095:1095:1095) (1083:1083:1083))
        (PORT datac (210:210:210) (246:246:246))
        (PORT datad (1003:1003:1003) (1038:1038:1038))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[168\]\~316)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datad (1062:1062:1062) (1041:1041:1041))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (212:212:212) (248:248:248))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[192\]\~382)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datab (246:246:246) (287:287:287))
        (PORT datac (462:462:462) (481:481:481))
        (PORT datad (1002:1002:1002) (1037:1037:1037))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[180\]\~317)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (284:284:284))
        (PORT datad (1002:1002:1002) (1037:1037:1037))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (211:211:211) (240:240:240))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[192\]\~318)
    (DELAY
      (ABSOLUTE
        (PORT datac (459:459:459) (477:477:477))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (223:223:223) (254:254:254))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[204\]\~383)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (760:760:760))
        (PORT datab (758:758:758) (758:758:758))
        (PORT datac (500:500:500) (527:527:527))
        (PORT datad (1286:1286:1286) (1256:1256:1256))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[37\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (982:982:982))
        (PORT datab (264:264:264) (302:302:302))
        (PORT datac (500:500:500) (527:527:527))
        (PORT datad (470:470:470) (488:488:488))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[37\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (980:980:980))
        (PORT datab (266:266:266) (304:304:304))
        (PORT datac (499:499:499) (527:527:527))
        (PORT datad (476:476:476) (495:495:495))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (241:241:241) (279:279:279))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (460:460:460))
        (PORT datab (255:255:255) (289:289:289))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (436:436:436))
        (PORT datab (256:256:256) (290:290:290))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (416:416:416))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[47\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (647:647:647))
        (PORT datab (426:426:426) (442:442:442))
        (PORT datac (691:691:691) (689:689:689))
        (PORT datad (478:478:478) (493:493:493))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[47\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datac (405:405:405) (414:414:414))
        (PORT datad (478:478:478) (494:494:494))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[46\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datac (376:376:376) (390:390:390))
        (PORT datad (274:274:274) (308:308:308))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[46\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (456:456:456))
        (PORT datab (752:752:752) (764:764:764))
        (PORT datac (694:694:694) (692:692:692))
        (PORT datad (479:479:479) (494:494:494))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[45\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (276:276:276) (310:310:310))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[45\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datad (275:275:275) (308:308:308))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[143\]\~322)
    (DELAY
      (ABSOLUTE
        (PORT datac (1122:1122:1122) (1181:1181:1181))
        (PORT datad (1095:1095:1095) (1103:1103:1103))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[143\]\~321)
    (DELAY
      (ABSOLUTE
        (PORT datac (1121:1121:1121) (1180:1180:1180))
        (PORT datad (1096:1096:1096) (1104:1104:1104))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[167\]\~403)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1226:1226:1226))
        (PORT datab (822:822:822) (828:828:828))
        (PORT datac (757:757:757) (765:765:765))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[155\]\~323)
    (DELAY
      (ABSOLUTE
        (PORT datac (757:757:757) (764:764:764))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[155\]\~320)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1224:1224:1224))
        (PORT datac (755:755:755) (763:763:763))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[167\]\~324)
    (DELAY
      (ABSOLUTE
        (PORT datac (789:789:789) (794:794:794))
        (PORT datad (226:226:226) (249:249:249))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (224:224:224) (255:255:255))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[179\]\~325)
    (DELAY
      (ABSOLUTE
        (PORT datac (1321:1321:1321) (1295:1295:1295))
        (PORT datad (1029:1029:1029) (1069:1069:1069))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[179\]\~384)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1345:1345:1345))
        (PORT datab (1381:1381:1381) (1342:1342:1342))
        (PORT datac (1319:1319:1319) (1294:1294:1294))
        (PORT datad (1028:1028:1028) (1067:1067:1067))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[191\]\~385)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1070:1070:1070))
        (PORT datab (1072:1072:1072) (1107:1107:1107))
        (PORT datac (1324:1324:1324) (1298:1298:1298))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[203\]\~386)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1079:1079:1079))
        (PORT datab (244:244:244) (281:281:281))
        (PORT datac (221:221:221) (261:261:261))
        (PORT datad (483:483:483) (500:500:500))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[191\]\~326)
    (DELAY
      (ABSOLUTE
        (PORT datac (995:995:995) (1033:1033:1033))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (216:216:216) (255:255:255))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[203\]\~327)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (304:304:304))
        (PORT datad (485:485:485) (502:502:502))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (280:280:280))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[36\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (549:549:549))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (392:392:392) (406:406:406))
        (PORT datad (495:495:495) (512:512:512))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[44\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datab (540:540:540) (554:554:554))
        (PORT datac (207:207:207) (242:242:242))
        (PORT datad (717:717:717) (709:709:709))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[44\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datab (543:543:543) (558:558:558))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (716:716:716) (708:708:708))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (679:679:679))
        (PORT datab (674:674:674) (669:669:669))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (485:485:485))
        (PORT datab (447:447:447) (451:451:451))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (454:454:454))
        (PORT datab (257:257:257) (291:291:291))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (274:274:274))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1314:1314:1314))
        (PORT datab (300:300:300) (341:341:341))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (750:750:750))
        (PORT datab (523:523:523) (536:536:536))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (735:735:735))
        (PORT datab (792:792:792) (790:790:790))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (781:781:781))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (761:761:761) (775:775:775))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (1027:1027:1027) (1022:1022:1022))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (736:736:736) (729:729:729))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (467:467:467) (537:537:537))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (418:418:418))
        (PORT datad (695:695:695) (688:688:688))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (385:385:385))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (389:389:389))
        (PORT datab (468:468:468) (538:538:538))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (544:544:544))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (414:414:414))
        (PORT datad (695:695:695) (688:688:688))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (540:540:540))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (400:400:400) (405:405:405))
        (PORT datad (695:695:695) (688:688:688))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (508:508:508) (560:560:560))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (439:439:439) (439:439:439))
        (PORT datad (695:695:695) (688:688:688))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (394:394:394))
        (PORT datab (296:296:296) (384:384:384))
        (PORT datac (467:467:467) (525:525:525))
        (PORT datad (434:434:434) (489:489:489))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (540:540:540))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (448:448:448) (497:497:497))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (536:536:536))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (349:349:349))
        (PORT datac (398:398:398) (401:401:401))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (377:377:377))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (377:377:377))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (540:540:540))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (356:356:356))
        (PORT datac (370:370:370) (370:370:370))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (544:544:544))
        (PORT datab (296:296:296) (384:384:384))
        (PORT datac (263:263:263) (347:347:347))
        (PORT datad (433:433:433) (489:489:489))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (661:661:661) (636:636:636))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (386:386:386))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (561:561:561))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (418:418:418))
        (PORT datac (256:256:256) (307:307:307))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (545:545:545))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (357:357:357))
        (PORT datac (375:375:375) (378:378:378))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (381:381:381))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (562:562:562))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (411:411:411))
        (PORT datac (259:259:259) (311:311:311))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Add0\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (395:395:395))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|count\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (547:547:547))
        (PORT datab (293:293:293) (381:381:381))
        (PORT datac (469:469:469) (528:528:528))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (506:506:506) (559:559:559))
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (750:750:750))
        (PORT datab (514:514:514) (556:556:556))
        (PORT datac (690:690:690) (673:673:673))
        (PORT datad (391:391:391) (392:392:392))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|clk_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (695:695:695) (688:688:688))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|clk_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE vga_ins\|render1\|getPos1\|myCounter2Hz\|clk_out\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (840:840:840) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myConverter\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (413:413:413))
        (PORT datab (481:481:481) (545:545:545))
        (PORT datac (282:282:282) (367:367:367))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myConverter\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (554:554:554))
        (PORT datab (328:328:328) (419:419:419))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myConverter\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (406:406:406))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myConverter\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (557:557:557))
        (PORT datab (316:316:316) (402:402:402))
        (PORT datac (384:384:384) (390:390:390))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myConverter\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (556:556:556))
        (PORT datab (324:324:324) (415:415:415))
        (PORT datac (385:385:385) (392:392:392))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[143\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (325:325:325))
        (PORT datab (284:284:284) (319:319:319))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (417:417:417))
        (PORT datab (880:880:880) (905:905:905))
        (PORT datac (749:749:749) (784:784:784))
        (PORT datad (1356:1356:1356) (1341:1341:1341))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1055:1055:1055))
        (PORT datab (778:778:778) (803:803:803))
        (PORT datac (1403:1403:1403) (1394:1394:1394))
        (PORT datad (701:701:701) (730:730:730))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1719:1719:1719) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (882:882:882))
        (PORT datab (877:877:877) (902:902:902))
        (PORT datac (749:749:749) (784:784:784))
        (PORT datad (757:757:757) (784:784:784))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1381:1381:1381))
        (PORT datab (755:755:755) (790:790:790))
        (PORT datac (1437:1437:1437) (1420:1420:1420))
        (PORT datad (808:808:808) (849:849:849))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1653:1653:1653) (1599:1599:1599))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1086:1086:1086))
        (PORT datab (950:950:950) (1002:1002:1002))
        (PORT datac (844:844:844) (890:890:890))
        (PORT datad (1002:1002:1002) (1028:1028:1028))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1727:1727:1727) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1051:1051:1051))
        (PORT datab (1207:1207:1207) (1217:1217:1217))
        (PORT datac (737:737:737) (756:756:756))
        (PORT datad (773:773:773) (814:814:814))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1719:1719:1719) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (825:825:825))
        (PORT datab (1449:1449:1449) (1435:1435:1435))
        (PORT datac (480:480:480) (535:535:535))
        (PORT datad (853:853:853) (868:868:868))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (886:886:886))
        (PORT datab (725:725:725) (762:762:762))
        (PORT datac (1437:1437:1437) (1420:1420:1420))
        (PORT datad (1349:1349:1349) (1334:1334:1334))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1653:1653:1653) (1599:1599:1599))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (917:917:917))
        (PORT datab (841:841:841) (850:850:850))
        (PORT datac (848:848:848) (904:904:904))
        (PORT datad (828:828:828) (877:877:877))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1491:1491:1491) (1480:1480:1480))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (900:900:900))
        (PORT datab (1209:1209:1209) (1218:1218:1218))
        (PORT datac (1010:1010:1010) (1012:1012:1012))
        (PORT datad (696:696:696) (730:730:730))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1719:1719:1719) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (793:793:793))
        (PORT datab (802:802:802) (858:858:858))
        (PORT datac (826:826:826) (842:842:842))
        (PORT datad (850:850:850) (864:864:864))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[0\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (752:752:752))
        (PORT datab (499:499:499) (534:534:534))
        (PORT datad (1013:1013:1013) (1042:1042:1042))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1159:1159:1159))
        (PORT datab (804:804:804) (860:860:860))
        (PORT datad (287:287:287) (365:365:365))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (700:700:700) (786:786:786))
        (PORT sload (2114:2114:2114) (2157:2157:2157))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (418:418:418))
        (PORT datab (885:885:885) (910:910:910))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (793:793:793))
        (PORT datab (327:327:327) (420:420:420))
        (PORT datad (849:849:849) (864:864:864))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (861:861:861))
        (PORT datab (872:872:872) (915:915:915))
        (PORT datad (975:975:975) (1002:1002:1002))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1245:1245:1245))
        (PORT datab (320:320:320) (407:407:407))
        (PORT datad (801:801:801) (844:844:844))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (932:932:932))
        (PORT datab (955:955:955) (1008:1008:1008))
        (PORT datad (1064:1064:1064) (1110:1110:1110))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (416:416:416))
        (PORT datab (335:335:335) (418:418:418))
        (PORT datad (920:920:920) (960:960:960))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (776:776:776))
        (PORT datab (956:956:956) (1009:1009:1009))
        (PORT datad (1004:1004:1004) (1031:1031:1031))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1242:1242:1242))
        (PORT datab (753:753:753) (789:789:789))
        (PORT datad (787:787:787) (835:835:835))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1056:1056:1056))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datad (688:688:688) (719:719:719))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (755:755:755))
        (PORT datab (319:319:319) (407:407:407))
        (PORT datad (842:842:842) (856:856:856))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (778:778:778))
        (PORT datab (733:733:733) (771:771:771))
        (PORT datad (1293:1293:1293) (1265:1265:1265))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (905:905:905) (960:960:960))
        (PORT sload (2109:2109:2109) (2153:2153:2153))
        (PORT ena (1653:1653:1653) (1599:1599:1599))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1135:1135:1135) (1167:1167:1167))
        (PORT sload (2114:2114:2114) (2157:2157:2157))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1097:1097:1097) (1123:1123:1123))
        (PORT sload (1873:1873:1873) (1940:1940:1940))
        (PORT ena (1719:1719:1719) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1091:1091:1091) (1125:1125:1125))
        (PORT sload (2109:2109:2109) (2153:2153:2153))
        (PORT ena (1653:1653:1653) (1599:1599:1599))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1173:1173:1173) (1230:1230:1230))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1727:1727:1727) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1109:1109:1109) (1150:1150:1150))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1727:1727:1727) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (706:706:706) (781:781:781))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1727:1727:1727) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (767:767:767))
        (PORT datab (495:495:495) (566:566:566))
        (PORT datac (681:681:681) (669:669:669))
        (PORT datad (711:711:711) (738:738:738))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (771:771:771))
        (PORT datad (789:789:789) (840:840:840))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (918:918:918))
        (PORT datab (497:497:497) (532:532:532))
        (PORT datac (377:377:377) (382:382:382))
        (PORT datad (368:368:368) (371:371:371))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[17\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (496:496:496) (558:558:558))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (612:612:612) (639:639:639))
        (PORT sload (2109:2109:2109) (2153:2153:2153))
        (PORT ena (1653:1653:1653) (1599:1599:1599))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1210:1210:1210) (1253:1253:1253))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1753:1753:1753) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1211:1211:1211) (1250:1250:1250))
        (PORT sload (2114:2114:2114) (2157:2157:2157))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (845:845:845) (908:908:908))
        (PORT sload (2114:2114:2114) (2157:2157:2157))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (552:552:552))
        (PORT datab (769:769:769) (800:800:800))
        (PORT datad (842:842:842) (855:855:855))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1158:1158:1158) (1203:1203:1203))
        (PORT sload (2114:2114:2114) (2157:2157:2157))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (904:904:904))
        (PORT datab (917:917:917) (956:956:956))
        (PORT datad (975:975:975) (1002:1002:1002))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2539:2539:2539))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1695:1695:1695) (1673:1673:1673))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1795:1795:1795) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (757:757:757))
        (PORT datab (334:334:334) (416:416:416))
        (PORT datad (885:885:885) (913:913:913))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (425:425:425))
        (PORT datab (837:837:837) (887:887:887))
        (PORT datad (886:886:886) (914:914:914))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (856:856:856))
        (PORT datab (321:321:321) (409:409:409))
        (PORT datad (803:803:803) (857:857:857))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (417:417:417))
        (PORT datab (557:557:557) (606:606:606))
        (PORT datad (909:909:909) (949:949:949))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (780:780:780))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datad (904:904:904) (942:942:942))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (414:414:414))
        (PORT datab (738:738:738) (786:786:786))
        (PORT datad (906:906:906) (945:945:945))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (870:870:870))
        (PORT datab (772:772:772) (796:796:796))
        (PORT datad (914:914:914) (954:954:954))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (PORT datab (1050:1050:1050) (1047:1047:1047))
        (PORT datad (788:788:788) (823:823:823))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (418:418:418))
        (PORT datab (1049:1049:1049) (1046:1046:1046))
        (PORT datad (690:690:690) (730:730:730))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (592:592:592))
        (PORT datab (1320:1320:1320) (1300:1300:1300))
        (PORT datad (290:290:290) (369:369:369))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (902:902:902))
        (PORT datab (852:852:852) (892:892:892))
        (PORT datad (884:884:884) (912:912:912))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (847:847:847))
        (PORT datab (959:959:959) (1013:1013:1013))
        (PORT datad (671:671:671) (713:713:713))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1127:1127:1127) (1172:1172:1172))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1727:1727:1727) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1090:1090:1090) (1121:1121:1121))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1753:1753:1753) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1463:1463:1463) (1478:1478:1478))
        (PORT sload (2109:2109:2109) (2153:2153:2153))
        (PORT ena (1653:1653:1653) (1599:1599:1599))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (916:916:916) (961:961:961))
        (PORT sload (1873:1873:1873) (1940:1940:1940))
        (PORT ena (1719:1719:1719) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (684:684:684) (760:760:760))
        (PORT sload (1873:1873:1873) (1940:1940:1940))
        (PORT ena (1719:1719:1719) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2538:2538:2538))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1203:1203:1203) (1240:1240:1240))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1773:1773:1773) (1752:1752:1752))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (708:708:708) (783:783:783))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1727:1727:1727) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (706:706:706) (781:781:781))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1727:1727:1727) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (772:772:772))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1727:1727:1727) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1118:1118:1118) (1148:1148:1148))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1753:1753:1753) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (708:708:708) (783:783:783))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1753:1753:1753) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (771:771:771))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1753:1753:1753) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (808:808:808))
        (PORT datab (312:312:312) (397:397:397))
        (PORT datad (911:911:911) (950:950:950))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1193:1193:1193) (1244:1244:1244))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1727:1727:1727) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1240:1240:1240))
        (PORT datab (812:812:812) (860:860:860))
        (PORT datad (1155:1155:1155) (1194:1194:1194))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1424:1424:1424) (1439:1439:1439))
        (PORT sload (2109:2109:2109) (2153:2153:2153))
        (PORT ena (1653:1653:1653) (1599:1599:1599))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (887:887:887))
        (PORT datab (558:558:558) (607:607:607))
        (PORT datad (915:915:915) (955:955:955))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (707:707:707) (782:782:782))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1727:1727:1727) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (427:427:427))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datad (908:908:908) (947:947:947))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1247:1247:1247) (1293:1293:1293))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1727:1727:1727) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1052:1052:1052))
        (PORT datab (884:884:884) (920:920:920))
        (PORT datad (998:998:998) (1027:1027:1027))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (867:867:867))
        (PORT datab (728:728:728) (765:765:765))
        (PORT datad (881:881:881) (909:909:909))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1053:1053:1053))
        (PORT datab (1113:1113:1113) (1136:1136:1136))
        (PORT datad (786:786:786) (834:834:834))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (880:880:880))
        (PORT datab (813:813:813) (875:875:875))
        (PORT datad (907:907:907) (946:946:946))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (891:891:891))
        (PORT datab (322:322:322) (409:409:409))
        (PORT datad (922:922:922) (963:963:963))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (785:785:785))
        (PORT datab (850:850:850) (890:890:890))
        (PORT datad (890:890:890) (919:919:919))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (426:426:426))
        (PORT datab (321:321:321) (411:411:411))
        (PORT datad (878:878:878) (906:906:906))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (427:427:427))
        (PORT datab (721:721:721) (759:759:759))
        (PORT datad (874:874:874) (901:901:901))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (812:812:812))
        (PORT datab (746:746:746) (777:777:777))
        (PORT datad (919:919:919) (959:959:959))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1391:1391:1391))
        (PORT datab (844:844:844) (894:894:894))
        (PORT datad (1023:1023:1023) (1035:1035:1035))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (568:568:568))
        (PORT datab (1003:1003:1003) (993:993:993))
        (PORT datad (1084:1084:1084) (1099:1099:1099))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1394:1394:1394))
        (PORT datab (743:743:743) (783:783:783))
        (PORT datad (818:818:818) (864:864:864))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1218:1218:1218) (1271:1271:1271))
        (PORT sload (1405:1405:1405) (1460:1460:1460))
        (PORT ena (1421:1421:1421) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1134:1134:1134) (1167:1167:1167))
        (PORT sload (1490:1490:1490) (1548:1548:1548))
        (PORT ena (1374:1374:1374) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (860:860:860) (902:902:902))
        (PORT sload (1405:1405:1405) (1460:1460:1460))
        (PORT ena (1421:1421:1421) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1405:1405:1405) (1423:1423:1423))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1727:1727:1727) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1108:1108:1108) (1149:1149:1149))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1753:1753:1753) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (690:690:690) (771:771:771))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1753:1753:1753) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (702:702:702) (790:790:790))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1753:1753:1753) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1161:1161:1161) (1190:1190:1190))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1727:1727:1727) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2538:2538:2538))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1338:1338:1338) (1353:1353:1353))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1773:1773:1773) (1752:1752:1752))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1214:1214:1214) (1250:1250:1250))
        (PORT sload (1561:1561:1561) (1637:1637:1637))
        (PORT ena (1491:1491:1491) (1480:1480:1480))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1230:1230:1230) (1272:1272:1272))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1753:1753:1753) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1479:1479:1479) (1505:1505:1505))
        (PORT sload (1561:1561:1561) (1637:1637:1637))
        (PORT ena (1491:1491:1491) (1480:1480:1480))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1051:1051:1051))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datad (1036:1036:1036) (1060:1060:1060))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1117:1117:1117))
        (PORT datab (1322:1322:1322) (1302:1302:1302))
        (PORT datad (798:798:798) (845:845:845))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (888:888:888))
        (PORT datab (857:857:857) (906:906:906))
        (PORT datad (877:877:877) (905:905:905))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1398:1398:1398))
        (PORT datab (719:719:719) (753:753:753))
        (PORT datad (285:285:285) (362:362:362))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (785:785:785))
        (PORT datab (501:501:501) (548:548:548))
        (PORT datad (887:887:887) (915:915:915))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (404:404:404))
        (PORT datab (321:321:321) (410:410:410))
        (PORT datad (880:880:880) (908:908:908))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (431:431:431))
        (PORT datab (336:336:336) (419:419:419))
        (PORT datad (888:888:888) (916:916:916))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (416:416:416))
        (PORT datab (320:320:320) (408:408:408))
        (PORT datad (883:883:883) (911:911:911))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (748:748:748))
        (PORT datab (320:320:320) (408:408:408))
        (PORT datad (875:875:875) (902:902:902))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1130:1130:1130))
        (PORT datab (845:845:845) (868:868:868))
        (PORT datad (1032:1032:1032) (1065:1065:1065))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1393:1393:1393))
        (PORT datab (743:743:743) (783:783:783))
        (PORT datad (1068:1068:1068) (1094:1094:1094))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (943:943:943))
        (PORT datab (786:786:786) (815:815:815))
        (PORT datad (747:747:747) (771:771:771))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1124:1124:1124) (1154:1154:1154))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1077:1077:1077) (1109:1109:1109))
        (PORT sload (1405:1405:1405) (1460:1460:1460))
        (PORT ena (1421:1421:1421) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1498:1498:1498) (1520:1520:1520))
        (PORT sload (2004:2004:2004) (2028:2028:2028))
        (PORT ena (1761:1761:1761) (1710:1710:1710))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1431:1431:1431) (1474:1474:1474))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1753:1753:1753) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1103:1103:1103) (1125:1125:1125))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1753:1753:1753) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (772:772:772))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1753:1753:1753) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (692:692:692) (773:773:773))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1753:1753:1753) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1162:1162:1162) (1187:1187:1187))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1753:1753:1753) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1093:1093:1093) (1125:1125:1125))
        (PORT sload (1517:1517:1517) (1584:1584:1584))
        (PORT ena (1727:1727:1727) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2539:2539:2539))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1115:1115:1115) (1145:1145:1145))
        (PORT sload (1516:1516:1516) (1586:1586:1586))
        (PORT ena (1795:1795:1795) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1190:1190:1190) (1240:1240:1240))
        (PORT sload (2109:2109:2109) (2153:2153:2153))
        (PORT ena (1653:1653:1653) (1599:1599:1599))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1231:1231:1231) (1277:1277:1277))
        (PORT sload (1561:1561:1561) (1637:1637:1637))
        (PORT ena (1491:1491:1491) (1480:1480:1480))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1391:1391:1391))
        (PORT datab (846:846:846) (898:898:898))
        (PORT datad (693:693:693) (732:732:732))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1203:1203:1203) (1259:1259:1259))
        (PORT sload (1405:1405:1405) (1460:1460:1460))
        (PORT ena (1421:1421:1421) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (960:960:960))
        (PORT datab (754:754:754) (791:791:791))
        (PORT datad (1035:1035:1035) (1052:1052:1052))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1396:1396:1396) (1418:1418:1418))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (899:899:899))
        (PORT datab (1646:1646:1646) (1627:1627:1627))
        (PORT datad (985:985:985) (1020:1020:1020))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (950:950:950))
        (PORT datab (1020:1020:1020) (1048:1048:1048))
        (PORT datad (1091:1091:1091) (1111:1111:1111))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1503:1503:1503))
        (PORT datab (495:495:495) (559:559:559))
        (PORT datad (792:792:792) (840:840:840))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (922:922:922))
        (PORT datab (844:844:844) (868:868:868))
        (PORT datad (826:826:826) (880:880:880))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1081:1081:1081))
        (PORT datab (1644:1644:1644) (1625:1625:1625))
        (PORT datad (1070:1070:1070) (1101:1101:1101))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1050:1050:1050))
        (PORT datab (1647:1647:1647) (1629:1629:1629))
        (PORT datad (1389:1389:1389) (1404:1404:1404))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1392:1392:1392))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datad (1018:1018:1018) (1047:1047:1047))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (956:956:956))
        (PORT datab (784:784:784) (807:807:807))
        (PORT datad (774:774:774) (828:828:828))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (789:789:789))
        (PORT datab (342:342:342) (427:427:427))
        (PORT datad (1349:1349:1349) (1341:1341:1341))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1504:1504:1504))
        (PORT datab (523:523:523) (579:579:579))
        (PORT datad (704:704:704) (733:733:733))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (965:965:965))
        (PORT datab (780:780:780) (822:822:822))
        (PORT datad (680:680:680) (714:714:714))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (419:419:419))
        (PORT datab (769:769:769) (803:803:803))
        (PORT datad (846:846:846) (887:887:887))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (692:692:692) (774:774:774))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (718:718:718) (799:799:799))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (906:906:906) (961:961:961))
        (PORT sload (1196:1196:1196) (1272:1272:1272))
        (PORT ena (1650:1650:1650) (1594:1594:1594))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1152:1152:1152) (1179:1179:1179))
        (PORT sload (1405:1405:1405) (1460:1460:1460))
        (PORT ena (1421:1421:1421) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1101:1101:1101) (1130:1130:1130))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1226:1226:1226) (1277:1277:1277))
        (PORT sload (1405:1405:1405) (1460:1460:1460))
        (PORT ena (1421:1421:1421) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (715:715:715) (794:794:794))
        (PORT sload (1405:1405:1405) (1460:1460:1460))
        (PORT ena (1421:1421:1421) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (692:692:692) (773:773:773))
        (PORT sload (1405:1405:1405) (1460:1460:1460))
        (PORT ena (1421:1421:1421) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1461:1461:1461) (1470:1470:1470))
        (PORT sload (2004:2004:2004) (2028:2028:2028))
        (PORT ena (1761:1761:1761) (1710:1710:1710))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1209:1209:1209) (1254:1254:1254))
        (PORT sload (1196:1196:1196) (1272:1272:1272))
        (PORT ena (1650:1650:1650) (1594:1594:1594))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1089:1089:1089) (1132:1132:1132))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1147:1147:1147) (1208:1208:1208))
        (PORT sload (1405:1405:1405) (1460:1460:1460))
        (PORT ena (1421:1421:1421) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (963:963:963))
        (PORT datab (1025:1025:1025) (1053:1053:1053))
        (PORT datad (1072:1072:1072) (1100:1100:1100))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1173:1173:1173) (1189:1189:1189))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1142:1142:1142))
        (PORT datab (1609:1609:1609) (1565:1565:1565))
        (PORT datad (1072:1072:1072) (1119:1119:1119))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (862:862:862) (909:909:909))
        (PORT sload (1471:1471:1471) (1532:1532:1532))
        (PORT ena (1437:1437:1437) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (426:426:426))
        (PORT datab (1610:1610:1610) (1565:1565:1565))
        (PORT datad (956:956:956) (987:987:987))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (901:901:901))
        (PORT datab (312:312:312) (396:396:396))
        (PORT datad (1075:1075:1075) (1106:1106:1106))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (904:904:904))
        (PORT datab (320:320:320) (408:408:408))
        (PORT datad (793:793:793) (829:829:829))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1119:1119:1119))
        (PORT datab (748:748:748) (788:788:788))
        (PORT datad (739:739:739) (775:775:775))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1124:1124:1124))
        (PORT datab (822:822:822) (858:858:858))
        (PORT datad (302:302:302) (373:373:373))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (783:783:783))
        (PORT datab (335:335:335) (418:418:418))
        (PORT datad (844:844:844) (884:884:884))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (773:773:773))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datad (845:845:845) (886:886:886))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (959:959:959))
        (PORT datab (487:487:487) (547:547:547))
        (PORT datad (750:750:750) (783:783:783))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (416:416:416))
        (PORT datab (319:319:319) (407:407:407))
        (PORT datad (853:853:853) (896:896:896))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (964:964:964))
        (PORT datab (346:346:346) (433:433:433))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (413:413:413))
        (PORT datab (334:334:334) (417:417:417))
        (PORT datad (856:856:856) (900:900:900))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1504:1504:1504))
        (PORT datab (516:516:516) (572:572:572))
        (PORT datad (730:730:730) (747:747:747))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1126:1126:1126) (1144:1144:1144))
        (PORT sload (1196:1196:1196) (1272:1272:1272))
        (PORT ena (1650:1650:1650) (1594:1594:1594))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (896:896:896) (944:944:944))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1085:1085:1085) (1116:1116:1116))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1160:1160:1160) (1187:1187:1187))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1149:1149:1149) (1186:1186:1186))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (870:870:870) (919:919:919))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (857:857:857) (910:910:910))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1088:1088:1088) (1121:1121:1121))
        (PORT sload (1490:1490:1490) (1548:1548:1548))
        (PORT ena (1374:1374:1374) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (700:700:700) (786:786:786))
        (PORT sload (1490:1490:1490) (1548:1548:1548))
        (PORT ena (1374:1374:1374) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (918:918:918) (962:962:962))
        (PORT sload (1471:1471:1471) (1532:1532:1532))
        (PORT ena (1437:1437:1437) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1073:1073:1073) (1107:1107:1107))
        (PORT sload (1471:1471:1471) (1532:1532:1532))
        (PORT ena (1437:1437:1437) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (692:692:692) (773:773:773))
        (PORT sload (1471:1471:1471) (1532:1532:1532))
        (PORT ena (1437:1437:1437) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (764:764:764))
        (PORT datab (787:787:787) (815:815:815))
        (PORT datad (1046:1046:1046) (1067:1067:1067))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1064:1064:1064))
        (PORT datab (844:844:844) (868:868:868))
        (PORT datad (1042:1042:1042) (1073:1073:1073))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1130:1130:1130))
        (PORT datab (750:750:750) (790:790:790))
        (PORT datad (998:998:998) (1035:1035:1035))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1497:1497:1497))
        (PORT datab (711:711:711) (760:760:760))
        (PORT datad (745:745:745) (762:762:762))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (833:833:833))
        (PORT datab (328:328:328) (421:421:421))
        (PORT datad (1045:1045:1045) (1066:1066:1066))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (944:944:944))
        (PORT datab (318:318:318) (407:407:407))
        (PORT datad (726:726:726) (756:756:756))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (826:826:826))
        (PORT datab (1004:1004:1004) (994:994:994))
        (PORT datad (984:984:984) (1012:1012:1012))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (953:953:953))
        (PORT datab (764:764:764) (793:793:793))
        (PORT datad (287:287:287) (365:365:365))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1116:1116:1116))
        (PORT datab (759:759:759) (801:801:801))
        (PORT datad (1047:1047:1047) (1068:1068:1068))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (900:900:900))
        (PORT datab (541:541:541) (597:597:597))
        (PORT datad (1064:1064:1064) (1109:1109:1109))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (406:406:406))
        (PORT datab (1610:1610:1610) (1565:1565:1565))
        (PORT datad (994:994:994) (1025:1025:1025))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1502:1502:1502))
        (PORT datab (493:493:493) (558:558:558))
        (PORT datad (934:934:934) (944:944:944))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1153:1153:1153) (1161:1161:1161))
        (PORT sload (1196:1196:1196) (1272:1272:1272))
        (PORT ena (1650:1650:1650) (1594:1594:1594))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1466:1466:1466) (1485:1485:1485))
        (PORT sload (1471:1471:1471) (1532:1532:1532))
        (PORT ena (1437:1437:1437) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2545:2545:2545))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1071:1071:1071) (1102:1102:1102))
        (PORT sload (1471:1471:1471) (1532:1532:1532))
        (PORT ena (1476:1476:1476) (1460:1460:1460))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (860:860:860) (908:908:908))
        (PORT sload (1490:1490:1490) (1548:1548:1548))
        (PORT ena (1374:1374:1374) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1088:1088:1088) (1120:1120:1120))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1455:1455:1455) (1474:1474:1474))
        (PORT sload (1490:1490:1490) (1548:1548:1548))
        (PORT ena (1374:1374:1374) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1130:1130:1130) (1160:1160:1160))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1142:1142:1142) (1180:1180:1180))
        (PORT sload (1490:1490:1490) (1548:1548:1548))
        (PORT ena (1374:1374:1374) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1119:1119:1119) (1148:1148:1148))
        (PORT sload (1196:1196:1196) (1272:1272:1272))
        (PORT ena (1650:1650:1650) (1594:1594:1594))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1146:1146:1146) (1176:1176:1176))
        (PORT sload (1490:1490:1490) (1548:1548:1548))
        (PORT ena (1374:1374:1374) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1426:1426:1426) (1432:1432:1432))
        (PORT sload (2004:2004:2004) (2028:2028:2028))
        (PORT ena (1761:1761:1761) (1710:1710:1710))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1450:1450:1450) (1475:1475:1475))
        (PORT sload (1490:1490:1490) (1548:1548:1548))
        (PORT ena (1374:1374:1374) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (909:909:909))
        (PORT datab (781:781:781) (822:822:822))
        (PORT datad (984:984:984) (995:995:995))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (853:853:853) (915:915:915))
        (PORT sload (1471:1471:1471) (1532:1532:1532))
        (PORT ena (1437:1437:1437) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (899:899:899))
        (PORT datab (343:343:343) (429:429:429))
        (PORT datad (1001:1001:1001) (1039:1039:1039))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (685:685:685) (761:761:761))
        (PORT sload (1471:1471:1471) (1532:1532:1532))
        (PORT ena (1437:1437:1437) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (910:910:910))
        (PORT datab (481:481:481) (549:549:549))
        (PORT datad (468:468:468) (526:526:526))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (706:706:706) (781:781:781))
        (PORT sload (1471:1471:1471) (1532:1532:1532))
        (PORT ena (1437:1437:1437) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (915:915:915))
        (PORT datab (770:770:770) (820:820:820))
        (PORT datad (723:723:723) (754:754:754))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (908:908:908))
        (PORT datab (504:504:504) (563:563:563))
        (PORT datad (467:467:467) (521:521:521))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (827:827:827))
        (PORT datab (751:751:751) (788:788:788))
        (PORT datad (1051:1051:1051) (1073:1073:1073))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1129:1129:1129))
        (PORT datab (320:320:320) (408:408:408))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (951:951:951))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datad (688:688:688) (721:721:721))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (773:773:773))
        (PORT datab (792:792:792) (861:861:861))
        (PORT datad (996:996:996) (1028:1028:1028))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (788:788:788))
        (PORT datab (807:807:807) (825:825:825))
        (PORT datad (794:794:794) (843:843:843))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (744:744:744))
        (PORT datab (1609:1609:1609) (1564:1564:1564))
        (PORT datad (764:764:764) (818:818:818))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1498:1498:1498))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datad (706:706:706) (726:726:726))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (911:911:911))
        (PORT datab (723:723:723) (770:770:770))
        (PORT datad (309:309:309) (385:385:385))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1119:1119:1119))
        (PORT datab (1137:1137:1137) (1173:1173:1173))
        (PORT datad (463:463:463) (519:519:519))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1120:1120:1120))
        (PORT datab (498:498:498) (564:564:564))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (708:708:708) (784:784:784))
        (PORT sload (1490:1490:1490) (1548:1548:1548))
        (PORT ena (1374:1374:1374) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (713:713:713) (792:792:792))
        (PORT sload (1490:1490:1490) (1548:1548:1548))
        (PORT ena (1374:1374:1374) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1139:1139:1139) (1179:1179:1179))
        (PORT sload (1471:1471:1471) (1532:1532:1532))
        (PORT ena (1437:1437:1437) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1063:1063:1063) (1095:1095:1095))
        (PORT sload (1196:1196:1196) (1272:1272:1272))
        (PORT ena (1650:1650:1650) (1594:1594:1594))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1094:1094:1094) (1135:1135:1135))
        (PORT sload (1471:1471:1471) (1532:1532:1532))
        (PORT ena (1437:1437:1437) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2540:2540:2540))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1101:1101:1101) (1128:1128:1128))
        (PORT sload (1778:1778:1778) (1830:1830:1830))
        (PORT ena (1758:1758:1758) (1720:1720:1720))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1090:1090:1090) (1123:1123:1123))
        (PORT sload (1535:1535:1535) (1590:1590:1590))
        (PORT ena (1489:1489:1489) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1216:1216:1216) (1243:1243:1243))
        (PORT sload (1407:1407:1407) (1453:1453:1453))
        (PORT ena (1424:1424:1424) (1380:1380:1380))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1080:1080:1080) (1121:1121:1121))
        (PORT sload (1490:1490:1490) (1548:1548:1548))
        (PORT ena (1374:1374:1374) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (683:683:683) (759:759:759))
        (PORT sload (1490:1490:1490) (1548:1548:1548))
        (PORT ena (1374:1374:1374) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1141:1141:1141) (1195:1195:1195))
        (PORT sload (1471:1471:1471) (1532:1532:1532))
        (PORT ena (1437:1437:1437) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1079:1079:1079) (1101:1101:1101))
        (PORT sload (1471:1471:1471) (1532:1532:1532))
        (PORT ena (1437:1437:1437) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1057:1057:1057))
        (PORT datab (344:344:344) (431:431:431))
        (PORT datad (1051:1051:1051) (1073:1073:1073))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1205:1205:1205) (1257:1257:1257))
        (PORT sload (1490:1490:1490) (1548:1548:1548))
        (PORT ena (1374:1374:1374) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (939:939:939))
        (PORT datab (1169:1169:1169) (1195:1195:1195))
        (PORT datad (1040:1040:1040) (1070:1070:1070))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (911:911:911) (964:964:964))
        (PORT sload (1525:1525:1525) (1592:1592:1592))
        (PORT ena (1710:1710:1710) (1662:1662:1662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (838:838:838))
        (PORT datab (320:320:320) (407:407:407))
        (PORT datad (835:835:835) (886:886:886))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1111:1111:1111) (1159:1159:1159))
        (PORT sload (1525:1525:1525) (1592:1592:1592))
        (PORT ena (1710:1710:1710) (1662:1662:1662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (603:603:603))
        (PORT datab (1172:1172:1172) (1199:1199:1199))
        (PORT datad (818:818:818) (869:869:869))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (416:416:416))
        (PORT datab (1171:1171:1171) (1198:1198:1198))
        (PORT datad (1074:1074:1074) (1108:1108:1108))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (776:776:776))
        (PORT datab (335:335:335) (418:418:418))
        (PORT datad (1061:1061:1061) (1089:1089:1089))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (794:794:794))
        (PORT datab (808:808:808) (826:826:826))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (769:769:769))
        (PORT datab (326:326:326) (420:420:420))
        (PORT datad (757:757:757) (779:779:779))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (415:415:415))
        (PORT datab (807:807:807) (826:826:826))
        (PORT datad (1028:1028:1028) (1060:1060:1060))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (419:419:419))
        (PORT datab (809:809:809) (828:828:828))
        (PORT datad (752:752:752) (806:806:806))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (903:903:903))
        (PORT datab (1171:1171:1171) (1198:1198:1198))
        (PORT datad (795:795:795) (835:835:835))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (418:418:418))
        (PORT datab (1168:1168:1168) (1194:1194:1194))
        (PORT datad (1056:1056:1056) (1080:1080:1080))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (940:940:940))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datad (1119:1119:1119) (1148:1148:1148))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (842:842:842))
        (PORT datab (473:473:473) (539:539:539))
        (PORT datad (286:286:286) (364:364:364))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (605:605:605))
        (PORT datab (482:482:482) (544:544:544))
        (PORT datad (1122:1122:1122) (1152:1152:1152))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (PORT datab (736:736:736) (781:781:781))
        (PORT datad (1124:1124:1124) (1154:1154:1154))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datab (309:309:309) (402:402:402))
        (PORT datad (1118:1118:1118) (1147:1147:1147))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (409:409:409))
        (PORT datab (1172:1172:1172) (1199:1199:1199))
        (PORT datad (1030:1030:1030) (1061:1061:1061))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1029:1029:1029))
        (PORT datab (329:329:329) (423:423:423))
        (PORT datad (1019:1019:1019) (1060:1060:1060))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (419:419:419))
        (PORT datab (494:494:494) (547:547:547))
        (PORT datad (761:761:761) (784:784:784))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (421:421:421))
        (PORT datab (319:319:319) (407:407:407))
        (PORT datad (762:762:762) (785:785:785))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (577:577:577))
        (PORT datab (307:307:307) (398:398:398))
        (PORT datad (757:757:757) (780:780:780))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1083:1083:1083) (1052:1052:1052))
        (PORT datad (1025:1025:1025) (1051:1051:1051))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[144\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (882:882:882) (924:924:924))
        (PORT sclr (1637:1637:1637) (1671:1671:1671))
        (PORT sload (1410:1410:1410) (1463:1463:1463))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[143\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (894:894:894) (940:940:940))
        (PORT sload (1778:1778:1778) (1830:1830:1830))
        (PORT ena (1723:1723:1723) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[142\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (694:694:694) (776:776:776))
        (PORT sload (1778:1778:1778) (1830:1830:1830))
        (PORT ena (1723:1723:1723) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[141\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (675:675:675) (759:759:759))
        (PORT sload (1778:1778:1778) (1830:1830:1830))
        (PORT ena (1723:1723:1723) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[140\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (772:772:772))
        (PORT sload (1778:1778:1778) (1830:1830:1830))
        (PORT ena (1723:1723:1723) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[139\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1448:1448:1448) (1469:1469:1469))
        (PORT sload (1525:1525:1525) (1592:1592:1592))
        (PORT ena (1710:1710:1710) (1662:1662:1662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[138\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1156:1156:1156) (1178:1178:1178))
        (PORT sload (1525:1525:1525) (1592:1592:1592))
        (PORT ena (1710:1710:1710) (1662:1662:1662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[137\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (680:680:680) (768:768:768))
        (PORT sload (1525:1525:1525) (1592:1592:1592))
        (PORT ena (1710:1710:1710) (1662:1662:1662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[136\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (676:676:676) (761:761:761))
        (PORT sload (1525:1525:1525) (1592:1592:1592))
        (PORT ena (1710:1710:1710) (1662:1662:1662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[135\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1111:1111:1111) (1149:1149:1149))
        (PORT sload (1525:1525:1525) (1592:1592:1592))
        (PORT ena (1710:1710:1710) (1662:1662:1662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[134\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (772:772:772))
        (PORT sload (1525:1525:1525) (1592:1592:1592))
        (PORT ena (1710:1710:1710) (1662:1662:1662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[133\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1092:1092:1092) (1126:1126:1126))
        (PORT sload (1525:1525:1525) (1592:1592:1592))
        (PORT ena (1710:1710:1710) (1662:1662:1662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[132\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1791:1791:1791) (1807:1807:1807))
        (PORT sload (1525:1525:1525) (1592:1592:1592))
        (PORT ena (1710:1710:1710) (1662:1662:1662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[131\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1166:1166:1166) (1219:1219:1219))
        (PORT sload (1778:1778:1778) (1830:1830:1830))
        (PORT ena (1723:1723:1723) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (708:708:708) (783:783:783))
        (PORT sload (1778:1778:1778) (1830:1830:1830))
        (PORT ena (1723:1723:1723) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (682:682:682) (774:774:774))
        (PORT sload (1778:1778:1778) (1830:1830:1830))
        (PORT ena (1723:1723:1723) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (683:683:683) (773:773:773))
        (PORT sload (1778:1778:1778) (1830:1830:1830))
        (PORT ena (1723:1723:1723) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1078:1078:1078) (1095:1095:1095))
        (PORT sload (1535:1535:1535) (1590:1590:1590))
        (PORT ena (1489:1489:1489) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1427:1427:1427) (1465:1465:1465))
        (PORT sload (1525:1525:1525) (1592:1592:1592))
        (PORT ena (1710:1710:1710) (1662:1662:1662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|getPos1\|squareIdx\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1162:1162:1162) (1196:1196:1196))
        (PORT sload (1525:1525:1525) (1592:1592:1592))
        (PORT ena (1710:1710:1710) (1662:1662:1662))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (891:891:891))
        (PORT datab (1122:1122:1122) (1116:1116:1116))
        (PORT datac (1042:1042:1042) (1052:1052:1052))
        (PORT datad (797:797:797) (846:846:846))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1186:1186:1186))
        (PORT datab (1121:1121:1121) (1115:1115:1115))
        (PORT datac (716:716:716) (736:736:736))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (853:853:853))
        (PORT datab (460:460:460) (526:526:526))
        (PORT datac (1031:1031:1031) (1026:1026:1026))
        (PORT datad (307:307:307) (382:382:382))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1049:1049:1049))
        (PORT datab (308:308:308) (391:391:391))
        (PORT datac (1031:1031:1031) (1025:1025:1025))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (867:867:867))
        (PORT datab (699:699:699) (742:742:742))
        (PORT datac (1027:1027:1027) (1021:1021:1021))
        (PORT datad (779:779:779) (803:803:803))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (779:779:779))
        (PORT datab (1111:1111:1111) (1148:1148:1148))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (781:781:781) (805:805:805))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (857:857:857))
        (PORT datab (836:836:836) (850:850:850))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (564:564:564))
        (PORT datab (316:316:316) (405:405:405))
        (PORT datac (1052:1052:1052) (1057:1057:1057))
        (PORT datad (997:997:997) (984:984:984))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (729:729:729))
        (PORT datab (494:494:494) (558:558:558))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1027:1027:1027) (1023:1023:1023))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (450:450:450))
        (PORT datab (835:835:835) (849:849:849))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (391:391:391) (393:393:393))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[53\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (288:288:288))
        (PORT datab (307:307:307) (349:349:349))
        (PORT datac (224:224:224) (254:254:254))
        (PORT datad (453:453:453) (458:458:458))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[53\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (271:271:271) (303:303:303))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[52\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (714:714:714) (706:706:706))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[52\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datac (687:687:687) (684:684:684))
        (PORT datad (617:617:617) (605:605:605))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[154\]\~330)
    (DELAY
      (ABSOLUTE
        (PORT datac (1330:1330:1330) (1339:1339:1339))
        (PORT datad (953:953:953) (929:929:929))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[154\]\~329)
    (DELAY
      (ABSOLUTE
        (PORT datac (1334:1334:1334) (1344:1344:1344))
        (PORT datad (950:950:950) (925:925:925))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[166\]\~331)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (243:243:243))
        (PORT datad (772:772:772) (766:766:766))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[166\]\~328)
    (DELAY
      (ABSOLUTE
        (PORT datac (1336:1336:1336) (1346:1346:1346))
        (PORT datad (771:771:771) (766:766:766))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[178\]\~332)
    (DELAY
      (ABSOLUTE
        (PORT datac (741:741:741) (728:728:728))
        (PORT datad (226:226:226) (248:248:248))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[178\]\~404)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datab (1366:1366:1366) (1376:1376:1376))
        (PORT datac (741:741:741) (728:728:728))
        (PORT datad (770:770:770) (764:764:764))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[190\]\~387)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1225:1225:1225))
        (PORT datab (1067:1067:1067) (1057:1057:1057))
        (PORT datac (1264:1264:1264) (1242:1242:1242))
        (PORT datad (1069:1069:1069) (1065:1065:1065))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[202\]\~388)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (761:761:761))
        (PORT datab (1115:1115:1115) (1108:1108:1108))
        (PORT datac (1224:1224:1224) (1203:1203:1203))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[190\]\~333)
    (DELAY
      (ABSOLUTE
        (PORT datac (1224:1224:1224) (1203:1203:1203))
        (PORT datad (1070:1070:1070) (1065:1065:1065))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (761:761:761))
        (PORT datab (243:243:243) (280:280:280))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (731:731:731) (723:723:723))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[202\]\~334)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (704:704:704) (715:715:715))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[43\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (287:287:287))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (701:701:701) (688:688:688))
        (PORT datad (731:731:731) (723:723:723))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (279:279:279))
        (PORT datad (732:732:732) (724:724:724))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (200:200:200) (231:231:231))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[51\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (245:245:245) (286:286:286))
        (PORT datac (699:699:699) (686:686:686))
        (PORT datad (657:657:657) (651:651:651))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[51\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datab (246:246:246) (287:287:287))
        (PORT datac (699:699:699) (686:686:686))
        (PORT datad (657:657:657) (650:650:650))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (467:467:467))
        (PORT datab (464:464:464) (467:467:467))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (744:744:744))
        (PORT datab (388:388:388) (401:401:401))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (679:679:679))
        (PORT datab (451:451:451) (458:458:458))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[54\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (708:708:708))
        (PORT datab (626:626:626) (617:617:617))
        (PORT datac (433:433:433) (443:443:443))
        (PORT datad (443:443:443) (455:455:455))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[54\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (268:268:268))
        (PORT datad (266:266:266) (297:297:297))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (457:457:457))
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[61\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (286:286:286) (321:321:321))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[61\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (747:747:747))
        (PORT datab (471:471:471) (474:474:474))
        (PORT datac (624:624:624) (601:601:601))
        (PORT datad (286:286:286) (322:322:322))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[60\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (748:748:748))
        (PORT datab (468:468:468) (489:489:489))
        (PORT datac (393:393:393) (406:406:406))
        (PORT datad (278:278:278) (313:313:313))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[60\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (281:281:281) (317:317:317))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[59\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (454:454:454) (470:470:470))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[59\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (268:268:268))
        (PORT datad (282:282:282) (317:317:317))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[165\]\~336)
    (DELAY
      (ABSOLUTE
        (PORT datac (1321:1321:1321) (1334:1334:1334))
        (PORT datad (771:771:771) (765:765:765))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[165\]\~337)
    (DELAY
      (ABSOLUTE
        (PORT datac (1321:1321:1321) (1335:1335:1335))
        (PORT datad (770:770:770) (765:765:765))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[189\]\~405)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (940:940:940))
        (PORT datab (1268:1268:1268) (1261:1261:1261))
        (PORT datac (1056:1056:1056) (1061:1061:1061))
        (PORT datad (1075:1075:1075) (1079:1079:1079))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[177\]\~338)
    (DELAY
      (ABSOLUTE
        (PORT datab (1116:1116:1116) (1116:1116:1116))
        (PORT datad (1232:1232:1232) (1216:1216:1216))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[177\]\~335)
    (DELAY
      (ABSOLUTE
        (PORT datac (821:821:821) (896:896:896))
        (PORT datad (1073:1073:1073) (1077:1077:1077))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[201\]\~389)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1098:1098:1098))
        (PORT datab (243:243:243) (280:280:280))
        (PORT datac (1005:1005:1005) (1002:1002:1002))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[189\]\~339)
    (DELAY
      (ABSOLUTE
        (PORT datac (1050:1050:1050) (1054:1054:1054))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (270:270:270))
        (PORT datad (209:209:209) (237:237:237))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[201\]\~340)
    (DELAY
      (ABSOLUTE
        (PORT datac (1004:1004:1004) (1001:1001:1001))
        (PORT datad (210:210:210) (238:238:238))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (247:247:247))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[42\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (287:287:287))
        (PORT datab (243:243:243) (280:280:280))
        (PORT datac (1005:1005:1005) (1002:1002:1002))
        (PORT datad (709:709:709) (689:689:689))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[50\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (735:735:735))
        (PORT datab (242:242:242) (280:280:280))
        (PORT datac (674:674:674) (667:667:667))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[42\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (244:244:244))
        (PORT datad (708:708:708) (688:688:688))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[58\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (431:431:431))
        (PORT datab (411:411:411) (418:418:418))
        (PORT datac (689:689:689) (687:687:687))
        (PORT datad (453:453:453) (469:469:469))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|StageOut\[58\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (430:430:430))
        (PORT datab (409:409:409) (415:415:415))
        (PORT datac (691:691:691) (689:689:689))
        (PORT datad (456:456:456) (472:472:472))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (418:418:418))
        (PORT datab (399:399:399) (402:402:402))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (413:413:413))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (419:419:419))
        (PORT datab (232:232:232) (266:266:266))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (760:760:760))
        (PORT datab (325:325:325) (417:417:417))
        (PORT datac (1049:1049:1049) (1053:1053:1053))
        (PORT datad (994:994:994) (980:980:980))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1455:1455:1455))
        (PORT datab (1058:1058:1058) (1091:1091:1091))
        (PORT datac (687:687:687) (684:684:684))
        (PORT datad (942:942:942) (922:922:922))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (826:826:826))
        (PORT datab (1405:1405:1405) (1442:1442:1442))
        (PORT datac (1041:1041:1041) (1052:1052:1052))
        (PORT datad (1075:1075:1075) (1075:1075:1075))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (899:899:899))
        (PORT datab (1085:1085:1085) (1087:1087:1087))
        (PORT datac (747:747:747) (783:783:783))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (PORT datab (339:339:339) (425:425:425))
        (PORT datac (1024:1024:1024) (1018:1018:1018))
        (PORT datad (776:776:776) (800:800:800))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1180:1180:1180))
        (PORT datab (1062:1062:1062) (1089:1089:1089))
        (PORT datac (1282:1282:1282) (1292:1292:1292))
        (PORT datad (370:370:370) (376:376:376))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (877:877:877))
        (PORT datab (1070:1070:1070) (1086:1086:1086))
        (PORT datac (1042:1042:1042) (1052:1052:1052))
        (PORT datad (1074:1074:1074) (1073:1073:1073))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1429:1429:1429))
        (PORT datab (1375:1375:1375) (1393:1393:1393))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1074:1074:1074) (1073:1073:1073))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (890:890:890))
        (PORT datab (838:838:838) (855:855:855))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (886:886:886))
        (PORT datab (232:232:232) (267:267:267))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (918:918:918))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (791:791:791) (821:821:821))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (917:917:917))
        (PORT datab (1075:1075:1075) (1100:1100:1100))
        (PORT datac (725:725:725) (736:736:736))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (864:864:864))
        (PORT datab (317:317:317) (406:406:406))
        (PORT datac (746:746:746) (771:771:771))
        (PORT datad (833:833:833) (866:866:866))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (566:566:566))
        (PORT datab (712:712:712) (749:749:749))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (790:790:790) (819:819:819))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (864:864:864))
        (PORT datab (330:330:330) (412:412:412))
        (PORT datac (474:474:474) (534:534:534))
        (PORT datad (833:833:833) (866:866:866))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (870:870:870))
        (PORT datab (770:770:770) (801:801:801))
        (PORT datac (482:482:482) (546:546:546))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (869:869:869))
        (PORT datab (491:491:491) (555:555:555))
        (PORT datac (706:706:706) (731:731:731))
        (PORT datad (835:835:835) (868:868:868))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (917:917:917))
        (PORT datab (533:533:533) (583:583:583))
        (PORT datac (440:440:440) (496:496:496))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (849:849:849))
        (PORT datab (826:826:826) (845:845:845))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (824:824:824) (842:842:842))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (870:870:870))
        (PORT datab (851:851:851) (902:902:902))
        (PORT datac (798:798:798) (827:827:827))
        (PORT datad (808:808:808) (836:836:836))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1123:1123:1123))
        (PORT datab (1402:1402:1402) (1433:1433:1433))
        (PORT datac (798:798:798) (827:827:827))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1336:1336:1336))
        (PORT datab (829:829:829) (891:891:891))
        (PORT datac (798:798:798) (827:827:827))
        (PORT datad (808:808:808) (836:836:836))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (797:797:797))
        (PORT datab (1152:1152:1152) (1171:1171:1171))
        (PORT datac (798:798:798) (827:827:827))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (898:898:898))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (798:798:798) (827:827:827))
        (PORT datad (808:808:808) (836:836:836))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1161:1161:1161))
        (PORT datab (731:731:731) (763:763:763))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (810:810:810) (838:838:838))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (870:870:870))
        (PORT datab (889:889:889) (938:938:938))
        (PORT datac (1052:1052:1052) (1069:1069:1069))
        (PORT datad (810:810:810) (838:838:838))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1111:1111:1111))
        (PORT datab (857:857:857) (880:880:880))
        (PORT datac (1039:1039:1039) (1073:1073:1073))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (896:896:896))
        (PORT datab (836:836:836) (851:851:851))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (891:891:891))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1027:1027:1027))
        (PORT datab (823:823:823) (834:834:834))
        (PORT datac (718:718:718) (726:726:726))
        (PORT datad (722:722:722) (719:719:719))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (778:778:778))
        (PORT datab (823:823:823) (834:834:834))
        (PORT datac (397:397:397) (402:402:402))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (1123:1123:1123) (1116:1116:1116))
        (PORT datac (991:991:991) (979:979:979))
        (PORT datad (792:792:792) (812:812:812))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1085:1085:1085) (1088:1088:1088))
        (PORT datac (810:810:810) (846:846:846))
        (PORT datad (981:981:981) (972:972:972))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (840:840:840) (851:851:851))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (738:738:738) (750:750:750))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (916:916:916))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (767:767:767) (815:815:815))
        (PORT datad (807:807:807) (838:838:838))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (902:902:902))
        (PORT datab (1108:1108:1108) (1126:1126:1126))
        (PORT datac (822:822:822) (869:869:869))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (914:914:914))
        (PORT datab (833:833:833) (902:902:902))
        (PORT datac (1315:1315:1315) (1316:1316:1316))
        (PORT datad (806:806:806) (836:836:836))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (916:916:916))
        (PORT datab (1029:1029:1029) (1067:1067:1067))
        (PORT datac (1267:1267:1267) (1261:1261:1261))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (902:902:902))
        (PORT datab (330:330:330) (412:412:412))
        (PORT datac (814:814:814) (860:860:860))
        (PORT datad (800:800:800) (830:830:830))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (886:886:886))
        (PORT datab (848:848:848) (871:871:871))
        (PORT datac (1264:1264:1264) (1275:1275:1275))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (923:923:923))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (815:815:815) (861:861:861))
        (PORT datad (801:801:801) (831:831:831))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (889:889:889))
        (PORT datab (782:782:782) (845:845:845))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (803:803:803) (832:832:832))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (838:838:838))
        (PORT datab (820:820:820) (832:832:832))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (837:837:837))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (754:754:754))
        (PORT datab (822:822:822) (866:866:866))
        (PORT datac (858:858:858) (895:895:895))
        (PORT datad (838:838:838) (868:868:868))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1118:1118:1118))
        (PORT datab (1381:1381:1381) (1407:1407:1407))
        (PORT datac (859:859:859) (896:896:896))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (901:901:901))
        (PORT datab (315:315:315) (403:403:403))
        (PORT datac (855:855:855) (891:891:891))
        (PORT datad (834:834:834) (864:864:864))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (912:912:912))
        (PORT datab (1312:1312:1312) (1313:1313:1313))
        (PORT datac (1368:1368:1368) (1396:1396:1396))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (411:411:411))
        (PORT datab (331:331:331) (413:413:413))
        (PORT datac (856:856:856) (893:893:893))
        (PORT datad (836:836:836) (866:866:866))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (588:588:588))
        (PORT datab (790:790:790) (836:836:836))
        (PORT datac (860:860:860) (897:897:897))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (413:413:413))
        (PORT datab (307:307:307) (391:391:391))
        (PORT datac (858:858:858) (895:895:895))
        (PORT datad (837:837:837) (868:868:868))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (916:916:916))
        (PORT datab (1088:1088:1088) (1112:1112:1112))
        (PORT datac (1032:1032:1032) (1078:1078:1078))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (847:847:847))
        (PORT datab (1040:1040:1040) (1032:1032:1032))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1045:1045:1045) (1037:1037:1037))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (409:409:409))
        (PORT datab (332:332:332) (414:414:414))
        (PORT datac (804:804:804) (823:823:823))
        (PORT datad (830:830:830) (849:849:849))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (324:324:324) (416:416:416))
        (PORT datac (802:802:802) (821:821:821))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (834:834:834) (854:854:854))
        (PORT datac (750:750:750) (789:789:789))
        (PORT datad (827:827:827) (845:845:845))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (899:899:899))
        (PORT datab (1084:1084:1084) (1094:1094:1094))
        (PORT datac (782:782:782) (819:819:819))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (887:887:887))
        (PORT datab (1067:1067:1067) (1080:1080:1080))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (879:879:879))
        (PORT datab (855:855:855) (914:914:914))
        (PORT datac (821:821:821) (868:868:868))
        (PORT datad (805:805:805) (835:835:835))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (1394:1394:1394) (1411:1411:1411))
        (PORT datac (813:813:813) (858:858:858))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1101:1101:1101))
        (PORT datab (833:833:833) (882:882:882))
        (PORT datac (826:826:826) (850:850:850))
        (PORT datad (790:790:790) (807:807:807))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (893:893:893))
        (PORT datab (1120:1120:1120) (1142:1142:1142))
        (PORT datac (829:829:829) (853:853:853))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (804:804:804))
        (PORT datab (1378:1378:1378) (1340:1340:1340))
        (PORT datac (677:677:677) (675:675:675))
        (PORT datad (701:701:701) (702:702:702))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1096:1096:1096))
        (PORT datab (814:814:814) (826:826:826))
        (PORT datac (807:807:807) (860:860:860))
        (PORT datad (1031:1031:1031) (1014:1014:1014))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1107:1107:1107))
        (PORT datab (830:830:830) (886:886:886))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (771:771:771) (786:786:786))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (422:422:422))
        (PORT datab (821:821:821) (842:842:842))
        (PORT datac (830:830:830) (862:862:862))
        (PORT datad (283:283:283) (360:360:360))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (885:885:885))
        (PORT datab (825:825:825) (847:847:847))
        (PORT datac (1306:1306:1306) (1321:1321:1321))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (412:412:412))
        (PORT datab (824:824:824) (846:846:846))
        (PORT datac (833:833:833) (865:865:865))
        (PORT datad (302:302:302) (373:373:373))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (564:564:564))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (833:833:833) (865:865:865))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (823:823:823) (844:844:844))
        (PORT datac (831:831:831) (864:864:864))
        (PORT datad (760:760:760) (805:805:805))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (862:862:862))
        (PORT datab (484:484:484) (545:545:545))
        (PORT datac (832:832:832) (864:864:864))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (818:818:818))
        (PORT datab (817:817:817) (829:829:829))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (808:808:808))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (730:730:730) (727:727:727))
        (PORT datad (741:741:741) (739:739:739))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1029:1029:1029))
        (PORT datab (822:822:822) (832:832:832))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1254:1254:1254))
        (PORT datab (1095:1095:1095) (1079:1079:1079))
        (PORT datac (690:690:690) (701:701:701))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|always0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1365:1365:1365))
        (PORT datab (1381:1381:1381) (1372:1372:1372))
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|always0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1360:1360:1360))
        (PORT datab (1379:1379:1379) (1370:1370:1370))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[203\]\~341)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datab (265:265:265) (304:304:304))
        (PORT datac (214:214:214) (253:253:253))
        (PORT datad (485:485:485) (503:503:503))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[204\]\~319)
    (DELAY
      (ABSOLUTE
        (PORT datac (1032:1032:1032) (1031:1031:1031))
        (PORT datad (1053:1053:1053) (1051:1051:1051))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (809:809:809))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1366:1366:1366) (1349:1349:1349))
        (PORT datad (735:735:735) (742:742:742))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1058:1058:1058))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1272:1272:1272) (1266:1266:1266))
        (PORT datad (1230:1230:1230) (1197:1197:1197))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|always0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (835:835:835))
        (PORT datab (991:991:991) (1021:1021:1021))
        (PORT datac (746:746:746) (745:745:745))
        (PORT datad (922:922:922) (950:950:950))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datad (407:407:407) (415:415:415))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2602:2602:2602))
        (PORT asdata (1214:1214:1214) (1262:1262:1262))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1728:1728:1728) (1781:1781:1781))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1862:1862:1862) (1923:1923:1923))
        (PORT datab (1753:1753:1753) (1781:1781:1781))
        (PORT datac (1958:1958:1958) (1989:1989:1989))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1471w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1571:1571:1571))
        (PORT datab (2155:2155:2155) (2202:2202:2202))
        (PORT datac (1454:1454:1454) (1537:1537:1537))
        (PORT datad (2048:2048:2048) (2067:2067:2067))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1263:1263:1263))
        (PORT d[1] (1233:1233:1233) (1290:1290:1290))
        (PORT d[2] (1988:1988:1988) (1998:1998:1998))
        (PORT d[3] (1215:1215:1215) (1269:1269:1269))
        (PORT d[4] (1265:1265:1265) (1318:1318:1318))
        (PORT d[5] (1566:1566:1566) (1620:1620:1620))
        (PORT d[6] (1173:1173:1173) (1226:1226:1226))
        (PORT d[7] (931:931:931) (983:983:983))
        (PORT d[8] (965:965:965) (1038:1038:1038))
        (PORT d[9] (952:952:952) (1021:1021:1021))
        (PORT d[10] (3597:3597:3597) (3671:3671:3671))
        (PORT d[11] (919:919:919) (975:975:975))
        (PORT d[12] (1151:1151:1151) (1193:1193:1193))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (PORT d[0] (2449:2449:2449) (2353:2353:2353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1491w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1569:1569:1569))
        (PORT datab (2158:2158:2158) (2206:2206:2206))
        (PORT datac (1455:1455:1455) (1538:1538:1538))
        (PORT datad (2046:2046:2046) (2065:2065:2065))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5423:5423:5423) (5548:5548:5548))
        (PORT d[1] (5004:5004:5004) (5259:5259:5259))
        (PORT d[2] (4505:4505:4505) (4555:4555:4555))
        (PORT d[3] (6760:6760:6760) (6792:6792:6792))
        (PORT d[4] (2824:2824:2824) (2976:2976:2976))
        (PORT d[5] (5867:5867:5867) (6089:6089:6089))
        (PORT d[6] (4326:4326:4326) (4559:4559:4559))
        (PORT d[7] (7041:7041:7041) (7126:7126:7126))
        (PORT d[8] (6528:6528:6528) (6658:6658:6658))
        (PORT d[9] (4931:4931:4931) (5077:5077:5077))
        (PORT d[10] (5085:5085:5085) (5241:5241:5241))
        (PORT d[11] (6389:6389:6389) (6448:6448:6448))
        (PORT d[12] (6987:6987:6987) (7109:7109:7109))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT d[0] (3452:3452:3452) (3528:3528:3528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (292:292:292) (384:384:384))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1481w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1568:1568:1568))
        (PORT datab (2160:2160:2160) (2208:2208:2208))
        (PORT datac (1455:1455:1455) (1538:1538:1538))
        (PORT datad (2045:2045:2045) (2063:2063:2063))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6013:6013:6013) (6120:6120:6120))
        (PORT d[1] (3885:3885:3885) (4096:4096:4096))
        (PORT d[2] (5691:5691:5691) (5823:5823:5823))
        (PORT d[3] (6120:6120:6120) (6183:6183:6183))
        (PORT d[4] (3319:3319:3319) (3566:3566:3566))
        (PORT d[5] (5088:5088:5088) (5266:5266:5266))
        (PORT d[6] (3618:3618:3618) (3833:3833:3833))
        (PORT d[7] (5857:5857:5857) (5899:5899:5899))
        (PORT d[8] (5830:5830:5830) (5953:5953:5953))
        (PORT d[9] (3863:3863:3863) (3973:3973:3973))
        (PORT d[10] (4720:4720:4720) (4871:4871:4871))
        (PORT d[11] (6712:6712:6712) (6787:6787:6787))
        (PORT d[12] (6201:6201:6201) (6272:6272:6272))
        (PORT clk (2491:2491:2491) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2523:2523:2523))
        (PORT d[0] (3198:3198:3198) (3137:3137:3137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT asdata (2089:2089:2089) (2093:2093:2093))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1461w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1568:1568:1568))
        (PORT datab (2161:2161:2161) (2210:2210:2210))
        (PORT datac (1456:1456:1456) (1539:1539:1539))
        (PORT datad (2044:2044:2044) (2062:2062:2062))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2308:2308:2308))
        (PORT d[1] (4151:4151:4151) (4310:4310:4310))
        (PORT d[2] (6238:6238:6238) (6528:6528:6528))
        (PORT d[3] (2487:2487:2487) (2505:2505:2505))
        (PORT d[4] (2293:2293:2293) (2332:2332:2332))
        (PORT d[5] (6897:6897:6897) (7066:7066:7066))
        (PORT d[6] (4318:4318:4318) (4570:4570:4570))
        (PORT d[7] (5927:5927:5927) (5919:5919:5919))
        (PORT d[8] (1685:1685:1685) (1755:1755:1755))
        (PORT d[9] (1700:1700:1700) (1772:1772:1772))
        (PORT d[10] (3343:3343:3343) (3448:3448:3448))
        (PORT d[11] (1637:1637:1637) (1693:1693:1693))
        (PORT d[12] (7845:7845:7845) (7883:7883:7883))
        (PORT clk (2533:2533:2533) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2563:2563:2563))
        (PORT d[0] (1192:1192:1192) (1143:1143:1143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1785:1785:1785) (1879:1879:1879))
        (PORT datab (2677:2677:2677) (2784:2784:2784))
        (PORT datac (2622:2622:2622) (2789:2789:2789))
        (PORT datad (1221:1221:1221) (1179:1179:1179))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1192:1192:1192))
        (PORT datab (2188:2188:2188) (2259:2259:2259))
        (PORT datac (1744:1744:1744) (1828:1828:1828))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1431w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1572:1572:1572))
        (PORT datab (2151:2151:2151) (2197:2197:2197))
        (PORT datac (1454:1454:1454) (1537:1537:1537))
        (PORT datad (2050:2050:2050) (2070:2070:2070))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6767:6767:6767) (6807:6807:6807))
        (PORT d[1] (5078:5078:5078) (5067:5067:5067))
        (PORT d[2] (3584:3584:3584) (3574:3574:3574))
        (PORT d[3] (8438:8438:8438) (8643:8643:8643))
        (PORT d[4] (1746:1746:1746) (1853:1853:1853))
        (PORT d[5] (5562:5562:5562) (5524:5524:5524))
        (PORT d[6] (2799:2799:2799) (2888:2888:2888))
        (PORT d[7] (5098:5098:5098) (5068:5068:5068))
        (PORT d[8] (7002:7002:7002) (7232:7232:7232))
        (PORT d[9] (4662:4662:4662) (4854:4854:4854))
        (PORT d[10] (2945:2945:2945) (3048:3048:3048))
        (PORT d[11] (6875:6875:6875) (7050:7050:7050))
        (PORT d[12] (8408:8408:8408) (8503:8503:8503))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT d[0] (1739:1739:1739) (1760:1760:1760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1451w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1570:1570:1570))
        (PORT datab (2156:2156:2156) (2203:2203:2203))
        (PORT datac (1455:1455:1455) (1538:1538:1538))
        (PORT datad (2047:2047:2047) (2066:2066:2066))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4616:4616:4616) (4656:4656:4656))
        (PORT d[1] (3837:3837:3837) (4047:4047:4047))
        (PORT d[2] (5672:5672:5672) (5803:5803:5803))
        (PORT d[3] (6119:6119:6119) (6183:6183:6183))
        (PORT d[4] (3310:3310:3310) (3559:3559:3559))
        (PORT d[5] (5111:5111:5111) (5292:5292:5292))
        (PORT d[6] (3595:3595:3595) (3809:3809:3809))
        (PORT d[7] (5897:5897:5897) (5946:5946:5946))
        (PORT d[8] (5780:5780:5780) (5896:5896:5896))
        (PORT d[9] (3855:3855:3855) (3965:3965:3965))
        (PORT d[10] (4786:4786:4786) (4944:4944:4944))
        (PORT d[11] (6694:6694:6694) (6773:6773:6773))
        (PORT d[12] (6293:6293:6293) (6381:6381:6381))
        (PORT clk (2481:2481:2481) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2511:2511:2511))
        (PORT d[0] (2492:2492:2492) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1788:1788:1788) (1883:1883:1883))
        (PORT datab (1637:1637:1637) (1622:1622:1622))
        (PORT datac (2623:2623:2623) (2790:2790:2790))
        (PORT datad (1764:1764:1764) (1772:1772:1772))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2574:2574:2574) (2540:2540:2540))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1420w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1574:1574:1574))
        (PORT datab (2146:2146:2146) (2191:2191:2191))
        (PORT datac (1453:1453:1453) (1535:1535:1535))
        (PORT datad (2052:2052:2052) (2073:2073:2073))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (3006:3006:3006))
        (PORT d[1] (6264:6264:6264) (6510:6510:6510))
        (PORT d[2] (5121:5121:5121) (5418:5418:5418))
        (PORT d[3] (5709:5709:5709) (5704:5704:5704))
        (PORT d[4] (5402:5402:5402) (5627:5627:5627))
        (PORT d[5] (6196:6196:6196) (6372:6372:6372))
        (PORT d[6] (6128:6128:6128) (6357:6357:6357))
        (PORT d[7] (8370:8370:8370) (8432:8432:8432))
        (PORT d[8] (2404:2404:2404) (2474:2474:2474))
        (PORT d[9] (2443:2443:2443) (2518:2518:2518))
        (PORT d[10] (5963:5963:5963) (6181:6181:6181))
        (PORT d[11] (2342:2342:2342) (2393:2393:2393))
        (PORT d[12] (7154:7154:7154) (7201:7201:7201))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT d[0] (1984:1984:1984) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1441w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1575:1575:1575))
        (PORT datab (2145:2145:2145) (2190:2190:2190))
        (PORT datac (1453:1453:1453) (1535:1535:1535))
        (PORT datad (2053:2053:2053) (2074:2074:2074))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5025:5025:5025) (5112:5112:5112))
        (PORT d[1] (4555:4555:4555) (4802:4802:4802))
        (PORT d[2] (4777:4777:4777) (4818:4818:4818))
        (PORT d[3] (6015:6015:6015) (6036:6036:6036))
        (PORT d[4] (3195:3195:3195) (3379:3379:3379))
        (PORT d[5] (5150:5150:5150) (5371:5371:5371))
        (PORT d[6] (3637:3637:3637) (3857:3857:3857))
        (PORT d[7] (6285:6285:6285) (6369:6369:6369))
        (PORT d[8] (5851:5851:5851) (5992:5992:5992))
        (PORT d[9] (4226:4226:4226) (4373:4373:4373))
        (PORT d[10] (4429:4429:4429) (4588:4588:4588))
        (PORT d[11] (5679:5679:5679) (5742:5742:5742))
        (PORT d[12] (6651:6651:6651) (6765:6765:6765))
        (PORT clk (2483:2483:2483) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2509:2509:2509))
        (PORT d[0] (4033:4033:4033) (3931:3931:3931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1794:1794:1794) (1890:1890:1890))
        (PORT datab (1629:1629:1629) (1626:1626:1626))
        (PORT datac (2624:2624:2624) (2792:2792:2792))
        (PORT datad (3114:3114:3114) (3054:3054:3054))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1981:1981:1981) (2056:2056:2056))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1310:1310:1310))
        (PORT datac (1363:1363:1363) (1392:1392:1392))
        (PORT datad (580:580:580) (561:561:561))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1110:1110:1110) (1155:1155:1155))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (1664:1664:1664) (1670:1670:1670))
        (PORT datad (986:986:986) (1001:1001:1001))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1864:1864:1864) (1926:1926:1926))
        (PORT datab (1753:1753:1753) (1782:1782:1782))
        (PORT datac (1958:1958:1958) (1988:1988:1988))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1565w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1700:1700:1700))
        (PORT datab (860:860:860) (887:887:887))
        (PORT datac (1425:1425:1425) (1467:1467:1467))
        (PORT datad (3669:3669:3669) (3682:3682:3682))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8117:8117:8117) (8424:8424:8424))
        (PORT d[1] (3808:3808:3808) (3965:3965:3965))
        (PORT d[2] (4818:4818:4818) (4739:4739:4739))
        (PORT d[3] (8054:8054:8054) (8295:8295:8295))
        (PORT d[4] (2754:2754:2754) (2925:2925:2925))
        (PORT d[5] (5108:5108:5108) (5153:5153:5153))
        (PORT d[6] (4757:4757:4757) (4994:4994:4994))
        (PORT d[7] (5983:5983:5983) (6071:6071:6071))
        (PORT d[8] (6818:6818:6818) (7132:7132:7132))
        (PORT d[9] (3998:3998:3998) (4074:4074:4074))
        (PORT d[10] (2368:2368:2368) (2496:2496:2496))
        (PORT d[11] (7455:7455:7455) (7721:7721:7721))
        (PORT d[12] (5959:5959:5959) (6060:6060:6060))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT d[0] (3281:3281:3281) (3140:3140:3140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1555w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (423:423:423))
        (PORT datab (315:315:315) (403:403:403))
        (PORT datac (512:512:512) (577:577:577))
        (PORT datad (1262:1262:1262) (1244:1244:1244))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7745:7745:7745) (8009:8009:8009))
        (PORT d[1] (3359:3359:3359) (3371:3371:3371))
        (PORT d[2] (5708:5708:5708) (5856:5856:5856))
        (PORT d[3] (8291:8291:8291) (8506:8506:8506))
        (PORT d[4] (4221:4221:4221) (4469:4469:4469))
        (PORT d[5] (3879:3879:3879) (3853:3853:3853))
        (PORT d[6] (4057:4057:4057) (4268:4268:4268))
        (PORT d[7] (5959:5959:5959) (6031:6031:6031))
        (PORT d[8] (6987:6987:6987) (7239:7239:7239))
        (PORT d[9] (5030:5030:5030) (5258:5258:5258))
        (PORT d[10] (4471:4471:4471) (4648:4648:4648))
        (PORT d[11] (7016:7016:7016) (7240:7240:7240))
        (PORT d[12] (6682:6682:6682) (6783:6783:6783))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT d[0] (2956:2956:2956) (3102:3102:3102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1575w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1701:1701:1701))
        (PORT datab (860:860:860) (886:886:886))
        (PORT datac (1425:1425:1425) (1467:1467:1467))
        (PORT datad (3669:3669:3669) (3682:3682:3682))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1306:1306:1306))
        (PORT d[1] (1525:1525:1525) (1557:1557:1557))
        (PORT d[2] (2480:2480:2480) (2496:2496:2496))
        (PORT d[3] (1261:1261:1261) (1321:1321:1321))
        (PORT d[4] (1971:1971:1971) (2019:2019:2019))
        (PORT d[5] (1517:1517:1517) (1561:1561:1561))
        (PORT d[6] (1170:1170:1170) (1224:1224:1224))
        (PORT d[7] (925:925:925) (977:977:977))
        (PORT d[8] (926:926:926) (990:990:990))
        (PORT d[9] (933:933:933) (999:999:999))
        (PORT d[10] (1764:1764:1764) (1775:1775:1775))
        (PORT d[11] (901:901:901) (955:955:955))
        (PORT d[12] (835:835:835) (888:888:888))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (PORT d[0] (858:858:858) (797:797:797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2491:2491:2491) (2488:2488:2488))
        (PORT datab (2556:2556:2556) (2714:2714:2714))
        (PORT datac (1191:1191:1191) (1277:1277:1277))
        (PORT datad (612:612:612) (593:593:593))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1585w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1689:1689:1689))
        (PORT datab (862:862:862) (888:888:888))
        (PORT datac (1426:1426:1426) (1468:1468:1468))
        (PORT datad (3673:3673:3673) (3686:3686:3686))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (1943:1943:1943))
        (PORT d[1] (1572:1572:1572) (1613:1613:1613))
        (PORT d[2] (2120:2120:2120) (2140:2140:2140))
        (PORT d[3] (1584:1584:1584) (1641:1641:1641))
        (PORT d[4] (3516:3516:3516) (3688:3688:3688))
        (PORT d[5] (4662:4662:4662) (4617:4617:4617))
        (PORT d[6] (1844:1844:1844) (1880:1880:1880))
        (PORT d[7] (1780:1780:1780) (1792:1792:1792))
        (PORT d[8] (1277:1277:1277) (1336:1336:1336))
        (PORT d[9] (1301:1301:1301) (1360:1360:1360))
        (PORT d[10] (4065:4065:4065) (4191:4191:4191))
        (PORT d[11] (1525:1525:1525) (1566:1566:1566))
        (PORT d[12] (6338:6338:6338) (6415:6415:6415))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (PORT d[0] (4053:4053:4053) (3973:3973:3973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2365:2365:2365) (2413:2413:2413))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1193:1193:1193) (1279:1279:1279))
        (PORT datad (1413:1413:1413) (1399:1399:1399))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1545w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1692:1692:1692))
        (PORT datab (861:861:861) (888:888:888))
        (PORT datac (1426:1426:1426) (1468:1468:1468))
        (PORT datad (3672:3672:3672) (3685:3685:3685))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6132:6132:6132) (6089:6089:6089))
        (PORT d[1] (1816:1816:1816) (1806:1806:1806))
        (PORT d[2] (2942:2942:2942) (2900:2900:2900))
        (PORT d[3] (1974:1974:1974) (1949:1949:1949))
        (PORT d[4] (2652:2652:2652) (2771:2771:2771))
        (PORT d[5] (2701:2701:2701) (2672:2672:2672))
        (PORT d[6] (2057:2057:2057) (2039:2039:2039))
        (PORT d[7] (1770:1770:1770) (1771:1771:1771))
        (PORT d[8] (4879:4879:4879) (5041:5041:5041))
        (PORT d[9] (1974:1974:1974) (1950:1950:1950))
        (PORT d[10] (1753:1753:1753) (1823:1823:1823))
        (PORT d[11] (2373:2373:2373) (2349:2349:2349))
        (PORT d[12] (2032:2032:2032) (2004:2004:2004))
        (PORT clk (2557:2557:2557) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2578:2578:2578))
        (PORT d[0] (847:847:847) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1525w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1697:1697:1697))
        (PORT datab (860:860:860) (887:887:887))
        (PORT datac (1425:1425:1425) (1468:1468:1468))
        (PORT datad (3670:3670:3670) (3683:3683:3683))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1537:1537:1537))
        (PORT d[1] (1236:1236:1236) (1282:1282:1282))
        (PORT d[2] (2478:2478:2478) (2494:2494:2494))
        (PORT d[3] (1212:1212:1212) (1266:1266:1266))
        (PORT d[4] (3893:3893:3893) (4061:4061:4061))
        (PORT d[5] (1218:1218:1218) (1269:1269:1269))
        (PORT d[6] (1907:1907:1907) (1947:1947:1947))
        (PORT d[7] (932:932:932) (986:986:986))
        (PORT d[8] (936:936:936) (1001:1001:1001))
        (PORT d[9] (943:943:943) (1004:1004:1004))
        (PORT d[10] (1357:1357:1357) (1378:1378:1378))
        (PORT d[11] (1188:1188:1188) (1234:1234:1234))
        (PORT d[12] (1209:1209:1209) (1261:1261:1261))
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (PORT d[0] (1236:1236:1236) (1172:1172:1172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1514w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1692:1692:1692))
        (PORT datab (861:861:861) (887:887:887))
        (PORT datac (1425:1425:1425) (1468:1468:1468))
        (PORT datad (3671:3671:3671) (3684:3684:3684))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6863:6863:6863) (7078:7078:7078))
        (PORT d[1] (4031:4031:4031) (4141:4141:4141))
        (PORT d[2] (5600:5600:5600) (5459:5459:5459))
        (PORT d[3] (8023:8023:8023) (8211:8211:8211))
        (PORT d[4] (2293:2293:2293) (2400:2400:2400))
        (PORT d[5] (5766:5766:5766) (5794:5794:5794))
        (PORT d[6] (4781:4781:4781) (4697:4697:4697))
        (PORT d[7] (6809:6809:6809) (6936:6936:6936))
        (PORT d[8] (6401:6401:6401) (6675:6675:6675))
        (PORT d[9] (7670:7670:7670) (8079:8079:8079))
        (PORT d[10] (5208:5208:5208) (5454:5454:5454))
        (PORT d[11] (9450:9450:9450) (9747:9747:9747))
        (PORT d[12] (5917:5917:5917) (5978:5978:5978))
        (PORT clk (2463:2463:2463) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (PORT d[0] (5433:5433:5433) (5180:5180:5180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1535w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1702:1702:1702))
        (PORT datab (860:860:860) (887:887:887))
        (PORT datac (1425:1425:1425) (1468:1468:1468))
        (PORT datad (3669:3669:3669) (3682:3682:3682))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (885:885:885) (935:935:935))
        (PORT d[1] (884:884:884) (933:933:933))
        (PORT d[2] (2445:2445:2445) (2461:2461:2461))
        (PORT d[3] (849:849:849) (903:903:903))
        (PORT d[4] (878:878:878) (919:919:919))
        (PORT d[5] (827:827:827) (880:880:880))
        (PORT d[6] (1516:1516:1516) (1561:1561:1561))
        (PORT d[7] (849:849:849) (901:901:901))
        (PORT d[8] (877:877:877) (934:934:934))
        (PORT d[9] (951:951:951) (1013:1013:1013))
        (PORT d[10] (1376:1376:1376) (1388:1388:1388))
        (PORT d[11] (875:875:875) (925:925:925))
        (PORT d[12] (1193:1193:1193) (1245:1245:1245))
        (PORT clk (2546:2546:2546) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2567:2567:2567))
        (PORT d[0] (1231:1231:1231) (1165:1165:1165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2592:2592:2592) (2696:2696:2696))
        (PORT datab (2555:2555:2555) (2714:2714:2714))
        (PORT datac (1191:1191:1191) (1276:1276:1276))
        (PORT datad (993:993:993) (961:961:961))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1479:1479:1479))
        (PORT datab (1126:1126:1126) (1097:1097:1097))
        (PORT datac (1191:1191:1191) (1277:1277:1277))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (937:937:937))
        (PORT datab (3028:3028:3028) (3065:3065:3065))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1867:1867:1867) (1929:1929:1929))
        (PORT datab (1754:1754:1754) (1783:1783:1783))
        (PORT datac (1957:1957:1957) (1987:1987:1987))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1619w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2091:2091:2091) (2131:2131:2131))
        (PORT datab (2149:2149:2149) (2195:2195:2195))
        (PORT datac (1454:1454:1454) (1536:1536:1536))
        (PORT datad (1415:1415:1415) (1470:1470:1470))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6125:6125:6125) (6272:6272:6272))
        (PORT d[1] (5790:5790:5790) (5827:5827:5827))
        (PORT d[2] (4543:4543:4543) (4611:4611:4611))
        (PORT d[3] (8024:8024:8024) (8192:8192:8192))
        (PORT d[4] (3740:3740:3740) (3864:3864:3864))
        (PORT d[5] (6673:6673:6673) (6567:6567:6567))
        (PORT d[6] (3119:3119:3119) (3243:3243:3243))
        (PORT d[7] (7655:7655:7655) (7723:7723:7723))
        (PORT d[8] (6842:6842:6842) (7124:7124:7124))
        (PORT d[9] (5411:5411:5411) (5620:5620:5620))
        (PORT d[10] (6143:6143:6143) (6347:6347:6347))
        (PORT d[11] (7795:7795:7795) (7846:7846:7846))
        (PORT d[12] (7135:7135:7135) (7252:7252:7252))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (2405:2405:2405) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1639w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2130:2130:2130))
        (PORT datab (2150:2150:2150) (2196:2196:2196))
        (PORT datac (1454:1454:1454) (1536:1536:1536))
        (PORT datad (1415:1415:1415) (1470:1470:1470))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6033:6033:6033) (6073:6073:6073))
        (PORT d[1] (3866:3866:3866) (4043:4043:4043))
        (PORT d[2] (3239:3239:3239) (3224:3224:3224))
        (PORT d[3] (7987:7987:7987) (8051:8051:8051))
        (PORT d[4] (2138:2138:2138) (2271:2271:2271))
        (PORT d[5] (5383:5383:5383) (5536:5536:5536))
        (PORT d[6] (3084:3084:3084) (3209:3209:3209))
        (PORT d[7] (5797:5797:5797) (5797:5797:5797))
        (PORT d[8] (7598:7598:7598) (7717:7717:7717))
        (PORT d[9] (4287:4287:4287) (4439:4439:4439))
        (PORT d[10] (3588:3588:3588) (3687:3687:3687))
        (PORT d[11] (8420:8420:8420) (8487:8487:8487))
        (PORT d[12] (7396:7396:7396) (7495:7495:7495))
        (PORT clk (2521:2521:2521) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2553:2553:2553))
        (PORT d[0] (3496:3496:3496) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1792:1792:1792) (1888:1888:1888))
        (PORT datab (2021:2021:2021) (2040:2040:2040))
        (PORT datac (2624:2624:2624) (2791:2791:2791))
        (PORT datad (1537:1537:1537) (1471:1471:1471))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1629w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (2121:2121:2121))
        (PORT datab (2162:2162:2162) (2211:2211:2211))
        (PORT datac (1456:1456:1456) (1539:1539:1539))
        (PORT datad (1417:1417:1417) (1472:1472:1472))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5807:5807:5807) (5933:5933:5933))
        (PORT d[1] (5728:5728:5728) (5982:5982:5982))
        (PORT d[2] (5142:5142:5142) (5183:5183:5183))
        (PORT d[3] (7446:7446:7446) (7472:7472:7472))
        (PORT d[4] (2796:2796:2796) (2948:2948:2948))
        (PORT d[5] (6558:6558:6558) (6770:6770:6770))
        (PORT d[6] (5088:5088:5088) (5314:5314:5314))
        (PORT d[7] (7686:7686:7686) (7763:7763:7763))
        (PORT d[8] (7203:7203:7203) (7327:7327:7327))
        (PORT d[9] (5553:5553:5553) (5689:5689:5689))
        (PORT d[10] (5775:5775:5775) (5919:5919:5919))
        (PORT d[11] (7068:7068:7068) (7119:7119:7119))
        (PORT d[12] (7711:7711:7711) (7826:7826:7826))
        (PORT clk (2556:2556:2556) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2579:2579:2579))
        (PORT d[0] (2716:2716:2716) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1608w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2085:2085:2085) (2124:2124:2124))
        (PORT datab (2159:2159:2159) (2208:2208:2208))
        (PORT datac (1455:1455:1455) (1538:1538:1538))
        (PORT datad (1416:1416:1416) (1472:1472:1472))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5684:5684:5684) (5726:5726:5726))
        (PORT d[1] (4164:4164:4164) (4338:4338:4338))
        (PORT d[2] (7037:7037:7037) (7164:7164:7164))
        (PORT d[3] (7613:7613:7613) (7683:7683:7683))
        (PORT d[4] (2140:2140:2140) (2278:2278:2278))
        (PORT d[5] (5041:5041:5041) (5200:5200:5200))
        (PORT d[6] (3158:3158:3158) (3289:3289:3289))
        (PORT d[7] (5476:5476:5476) (5479:5479:5479))
        (PORT d[8] (7232:7232:7232) (7349:7349:7349))
        (PORT d[9] (4273:4273:4273) (4424:4424:4424))
        (PORT d[10] (6207:6207:6207) (6362:6362:6362))
        (PORT d[11] (8062:8062:8062) (8133:8133:8133))
        (PORT d[12] (7045:7045:7045) (7141:7141:7141))
        (PORT clk (2516:2516:2516) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2547:2547:2547))
        (PORT d[0] (2630:2630:2630) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1790:1790:1790) (1885:1885:1885))
        (PORT datab (1677:1677:1677) (1659:1659:1659))
        (PORT datac (2623:2623:2623) (2791:2791:2791))
        (PORT datad (1565:1565:1565) (1490:1490:1490))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (1979:1979:1979) (2054:2054:2054))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1649w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2125:2125:2125))
        (PORT datab (2157:2157:2157) (2204:2204:2204))
        (PORT datac (1455:1455:1455) (1538:1538:1538))
        (PORT datad (1416:1416:1416) (1471:1471:1471))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8114:8114:8114) (8424:8424:8424))
        (PORT d[1] (3793:3793:3793) (3956:3956:3956))
        (PORT d[2] (4864:4864:4864) (4790:4790:4790))
        (PORT d[3] (8047:8047:8047) (8289:8289:8289))
        (PORT d[4] (2681:2681:2681) (2842:2842:2842))
        (PORT d[5] (5117:5117:5117) (5162:5162:5162))
        (PORT d[6] (4765:4765:4765) (5003:5003:5003))
        (PORT d[7] (6023:6023:6023) (6115:6115:6115))
        (PORT d[8] (7220:7220:7220) (7535:7535:7535))
        (PORT d[9] (4017:4017:4017) (4094:4094:4094))
        (PORT d[10] (1981:1981:1981) (2107:2107:2107))
        (PORT d[11] (7845:7845:7845) (8106:8106:8106))
        (PORT d[12] (6303:6303:6303) (6402:6402:6402))
        (PORT clk (2480:2480:2480) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (PORT d[0] (5078:5078:5078) (4845:4845:4845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1669w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2091:2091:2091) (2131:2131:2131))
        (PORT datab (2147:2147:2147) (2193:2193:2193))
        (PORT datac (1453:1453:1453) (1536:1536:1536))
        (PORT datad (1415:1415:1415) (1470:1470:1470))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5295:5295:5295) (5336:5336:5336))
        (PORT d[1] (3800:3800:3800) (3979:3979:3979))
        (PORT d[2] (6699:6699:6699) (6833:6833:6833))
        (PORT d[3] (7246:7246:7246) (7313:7313:7313))
        (PORT d[4] (2090:2090:2090) (2222:2222:2222))
        (PORT d[5] (4690:4690:4690) (4847:4847:4847))
        (PORT d[6] (3172:3172:3172) (3347:3347:3347))
        (PORT d[7] (5093:5093:5093) (5098:5098:5098))
        (PORT d[8] (6877:6877:6877) (6995:6995:6995))
        (PORT d[9] (4217:4217:4217) (4363:4363:4363))
        (PORT d[10] (5871:5871:5871) (6037:6037:6037))
        (PORT d[11] (7698:7698:7698) (7771:7771:7771))
        (PORT d[12] (6688:6688:6688) (6785:6785:6785))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (PORT d[0] (5423:5423:5423) (5495:5495:5495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1791:1791:1791) (1886:1886:1886))
        (PORT datab (3319:3319:3319) (3338:3338:3338))
        (PORT datac (2623:2623:2623) (2791:2791:2791))
        (PORT datad (1915:1915:1915) (1828:1828:1828))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1679w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2128:2128:2128))
        (PORT datab (2152:2152:2152) (2198:2198:2198))
        (PORT datac (1454:1454:1454) (1537:1537:1537))
        (PORT datad (1415:1415:1415) (1470:1470:1470))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8899:8899:8899) (9100:9100:9100))
        (PORT d[1] (3669:3669:3669) (3762:3762:3762))
        (PORT d[2] (2710:2710:2710) (2814:2814:2814))
        (PORT d[3] (7352:7352:7352) (7536:7536:7536))
        (PORT d[4] (2311:2311:2311) (2425:2425:2425))
        (PORT d[5] (3850:3850:3850) (3941:3941:3941))
        (PORT d[6] (5560:5560:5560) (5361:5361:5361))
        (PORT d[7] (6034:6034:6034) (6003:6003:6003))
        (PORT d[8] (6464:6464:6464) (6740:6740:6740))
        (PORT d[9] (6783:6783:6783) (7038:7038:7038))
        (PORT d[10] (5981:5981:5981) (6125:6125:6125))
        (PORT d[11] (7689:7689:7689) (7931:7931:7931))
        (PORT d[12] (5300:5300:5300) (5215:5215:5215))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (4504:4504:4504) (4425:4425:4425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1659w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2093:2093:2093) (2134:2134:2134))
        (PORT datab (2145:2145:2145) (2190:2190:2190))
        (PORT datac (1453:1453:1453) (1535:1535:1535))
        (PORT datad (1414:1414:1414) (1469:1469:1469))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7886:7886:7886) (8101:8101:8101))
        (PORT d[1] (3245:3245:3245) (3340:3340:3340))
        (PORT d[2] (3056:3056:3056) (3183:3183:3183))
        (PORT d[3] (7930:7930:7930) (8062:8062:8062))
        (PORT d[4] (4454:4454:4454) (4626:4626:4626))
        (PORT d[5] (4584:4584:4584) (4672:4672:4672))
        (PORT d[6] (7969:7969:7969) (7729:7729:7729))
        (PORT d[7] (5410:5410:5410) (5395:5395:5395))
        (PORT d[8] (7062:7062:7062) (7309:7309:7309))
        (PORT d[9] (5794:5794:5794) (6057:6057:6057))
        (PORT d[10] (4198:4198:4198) (4367:4367:4367))
        (PORT d[11] (8129:8129:8129) (8267:8267:8267))
        (PORT d[12] (6207:6207:6207) (6139:6139:6139))
        (PORT clk (2545:2545:2545) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (PORT d[0] (3139:3139:3139) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1786:1786:1786) (1880:1880:1880))
        (PORT datab (2926:2926:2926) (2977:2977:2977))
        (PORT datac (2622:2622:2622) (2789:2789:2789))
        (PORT datad (3493:3493:3493) (3455:3455:3455))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1980:1980:1980) (2055:2055:2055))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1307:1307:1307))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1258:1258:1258) (1234:1234:1234))
        (PORT datad (812:812:812) (888:888:888))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1366w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1863:1863:1863) (1925:1925:1925))
        (PORT datab (1753:1753:1753) (1782:1782:1782))
        (PORT datac (1397:1397:1397) (1418:1418:1418))
        (PORT datad (2283:2283:2283) (2288:2288:2288))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1346w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3215:3215:3215) (3225:3225:3225))
        (PORT datab (1520:1520:1520) (1566:1566:1566))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2300:2300:2300))
        (PORT d[1] (2220:2220:2220) (2258:2258:2258))
        (PORT d[2] (2399:2399:2399) (2397:2397:2397))
        (PORT d[3] (2340:2340:2340) (2398:2398:2398))
        (PORT d[4] (2778:2778:2778) (2953:2953:2953))
        (PORT d[5] (3960:3960:3960) (3920:3920:3920))
        (PORT d[6] (5075:5075:5075) (5313:5313:5313))
        (PORT d[7] (6672:6672:6672) (6748:6748:6748))
        (PORT d[8] (6026:6026:6026) (6270:6270:6270))
        (PORT d[9] (2045:2045:2045) (2103:2103:2103))
        (PORT d[10] (4917:4917:4917) (5139:5139:5139))
        (PORT d[11] (1887:1887:1887) (1926:1926:1926))
        (PORT d[12] (5641:5641:5641) (5729:5729:5729))
        (PORT clk (2475:2475:2475) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2506:2506:2506))
        (PORT d[0] (2765:2765:2765) (2774:2774:2774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1319w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3214:3214:3214) (3224:3224:3224))
        (PORT datab (1520:1520:1520) (1566:1566:1566))
        (PORT datad (229:229:229) (262:262:262))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6192:6192:6192) (6377:6377:6377))
        (PORT d[1] (2914:2914:2914) (2992:2992:2992))
        (PORT d[2] (1938:1938:1938) (2011:2011:2011))
        (PORT d[3] (6535:6535:6535) (6675:6675:6675))
        (PORT d[4] (2698:2698:2698) (2822:2822:2822))
        (PORT d[5] (3097:3097:3097) (3123:3123:3123))
        (PORT d[6] (3224:3224:3224) (3136:3136:3136))
        (PORT d[7] (3196:3196:3196) (3125:3125:3125))
        (PORT d[8] (6724:6724:6724) (6921:6921:6921))
        (PORT d[9] (6962:6962:6962) (7236:7236:7236))
        (PORT d[10] (3417:3417:3417) (3525:3525:3525))
        (PORT d[11] (7602:7602:7602) (7731:7731:7731))
        (PORT d[12] (2817:2817:2817) (2735:2735:2735))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2575:2575:2575))
        (PORT d[0] (2184:2184:2184) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2023:2023:2023) (2024:2024:2024))
        (PORT datab (1234:1234:1234) (1311:1311:1311))
        (PORT datac (2519:2519:2519) (2676:2676:2676))
        (PORT datad (2214:2214:2214) (2200:2200:2200))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1336w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1869:1869:1869) (1932:1932:1932))
        (PORT datab (1755:1755:1755) (1785:1785:1785))
        (PORT datac (1392:1392:1392) (1413:1413:1413))
        (PORT datad (2284:2284:2284) (2288:2288:2288))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1356w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3211:3211:3211) (3220:3220:3220))
        (PORT datab (1523:1523:1523) (1569:1569:1569))
        (PORT datad (229:229:229) (262:262:262))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1610:1610:1610))
        (PORT d[1] (1585:1585:1585) (1627:1627:1627))
        (PORT d[2] (2135:2135:2135) (2157:2157:2157))
        (PORT d[3] (1568:1568:1568) (1622:1622:1622))
        (PORT d[4] (3542:3542:3542) (3716:3716:3716))
        (PORT d[5] (4668:4668:4668) (4624:4624:4624))
        (PORT d[6] (1582:1582:1582) (1630:1630:1630))
        (PORT d[7] (1798:1798:1798) (1812:1812:1812))
        (PORT d[8] (1233:1233:1233) (1290:1290:1290))
        (PORT d[9] (1300:1300:1300) (1359:1359:1359))
        (PORT d[10] (4033:4033:4033) (4159:4159:4159))
        (PORT d[11] (1874:1874:1874) (1900:1900:1900))
        (PORT d[12] (6371:6371:6371) (6449:6449:6449))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (PORT d[0] (1886:1886:1886) (1814:1814:1814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1336w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3211:3211:3211) (3220:3220:3220))
        (PORT datab (1524:1524:1524) (1570:1570:1570))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4835:4835:4835) (4905:4905:4905))
        (PORT d[1] (4917:4917:4917) (5174:5174:5174))
        (PORT d[2] (5050:5050:5050) (5334:5334:5334))
        (PORT d[3] (5799:5799:5799) (5865:5865:5865))
        (PORT d[4] (4222:4222:4222) (4482:4482:4482))
        (PORT d[5] (5023:5023:5023) (5195:5195:5195))
        (PORT d[6] (3959:3959:3959) (4205:4205:4205))
        (PORT d[7] (6995:6995:6995) (7073:7073:7073))
        (PORT d[8] (6132:6132:6132) (6406:6406:6406))
        (PORT d[9] (5903:5903:5903) (6115:6115:6115))
        (PORT d[10] (4454:4454:4454) (4667:4667:4667))
        (PORT d[11] (5259:5259:5259) (5304:5304:5304))
        (PORT d[12] (5863:5863:5863) (5923:5923:5923))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT d[0] (2053:2053:2053) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1235:1235:1235) (1311:1311:1311))
        (PORT datac (1378:1378:1378) (1351:1351:1351))
        (PORT datad (3079:3079:3079) (3152:3152:3152))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1376w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3209:3209:3209) (3218:3218:3218))
        (PORT datab (1524:1524:1524) (1570:1570:1570))
        (PORT datad (231:231:231) (265:265:265))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6121:6121:6121) (6242:6242:6242))
        (PORT d[1] (6106:6106:6106) (6358:6358:6358))
        (PORT d[2] (4893:4893:4893) (4957:4957:4957))
        (PORT d[3] (8075:8075:8075) (8091:8091:8091))
        (PORT d[4] (2011:2011:2011) (2121:2121:2121))
        (PORT d[5] (6881:6881:6881) (7087:7087:7087))
        (PORT d[6] (3499:3499:3499) (3624:3624:3624))
        (PORT d[7] (8108:8108:8108) (8188:8188:8188))
        (PORT d[8] (7553:7553:7553) (7672:7672:7672))
        (PORT d[9] (5933:5933:5933) (6067:6067:6067))
        (PORT d[10] (6450:6450:6450) (6580:6580:6580))
        (PORT d[11] (7449:7449:7449) (7508:7508:7508))
        (PORT d[12] (8132:8132:8132) (8251:8251:8251))
        (PORT clk (2541:2541:2541) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (PORT d[0] (3431:3431:3431) (3480:3480:3480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1396w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3213:3213:3213) (3222:3222:3222))
        (PORT datab (1521:1521:1521) (1567:1567:1567))
        (PORT datad (226:226:226) (259:259:259))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7638:7638:7638) (7885:7885:7885))
        (PORT d[1] (3648:3648:3648) (3756:3756:3756))
        (PORT d[2] (5297:5297:5297) (5157:5157:5157))
        (PORT d[3] (7655:7655:7655) (7853:7853:7853))
        (PORT d[4] (3676:3676:3676) (3811:3811:3811))
        (PORT d[5] (5390:5390:5390) (5422:5422:5422))
        (PORT d[6] (5163:5163:5163) (5113:5113:5113))
        (PORT d[7] (6442:6442:6442) (6579:6579:6579))
        (PORT d[8] (7052:7052:7052) (7304:7304:7304))
        (PORT d[9] (7383:7383:7383) (7798:7798:7798))
        (PORT d[10] (4885:4885:4885) (5140:5140:5140))
        (PORT d[11] (9101:9101:9101) (9397:9397:9397))
        (PORT d[12] (5556:5556:5556) (5618:5618:5618))
        (PORT clk (2476:2476:2476) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (PORT d[0] (5247:5247:5247) (5139:5139:5139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1366w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3213:3213:3213) (3222:3222:3222))
        (PORT datab (1521:1521:1521) (1567:1567:1567))
        (PORT datad (228:228:228) (261:261:261))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1246:1246:1246))
        (PORT d[1] (1176:1176:1176) (1206:1206:1206))
        (PORT d[2] (2492:2492:2492) (2510:2510:2510))
        (PORT d[3] (1222:1222:1222) (1275:1275:1275))
        (PORT d[4] (1590:1590:1590) (1637:1637:1637))
        (PORT d[5] (1486:1486:1486) (1527:1527:1527))
        (PORT d[6] (1877:1877:1877) (1912:1912:1912))
        (PORT d[7] (1170:1170:1170) (1217:1217:1217))
        (PORT d[8] (891:891:891) (949:949:949))
        (PORT d[9] (909:909:909) (968:968:968))
        (PORT d[10] (1396:1396:1396) (1412:1412:1412))
        (PORT d[11] (886:886:886) (938:938:938))
        (PORT d[12] (1176:1176:1176) (1226:1226:1226))
        (PORT clk (2544:2544:2544) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2565:2565:2565))
        (PORT d[0] (1660:1660:1660) (1606:1606:1606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1386w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3215:3215:3215) (3225:3225:3225))
        (PORT datab (1519:1519:1519) (1564:1564:1564))
        (PORT datad (230:230:230) (264:264:264))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8575:8575:8575) (8786:8786:8786))
        (PORT d[1] (3600:3600:3600) (3690:3690:3690))
        (PORT d[2] (2357:2357:2357) (2469:2469:2469))
        (PORT d[3] (7331:7331:7331) (7513:7513:7513))
        (PORT d[4] (2647:2647:2647) (2753:2753:2753))
        (PORT d[5] (3831:3831:3831) (3877:3877:3877))
        (PORT d[6] (4732:4732:4732) (4496:4496:4496))
        (PORT d[7] (6085:6085:6085) (6057:6057:6057))
        (PORT d[8] (7760:7760:7760) (8004:8004:8004))
        (PORT d[9] (6473:6473:6473) (6735:6735:6735))
        (PORT d[10] (4861:4861:4861) (5031:5031:5031))
        (PORT d[11] (8057:8057:8057) (8296:8296:8296))
        (PORT d[12] (3921:3921:3921) (3824:3824:3824))
        (PORT clk (2541:2541:2541) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (PORT d[0] (2028:2028:2028) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1017:1017:1017))
        (PORT datab (2557:2557:2557) (2715:2715:2715))
        (PORT datac (1192:1192:1192) (1278:1278:1278))
        (PORT datad (3533:3533:3533) (3431:3431:3431))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2764:2764:2764) (2576:2576:2576))
        (PORT datab (3284:3284:3284) (3236:3236:3236))
        (PORT datac (1192:1192:1192) (1278:1278:1278))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (929:929:929))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (3002:3002:3002) (3031:3031:3031))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1690w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1861:1861:1861) (1922:1922:1922))
        (PORT datab (1752:1752:1752) (1781:1781:1781))
        (PORT datac (1958:1958:1958) (1989:1989:1989))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1753w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1467:1467:1467))
        (PORT datab (265:265:265) (304:304:304))
        (PORT datac (1681:1681:1681) (1690:1690:1690))
        (PORT datad (3155:3155:3155) (3164:3164:3164))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1586:1586:1586))
        (PORT d[1] (1561:1561:1561) (1612:1612:1612))
        (PORT d[2] (2058:2058:2058) (2071:2071:2071))
        (PORT d[3] (1539:1539:1539) (1590:1590:1590))
        (PORT d[4] (1312:1312:1312) (1367:1367:1367))
        (PORT d[5] (1553:1553:1553) (1607:1607:1607))
        (PORT d[6] (1584:1584:1584) (1629:1629:1629))
        (PORT d[7] (1867:1867:1867) (1902:1902:1902))
        (PORT d[8] (1300:1300:1300) (1365:1365:1365))
        (PORT d[9] (935:935:935) (997:997:997))
        (PORT d[10] (3556:3556:3556) (3624:3624:3624))
        (PORT d[11] (963:963:963) (1026:1026:1026))
        (PORT clk (2541:2541:2541) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (PORT d[0] (895:895:895) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1743w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1631:1631:1631) (1699:1699:1699))
        (PORT datab (1021:1021:1021) (1054:1054:1054))
        (PORT datac (1425:1425:1425) (1467:1467:1467))
        (PORT datad (3669:3669:3669) (3682:3682:3682))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7382:7382:7382) (7644:7644:7644))
        (PORT d[1] (4069:4069:4069) (4077:4077:4077))
        (PORT d[2] (5636:5636:5636) (5777:5777:5777))
        (PORT d[3] (8001:8001:8001) (8216:8216:8216))
        (PORT d[4] (3847:3847:3847) (4076:4076:4076))
        (PORT d[5] (4409:4409:4409) (4362:4362:4362))
        (PORT d[6] (3626:3626:3626) (3834:3834:3834))
        (PORT d[7] (6024:6024:6024) (6041:6041:6041))
        (PORT d[8] (6622:6622:6622) (6876:6876:6876))
        (PORT d[9] (5074:5074:5074) (5300:5300:5300))
        (PORT d[10] (4588:4588:4588) (4842:4842:4842))
        (PORT d[11] (7017:7017:7017) (7234:7234:7234))
        (PORT d[12] (5979:5979:5979) (6090:6090:6090))
        (PORT clk (2492:2492:2492) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2523:2523:2523))
        (PORT d[0] (4064:4064:4064) (4073:4073:4073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (925:925:925) (1017:1017:1017))
        (PORT datac (1063:1063:1063) (1043:1043:1043))
        (PORT datad (3313:3313:3313) (3433:3433:3433))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1733w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3214:3214:3214) (3224:3224:3224))
        (PORT datab (268:268:268) (307:307:307))
        (PORT datac (1394:1394:1394) (1415:1415:1415))
        (PORT datad (1471:1471:1471) (1522:1522:1522))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7017:7017:7017) (7288:7288:7288))
        (PORT d[1] (5063:5063:5063) (5057:5057:5057))
        (PORT d[2] (3645:3645:3645) (3623:3623:3623))
        (PORT d[3] (8081:8081:8081) (8292:8292:8292))
        (PORT d[4] (1747:1747:1747) (1854:1854:1854))
        (PORT d[5] (5227:5227:5227) (5196:5196:5196))
        (PORT d[6] (2739:2739:2739) (2869:2869:2869))
        (PORT d[7] (5104:5104:5104) (5078:5078:5078))
        (PORT d[8] (6996:6996:6996) (7225:7225:7225))
        (PORT d[9] (4624:4624:4624) (4813:4813:4813))
        (PORT d[10] (3243:3243:3243) (3335:3335:3335))
        (PORT d[11] (6874:6874:6874) (7049:7049:7049))
        (PORT d[12] (8433:8433:8433) (8530:8530:8530))
        (PORT clk (2526:2526:2526) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (PORT d[0] (3644:3644:3644) (3640:3640:3640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1713w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1697:1697:1697))
        (PORT datab (1022:1022:1022) (1056:1056:1056))
        (PORT datac (1426:1426:1426) (1468:1468:1468))
        (PORT datad (3670:3670:3670) (3683:3683:3683))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6408:6408:6408) (6452:6452:6452))
        (PORT d[1] (5414:5414:5414) (5403:5403:5403))
        (PORT d[2] (3303:3303:3303) (3284:3284:3284))
        (PORT d[3] (8694:8694:8694) (8761:8761:8761))
        (PORT d[4] (2459:2459:2459) (2595:2595:2595))
        (PORT d[5] (5552:5552:5552) (5515:5515:5515))
        (PORT d[6] (2808:2808:2808) (2943:2943:2943))
        (PORT d[7] (4698:4698:4698) (4671:4671:4671))
        (PORT d[8] (8316:8316:8316) (8430:8430:8430))
        (PORT d[9] (4618:4618:4618) (4768:4768:4768))
        (PORT d[10] (3364:3364:3364) (3470:3470:3470))
        (PORT d[11] (7218:7218:7218) (7387:7387:7387))
        (PORT d[12] (7770:7770:7770) (7873:7873:7873))
        (PORT clk (2531:2531:2531) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2552:2552:2552))
        (PORT d[0] (1386:1386:1386) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1723w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1691:1691:1691))
        (PORT datab (1024:1024:1024) (1058:1058:1058))
        (PORT datac (1426:1426:1426) (1468:1468:1468))
        (PORT datad (3672:3672:3672) (3685:3685:3685))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6149:6149:6149) (6272:6272:6272))
        (PORT d[1] (5769:5769:5769) (5811:5811:5811))
        (PORT d[2] (4496:4496:4496) (4557:4557:4557))
        (PORT d[3] (8140:8140:8140) (8159:8159:8159))
        (PORT d[4] (2080:2080:2080) (2205:2205:2205))
        (PORT d[5] (7001:7001:7001) (6888:6888:6888))
        (PORT d[6] (3477:3477:3477) (3597:3597:3597))
        (PORT d[7] (7706:7706:7706) (7779:7779:7779))
        (PORT d[8] (6849:6849:6849) (7133:7133:7133))
        (PORT d[9] (5733:5733:5733) (5933:5933:5933))
        (PORT d[10] (6161:6161:6161) (6362:6362:6362))
        (PORT d[11] (7450:7450:7450) (7508:7508:7508))
        (PORT d[12] (7495:7495:7495) (7608:7608:7608))
        (PORT clk (2540:2540:2540) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2561:2561:2561))
        (PORT d[0] (3760:3760:3760) (3799:3799:3799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1702w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1690:1690:1690))
        (PORT datab (1024:1024:1024) (1058:1058:1058))
        (PORT datac (1426:1426:1426) (1468:1468:1468))
        (PORT datad (3672:3672:3672) (3685:3685:3685))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6408:6408:6408) (6453:6453:6453))
        (PORT d[1] (5400:5400:5400) (5388:5388:5388))
        (PORT d[2] (3637:3637:3637) (3623:3623:3623))
        (PORT d[3] (8431:8431:8431) (8637:8637:8637))
        (PORT d[4] (2522:2522:2522) (2657:2657:2657))
        (PORT d[5] (5596:5596:5596) (5559:5559:5559))
        (PORT d[6] (2761:2761:2761) (2890:2890:2890))
        (PORT d[7] (5047:5047:5047) (5012:5012:5012))
        (PORT d[8] (8295:8295:8295) (8408:8408:8408))
        (PORT d[9] (4577:4577:4577) (4728:4728:4728))
        (PORT d[10] (3330:3330:3330) (3433:3433:3433))
        (PORT d[11] (6887:6887:6887) (7061:7061:7061))
        (PORT d[12] (7698:7698:7698) (7796:7796:7796))
        (PORT clk (2530:2530:2530) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (PORT d[0] (4254:4254:4254) (4143:4143:4143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1632:1632:1632))
        (PORT datab (919:919:919) (1010:1010:1010))
        (PORT datac (1343:1343:1343) (1350:1350:1350))
        (PORT datad (2663:2663:2663) (2836:2836:2836))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1847:1847:1847) (1873:1873:1873))
        (PORT datab (917:917:917) (1007:1007:1007))
        (PORT datac (1493:1493:1493) (1538:1538:1538))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2731:2731:2731) (2761:2761:2761))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2660:2660:2660) (2832:2832:2832))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (931:931:931))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1065:1065:1065) (1116:1116:1116))
        (PORT datad (698:698:698) (696:696:696))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (931:931:931))
        (PORT datab (1116:1116:1116) (1108:1108:1108))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (887:887:887))
        (PORT datac (992:992:992) (980:980:980))
        (PORT datad (791:791:791) (810:810:810))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1181:1181:1181))
        (PORT datab (839:839:839) (850:850:850))
        (PORT datac (1042:1042:1042) (1052:1052:1052))
        (PORT datad (736:736:736) (748:748:748))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (543:543:543))
        (PORT datab (493:493:493) (546:546:546))
        (PORT datac (813:813:813) (833:833:833))
        (PORT datad (768:768:768) (783:783:783))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (416:416:416))
        (PORT datab (300:300:300) (390:390:390))
        (PORT datac (818:818:818) (838:838:838))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (408:408:408))
        (PORT datab (1443:1443:1443) (1469:1469:1469))
        (PORT datac (803:803:803) (811:811:811))
        (PORT datad (777:777:777) (783:783:783))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1393:1393:1393))
        (PORT datab (306:306:306) (398:398:398))
        (PORT datac (721:721:721) (738:738:738))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (419:419:419))
        (PORT datab (327:327:327) (420:420:420))
        (PORT datac (818:818:818) (839:839:839))
        (PORT datad (771:771:771) (787:787:787))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (574:574:574))
        (PORT datab (811:811:811) (823:823:823))
        (PORT datac (273:273:273) (367:367:367))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (807:807:807) (815:815:815))
        (PORT datad (774:774:774) (780:780:780))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (PORT datab (471:471:471) (537:537:537))
        (PORT datac (807:807:807) (816:816:816))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1386:1386:1386))
        (PORT datab (1209:1209:1209) (1193:1193:1193))
        (PORT datac (595:595:595) (576:576:576))
        (PORT datad (696:696:696) (693:693:693))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|Mux1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1000:1000:1000))
        (PORT datab (608:608:608) (591:591:591))
        (PORT datac (674:674:674) (670:670:670))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (983:983:983))
        (PORT datab (394:394:394) (408:408:408))
        (PORT datac (399:399:399) (404:404:404))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (364:364:364))
        (PORT datab (487:487:487) (498:498:498))
        (PORT datac (1539:1539:1539) (1471:1471:1471))
        (PORT datad (265:265:265) (303:303:303))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|qout\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2595:2595:2595) (2615:2615:2615))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (291:291:291))
        (PORT datad (406:406:406) (413:413:413))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8469:8469:8469) (8736:8736:8736))
        (PORT d[1] (4385:4385:4385) (4387:4387:4387))
        (PORT d[2] (6399:6399:6399) (6543:6543:6543))
        (PORT d[3] (7395:7395:7395) (7608:7608:7608))
        (PORT d[4] (2462:2462:2462) (2565:2565:2565))
        (PORT d[5] (4507:4507:4507) (4476:4476:4476))
        (PORT d[6] (2421:2421:2421) (2519:2519:2519))
        (PORT d[7] (7467:7467:7467) (7482:7482:7482))
        (PORT d[8] (5969:5969:5969) (6212:6212:6212))
        (PORT d[9] (4641:4641:4641) (4831:4831:4831))
        (PORT d[10] (4813:4813:4813) (4994:4994:4994))
        (PORT d[11] (7723:7723:7723) (7943:7943:7943))
        (PORT d[12] (7379:7379:7379) (7484:7484:7484))
        (PORT clk (2498:2498:2498) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2519:2519:2519))
        (PORT d[0] (3290:3290:3290) (3261:3261:3261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4927:4927:4927) (4977:4977:4977))
        (PORT d[1] (3830:3830:3830) (3996:3996:3996))
        (PORT d[2] (6355:6355:6355) (6489:6489:6489))
        (PORT d[3] (6831:6831:6831) (6892:6892:6892))
        (PORT d[4] (3658:3658:3658) (3903:3903:3903))
        (PORT d[5] (5807:5807:5807) (5989:5989:5989))
        (PORT d[6] (3229:3229:3229) (3411:3411:3411))
        (PORT d[7] (6532:6532:6532) (6569:6569:6569))
        (PORT d[8] (6539:6539:6539) (6659:6659:6659))
        (PORT d[9] (4108:4108:4108) (4202:4202:4202))
        (PORT d[10] (5455:5455:5455) (5604:5604:5604))
        (PORT d[11] (7391:7391:7391) (7461:7461:7461))
        (PORT d[12] (5955:5955:5955) (6061:6061:6061))
        (PORT clk (2482:2482:2482) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2509:2509:2509))
        (PORT d[0] (2081:2081:2081) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7154:7154:7154) (7341:7341:7341))
        (PORT d[1] (5116:5116:5116) (5166:5166:5166))
        (PORT d[2] (4521:4521:4521) (4586:4586:4586))
        (PORT d[3] (7673:7673:7673) (7840:7840:7840))
        (PORT d[4] (3039:3039:3039) (3172:3172:3172))
        (PORT d[5] (5968:5968:5968) (5866:5866:5866))
        (PORT d[6] (2802:2802:2802) (2942:2942:2942))
        (PORT d[7] (6622:6622:6622) (6698:6698:6698))
        (PORT d[8] (6137:6137:6137) (6424:6424:6424))
        (PORT d[9] (6358:6358:6358) (6584:6584:6584))
        (PORT d[10] (5089:5089:5089) (5296:5296:5296))
        (PORT d[11] (7721:7721:7721) (7864:7864:7864))
        (PORT d[12] (6440:6440:6440) (6560:6560:6560))
        (PORT clk (2514:2514:2514) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2535:2535:2535))
        (PORT d[0] (3404:3404:3404) (3464:3464:3464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6168:6168:6168) (6325:6325:6325))
        (PORT d[1] (5428:5428:5428) (5476:5476:5476))
        (PORT d[2] (4465:4465:4465) (4525:4525:4525))
        (PORT d[3] (7651:7651:7651) (7825:7825:7825))
        (PORT d[4] (3731:3731:3731) (3854:3854:3854))
        (PORT d[5] (6665:6665:6665) (6558:6558:6558))
        (PORT d[6] (3129:3129:3129) (3253:3253:3253))
        (PORT d[7] (7357:7357:7357) (7435:7435:7435))
        (PORT d[8] (6492:6492:6492) (6779:6779:6779))
        (PORT d[9] (5403:5403:5403) (5611:5611:5611))
        (PORT d[10] (5842:5842:5842) (6050:6050:6050))
        (PORT d[11] (7803:7803:7803) (7854:7854:7854))
        (PORT d[12] (7155:7155:7155) (7271:7271:7271))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT d[0] (4375:4375:4375) (4320:4320:4320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2875:2875:2875) (2884:2884:2884))
        (PORT datab (917:917:917) (1008:1008:1008))
        (PORT datac (1886:1886:1886) (1945:1945:1945))
        (PORT datad (2662:2662:2662) (2834:2834:2834))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2430:2430:2430) (2339:2339:2339))
        (PORT datab (924:924:924) (1015:1015:1015))
        (PORT datac (2816:2816:2816) (2763:2763:2763))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1270:1270:1270))
        (PORT d[1] (1206:1206:1206) (1258:1258:1258))
        (PORT d[2] (2446:2446:2446) (2462:2462:2462))
        (PORT d[3] (1190:1190:1190) (1243:1243:1243))
        (PORT d[4] (1208:1208:1208) (1258:1258:1258))
        (PORT d[5] (1531:1531:1531) (1575:1575:1575))
        (PORT d[6] (1508:1508:1508) (1553:1553:1553))
        (PORT d[7] (908:908:908) (958:958:958))
        (PORT d[8] (934:934:934) (996:996:996))
        (PORT d[9] (1123:1123:1123) (1157:1157:1157))
        (PORT d[10] (1757:1757:1757) (1768:1768:1768))
        (PORT d[11] (1517:1517:1517) (1549:1549:1549))
        (PORT d[12] (888:888:888) (947:947:947))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (PORT d[0] (1341:1341:1341) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7010:7010:7010) (7281:7281:7281))
        (PORT d[1] (4396:4396:4396) (4406:4406:4406))
        (PORT d[2] (6772:6772:6772) (6914:6914:6914))
        (PORT d[3] (7442:7442:7442) (7660:7660:7660))
        (PORT d[4] (2469:2469:2469) (2564:2564:2564))
        (PORT d[5] (4876:4876:4876) (4840:4840:4840))
        (PORT d[6] (2405:2405:2405) (2499:2499:2499))
        (PORT d[7] (7847:7847:7847) (7858:7858:7858))
        (PORT d[8] (6330:6330:6330) (6567:6567:6567))
        (PORT d[9] (4683:4683:4683) (4872:4872:4872))
        (PORT d[10] (5179:5179:5179) (5354:5354:5354))
        (PORT d[11] (6621:6621:6621) (6803:6803:6803))
        (PORT d[12] (7722:7722:7722) (7821:7821:7821))
        (PORT clk (2492:2492:2492) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2523:2523:2523))
        (PORT d[0] (3368:3368:3368) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (683:683:683))
        (PORT datab (2710:2710:2710) (2877:2877:2877))
        (PORT datac (2050:2050:2050) (2084:2084:2084))
        (PORT datad (879:879:879) (959:959:959))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7757:7757:7757) (8053:8053:8053))
        (PORT d[1] (3774:3774:3774) (3929:3929:3929))
        (PORT d[2] (4511:4511:4511) (4439:4439:4439))
        (PORT d[3] (7717:7717:7717) (7963:7963:7963))
        (PORT d[4] (2788:2788:2788) (2962:2962:2962))
        (PORT d[5] (5062:5062:5062) (5100:5100:5100))
        (PORT d[6] (4773:4773:4773) (5012:5012:5012))
        (PORT d[7] (4102:4102:4102) (4048:4048:4048))
        (PORT d[8] (6811:6811:6811) (7125:7125:7125))
        (PORT d[9] (3711:3711:3711) (3789:3789:3789))
        (PORT d[10] (2346:2346:2346) (2469:2469:2469))
        (PORT d[11] (7479:7479:7479) (7748:7748:7748))
        (PORT d[12] (5983:5983:5983) (6088:6088:6088))
        (PORT clk (2499:2499:2499) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (PORT d[0] (3922:3922:3922) (3915:3915:3915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1642:1642:1642))
        (PORT d[1] (1545:1545:1545) (1583:1583:1583))
        (PORT d[2] (1752:1752:1752) (1773:1773:1773))
        (PORT d[3] (1618:1618:1618) (1677:1677:1677))
        (PORT d[4] (3534:3534:3534) (3706:3706:3706))
        (PORT d[5] (4648:4648:4648) (4602:4602:4602))
        (PORT d[6] (1858:1858:1858) (1895:1895:1895))
        (PORT d[7] (1819:1819:1819) (1834:1834:1834))
        (PORT d[8] (5697:5697:5697) (5944:5944:5944))
        (PORT d[9] (1637:1637:1637) (1692:1692:1692))
        (PORT d[10] (4026:4026:4026) (4151:4151:4151))
        (PORT d[11] (1554:1554:1554) (1596:1596:1596))
        (PORT d[12] (6324:6324:6324) (6399:6399:6399))
        (PORT clk (2508:2508:2508) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2539:2539:2539))
        (PORT d[0] (1898:1898:1898) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (761:761:761))
        (PORT datab (2568:2568:2568) (2549:2549:2549))
        (PORT datac (1190:1190:1190) (1250:1250:1250))
        (PORT datad (735:735:735) (733:733:733))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4588:4588:4588) (4631:4631:4631))
        (PORT d[1] (3851:3851:3851) (4061:4061:4061))
        (PORT d[2] (6038:6038:6038) (6171:6171:6171))
        (PORT d[3] (6462:6462:6462) (6521:6521:6521))
        (PORT d[4] (3307:3307:3307) (3548:3548:3548))
        (PORT d[5] (5475:5475:5475) (5660:5660:5660))
        (PORT d[6] (3220:3220:3220) (3401:3401:3401))
        (PORT d[7] (6227:6227:6227) (6266:6266:6266))
        (PORT d[8] (6166:6166:6166) (6286:6286:6286))
        (PORT d[9] (4055:4055:4055) (4145:4145:4145))
        (PORT d[10] (5124:5124:5124) (5279:5279:5279))
        (PORT d[11] (7051:7051:7051) (7124:7124:7124))
        (PORT d[12] (5897:5897:5897) (5991:5991:5991))
        (PORT clk (2475:2475:2475) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2501:2501:2501))
        (PORT d[0] (3861:3861:3861) (3788:3788:3788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6952:6952:6952) (7192:7192:7192))
        (PORT d[1] (3488:3488:3488) (3655:3655:3655))
        (PORT d[2] (4259:4259:4259) (4509:4509:4509))
        (PORT d[3] (4333:4333:4333) (4292:4292:4292))
        (PORT d[4] (4518:4518:4518) (4723:4723:4723))
        (PORT d[5] (5008:5008:5008) (5140:5140:5140))
        (PORT d[6] (5089:5089:5089) (5320:5320:5320))
        (PORT d[7] (6384:6384:6384) (6475:6475:6475))
        (PORT d[8] (6714:6714:6714) (6961:6961:6961))
        (PORT d[9] (5807:5807:5807) (6085:6085:6085))
        (PORT d[10] (3172:3172:3172) (3383:3383:3383))
        (PORT d[11] (4567:4567:4567) (4546:4546:4546))
        (PORT d[12] (6464:6464:6464) (6499:6499:6499))
        (PORT clk (2512:2512:2512) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (PORT d[0] (2282:2282:2282) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1217:1217:1217))
        (PORT datab (2380:2380:2380) (2554:2554:2554))
        (PORT datac (3060:3060:3060) (2943:2943:2943))
        (PORT datad (1858:1858:1858) (1845:1845:1845))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6446:6446:6446) (6643:6643:6643))
        (PORT d[1] (3357:3357:3357) (3437:3437:3437))
        (PORT d[2] (3413:3413:3413) (3575:3575:3575))
        (PORT d[3] (6137:6137:6137) (6244:6244:6244))
        (PORT d[4] (3086:3086:3086) (3248:3248:3248))
        (PORT d[5] (4611:4611:4611) (4751:4751:4751))
        (PORT d[6] (5864:5864:5864) (6150:6150:6150))
        (PORT d[7] (7520:7520:7520) (7646:7646:7646))
        (PORT d[8] (7139:7139:7139) (7360:7360:7360))
        (PORT d[9] (5078:5078:5078) (5316:5316:5316))
        (PORT d[10] (2632:2632:2632) (2746:2746:2746))
        (PORT d[11] (6493:6493:6493) (6628:6628:6628))
        (PORT d[12] (6517:6517:6517) (6520:6520:6520))
        (PORT clk (2499:2499:2499) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2525:2525:2525))
        (PORT d[0] (3566:3566:3566) (3385:3385:3385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (2949:2949:2949))
        (PORT d[1] (3769:3769:3769) (3931:3931:3931))
        (PORT d[2] (5858:5858:5858) (6153:6153:6153))
        (PORT d[3] (6076:6076:6076) (6069:6069:6069))
        (PORT d[4] (5769:5769:5769) (5992:5992:5992))
        (PORT d[5] (6850:6850:6850) (7017:7017:7017))
        (PORT d[6] (3984:3984:3984) (4241:4241:4241))
        (PORT d[7] (5526:5526:5526) (5521:5521:5521))
        (PORT d[8] (2005:2005:2005) (2070:2070:2070))
        (PORT d[9] (2055:2055:2055) (2126:2126:2126))
        (PORT d[10] (6321:6321:6321) (6537:6537:6537))
        (PORT d[11] (1979:1979:1979) (2032:2032:2032))
        (PORT d[12] (7555:7555:7555) (7605:7605:7605))
        (PORT clk (2538:2538:2538) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (PORT d[0] (2011:2011:2011) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3303:3303:3303) (3576:3576:3576))
        (PORT datab (2523:2523:2523) (2481:2481:2481))
        (PORT datac (2354:2354:2354) (2525:2525:2525))
        (PORT datad (1257:1257:1257) (1205:1205:1205))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6842:6842:6842) (7036:7036:7036))
        (PORT d[1] (2619:2619:2619) (2708:2708:2708))
        (PORT d[2] (3821:3821:3821) (3992:3992:3992))
        (PORT d[3] (6774:6774:6774) (6859:6859:6859))
        (PORT d[4] (2338:2338:2338) (2464:2464:2464))
        (PORT d[5] (3919:3919:3919) (4026:4026:4026))
        (PORT d[6] (6198:6198:6198) (6486:6486:6486))
        (PORT d[7] (4688:4688:4688) (4639:4639:4639))
        (PORT d[8] (5646:5646:5646) (5842:5842:5842))
        (PORT d[9] (5833:5833:5833) (6111:6111:6111))
        (PORT d[10] (2273:2273:2273) (2391:2391:2391))
        (PORT d[11] (6460:6460:6460) (6593:6593:6593))
        (PORT d[12] (6896:6896:6896) (6903:6903:6903))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT d[0] (1773:1773:1773) (1793:1793:1793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6530:6530:6530) (6471:6471:6471))
        (PORT d[1] (1430:1430:1430) (1422:1422:1422))
        (PORT d[2] (2894:2894:2894) (2849:2849:2849))
        (PORT d[3] (1423:1423:1423) (1427:1427:1427))
        (PORT d[4] (1424:1424:1424) (1414:1414:1414))
        (PORT d[5] (3035:3035:3035) (3004:3004:3004))
        (PORT d[6] (2400:2400:2400) (2366:2366:2366))
        (PORT d[7] (2414:2414:2414) (2389:2389:2389))
        (PORT d[8] (5552:5552:5552) (5709:5709:5709))
        (PORT d[9] (1953:1953:1953) (1922:1922:1922))
        (PORT d[10] (1552:1552:1552) (1637:1637:1637))
        (PORT d[11] (2711:2711:2711) (2685:2685:2685))
        (PORT d[12] (1718:1718:1718) (1713:1713:1713))
        (PORT clk (2555:2555:2555) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (PORT d[0] (1483:1483:1483) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1067:1067:1067))
        (PORT datab (2104:2104:2104) (2060:2060:2060))
        (PORT datac (2439:2439:2439) (2621:2621:2621))
        (PORT datad (1656:1656:1656) (1627:1627:1627))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6533:6533:6533) (6728:6728:6728))
        (PORT d[1] (3353:3353:3353) (3471:3471:3471))
        (PORT d[2] (4439:4439:4439) (4658:4658:4658))
        (PORT d[3] (6409:6409:6409) (6444:6444:6444))
        (PORT d[4] (2738:2738:2738) (2905:2905:2905))
        (PORT d[5] (4257:4257:4257) (4396:4396:4396))
        (PORT d[6] (4781:4781:4781) (5073:5073:5073))
        (PORT d[7] (6434:6434:6434) (6564:6564:6564))
        (PORT d[8] (6459:6459:6459) (6687:6687:6687))
        (PORT d[9] (5762:5762:5762) (6040:6040:6040))
        (PORT d[10] (2695:2695:2695) (2854:2854:2854))
        (PORT d[11] (6069:6069:6069) (6168:6168:6168))
        (PORT d[12] (5442:5442:5442) (5442:5442:5442))
        (PORT clk (2500:2500:2500) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2532:2532:2532))
        (PORT d[0] (3432:3432:3432) (3522:3522:3522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7158:7158:7158) (7375:7375:7375))
        (PORT d[1] (3379:3379:3379) (3513:3513:3513))
        (PORT d[2] (2737:2737:2737) (2871:2871:2871))
        (PORT d[3] (6902:6902:6902) (7043:7043:7043))
        (PORT d[4] (3437:3437:3437) (3607:3607:3607))
        (PORT d[5] (3859:3859:3859) (3951:3951:3951))
        (PORT d[6] (7236:7236:7236) (6995:6995:6995))
        (PORT d[7] (5433:5433:5433) (5413:5413:5413))
        (PORT d[8] (6284:6284:6284) (6528:6528:6528))
        (PORT d[9] (5414:5414:5414) (5683:5683:5683))
        (PORT d[10] (3010:3010:3010) (3182:3182:3182))
        (PORT d[11] (7430:7430:7430) (7569:7569:7569))
        (PORT d[12] (5821:5821:5821) (5729:5729:5729))
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (PORT d[0] (4294:4294:4294) (4193:4193:4193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1209:1209:1209))
        (PORT datab (2388:2388:2388) (2565:2565:2565))
        (PORT datac (2972:2972:2972) (2921:2921:2921))
        (PORT datad (2691:2691:2691) (2750:2750:2750))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (745:745:745) (732:732:732))
        (PORT datac (791:791:791) (865:865:865))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5671:5671:5671) (5711:5711:5711))
        (PORT d[1] (3518:3518:3518) (3698:3698:3698))
        (PORT d[2] (7063:7063:7063) (7191:7191:7191))
        (PORT d[3] (7593:7593:7593) (7653:7653:7653))
        (PORT d[4] (2127:2127:2127) (2263:2263:2263))
        (PORT d[5] (5033:5033:5033) (5185:5185:5185))
        (PORT d[6] (3196:3196:3196) (3328:3328:3328))
        (PORT d[7] (5444:5444:5444) (5443:5443:5443))
        (PORT d[8] (7231:7231:7231) (7348:7348:7348))
        (PORT d[9] (4235:4235:4235) (4384:4384:4384))
        (PORT d[10] (6236:6236:6236) (6391:6391:6391))
        (PORT d[11] (8061:8061:8061) (8132:8132:8132))
        (PORT d[12] (7042:7042:7042) (7141:7141:7141))
        (PORT clk (2529:2529:2529) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (PORT d[0] (1300:1300:1300) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7286:7286:7286) (7507:7507:7507))
        (PORT d[1] (2925:2925:2925) (2988:2988:2988))
        (PORT d[2] (6251:6251:6251) (6099:6099:6099))
        (PORT d[3] (7244:7244:7244) (7408:7408:7408))
        (PORT d[4] (4754:4754:4754) (4883:4883:4883))
        (PORT d[5] (6457:6457:6457) (6484:6484:6484))
        (PORT d[6] (4033:4033:4033) (3953:3953:3953))
        (PORT d[7] (7502:7502:7502) (7623:7623:7623))
        (PORT d[8] (6767:6767:6767) (7043:7043:7043))
        (PORT d[9] (7311:7311:7311) (7693:7693:7693))
        (PORT d[10] (4424:4424:4424) (4643:4643:4643))
        (PORT d[11] (10099:10099:10099) (10390:10390:10390))
        (PORT d[12] (6583:6583:6583) (6631:6631:6631))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (PORT d[0] (5379:5379:5379) (5276:5276:5276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1216:1216:1216))
        (PORT datab (2381:2381:2381) (2556:2556:2556))
        (PORT datac (1678:1678:1678) (1695:1695:1695))
        (PORT datad (2587:2587:2587) (2617:2617:2617))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6965:6965:6965) (7207:7207:7207))
        (PORT d[1] (3766:3766:3766) (3924:3924:3924))
        (PORT d[2] (4942:4942:4942) (5194:5194:5194))
        (PORT d[3] (4257:4257:4257) (4209:4209:4209))
        (PORT d[4] (4516:4516:4516) (4731:4731:4731))
        (PORT d[5] (5063:5063:5063) (5201:5201:5201))
        (PORT d[6] (4647:4647:4647) (4891:4891:4891))
        (PORT d[7] (6735:6735:6735) (6825:6825:6825))
        (PORT d[8] (7081:7081:7081) (7328:7328:7328))
        (PORT d[9] (6101:6101:6101) (6366:6366:6366))
        (PORT d[10] (3189:3189:3189) (3400:3400:3400))
        (PORT d[11] (4490:4490:4490) (4461:4461:4461))
        (PORT d[12] (6506:6506:6506) (6544:6544:6544))
        (PORT clk (2500:2500:2500) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2530:2530:2530))
        (PORT d[0] (2659:2659:2659) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5613:5613:5613) (5686:5686:5686))
        (PORT d[1] (5627:5627:5627) (5874:5874:5874))
        (PORT d[2] (4686:4686:4686) (4977:4977:4977))
        (PORT d[3] (6501:6501:6501) (6564:6564:6564))
        (PORT d[4] (4275:4275:4275) (4505:4505:4505))
        (PORT d[5] (5453:5453:5453) (5629:5629:5629))
        (PORT d[6] (5451:5451:5451) (5684:5684:5684))
        (PORT d[7] (7713:7713:7713) (7785:7785:7785))
        (PORT d[8] (3482:3482:3482) (3542:3542:3542))
        (PORT d[9] (3173:3173:3173) (3249:3249:3249))
        (PORT d[10] (4863:4863:4863) (5083:5083:5083))
        (PORT d[11] (3699:3699:3699) (3723:3723:3723))
        (PORT d[12] (5830:5830:5830) (5888:5888:5888))
        (PORT clk (2507:2507:2507) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2539:2539:2539))
        (PORT d[0] (2108:2108:2108) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1214:1214:1214))
        (PORT datab (2383:2383:2383) (2558:2558:2558))
        (PORT datac (1730:1730:1730) (1776:1776:1776))
        (PORT datad (2551:2551:2551) (2479:2479:2479))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (841:841:841) (908:908:908))
        (PORT datac (2550:2550:2550) (2686:2686:2686))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (1799:1799:1799))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (795:795:795) (870:870:870))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1403:1403:1403))
        (PORT datab (834:834:834) (899:899:899))
        (PORT datac (1322:1322:1322) (1351:1351:1351))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (290:290:290))
        (PORT datab (243:243:243) (281:281:281))
        (PORT datac (794:794:794) (869:869:869))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (838:838:838) (904:904:904))
        (PORT datac (1322:1322:1322) (1352:1352:1352))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1209:1209:1209))
        (PORT datab (831:831:831) (896:896:896))
        (PORT datac (1321:1321:1321) (1350:1350:1350))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8094:8094:8094) (8359:8359:8359))
        (PORT d[1] (4047:4047:4047) (4052:4052:4052))
        (PORT d[2] (6053:6053:6053) (6199:6199:6199))
        (PORT d[3] (8652:8652:8652) (8865:8865:8865))
        (PORT d[4] (4622:4622:4622) (4868:4868:4868))
        (PORT d[5] (4160:4160:4160) (4130:4130:4130))
        (PORT d[6] (4395:4395:4395) (4598:4598:4598))
        (PORT d[7] (7105:7105:7105) (7122:7122:7122))
        (PORT d[8] (5981:5981:5981) (6225:6225:6225))
        (PORT d[9] (5429:5429:5429) (5654:5654:5654))
        (PORT d[10] (4814:4814:4814) (4989:4989:4989))
        (PORT d[11] (7392:7392:7392) (7616:7616:7616))
        (PORT d[12] (7031:7031:7031) (7135:7135:7135))
        (PORT clk (2454:2454:2454) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2483:2483:2483))
        (PORT d[0] (4021:4021:4021) (4028:4028:4028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (443:443:443))
        (PORT datab (2387:2387:2387) (2563:2563:2563))
        (PORT datac (2712:2712:2712) (2752:2752:2752))
        (PORT datad (1271:1271:1271) (1231:1231:1231))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2547:2547:2547) (2683:2683:2683))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6467:6467:6467) (6419:6419:6419))
        (PORT d[1] (1777:1777:1777) (1759:1759:1759))
        (PORT d[2] (2590:2590:2590) (2554:2554:2554))
        (PORT d[3] (2632:2632:2632) (2596:2596:2596))
        (PORT d[4] (2634:2634:2634) (2751:2751:2751))
        (PORT d[5] (3057:3057:3057) (3029:3029:3029))
        (PORT d[6] (2413:2413:2413) (2384:2384:2384))
        (PORT d[7] (2422:2422:2422) (2399:2399:2399))
        (PORT d[8] (5225:5225:5225) (5387:5387:5387))
        (PORT d[9] (5368:5368:5368) (5407:5407:5407))
        (PORT d[10] (1633:1633:1633) (1727:1727:1727))
        (PORT d[11] (2000:2000:2000) (1975:1975:1975))
        (PORT d[12] (1740:1740:1740) (1738:1738:1738))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (PORT d[0] (2393:2393:2393) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7879:7879:7879) (8121:8121:8121))
        (PORT d[1] (3282:3282:3282) (3375:3375:3375))
        (PORT d[2] (2725:2725:2725) (2868:2868:2868))
        (PORT d[3] (8301:8301:8301) (8497:8497:8497))
        (PORT d[4] (2697:2697:2697) (2841:2841:2841))
        (PORT d[5] (3859:3859:3859) (3951:3951:3951))
        (PORT d[6] (5472:5472:5472) (5262:5262:5262))
        (PORT d[7] (5765:5765:5765) (5738:5738:5738))
        (PORT d[8] (6091:6091:6091) (6371:6371:6371))
        (PORT d[9] (7237:7237:7237) (7557:7557:7557))
        (PORT d[10] (5623:5623:5623) (5775:5775:5775))
        (PORT d[11] (8397:8397:8397) (8670:8670:8670))
        (PORT d[12] (4940:4940:4940) (4859:4859:4859))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (3916:3916:3916) (3802:3802:3802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6481:6481:6481) (6674:6674:6674))
        (PORT d[1] (4390:4390:4390) (4441:4441:4441))
        (PORT d[2] (4895:4895:4895) (4995:4995:4995))
        (PORT d[3] (7640:7640:7640) (7805:7805:7805))
        (PORT d[4] (2726:2726:2726) (2863:2863:2863))
        (PORT d[5] (5297:5297:5297) (5204:5204:5204))
        (PORT d[6] (3215:3215:3215) (3383:3383:3383))
        (PORT d[7] (6287:6287:6287) (6365:6365:6365))
        (PORT d[8] (6162:6162:6162) (6454:6454:6454))
        (PORT d[9] (5691:5691:5691) (5926:5926:5926))
        (PORT d[10] (4784:4784:4784) (4998:4998:4998))
        (PORT d[11] (7033:7033:7033) (7188:7188:7188))
        (PORT d[12] (5944:5944:5944) (6061:6061:6061))
        (PORT clk (2478:2478:2478) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2503:2503:2503))
        (PORT d[0] (3597:3597:3597) (3577:3577:3577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7370:7370:7370) (7632:7632:7632))
        (PORT d[1] (4038:4038:4038) (4041:4041:4041))
        (PORT d[2] (5361:5361:5361) (5513:5513:5513))
        (PORT d[3] (7954:7954:7954) (8173:8173:8173))
        (PORT d[4] (3889:3889:3889) (4120:4120:4120))
        (PORT d[5] (4370:4370:4370) (4320:4320:4320))
        (PORT d[6] (3640:3640:3640) (3850:3850:3850))
        (PORT d[7] (6072:6072:6072) (6083:6083:6083))
        (PORT d[8] (6636:6636:6636) (6893:6893:6893))
        (PORT d[9] (5027:5027:5027) (5252:5252:5252))
        (PORT d[10] (4575:4575:4575) (4829:4829:4829))
        (PORT d[11] (7005:7005:7005) (7221:7221:7221))
        (PORT d[12] (6305:6305:6305) (6405:6405:6405))
        (PORT clk (2487:2487:2487) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2518:2518:2518))
        (PORT d[0] (2844:2844:2844) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2802:2802:2802) (2883:2883:2883))
        (PORT datab (3081:3081:3081) (3082:3082:3082))
        (PORT datac (682:682:682) (726:726:726))
        (PORT datad (2699:2699:2699) (2856:2856:2856))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1381:1381:1381))
        (PORT datab (2726:2726:2726) (2894:2894:2894))
        (PORT datac (3861:3861:3861) (3854:3854:3854))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8519:8519:8519) (8722:8722:8722))
        (PORT d[1] (3234:3234:3234) (3328:3328:3328))
        (PORT d[2] (2365:2365:2365) (2467:2467:2467))
        (PORT d[3] (6986:6986:6986) (7170:7170:7170))
        (PORT d[4] (2319:2319:2319) (2439:2439:2439))
        (PORT d[5] (3775:3775:3775) (3816:3816:3816))
        (PORT d[6] (5879:5879:5879) (5671:5671:5671))
        (PORT d[7] (6170:6170:6170) (6153:6153:6153))
        (PORT d[8] (7718:7718:7718) (7955:7955:7955))
        (PORT d[9] (6492:6492:6492) (6753:6753:6753))
        (PORT d[10] (4487:4487:4487) (4658:4658:4658))
        (PORT d[11] (8041:8041:8041) (8279:8279:8279))
        (PORT d[12] (3915:3915:3915) (3817:3817:3817))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2577:2577:2577))
        (PORT d[0] (3871:3871:3871) (3751:3751:3751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8542:8542:8542) (8743:8743:8743))
        (PORT d[1] (3278:3278:3278) (3369:3369:3369))
        (PORT d[2] (3427:3427:3427) (3550:3550:3550))
        (PORT d[3] (6987:6987:6987) (7171:7171:7171))
        (PORT d[4] (4809:4809:4809) (4973:4973:4973))
        (PORT d[5] (3433:3433:3433) (3482:3482:3482))
        (PORT d[6] (5133:5133:5133) (4888:4888:4888))
        (PORT d[7] (6169:6169:6169) (6153:6153:6153))
        (PORT d[8] (7701:7701:7701) (7936:7936:7936))
        (PORT d[9] (6474:6474:6474) (6735:6735:6735))
        (PORT d[10] (4512:4512:4512) (4684:4684:4684))
        (PORT d[11] (8485:8485:8485) (8620:8620:8620))
        (PORT d[12] (3947:3947:3947) (3853:3853:3853))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (PORT d[0] (4210:4210:4210) (4225:4225:4225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7283:7283:7283) (7535:7535:7535))
        (PORT d[1] (4021:4021:4021) (4130:4130:4130))
        (PORT d[2] (5588:5588:5588) (5447:5447:5447))
        (PORT d[3] (7986:7986:7986) (8169:8169:8169))
        (PORT d[4] (4035:4035:4035) (4167:4167:4167))
        (PORT d[5] (5760:5760:5760) (5787:5787:5787))
        (PORT d[6] (4763:4763:4763) (4678:4678:4678))
        (PORT d[7] (6834:6834:6834) (6962:6962:6962))
        (PORT d[8] (6083:6083:6083) (6362:6362:6362))
        (PORT d[9] (7675:7675:7675) (8086:8086:8086))
        (PORT d[10] (4936:4936:4936) (5198:5198:5198))
        (PORT d[11] (9411:9411:9411) (9705:9705:9705))
        (PORT d[12] (5878:5878:5878) (5934:5934:5934))
        (PORT clk (2454:2454:2454) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2485:2485:2485))
        (PORT d[0] (5086:5086:5086) (4859:4859:4859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7684:7684:7684) (7904:7904:7904))
        (PORT d[1] (3255:3255:3255) (3328:3328:3328))
        (PORT d[2] (2383:2383:2383) (2448:2448:2448))
        (PORT d[3] (7254:7254:7254) (7401:7401:7401))
        (PORT d[4] (3333:3333:3333) (3439:3439:3439))
        (PORT d[5] (3446:3446:3446) (3467:3467:3467))
        (PORT d[6] (3304:3304:3304) (3219:3219:3219))
        (PORT d[7] (3168:3168:3168) (3093:3093:3093))
        (PORT d[8] (7078:7078:7078) (7273:7273:7273))
        (PORT d[9] (4510:4510:4510) (4620:4620:4620))
        (PORT d[10] (4777:4777:4777) (4992:4992:4992))
        (PORT d[11] (10478:10478:10478) (10769:10769:10769))
        (PORT d[12] (2786:2786:2786) (2705:2705:2705))
        (PORT clk (2516:2516:2516) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2545:2545:2545))
        (PORT d[0] (2701:2701:2701) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1137:1137:1137))
        (PORT datab (2229:2229:2229) (2228:2228:2228))
        (PORT datac (2778:2778:2778) (2988:2988:2988))
        (PORT datad (2107:2107:2107) (2048:2048:2048))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2388:2388:2388) (2433:2433:2433))
        (PORT datab (3045:3045:3045) (2990:2990:2990))
        (PORT datac (2775:2775:2775) (2984:2984:2984))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2747:2747:2747) (2895:2895:2895))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1169:1169:1169) (1224:1224:1224))
        (PORT datad (599:599:599) (581:581:581))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8455:8455:8455) (8761:8761:8761))
        (PORT d[1] (2963:2963:2963) (2988:2988:2988))
        (PORT d[2] (2432:2432:2432) (2445:2445:2445))
        (PORT d[3] (2363:2363:2363) (2424:2424:2424))
        (PORT d[4] (3096:3096:3096) (3258:3258:3258))
        (PORT d[5] (4299:4299:4299) (4254:4254:4254))
        (PORT d[6] (5023:5023:5023) (5258:5258:5258))
        (PORT d[7] (6690:6690:6690) (6767:6767:6767))
        (PORT d[8] (5688:5688:5688) (5934:5934:5934))
        (PORT d[9] (2383:2383:2383) (2435:2435:2435))
        (PORT d[10] (4909:4909:4909) (5130:5130:5130))
        (PORT d[11] (7774:7774:7774) (8033:8033:8033))
        (PORT d[12] (5594:5594:5594) (5671:5671:5671))
        (PORT clk (2478:2478:2478) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2503:2503:2503))
        (PORT d[0] (3998:3998:3998) (3935:3935:3935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6839:6839:6839) (7062:7062:7062))
        (PORT d[1] (3630:3630:3630) (3742:3742:3742))
        (PORT d[2] (3698:3698:3698) (3808:3808:3808))
        (PORT d[3] (6860:6860:6860) (6992:6992:6992))
        (PORT d[4] (3472:3472:3472) (3654:3654:3654))
        (PORT d[5] (3795:3795:3795) (3875:3875:3875))
        (PORT d[6] (6908:6908:6908) (6675:6675:6675))
        (PORT d[7] (5149:5149:5149) (5147:5147:5147))
        (PORT d[8] (5948:5948:5948) (6199:6199:6199))
        (PORT d[9] (5458:5458:5458) (5728:5728:5728))
        (PORT d[10] (2691:2691:2691) (2876:2876:2876))
        (PORT d[11] (7101:7101:7101) (7245:7245:7245))
        (PORT d[12] (5202:5202:5202) (5142:5142:5142))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT d[0] (2407:2407:2407) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1481:1481:1481))
        (PORT datab (2710:2710:2710) (2877:2877:2877))
        (PORT datac (4666:4666:4666) (4746:4746:4746))
        (PORT datad (878:878:878) (958:958:958))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5771:5771:5771) (5936:5936:5936))
        (PORT d[1] (6134:6134:6134) (6385:6385:6385))
        (PORT d[2] (4894:4894:4894) (4958:4958:4958))
        (PORT d[3] (7807:7807:7807) (7834:7834:7834))
        (PORT d[4] (2413:2413:2413) (2529:2529:2529))
        (PORT d[5] (6912:6912:6912) (7122:7122:7122))
        (PORT d[6] (3500:3500:3500) (3623:3623:3623))
        (PORT d[7] (8050:8050:8050) (8124:8124:8124))
        (PORT d[8] (7552:7552:7552) (7671:7671:7671))
        (PORT d[9] (5901:5901:5901) (6032:6032:6032))
        (PORT d[10] (6469:6469:6469) (6663:6663:6663))
        (PORT d[11] (7441:7441:7441) (7499:7499:7499))
        (PORT d[12] (8075:8075:8075) (8188:8188:8188))
        (PORT clk (2541:2541:2541) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (PORT d[0] (2644:2644:2644) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5666:5666:5666) (5707:5707:5707))
        (PORT d[1] (4169:4169:4169) (4343:4343:4343))
        (PORT d[2] (3302:3302:3302) (3278:3278:3278))
        (PORT d[3] (7956:7956:7956) (8026:8026:8026))
        (PORT d[4] (2147:2147:2147) (2285:2285:2285))
        (PORT d[5] (5376:5376:5376) (5528:5528:5528))
        (PORT d[6] (2826:2826:2826) (2965:2965:2965))
        (PORT d[7] (5076:5076:5076) (5075:5075:5075))
        (PORT d[8] (7631:7631:7631) (7753:7753:7753))
        (PORT d[9] (4242:4242:4242) (4390:4390:4390))
        (PORT d[10] (3242:3242:3242) (3349:3349:3349))
        (PORT d[11] (8413:8413:8413) (8480:8480:8480))
        (PORT d[12] (7051:7051:7051) (7150:7150:7150))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT d[0] (2891:2891:2891) (2903:2903:2903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2787:2787:2787) (2632:2632:2632))
        (PORT datab (1507:1507:1507) (1575:1575:1575))
        (PORT datac (1905:1905:1905) (1939:1939:1939))
        (PORT datad (2575:2575:2575) (2740:2740:2740))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6206:6206:6206) (6365:6365:6365))
        (PORT d[1] (5799:5799:5799) (5841:5841:5841))
        (PORT d[2] (4542:4542:4542) (4610:4610:4610))
        (PORT d[3] (8070:8070:8070) (8240:8240:8240))
        (PORT d[4] (3712:3712:3712) (3834:3834:3834))
        (PORT d[5] (6672:6672:6672) (6566:6566:6566))
        (PORT d[6] (3143:3143:3143) (3270:3270:3270))
        (PORT d[7] (7327:7327:7327) (7400:7400:7400))
        (PORT d[8] (6853:6853:6853) (7136:7136:7136))
        (PORT d[9] (5410:5410:5410) (5619:5619:5619))
        (PORT d[10] (6172:6172:6172) (6374:6374:6374))
        (PORT d[11] (7802:7802:7802) (7853:7853:7853))
        (PORT d[12] (7150:7150:7150) (7264:7264:7264))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (2403:2403:2403) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6404:6404:6404) (6446:6446:6446))
        (PORT d[1] (4650:4650:4650) (4817:4817:4817))
        (PORT d[2] (3254:3254:3254) (3251:3251:3251))
        (PORT d[3] (8364:8364:8364) (8435:8435:8435))
        (PORT d[4] (2140:2140:2140) (2280:2280:2280))
        (PORT d[5] (5734:5734:5734) (5888:5888:5888))
        (PORT d[6] (2843:2843:2843) (2976:2976:2976))
        (PORT d[7] (6167:6167:6167) (6164:6164:6164))
        (PORT d[8] (7937:7937:7937) (8053:8053:8053))
        (PORT d[9] (4606:4606:4606) (4756:4756:4756))
        (PORT d[10] (3717:3717:3717) (3817:3817:3817))
        (PORT d[11] (8752:8752:8752) (8815:8815:8815))
        (PORT d[12] (7758:7758:7758) (7859:7859:7859))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT d[0] (3167:3167:3167) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2403:2403:2403) (2353:2353:2353))
        (PORT datab (927:927:927) (1020:1020:1020))
        (PORT datac (1771:1771:1771) (1680:1680:1680))
        (PORT datad (2668:2668:2668) (2840:2840:2840))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1126:1126:1126))
        (PORT datac (2683:2683:2683) (2717:2717:2717))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7765:7765:7765) (8079:8079:8079))
        (PORT d[1] (2965:2965:2965) (2992:2992:2992))
        (PORT d[2] (3092:3092:3092) (3084:3084:3084))
        (PORT d[3] (8435:8435:8435) (8686:8686:8686))
        (PORT d[4] (3170:3170:3170) (3381:3381:3381))
        (PORT d[5] (4605:4605:4605) (4591:4591:4591))
        (PORT d[6] (4376:4376:4376) (4623:4623:4623))
        (PORT d[7] (6876:6876:6876) (6928:6928:6928))
        (PORT d[8] (7064:7064:7064) (7367:7367:7367))
        (PORT d[9] (2771:2771:2771) (2825:2825:2825))
        (PORT d[10] (4225:4225:4225) (4454:4454:4454))
        (PORT d[11] (7373:7373:7373) (7629:7629:7629))
        (PORT d[12] (6623:6623:6623) (6705:6705:6705))
        (PORT clk (2500:2500:2500) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (PORT d[0] (3790:3790:3790) (3689:3689:3689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1598:1598:1598))
        (PORT d[1] (1246:1246:1246) (1294:1294:1294))
        (PORT d[2] (2090:2090:2090) (2110:2110:2110))
        (PORT d[3] (1246:1246:1246) (1302:1302:1302))
        (PORT d[4] (3887:3887:3887) (4054:4054:4054))
        (PORT d[5] (1158:1158:1158) (1210:1210:1210))
        (PORT d[6] (1853:1853:1853) (1889:1889:1889))
        (PORT d[7] (938:938:938) (993:993:993))
        (PORT d[8] (912:912:912) (973:973:973))
        (PORT d[9] (944:944:944) (1005:1005:1005))
        (PORT d[10] (1697:1697:1697) (1705:1705:1705))
        (PORT d[11] (1859:1859:1859) (1886:1886:1886))
        (PORT d[12] (1210:1210:1210) (1261:1261:1261))
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (PORT d[0] (2218:2218:2218) (2135:2135:2135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1290:1290:1290))
        (PORT datab (2466:2466:2466) (2557:2557:2557))
        (PORT datac (1947:1947:1947) (1937:1937:1937))
        (PORT datad (641:641:641) (622:622:622))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2678:2678:2678) (2712:2712:2712))
        (PORT datad (708:708:708) (711:711:711))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1422:1422:1422))
        (PORT datab (994:994:994) (995:995:995))
        (PORT datac (2582:2582:2582) (2732:2732:2732))
        (PORT datad (1633:1633:1633) (1584:1584:1584))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (847:847:847) (903:903:903))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (398:398:398) (402:402:402))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (367:367:367))
        (PORT datab (697:697:697) (694:694:694))
        (PORT datac (1955:1955:1955) (1948:1948:1948))
        (PORT datad (266:266:266) (304:304:304))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|qout\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2595:2595:2595) (2615:2615:2615))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5667:5667:5667) (5708:5708:5708))
        (PORT d[1] (3886:3886:3886) (4060:4060:4060))
        (PORT d[2] (3294:3294:3294) (3279:3279:3279))
        (PORT d[3] (7987:7987:7987) (8053:8053:8053))
        (PORT d[4] (2147:2147:2147) (2286:2286:2286))
        (PORT d[5] (5351:5351:5351) (5501:5501:5501))
        (PORT d[6] (2819:2819:2819) (2955:2955:2955))
        (PORT d[7] (5789:5789:5789) (5788:5788:5788))
        (PORT d[8] (7616:7616:7616) (7734:7734:7734))
        (PORT d[9] (4280:4280:4280) (4432:4432:4432))
        (PORT d[10] (3543:3543:3543) (3636:3636:3636))
        (PORT d[11] (8419:8419:8419) (8486:8486:8486))
        (PORT d[12] (7022:7022:7022) (7127:7127:7127))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT d[0] (3691:3691:3691) (3572:3572:3572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4601:4601:4601) (4645:4645:4645))
        (PORT d[1] (3859:3859:3859) (4070:4070:4070))
        (PORT d[2] (6012:6012:6012) (6144:6144:6144))
        (PORT d[3] (6467:6467:6467) (6528:6528:6528))
        (PORT d[4] (3651:3651:3651) (3895:3895:3895))
        (PORT d[5] (5484:5484:5484) (5670:5670:5670))
        (PORT d[6] (3251:3251:3251) (3435:3435:3435))
        (PORT d[7] (6225:6225:6225) (6267:6267:6267))
        (PORT d[8] (6166:6166:6166) (6287:6287:6287))
        (PORT d[9] (4027:4027:4027) (4125:4125:4125))
        (PORT d[10] (5156:5156:5156) (5316:5316:5316))
        (PORT d[11] (7372:7372:7372) (7442:7442:7442))
        (PORT d[12] (5914:5914:5914) (6010:6010:6010))
        (PORT clk (2467:2467:2467) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2494:2494:2494))
        (PORT d[0] (5070:5070:5070) (5081:5081:5081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8506:8506:8506) (8775:8775:8775))
        (PORT d[1] (4020:4020:4020) (4029:4029:4029))
        (PORT d[2] (6419:6419:6419) (6561:6561:6561))
        (PORT d[3] (7335:7335:7335) (7538:7538:7538))
        (PORT d[4] (4857:4857:4857) (5070:5070:5070))
        (PORT d[5] (4531:4531:4531) (4496:4496:4496))
        (PORT d[6] (2424:2424:2424) (2519:2519:2519))
        (PORT d[7] (7446:7446:7446) (7457:7457:7457))
        (PORT d[8] (5633:5633:5633) (5887:5887:5887))
        (PORT d[9] (4642:4642:4642) (4832:4832:4832))
        (PORT d[10] (5060:5060:5060) (5236:5236:5236))
        (PORT d[11] (7691:7691:7691) (7908:7908:7908))
        (PORT d[12] (7373:7373:7373) (7472:7472:7472))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2513:2513:2513))
        (PORT d[0] (3322:3322:3322) (3318:3318:3318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2568:2568:2568) (2723:2723:2723))
        (PORT datab (2165:2165:2165) (2249:2249:2249))
        (PORT datac (2275:2275:2275) (2358:2358:2358))
        (PORT datad (2222:2222:2222) (2301:2301:2301))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5958:5958:5958) (6026:6026:6026))
        (PORT d[1] (5595:5595:5595) (5848:5848:5848))
        (PORT d[2] (4694:4694:4694) (4985:4985:4985))
        (PORT d[3] (6536:6536:6536) (6602:6602:6602))
        (PORT d[4] (4282:4282:4282) (4512:4512:4512))
        (PORT d[5] (5488:5488:5488) (5665:5665:5665))
        (PORT d[6] (5428:5428:5428) (5658:5658:5658))
        (PORT d[7] (7689:7689:7689) (7759:7759:7759))
        (PORT d[8] (3126:3126:3126) (3193:3193:3193))
        (PORT d[9] (3194:3194:3194) (3277:3277:3277))
        (PORT d[10] (5200:5200:5200) (5414:5414:5414))
        (PORT d[11] (3144:3144:3144) (3196:3196:3196))
        (PORT d[12] (6168:6168:6168) (6225:6225:6225))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT d[0] (2853:2853:2853) (2963:2963:2963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1421:1421:1421))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2129:2129:2129) (2211:2211:2211))
        (PORT datad (2224:2224:2224) (2175:2175:2175))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7757:7757:7757) (8070:8070:8070))
        (PORT d[1] (3249:3249:3249) (3273:3273:3273))
        (PORT d[2] (3130:3130:3130) (3138:3138:3138))
        (PORT d[3] (8142:8142:8142) (8405:8405:8405))
        (PORT d[4] (3150:3150:3150) (3358:3358:3358))
        (PORT d[5] (4580:4580:4580) (4565:4565:4565))
        (PORT d[6] (4323:4323:4323) (4563:4563:4563))
        (PORT d[7] (6554:6554:6554) (6616:6616:6616))
        (PORT d[8] (6734:6734:6734) (7040:7040:7040))
        (PORT d[9] (3084:3084:3084) (3131:3131:3131))
        (PORT d[10] (4216:4216:4216) (4444:4444:4444))
        (PORT d[11] (7445:7445:7445) (7708:7708:7708))
        (PORT d[12] (6615:6615:6615) (6696:6696:6696))
        (PORT clk (2508:2508:2508) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2539:2539:2539))
        (PORT d[0] (4196:4196:4196) (4259:4259:4259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1607:1607:1607))
        (PORT d[1] (1582:1582:1582) (1635:1635:1635))
        (PORT d[2] (2392:2392:2392) (2398:2398:2398))
        (PORT d[3] (1843:1843:1843) (1889:1889:1889))
        (PORT d[4] (1341:1341:1341) (1402:1402:1402))
        (PORT d[5] (2270:2270:2270) (2304:2304:2304))
        (PORT d[6] (1582:1582:1582) (1628:1628:1628))
        (PORT d[7] (6241:6241:6241) (6228:6228:6228))
        (PORT d[8] (1298:1298:1298) (1365:1365:1365))
        (PORT d[9] (1337:1337:1337) (1408:1408:1408))
        (PORT d[10] (3603:3603:3603) (3701:3701:3701))
        (PORT d[11] (1287:1287:1287) (1346:1346:1346))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT d[0] (1264:1264:1264) (1212:1212:1212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1835:1835:1835) (1901:1901:1901))
        (PORT datab (2489:2489:2489) (2580:2580:2580))
        (PORT datac (1004:1004:1004) (969:969:969))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (416:416:416))
        (PORT datab (2916:2916:2916) (3072:3072:3072))
        (PORT datac (1419:1419:1419) (1466:1466:1466))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6943:6943:6943) (7201:7201:7201))
        (PORT d[1] (3666:3666:3666) (3775:3775:3775))
        (PORT d[2] (5537:5537:5537) (5370:5370:5370))
        (PORT d[3] (7319:7319:7319) (7524:7524:7524))
        (PORT d[4] (3348:3348:3348) (3482:3482:3482))
        (PORT d[5] (5406:5406:5406) (5441:5441:5441))
        (PORT d[6] (5092:5092:5092) (5036:5036:5036))
        (PORT d[7] (6426:6426:6426) (6560:6560:6560))
        (PORT d[8] (7095:7095:7095) (7351:7351:7351))
        (PORT d[9] (7001:7001:7001) (7423:7423:7423))
        (PORT d[10] (4576:4576:4576) (4839:4839:4839))
        (PORT d[11] (9089:9089:9089) (9382:9382:9382))
        (PORT d[12] (5518:5518:5518) (5574:5574:5574))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT d[0] (4679:4679:4679) (4607:4607:4607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4893:4893:4893) (4964:4964:4964))
        (PORT d[1] (4568:4568:4568) (4834:4834:4834))
        (PORT d[2] (4743:4743:4743) (5038:5038:5038))
        (PORT d[3] (5751:5751:5751) (5814:5814:5814))
        (PORT d[4] (3877:3877:3877) (4142:4142:4142))
        (PORT d[5] (5008:5008:5008) (5180:5180:5180))
        (PORT d[6] (4316:4316:4316) (4551:4551:4551))
        (PORT d[7] (6673:6673:6673) (6753:6753:6753))
        (PORT d[8] (6158:6158:6158) (6436:6436:6436))
        (PORT d[9] (5577:5577:5577) (5787:5787:5787))
        (PORT d[10] (4315:4315:4315) (4506:4506:4506))
        (PORT d[11] (5222:5222:5222) (5273:5273:5273))
        (PORT d[12] (5971:5971:5971) (5991:5991:5991))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT d[0] (3915:3915:3915) (3828:3828:3828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8503:8503:8503) (8772:8772:8772))
        (PORT d[1] (4404:4404:4404) (4405:4405:4405))
        (PORT d[2] (6764:6764:6764) (6904:6904:6904))
        (PORT d[3] (7382:7382:7382) (7596:7596:7596))
        (PORT d[4] (2461:2461:2461) (2565:2565:2565))
        (PORT d[5] (4869:4869:4869) (4832:4832:4832))
        (PORT d[6] (2407:2407:2407) (2502:2502:2502))
        (PORT d[7] (7444:7444:7444) (7456:7456:7456))
        (PORT d[8] (6307:6307:6307) (6541:6541:6541))
        (PORT d[9] (5019:5019:5019) (5244:5244:5244))
        (PORT d[10] (5140:5140:5140) (5312:5312:5312))
        (PORT d[11] (6597:6597:6597) (6775:6775:6775))
        (PORT d[12] (7746:7746:7746) (7848:7848:7848))
        (PORT clk (2500:2500:2500) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (PORT d[0] (3373:3373:3373) (3251:3251:3251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3282:3282:3282) (3220:3220:3220))
        (PORT datab (3153:3153:3153) (3048:3048:3048))
        (PORT datac (2458:2458:2458) (2547:2547:2547))
        (PORT datad (2879:2879:2879) (3027:3027:3027))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7141:7141:7141) (7325:7325:7325))
        (PORT d[1] (5159:5159:5159) (5207:5207:5207))
        (PORT d[2] (4567:4567:4567) (4634:4634:4634))
        (PORT d[3] (7310:7310:7310) (7485:7485:7485))
        (PORT d[4] (2994:2994:2994) (3125:3125:3125))
        (PORT d[5] (5981:5981:5981) (5881:5881:5881))
        (PORT d[6] (2736:2736:2736) (2857:2857:2857))
        (PORT d[7] (6925:6925:6925) (6989:6989:6989))
        (PORT d[8] (6126:6126:6126) (6413:6413:6413))
        (PORT d[9] (6680:6680:6680) (6905:6905:6905))
        (PORT d[10] (5456:5456:5456) (5661:5661:5661))
        (PORT d[11] (7837:7837:7837) (7996:7996:7996))
        (PORT d[12] (6442:6442:6442) (6561:6561:6561))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT d[0] (4390:4390:4390) (4239:4239:4239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2965:2965:2965) (2999:2999:2999))
        (PORT datab (2490:2490:2490) (2581:2581:2581))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (2266:2266:2266) (2366:2366:2366))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6496:6496:6496) (6719:6719:6719))
        (PORT d[1] (3336:3336:3336) (3456:3456:3456))
        (PORT d[2] (3358:3358:3358) (3478:3478:3478))
        (PORT d[3] (6510:6510:6510) (6641:6641:6641))
        (PORT d[4] (3096:3096:3096) (3285:3285:3285))
        (PORT d[5] (3897:3897:3897) (3989:3989:3989))
        (PORT d[6] (6524:6524:6524) (6292:6292:6292))
        (PORT d[7] (5486:5486:5486) (5476:5476:5476))
        (PORT d[8] (6053:6053:6053) (6306:6306:6306))
        (PORT d[9] (5792:5792:5792) (6054:6054:6054))
        (PORT d[10] (3018:3018:3018) (3193:3193:3193))
        (PORT d[11] (6487:6487:6487) (6660:6660:6660))
        (PORT d[12] (4851:4851:4851) (4793:4793:4793))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT d[0] (2198:2198:2198) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6474:6474:6474) (6674:6674:6674))
        (PORT d[1] (2953:2953:2953) (3039:3039:3039))
        (PORT d[2] (3794:3794:3794) (3960:3960:3960))
        (PORT d[3] (6459:6459:6459) (6548:6548:6548))
        (PORT d[4] (3071:3071:3071) (3234:3234:3234))
        (PORT d[5] (4619:4619:4619) (4759:4759:4759))
        (PORT d[6] (5871:5871:5871) (6157:6157:6157))
        (PORT d[7] (7503:7503:7503) (7627:7627:7627))
        (PORT d[8] (5310:5310:5310) (5508:5508:5508))
        (PORT d[9] (5502:5502:5502) (5784:5784:5784))
        (PORT d[10] (2649:2649:2649) (2765:2765:2765))
        (PORT d[11] (6468:6468:6468) (6600:6600:6600))
        (PORT d[12] (6563:6563:6563) (6574:6574:6574))
        (PORT clk (2489:2489:2489) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2520:2520:2520))
        (PORT d[0] (3822:3822:3822) (3637:3637:3637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (2004:2004:2004))
        (PORT d[1] (4157:4157:4157) (4316:4316:4316))
        (PORT d[2] (6246:6246:6246) (6538:6538:6538))
        (PORT d[3] (2172:2172:2172) (2212:2212:2212))
        (PORT d[4] (1956:1956:1956) (2005:2005:2005))
        (PORT d[5] (1919:1919:1919) (1962:1962:1962))
        (PORT d[6] (1914:1914:1914) (1956:1956:1956))
        (PORT d[7] (5894:5894:5894) (5888:5888:5888))
        (PORT d[8] (1646:1646:1646) (1711:1711:1711))
        (PORT d[9] (1654:1654:1654) (1718:1718:1718))
        (PORT d[10] (3311:3311:3311) (3412:3412:3412))
        (PORT d[11] (1622:1622:1622) (1676:1676:1676))
        (PORT d[12] (7888:7888:7888) (7929:7929:7929))
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (PORT d[0] (1929:1929:1929) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2579:2579:2579) (2682:2682:2682))
        (PORT datab (2495:2495:2495) (2586:2586:2586))
        (PORT datac (747:747:747) (745:745:745))
        (PORT datad (2880:2880:2880) (3028:3028:3028))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6156:6156:6156) (6339:6339:6339))
        (PORT d[1] (2954:2954:2954) (3039:3039:3039))
        (PORT d[2] (2007:2007:2007) (2073:2073:2073))
        (PORT d[3] (6587:6587:6587) (6721:6721:6721))
        (PORT d[4] (2682:2682:2682) (2806:2806:2806))
        (PORT d[5] (3089:3089:3089) (3112:3112:3112))
        (PORT d[6] (3201:3201:3201) (3110:3110:3110))
        (PORT d[7] (3203:3203:3203) (3138:3138:3138))
        (PORT d[8] (6742:6742:6742) (6943:6943:6943))
        (PORT d[9] (4867:4867:4867) (4975:4975:4975))
        (PORT d[10] (3408:3408:3408) (3514:3514:3514))
        (PORT d[11] (7607:7607:7607) (7736:7736:7736))
        (PORT d[12] (2838:2838:2838) (2760:2760:2760))
        (PORT clk (2523:2523:2523) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2551:2551:2551))
        (PORT d[0] (3824:3824:3824) (3622:3622:3622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4951:4951:4951) (4924:4924:4924))
        (PORT datab (2495:2495:2495) (2587:2587:2587))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (2002:2002:2002) (2003:2003:2003))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2184:2184:2184) (2282:2282:2282))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1420:1420:1420) (1467:1467:1467))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8857:8857:8857) (9055:9055:9055))
        (PORT d[1] (3642:3642:3642) (3733:3733:3733))
        (PORT d[2] (2651:2651:2651) (2747:2747:2747))
        (PORT d[3] (7378:7378:7378) (7565:7565:7565))
        (PORT d[4] (2316:2316:2316) (2429:2429:2429))
        (PORT d[5] (3856:3856:3856) (3947:3947:3947))
        (PORT d[6] (5530:5530:5530) (5327:5327:5327))
        (PORT d[7] (6078:6078:6078) (6050:6050:6050))
        (PORT d[8] (8047:8047:8047) (8280:8280:8280))
        (PORT d[9] (6810:6810:6810) (7065:7065:7065))
        (PORT d[10] (4837:4837:4837) (5004:5004:5004))
        (PORT d[11] (7689:7689:7689) (7932:7932:7932))
        (PORT d[12] (3876:3876:3876) (3773:3773:3773))
        (PORT clk (2540:2540:2540) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2561:2561:2561))
        (PORT d[0] (3928:3928:3928) (3784:3784:3784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4973:4973:4973) (5056:5056:5056))
        (PORT d[1] (4278:4278:4278) (4532:4532:4532))
        (PORT d[2] (4804:4804:4804) (4837:4837:4837))
        (PORT d[3] (5697:5697:5697) (5732:5732:5732))
        (PORT d[4] (3150:3150:3150) (3332:3332:3332))
        (PORT d[5] (5176:5176:5176) (5397:5397:5397))
        (PORT d[6] (3688:3688:3688) (3913:3913:3913))
        (PORT d[7] (6291:6291:6291) (6379:6379:6379))
        (PORT d[8] (5477:5477:5477) (5626:5626:5626))
        (PORT d[9] (4113:4113:4113) (4250:4250:4250))
        (PORT d[10] (4417:4417:4417) (4573:4573:4573))
        (PORT d[11] (5295:5295:5295) (5361:5361:5361))
        (PORT d[12] (6248:6248:6248) (6368:6368:6368))
        (PORT clk (2497:2497:2497) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (PORT d[0] (2963:2963:2963) (2985:2985:2985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2489:2489:2489) (2665:2665:2665))
        (PORT datab (3825:3825:3825) (3748:3748:3748))
        (PORT datac (3536:3536:3536) (3529:3529:3529))
        (PORT datad (3373:3373:3373) (3566:3566:3566))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4397:4397:4397) (4356:4356:4356))
        (PORT d[1] (3398:3398:3398) (3521:3521:3521))
        (PORT d[2] (5330:5330:5330) (5577:5577:5577))
        (PORT d[3] (3631:3631:3631) (3591:3591:3591))
        (PORT d[4] (4864:4864:4864) (5069:5069:5069))
        (PORT d[5] (5425:5425:5425) (5563:5563:5563))
        (PORT d[6] (4987:4987:4987) (5229:5229:5229))
        (PORT d[7] (7090:7090:7090) (7177:7177:7177))
        (PORT d[8] (7420:7420:7420) (7658:7658:7658))
        (PORT d[9] (6424:6424:6424) (6684:6684:6684))
        (PORT d[10] (3537:3537:3537) (3743:3743:3743))
        (PORT d[11] (4556:4556:4556) (4542:4542:4542))
        (PORT d[12] (5891:5891:5891) (5945:5945:5945))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (3853:3853:3853) (3949:3949:3949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5118:5118:5118) (5074:5074:5074))
        (PORT d[1] (3385:3385:3385) (3501:3501:3501))
        (PORT d[2] (4238:4238:4238) (4457:4457:4457))
        (PORT d[3] (3562:3562:3562) (3516:3516:3516))
        (PORT d[4] (2225:2225:2225) (2342:2342:2342))
        (PORT d[5] (6100:6100:6100) (6233:6233:6233))
        (PORT d[6] (5712:5712:5712) (5947:5947:5947))
        (PORT d[7] (5020:5020:5020) (4967:4967:4967))
        (PORT d[8] (6005:6005:6005) (6237:6237:6237))
        (PORT d[9] (7058:7058:7058) (7306:7306:7306))
        (PORT d[10] (2826:2826:2826) (2890:2890:2890))
        (PORT d[11] (5261:5261:5261) (5239:5239:5239))
        (PORT d[12] (6612:6612:6612) (6659:6659:6659))
        (PORT clk (2548:2548:2548) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
        (PORT d[0] (1286:1286:1286) (1196:1196:1196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1127:1127:1127))
        (PORT datac (3018:3018:3018) (3217:3217:3217))
        (PORT datad (402:402:402) (404:404:404))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (965:965:965) (944:944:944))
        (PORT datac (2438:2438:2438) (2619:2619:2619))
        (PORT datad (738:738:738) (787:787:787))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5687:5687:5687) (5797:5797:5797))
        (PORT d[1] (4497:4497:4497) (4704:4704:4704))
        (PORT d[2] (5643:5643:5643) (5768:5768:5768))
        (PORT d[3] (6126:6126:6126) (6189:6189:6189))
        (PORT d[4] (3315:3315:3315) (3557:3557:3557))
        (PORT d[5] (5103:5103:5103) (5280:5280:5280))
        (PORT d[6] (3623:3623:3623) (3839:3839:3839))
        (PORT d[7] (5474:5474:5474) (5514:5514:5514))
        (PORT d[8] (5465:5465:5465) (5590:5590:5590))
        (PORT d[9] (5451:5451:5451) (5724:5724:5724))
        (PORT d[10] (4390:4390:4390) (4543:4543:4543))
        (PORT d[11] (6354:6354:6354) (6431:6431:6431))
        (PORT d[12] (5957:5957:5957) (6052:6052:6052))
        (PORT clk (2506:2506:2506) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (PORT d[0] (1923:1923:1923) (1922:1922:1922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5223:5223:5223) (5297:5297:5297))
        (PORT d[1] (5253:5253:5253) (5501:5501:5501))
        (PORT d[2] (4729:4729:4729) (5020:5020:5020))
        (PORT d[3] (6106:6106:6106) (6167:6167:6167))
        (PORT d[4] (4227:4227:4227) (4488:4488:4488))
        (PORT d[5] (5090:5090:5090) (5262:5262:5262))
        (PORT d[6] (4704:4704:4704) (4936:4936:4936))
        (PORT d[7] (6973:6973:6973) (7047:7047:7047))
        (PORT d[8] (3873:3873:3873) (3931:3931:3931))
        (PORT d[9] (5912:5912:5912) (6125:6125:6125))
        (PORT d[10] (4480:4480:4480) (4697:4697:4697))
        (PORT d[11] (3821:3821:3821) (3862:3862:3862))
        (PORT d[12] (5842:5842:5842) (5899:5899:5899))
        (PORT clk (2530:2530:2530) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2560:2560:2560))
        (PORT d[0] (2144:2144:2144) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3321:3321:3321) (3261:3261:3261))
        (PORT datab (2914:2914:2914) (3070:3070:3070))
        (PORT datac (2456:2456:2456) (2545:2545:2545))
        (PORT datad (2791:2791:2791) (2752:2752:2752))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6875:6875:6875) (7067:7067:7067))
        (PORT d[1] (3689:3689:3689) (3801:3801:3801))
        (PORT d[2] (4448:4448:4448) (4662:4662:4662))
        (PORT d[3] (6163:6163:6163) (6267:6267:6267))
        (PORT d[4] (3102:3102:3102) (3264:3264:3264))
        (PORT d[5] (4296:4296:4296) (4435:4435:4435))
        (PORT d[6] (5128:5128:5128) (5419:5419:5419))
        (PORT d[7] (6806:6806:6806) (6934:6934:6934))
        (PORT d[8] (6811:6811:6811) (7041:7041:7041))
        (PORT d[9] (6125:6125:6125) (6388:6388:6388))
        (PORT d[10] (3024:3024:3024) (3174:3174:3174))
        (PORT d[11] (6401:6401:6401) (6495:6495:6495))
        (PORT d[12] (5806:5806:5806) (5808:5808:5808))
        (PORT clk (2490:2490:2490) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (PORT d[0] (3859:3859:3859) (3967:3967:3967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5636:5636:5636) (5704:5704:5704))
        (PORT d[1] (4665:4665:4665) (4928:4928:4928))
        (PORT d[2] (4749:4749:4749) (4790:4790:4790))
        (PORT d[3] (6723:6723:6723) (6750:6750:6750))
        (PORT d[4] (2515:2515:2515) (2680:2680:2680))
        (PORT d[5] (4805:4805:4805) (4997:4997:4997))
        (PORT d[6] (4343:4343:4343) (4568:4568:4568))
        (PORT d[7] (6964:6964:6964) (7041:7041:7041))
        (PORT d[8] (6553:6553:6553) (6685:6685:6685))
        (PORT d[9] (4892:4892:4892) (5037:5037:5037))
        (PORT d[10] (5046:5046:5046) (5200:5200:5200))
        (PORT d[11] (6337:6337:6337) (6389:6389:6389))
        (PORT d[12] (6996:6996:6996) (7119:7119:7119))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (PORT d[0] (4177:4177:4177) (4171:4171:4171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3010:3010:3010) (3025:3025:3025))
        (PORT datab (2488:2488:2488) (2579:2579:2579))
        (PORT datac (3329:3329:3329) (3145:3145:3145))
        (PORT datad (2887:2887:2887) (3035:3035:3035))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1418:1418:1418) (1465:1465:1465))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2184:2184:2184) (2283:2283:2283))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1195:1195:1195) (1164:1164:1164))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2184:2184:2184) (2282:2282:2282))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1479:1479:1479) (1535:1535:1535))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (4747:4747:4747))
        (PORT d[1] (3727:3727:3727) (3883:3883:3883))
        (PORT d[2] (3901:3901:3901) (4119:4119:4119))
        (PORT d[3] (4613:4613:4613) (4566:4566:4566))
        (PORT d[4] (5194:5194:5194) (5400:5400:5400))
        (PORT d[5] (5764:5764:5764) (5899:5899:5899))
        (PORT d[6] (5370:5370:5370) (5613:5613:5613))
        (PORT d[7] (7430:7430:7430) (7507:7507:7507))
        (PORT d[8] (5917:5917:5917) (6146:6146:6146))
        (PORT d[9] (6747:6747:6747) (7002:7002:7002))
        (PORT d[10] (3150:3150:3150) (3207:3207:3207))
        (PORT d[11] (4920:4920:4920) (4897:4897:4897))
        (PORT d[12] (6266:6266:6266) (6324:6324:6324))
        (PORT clk (2529:2529:2529) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (PORT d[0] (1837:1837:1837) (1769:1769:1769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5502:5502:5502) (5453:5453:5453))
        (PORT d[1] (3778:3778:3778) (3881:3881:3881))
        (PORT d[2] (4880:4880:4880) (5085:5085:5085))
        (PORT d[3] (2625:2625:2625) (2601:2601:2601))
        (PORT d[4] (2258:2258:2258) (2379:2379:2379))
        (PORT d[5] (3044:3044:3044) (3010:3010:3010))
        (PORT d[6] (3121:3121:3121) (3082:3082:3082))
        (PORT d[7] (3107:3107:3107) (3065:3065:3065))
        (PORT d[8] (6345:6345:6345) (6571:6571:6571))
        (PORT d[9] (7214:7214:7214) (7488:7488:7488))
        (PORT d[10] (2486:2486:2486) (2555:2555:2555))
        (PORT d[11] (5600:5600:5600) (5574:5574:5574))
        (PORT d[12] (7000:7000:7000) (7051:7051:7051))
        (PORT clk (2557:2557:2557) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (PORT d[0] (1110:1110:1110) (1014:1014:1014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3304:3304:3304) (3577:3577:3577))
        (PORT datab (1566:1566:1566) (1537:1537:1537))
        (PORT datac (2354:2354:2354) (2524:2524:2524))
        (PORT datad (1241:1241:1241) (1206:1206:1206))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7183:7183:7183) (7401:7401:7401))
        (PORT d[1] (3699:3699:3699) (3821:3821:3821))
        (PORT d[2] (2718:2718:2718) (2852:2852:2852))
        (PORT d[3] (7208:7208:7208) (7339:7339:7339))
        (PORT d[4] (3790:3790:3790) (3968:3968:3968))
        (PORT d[5] (3880:3880:3880) (3973:3973:3973))
        (PORT d[6] (7261:7261:7261) (7027:7027:7027))
        (PORT d[7] (5064:5064:5064) (5053:5053:5053))
        (PORT d[8] (6340:6340:6340) (6592:6592:6592))
        (PORT d[9] (5371:5371:5371) (5630:5630:5630))
        (PORT d[10] (3453:3453:3453) (3626:3626:3626))
        (PORT d[11] (7451:7451:7451) (7594:7594:7594))
        (PORT d[12] (5543:5543:5543) (5483:5483:5483))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (PORT d[0] (2822:2822:2822) (2861:2861:2861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2324:2324:2324))
        (PORT d[1] (3776:3776:3776) (3939:3939:3939))
        (PORT d[2] (5867:5867:5867) (6163:6163:6163))
        (PORT d[3] (2245:2245:2245) (2290:2290:2290))
        (PORT d[4] (2305:2305:2305) (2345:2345:2345))
        (PORT d[5] (6896:6896:6896) (7065:7065:7065))
        (PORT d[6] (1920:1920:1920) (1963:1963:1963))
        (PORT d[7] (5901:5901:5901) (5891:5891:5891))
        (PORT d[8] (1655:1655:1655) (1721:1721:1721))
        (PORT d[9] (1704:1704:1704) (1773:1773:1773))
        (PORT d[10] (3641:3641:3641) (3735:3735:3735))
        (PORT d[11] (1644:1644:1644) (1701:1701:1701))
        (PORT d[12] (7532:7532:7532) (7579:7579:7579))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (864:864:864) (808:808:808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3313:3313:3313) (3588:3588:3588))
        (PORT datab (3592:3592:3592) (3632:3632:3632))
        (PORT datac (2348:2348:2348) (2517:2517:2517))
        (PORT datad (1273:1273:1273) (1228:1228:1228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4946:4946:4946) (4988:4988:4988))
        (PORT d[1] (3848:3848:3848) (4059:4059:4059))
        (PORT d[2] (6389:6389:6389) (6524:6524:6524))
        (PORT d[3] (6865:6865:6865) (6928:6928:6928))
        (PORT d[4] (3291:3291:3291) (3536:3536:3536))
        (PORT d[5] (5840:5840:5840) (6023:6023:6023))
        (PORT d[6] (3229:3229:3229) (3408:3408:3408))
        (PORT d[7] (5459:5459:5459) (5455:5455:5455))
        (PORT d[8] (6521:6521:6521) (6640:6640:6640))
        (PORT d[9] (4180:4180:4180) (4325:4325:4325))
        (PORT d[10] (5484:5484:5484) (5641:5641:5641))
        (PORT d[11] (7392:7392:7392) (7462:7462:7462))
        (PORT d[12] (6326:6326:6326) (6423:6423:6423))
        (PORT clk (2490:2490:2490) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2516:2516:2516))
        (PORT d[0] (3022:3022:3022) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3606:3606:3606) (3638:3638:3638))
        (PORT d[1] (6327:6327:6327) (6568:6568:6568))
        (PORT d[2] (4745:4745:4745) (5046:5046:5046))
        (PORT d[3] (5374:5374:5374) (5376:5376:5376))
        (PORT d[4] (5044:5044:5044) (5270:5270:5270))
        (PORT d[5] (6148:6148:6148) (6318:6318:6318))
        (PORT d[6] (5755:5755:5755) (5989:5989:5989))
        (PORT d[7] (8349:8349:8349) (8409:8409:8409))
        (PORT d[8] (2722:2722:2722) (2785:2785:2785))
        (PORT d[9] (2798:2798:2798) (2874:2874:2874))
        (PORT d[10] (5601:5601:5601) (5818:5818:5818))
        (PORT d[11] (2727:2727:2727) (2774:2774:2774))
        (PORT d[12] (6517:6517:6517) (6575:6575:6575))
        (PORT clk (2492:2492:2492) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (PORT d[0] (1790:1790:1790) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3309:3309:3309) (3584:3584:3584))
        (PORT datab (2413:2413:2413) (2413:2413:2413))
        (PORT datac (2350:2350:2350) (2520:2520:2520))
        (PORT datad (1903:1903:1903) (1846:1846:1846))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1071:1071:1071) (1162:1162:1162))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3047:3047:3047))
        (PORT d[1] (6280:6280:6280) (6525:6525:6525))
        (PORT d[2] (5122:5122:5122) (5419:5419:5419))
        (PORT d[3] (5702:5702:5702) (5698:5698:5698))
        (PORT d[4] (5387:5387:5387) (5609:5609:5609))
        (PORT d[5] (6196:6196:6196) (6371:6371:6371))
        (PORT d[6] (6101:6101:6101) (6329:6329:6329))
        (PORT d[7] (8400:8400:8400) (8466:8466:8466))
        (PORT d[8] (2374:2374:2374) (2439:2439:2439))
        (PORT d[9] (2446:2446:2446) (2519:2519:2519))
        (PORT d[10] (5955:5955:5955) (6174:6174:6174))
        (PORT d[11] (2348:2348:2348) (2400:2400:2400))
        (PORT d[12] (6873:6873:6873) (6926:6926:6926))
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (PORT d[0] (1535:1535:1535) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7756:7756:7756) (8020:8020:8020))
        (PORT d[1] (3724:3724:3724) (3736:3736:3736))
        (PORT d[2] (5731:5731:5731) (5879:5879:5879))
        (PORT d[3] (8290:8290:8290) (8505:8505:8505))
        (PORT d[4] (4176:4176:4176) (4399:4399:4399))
        (PORT d[5] (4045:4045:4045) (3995:3995:3995))
        (PORT d[6] (4018:4018:4018) (4224:4224:4224))
        (PORT d[7] (6725:6725:6725) (6736:6736:6736))
        (PORT d[8] (7000:7000:7000) (7252:7252:7252))
        (PORT d[9] (5048:5048:5048) (5276:5276:5276))
        (PORT d[10] (4121:4121:4121) (4308:4308:4308))
        (PORT d[11] (7007:7007:7007) (7230:7230:7230))
        (PORT d[12] (6681:6681:6681) (6782:6782:6782))
        (PORT clk (2473:2473:2473) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2502:2502:2502))
        (PORT d[0] (4315:4315:4315) (4333:4333:4333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3311:3311:3311) (3586:3586:3586))
        (PORT datab (1634:1634:1634) (1586:1586:1586))
        (PORT datac (2349:2349:2349) (2519:2519:2519))
        (PORT datad (3340:3340:3340) (3460:3460:3460))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1111:1111:1111) (1195:1195:1195))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8503:8503:8503) (8815:8815:8815))
        (PORT d[1] (4136:4136:4136) (4293:4293:4293))
        (PORT d[2] (5192:5192:5192) (5116:5116:5116))
        (PORT d[3] (7693:7693:7693) (7890:7890:7890))
        (PORT d[4] (2295:2295:2295) (2400:2400:2400))
        (PORT d[5] (5489:5489:5489) (5537:5537:5537))
        (PORT d[6] (5128:5128:5128) (5365:5365:5365))
        (PORT d[7] (3452:3452:3452) (3417:3417:3417))
        (PORT d[8] (7524:7524:7524) (7835:7835:7835))
        (PORT d[9] (4334:4334:4334) (4385:4385:4385))
        (PORT d[10] (4450:4450:4450) (4668:4668:4668))
        (PORT d[11] (8215:8215:8215) (8474:8474:8474))
        (PORT d[12] (6327:6327:6327) (6430:6430:6430))
        (PORT clk (2502:2502:2502) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2527:2527:2527))
        (PORT d[0] (2097:2097:2097) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7651:7651:7651) (7869:7869:7869))
        (PORT d[1] (3248:3248:3248) (3320:3320:3320))
        (PORT d[2] (2390:2390:2390) (2456:2456:2456))
        (PORT d[3] (6926:6926:6926) (7098:7098:7098))
        (PORT d[4] (5069:5069:5069) (5191:5191:5191))
        (PORT d[5] (3446:3446:3446) (3468:3468:3468))
        (PORT d[6] (3659:3659:3659) (3571:3571:3571))
        (PORT d[7] (3483:3483:3483) (3399:3399:3399))
        (PORT d[8] (7125:7125:7125) (7400:7400:7400))
        (PORT d[9] (4502:4502:4502) (4612:4612:4612))
        (PORT d[10] (4770:4770:4770) (4984:4984:4984))
        (PORT d[11] (10466:10466:10466) (10754:10754:10754))
        (PORT d[12] (2819:2819:2819) (2742:2742:2742))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT d[0] (2820:2820:2820) (2636:2636:2636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7881:7881:7881) (8115:8115:8115))
        (PORT d[1] (3295:3295:3295) (3404:3404:3404))
        (PORT d[2] (5538:5538:5538) (5370:5370:5370))
        (PORT d[3] (7703:7703:7703) (7904:7904:7904))
        (PORT d[4] (3374:3374:3374) (3510:3510:3510))
        (PORT d[5] (5029:5029:5029) (5061:5061:5061))
        (PORT d[6] (5111:5111:5111) (5058:5058:5058))
        (PORT d[7] (6339:6339:6339) (6452:6452:6452))
        (PORT d[8] (6704:6704:6704) (6965:6965:6965))
        (PORT d[9] (7282:7282:7282) (7694:7694:7694))
        (PORT d[10] (4575:4575:4575) (4838:4838:4838))
        (PORT d[11] (8723:8723:8723) (9023:9023:9023))
        (PORT d[12] (5534:5534:5534) (5593:5593:5593))
        (PORT clk (2487:2487:2487) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2518:2518:2518))
        (PORT d[0] (4626:4626:4626) (4385:4385:4385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8852:8852:8852) (9165:9165:9165))
        (PORT d[1] (4806:4806:4806) (4961:4961:4961))
        (PORT d[2] (2662:2662:2662) (2755:2755:2755))
        (PORT d[3] (3349:3349:3349) (3309:3309:3309))
        (PORT d[4] (3039:3039:3039) (3161:3161:3161))
        (PORT d[5] (5837:5837:5837) (5884:5884:5884))
        (PORT d[6] (5492:5492:5492) (5728:5728:5728))
        (PORT d[7] (7081:7081:7081) (7155:7155:7155))
        (PORT d[8] (5303:5303:5303) (5495:5495:5495))
        (PORT d[9] (4704:4704:4704) (4776:4776:4776))
        (PORT d[10] (1910:1910:1910) (2026:2026:2026))
        (PORT d[11] (8538:8538:8538) (8790:8790:8790))
        (PORT d[12] (6989:6989:6989) (7084:7084:7084))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT d[0] (1701:1701:1701) (1600:1600:1600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3187:3187:3187) (3420:3420:3420))
        (PORT datab (2017:2017:2017) (2070:2070:2070))
        (PORT datac (2313:2313:2313) (2335:2335:2335))
        (PORT datad (1248:1248:1248) (1224:1224:1224))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3186:3186:3186) (3419:3419:3419))
        (PORT datab (1679:1679:1679) (1639:1639:1639))
        (PORT datac (1623:1623:1623) (1626:1626:1626))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9212:9212:9212) (9523:9523:9523))
        (PORT d[1] (1810:1810:1810) (1795:1795:1795))
        (PORT d[2] (2541:2541:2541) (2500:2500:2500))
        (PORT d[3] (2995:2995:2995) (2962:2962:2962))
        (PORT d[4] (3359:3359:3359) (3474:3474:3474))
        (PORT d[5] (6165:6165:6165) (6203:6203:6203))
        (PORT d[6] (2718:2718:2718) (2683:2683:2683))
        (PORT d[7] (2736:2736:2736) (2705:2705:2705))
        (PORT d[8] (5569:5569:5569) (5746:5746:5746))
        (PORT d[9] (5040:5040:5040) (5107:5107:5107))
        (PORT d[10] (1882:1882:1882) (1999:1999:1999))
        (PORT d[11] (2352:2352:2352) (2321:2321:2321))
        (PORT d[12] (2107:2107:2107) (2102:2102:2102))
        (PORT clk (2544:2544:2544) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
        (PORT d[0] (2045:2045:2045) (1905:1905:1905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6172:6172:6172) (6370:6370:6370))
        (PORT d[1] (4110:4110:4110) (4171:4171:4171))
        (PORT d[2] (4849:4849:4849) (4928:4928:4928))
        (PORT d[3] (6985:6985:6985) (7158:7158:7158))
        (PORT d[4] (2782:2782:2782) (2962:2962:2962))
        (PORT d[5] (4963:4963:4963) (4876:4876:4876))
        (PORT d[6] (3234:3234:3234) (3402:3402:3402))
        (PORT d[7] (5918:5918:5918) (5993:5993:5993))
        (PORT d[8] (6521:6521:6521) (6804:6804:6804))
        (PORT d[9] (5375:5375:5375) (5616:5616:5616))
        (PORT d[10] (4432:4432:4432) (4650:4650:4650))
        (PORT d[11] (6837:6837:6837) (7003:7003:7003))
        (PORT d[12] (6061:6061:6061) (6181:6181:6181))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT d[0] (3486:3486:3486) (3454:3454:3454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2011:2011:2011))
        (PORT d[1] (2230:2230:2230) (2265:2265:2265))
        (PORT d[2] (2121:2121:2121) (2135:2135:2135))
        (PORT d[3] (1994:1994:1994) (2056:2056:2056))
        (PORT d[4] (2805:2805:2805) (2981:2981:2981))
        (PORT d[5] (3992:3992:3992) (3960:3960:3960))
        (PORT d[6] (5044:5044:5044) (5279:5279:5279))
        (PORT d[7] (6639:6639:6639) (6717:6717:6717))
        (PORT d[8] (5666:5666:5666) (5911:5911:5911))
        (PORT d[9] (2038:2038:2038) (2094:2094:2094))
        (PORT d[10] (3290:3290:3290) (3418:3418:3418))
        (PORT d[11] (1876:1876:1876) (1913:1913:1913))
        (PORT d[12] (5650:5650:5650) (5738:5738:5738))
        (PORT clk (2500:2500:2500) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (PORT d[0] (2634:2634:2634) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3189:3189:3189) (3422:3422:3422))
        (PORT datab (3960:3960:3960) (4095:4095:4095))
        (PORT datac (1977:1977:1977) (2029:2029:2029))
        (PORT datad (1795:1795:1795) (1820:1820:1820))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6979:6979:6979) (7244:7244:7244))
        (PORT d[1] (4083:4083:4083) (4091:4091:4091))
        (PORT d[2] (5406:5406:5406) (5560:5560:5560))
        (PORT d[3] (7657:7657:7657) (7884:7884:7884))
        (PORT d[4] (3532:3532:3532) (3783:3783:3783))
        (PORT d[5] (4389:4389:4389) (4341:4341:4341))
        (PORT d[6] (3591:3591:3591) (3807:3807:3807))
        (PORT d[7] (6062:6062:6062) (6077:6077:6077))
        (PORT d[8] (6283:6283:6283) (6547:6547:6547))
        (PORT d[9] (4998:4998:4998) (5224:5224:5224))
        (PORT d[10] (4593:4593:4593) (4847:4847:4847))
        (PORT d[11] (6990:6990:6990) (7207:7207:7207))
        (PORT d[12] (6324:6324:6324) (6423:6423:6423))
        (PORT clk (2497:2497:2497) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (PORT d[0] (4043:4043:4043) (3969:3969:3969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3188:3188:3188) (3421:3421:3421))
        (PORT datab (653:653:653) (640:640:640))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (3078:3078:3078) (3151:3151:3151))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (2369:2369:2369) (2362:2362:2362))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (3065:3065:3065) (3236:3236:3236))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2185:2185:2185) (2283:2283:2283))
        (PORT datab (1426:1426:1426) (1425:1425:1425))
        (PORT datac (1303:1303:1303) (1288:1288:1288))
        (PORT datad (2458:2458:2458) (2419:2419:2419))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (1337:1337:1337) (1368:1368:1368))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (365:365:365))
        (PORT datab (1597:1597:1597) (1534:1534:1534))
        (PORT datac (447:447:447) (464:464:464))
        (PORT datad (265:265:265) (303:303:303))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|qout\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2595:2595:2595) (2615:2615:2615))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6061:6061:6061) (6208:6208:6208))
        (PORT d[1] (2544:2544:2544) (2608:2608:2608))
        (PORT d[2] (4148:4148:4148) (4316:4316:4316))
        (PORT d[3] (6515:6515:6515) (6608:6608:6608))
        (PORT d[4] (2322:2322:2322) (2450:2450:2450))
        (PORT d[5] (4258:4258:4258) (4360:4360:4360))
        (PORT d[6] (6173:6173:6173) (6461:6461:6461))
        (PORT d[7] (7850:7850:7850) (7969:7969:7969))
        (PORT d[8] (5681:5681:5681) (5879:5879:5879))
        (PORT d[9] (6166:6166:6166) (6439:6439:6439))
        (PORT d[10] (1977:1977:1977) (2106:2106:2106))
        (PORT d[11] (6482:6482:6482) (6618:6618:6618))
        (PORT d[12] (6948:6948:6948) (6960:6960:6960))
        (PORT clk (2531:2531:2531) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (PORT d[0] (3029:3029:3029) (2934:2934:2934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7248:7248:7248) (7497:7497:7497))
        (PORT d[1] (3649:3649:3649) (3757:3757:3757))
        (PORT d[2] (5307:5307:5307) (5168:5168:5168))
        (PORT d[3] (7644:7644:7644) (7844:7844:7844))
        (PORT d[4] (3737:3737:3737) (3877:3877:3877))
        (PORT d[5] (5399:5399:5399) (5432:5432:5432))
        (PORT d[6] (5132:5132:5132) (5079:5079:5079))
        (PORT d[7] (6447:6447:6447) (6578:6578:6578))
        (PORT d[8] (7058:7058:7058) (7311:7311:7311))
        (PORT d[9] (7624:7624:7624) (8031:8031:8031))
        (PORT d[10] (4926:4926:4926) (5188:5188:5188))
        (PORT d[11] (9096:9096:9096) (9390:9390:9390))
        (PORT d[12] (5557:5557:5557) (5619:5619:5619))
        (PORT clk (2467:2467:2467) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2499:2499:2499))
        (PORT d[0] (3727:3727:3727) (3768:3768:3768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5128:5128:5128) (5185:5185:5185))
        (PORT d[1] (4870:4870:4870) (5125:5125:5125))
        (PORT d[2] (4717:4717:4717) (5010:5010:5010))
        (PORT d[3] (5791:5791:5791) (5857:5857:5857))
        (PORT d[4] (4181:4181:4181) (4438:4438:4438))
        (PORT d[5] (5003:5003:5003) (5174:5174:5174))
        (PORT d[6] (4653:4653:4653) (4880:4880:4880))
        (PORT d[7] (6631:6631:6631) (6707:6707:6707))
        (PORT d[8] (6120:6120:6120) (6394:6394:6394))
        (PORT d[9] (5476:5476:5476) (5675:5675:5675))
        (PORT d[10] (4135:4135:4135) (4348:4348:4348))
        (PORT d[11] (5502:5502:5502) (5545:5545:5545))
        (PORT d[12] (5833:5833:5833) (5889:5889:5889))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2567:2567:2567))
        (PORT d[0] (3943:3943:3943) (3857:3857:3857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2651:2651:2651))
        (PORT d[1] (6585:6585:6585) (6820:6820:6820))
        (PORT d[2] (5444:5444:5444) (5739:5739:5739))
        (PORT d[3] (5740:5740:5740) (5740:5740:5740))
        (PORT d[4] (5411:5411:5411) (5636:5636:5636))
        (PORT d[5] (6516:6516:6516) (6688:6688:6688))
        (PORT d[6] (6497:6497:6497) (6724:6724:6724))
        (PORT d[7] (5531:5531:5531) (5530:5530:5530))
        (PORT d[8] (2350:2350:2350) (2412:2412:2412))
        (PORT d[9] (2049:2049:2049) (2118:2118:2118))
        (PORT d[10] (5943:5943:5943) (6165:6165:6165))
        (PORT d[11] (2033:2033:2033) (2093:2093:2093))
        (PORT d[12] (7175:7175:7175) (7224:7224:7224))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (PORT d[0] (1988:1988:1988) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3458:3458:3458) (3585:3585:3585))
        (PORT datab (2185:2185:2185) (2273:2273:2273))
        (PORT datac (2674:2674:2674) (2638:2638:2638))
        (PORT datad (953:953:953) (929:929:929))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2292:2292:2292) (2292:2292:2292))
        (PORT datab (3782:3782:3782) (3801:3801:3801))
        (PORT datac (2149:2149:2149) (2236:2236:2236))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3361:3361:3361))
        (PORT d[1] (5950:5950:5950) (6199:6199:6199))
        (PORT d[2] (4737:4737:4737) (5038:5038:5038))
        (PORT d[3] (6847:6847:6847) (6904:6904:6904))
        (PORT d[4] (4660:4660:4660) (4887:4887:4887))
        (PORT d[5] (5841:5841:5841) (6017:6017:6017))
        (PORT d[6] (5777:5777:5777) (6006:6006:6006))
        (PORT d[7] (8066:8066:8066) (8138:8138:8138))
        (PORT d[8] (2731:2731:2731) (2795:2795:2795))
        (PORT d[9] (3762:3762:3762) (3806:3806:3806))
        (PORT d[10] (5588:5588:5588) (5802:5802:5802))
        (PORT d[11] (2766:2766:2766) (2819:2819:2819))
        (PORT d[12] (6540:6540:6540) (6600:6600:6600))
        (PORT clk (2492:2492:2492) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (PORT d[0] (5102:5102:5102) (5056:5056:5056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2296:2296:2296))
        (PORT d[1] (3775:3775:3775) (3938:3938:3938))
        (PORT d[2] (5868:5868:5868) (6164:6164:6164))
        (PORT d[3] (2219:2219:2219) (2264:2264:2264))
        (PORT d[4] (5769:5769:5769) (5991:5991:5991))
        (PORT d[5] (6863:6863:6863) (7030:7030:7030))
        (PORT d[6] (4267:4267:4267) (4513:4513:4513))
        (PORT d[7] (5951:5951:5951) (5946:5946:5946))
        (PORT d[8] (1990:1990:1990) (2052:2052:2052))
        (PORT d[9] (1679:1679:1679) (1746:1746:1746))
        (PORT d[10] (6284:6284:6284) (6500:6500:6500))
        (PORT d[11] (1676:1676:1676) (1737:1737:1737))
        (PORT d[12] (7531:7531:7531) (7578:7578:7578))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT d[0] (1549:1549:1549) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3458:3458:3458) (3585:3585:3585))
        (PORT datab (1626:1626:1626) (1582:1582:1582))
        (PORT datac (2147:2147:2147) (2233:2233:2233))
        (PORT datad (404:404:404) (406:406:406))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5013:5013:5013) (5098:5098:5098))
        (PORT d[1] (4236:4236:4236) (4494:4494:4494))
        (PORT d[2] (4777:4777:4777) (4821:4821:4821))
        (PORT d[3] (6035:6035:6035) (6052:6052:6052))
        (PORT d[4] (2905:2905:2905) (3097:3097:3097))
        (PORT d[5] (5140:5140:5140) (5362:5362:5362))
        (PORT d[6] (3676:3676:3676) (3899:3899:3899))
        (PORT d[7] (6277:6277:6277) (6359:6359:6359))
        (PORT d[8] (5805:5805:5805) (5941:5941:5941))
        (PORT d[9] (4211:4211:4211) (4355:4355:4355))
        (PORT d[10] (4073:4073:4073) (4239:4239:4239))
        (PORT d[11] (5633:5633:5633) (5689:5689:5689))
        (PORT d[12] (6611:6611:6611) (6722:6722:6722))
        (PORT clk (2491:2491:2491) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (PORT d[0] (3333:3333:3333) (3342:3342:3342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5304:5304:5304) (5346:5346:5346))
        (PORT d[1] (3820:3820:3820) (4001:4001:4001))
        (PORT d[2] (7056:7056:7056) (7184:7184:7184))
        (PORT d[3] (7618:7618:7618) (7680:7680:7680))
        (PORT d[4] (2137:2137:2137) (2256:2256:2256))
        (PORT d[5] (5000:5000:5000) (5149:5149:5149))
        (PORT d[6] (3167:3167:3167) (3301:3301:3301))
        (PORT d[7] (5437:5437:5437) (5435:5435:5435))
        (PORT d[8] (7250:7250:7250) (7367:7367:7367))
        (PORT d[9] (4242:4242:4242) (4393:4393:4393))
        (PORT d[10] (6230:6230:6230) (6383:6383:6383))
        (PORT d[11] (8084:8084:8084) (8159:8159:8159))
        (PORT d[12] (6637:6637:6637) (6738:6738:6738))
        (PORT clk (2525:2525:2525) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2551:2551:2551))
        (PORT d[0] (3527:3527:3527) (3497:3497:3497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2400:2400:2400) (2418:2418:2418))
        (PORT datab (2958:2958:2958) (3085:3085:3085))
        (PORT datac (2053:2053:2053) (2127:2127:2127))
        (PORT datad (969:969:969) (936:936:936))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5686:5686:5686) (5797:5797:5797))
        (PORT d[1] (3884:3884:3884) (4095:4095:4095))
        (PORT d[2] (5308:5308:5308) (5444:5444:5444))
        (PORT d[3] (5742:5742:5742) (5809:5809:5809))
        (PORT d[4] (3272:3272:3272) (3515:3515:3515))
        (PORT d[5] (5097:5097:5097) (5273:5273:5273))
        (PORT d[6] (3597:3597:3597) (3811:3811:3811))
        (PORT d[7] (5822:5822:5822) (5847:5847:5847))
        (PORT d[8] (5484:5484:5484) (5610:5610:5610))
        (PORT d[9] (5469:5469:5469) (5746:5746:5746))
        (PORT d[10] (4356:4356:4356) (4506:4506:4506))
        (PORT d[11] (6376:6376:6376) (6458:6458:6458))
        (PORT d[12] (5858:5858:5858) (5945:5945:5945))
        (PORT clk (2510:2510:2510) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (PORT d[0] (2226:2226:2226) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7882:7882:7882) (8092:8092:8092))
        (PORT d[1] (2949:2949:2949) (3057:3057:3057))
        (PORT d[2] (3089:3089:3089) (3221:3221:3221))
        (PORT d[3] (7565:7565:7565) (7695:7695:7695))
        (PORT d[4] (4131:4131:4131) (4307:4307:4307))
        (PORT d[5] (4608:4608:4608) (4695:4695:4695))
        (PORT d[6] (7620:7620:7620) (7384:7384:7384))
        (PORT d[7] (5471:5471:5471) (5461:5461:5461))
        (PORT d[8] (6695:6695:6695) (6947:6947:6947))
        (PORT d[9] (5438:5438:5438) (5707:5707:5707))
        (PORT d[10] (3817:3817:3817) (3992:3992:3992))
        (PORT d[11] (7802:7802:7802) (7942:7942:7942))
        (PORT d[12] (5875:5875:5875) (5812:5812:5812))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT d[0] (4868:4868:4868) (4527:4527:4527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (3011:3011:3011))
        (PORT d[1] (6653:6653:6653) (6888:6888:6888))
        (PORT d[2] (5094:5094:5094) (5392:5392:5392))
        (PORT d[3] (5739:5739:5739) (5735:5735:5735))
        (PORT d[4] (5412:5412:5412) (5638:5638:5638))
        (PORT d[5] (6502:6502:6502) (6672:6672:6672))
        (PORT d[6] (6074:6074:6074) (6303:6303:6303))
        (PORT d[7] (5150:5150:5150) (5146:5146:5146))
        (PORT d[8] (2365:2365:2365) (2429:2429:2429))
        (PORT d[9] (2427:2427:2427) (2500:2500:2500))
        (PORT d[10] (5958:5958:5958) (6175:6175:6175))
        (PORT d[11] (2329:2329:2329) (2378:2378:2378))
        (PORT d[12] (6847:6847:6847) (6899:6899:6899))
        (PORT clk (2519:2519:2519) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2544:2544:2544))
        (PORT d[0] (2348:2348:2348) (2325:2325:2325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7201:7201:7201) (7388:7388:7388))
        (PORT d[1] (3316:3316:3316) (3393:3393:3393))
        (PORT d[2] (3712:3712:3712) (3862:3862:3862))
        (PORT d[3] (6439:6439:6439) (6525:6525:6525))
        (PORT d[4] (3113:3113:3113) (3276:3276:3276))
        (PORT d[5] (4269:4269:4269) (4412:4412:4412))
        (PORT d[6] (5480:5480:5480) (5771:5771:5771))
        (PORT d[7] (7154:7154:7154) (7280:7280:7280))
        (PORT d[8] (7158:7158:7158) (7382:7382:7382))
        (PORT d[9] (5047:5047:5047) (5282:5282:5282))
        (PORT d[10] (2665:2665:2665) (2781:2781:2781))
        (PORT d[11] (6448:6448:6448) (6580:6580:6580))
        (PORT d[12] (6170:6170:6170) (6174:6174:6174))
        (PORT clk (2490:2490:2490) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (PORT d[0] (3524:3524:3524) (3352:3352:3352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3458:3458:3458) (3585:3585:3585))
        (PORT datab (2184:2184:2184) (2272:2272:2272))
        (PORT datac (1073:1073:1073) (1065:1065:1065))
        (PORT datad (2873:2873:2873) (2820:2820:2820))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2865:2865:2865) (2915:2915:2915))
        (PORT datab (3914:3914:3914) (3810:3810:3810))
        (PORT datac (2139:2139:2139) (2224:2224:2224))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (949:949:949) (899:899:899))
        (PORT datac (1800:1800:1800) (1855:1855:1855))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5964:5964:5964) (6033:6033:6033))
        (PORT d[1] (5969:5969:5969) (6213:6213:6213))
        (PORT d[2] (4731:4731:4731) (5016:5016:5016))
        (PORT d[3] (5000:5000:5000) (5002:5002:5002))
        (PORT d[4] (4660:4660:4660) (4889:4889:4889))
        (PORT d[5] (5807:5807:5807) (5982:5982:5982))
        (PORT d[6] (5744:5744:5744) (5971:5971:5971))
        (PORT d[7] (8059:8059:8059) (8131:8131:8131))
        (PORT d[8] (3072:3072:3072) (3131:3131:3131))
        (PORT d[9] (2792:2792:2792) (2866:2866:2866))
        (PORT d[10] (5222:5222:5222) (5443:5443:5443))
        (PORT d[11] (3105:3105:3105) (3152:3152:3152))
        (PORT d[12] (5400:5400:5400) (5451:5451:5451))
        (PORT clk (2498:2498:2498) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (PORT d[0] (3982:3982:3982) (4154:4154:4154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5231:5231:5231) (5305:5305:5305))
        (PORT d[1] (5284:5284:5284) (5531:5531:5531))
        (PORT d[2] (4738:4738:4738) (5018:5018:5018))
        (PORT d[3] (6146:6146:6146) (6210:6210:6210))
        (PORT d[4] (3626:3626:3626) (3881:3881:3881))
        (PORT d[5] (5106:5106:5106) (5280:5280:5280))
        (PORT d[6] (5103:5103:5103) (5334:5334:5334))
        (PORT d[7] (7369:7369:7369) (7441:7441:7441))
        (PORT d[8] (3904:3904:3904) (3965:3965:3965))
        (PORT d[9] (5400:5400:5400) (5671:5671:5671))
        (PORT d[10] (4507:4507:4507) (4725:4725:4725))
        (PORT d[11] (3814:3814:3814) (3855:3855:3855))
        (PORT d[12] (5527:5527:5527) (5588:5588:5588))
        (PORT clk (2526:2526:2526) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (PORT d[0] (2732:2732:2732) (2771:2771:2771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3457:3457:3457) (3583:3583:3583))
        (PORT datab (1642:1642:1642) (1612:1612:1612))
        (PORT datac (2141:2141:2141) (2226:2226:2226))
        (PORT datad (2289:2289:2289) (2236:2236:2236))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5673:5673:5673) (5787:5787:5787))
        (PORT d[1] (3902:3902:3902) (4117:4117:4117))
        (PORT d[2] (5330:5330:5330) (5469:5469:5469))
        (PORT d[3] (6112:6112:6112) (6174:6174:6174))
        (PORT d[4] (3300:3300:3300) (3545:3545:3545))
        (PORT d[5] (5136:5136:5136) (5315:5315:5315))
        (PORT d[6] (3578:3578:3578) (3792:3792:3792))
        (PORT d[7] (5506:5506:5506) (5552:5552:5552))
        (PORT d[8] (5453:5453:5453) (5577:5577:5577))
        (PORT d[9] (5771:5771:5771) (6041:6041:6041))
        (PORT d[10] (4422:4422:4422) (4580:4580:4580))
        (PORT d[11] (6354:6354:6354) (6432:6432:6432))
        (PORT d[12] (6163:6163:6163) (6232:6232:6232))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (PORT d[0] (3694:3694:3694) (3603:3603:3603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6597:6597:6597) (6833:6833:6833))
        (PORT d[1] (3422:3422:3422) (3581:3581:3581))
        (PORT d[2] (4274:4274:4274) (4533:4533:4533))
        (PORT d[3] (5227:5227:5227) (5234:5234:5234))
        (PORT d[4] (3822:3822:3822) (4039:4039:4039))
        (PORT d[5] (4322:4322:4322) (4463:4463:4463))
        (PORT d[6] (3999:3999:3999) (4248:4248:4248))
        (PORT d[7] (6350:6350:6350) (6423:6423:6423))
        (PORT d[8] (6342:6342:6342) (6592:6592:6592))
        (PORT d[9] (5720:5720:5720) (5981:5981:5981))
        (PORT d[10] (2822:2822:2822) (3031:3031:3031))
        (PORT d[11] (5678:5678:5678) (5777:5777:5777))
        (PORT d[12] (5498:5498:5498) (5543:5543:5543))
        (PORT clk (2535:2535:2535) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2565:2565:2565))
        (PORT d[0] (2502:2502:2502) (2625:2625:2625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3458:3458:3458) (3585:3585:3585))
        (PORT datab (2186:2186:2186) (2274:2274:2274))
        (PORT datac (2876:2876:2876) (2816:2816:2816))
        (PORT datad (2193:2193:2193) (2177:2177:2177))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (286:286:286))
        (PORT datab (243:243:243) (280:280:280))
        (PORT datac (1799:1799:1799) (1854:1854:1854))
        (PORT datad (1817:1817:1817) (1903:1903:1903))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1799:1799:1799) (1854:1854:1854))
        (PORT datad (368:368:368) (373:373:373))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8859:8859:8859) (9126:9126:9126))
        (PORT d[1] (4744:4744:4744) (4742:4742:4742))
        (PORT d[2] (7101:7101:7101) (7236:7236:7236))
        (PORT d[3] (7729:7729:7729) (7942:7942:7942))
        (PORT d[4] (2108:2108:2108) (2216:2216:2216))
        (PORT d[5] (5215:5215:5215) (5178:5178:5178))
        (PORT d[6] (2453:2453:2453) (2552:2552:2552))
        (PORT d[7] (7855:7855:7855) (7867:7867:7867))
        (PORT d[8] (6658:6658:6658) (6892:6892:6892))
        (PORT d[9] (4683:4683:4683) (4874:4874:4874))
        (PORT d[10] (3664:3664:3664) (3807:3807:3807))
        (PORT d[11] (6559:6559:6559) (6734:6734:6734))
        (PORT d[12] (8093:8093:8093) (8196:8196:8196))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT d[0] (2978:2978:2978) (2981:2981:2981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2718:2718:2718))
        (PORT d[1] (3475:3475:3475) (3641:3641:3641))
        (PORT d[2] (5480:5480:5480) (5778:5778:5778))
        (PORT d[3] (6039:6039:6039) (6031:6031:6031))
        (PORT d[4] (5747:5747:5747) (5967:5967:5967))
        (PORT d[5] (6550:6550:6550) (6724:6724:6724))
        (PORT d[6] (6447:6447:6447) (6670:6670:6670))
        (PORT d[7] (5516:5516:5516) (5510:5510:5510))
        (PORT d[8] (2014:2014:2014) (2080:2080:2080))
        (PORT d[9] (2079:2079:2079) (2153:2153:2153))
        (PORT d[10] (6313:6313:6313) (6528:6528:6528))
        (PORT d[11] (2001:2001:2001) (2057:2057:2057))
        (PORT d[12] (7176:7176:7176) (7225:7225:7225))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (2533:2533:2533) (2448:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3457:3457:3457) (3584:3584:3584))
        (PORT datab (2181:2181:2181) (2269:2269:2269))
        (PORT datac (3121:3121:3121) (3003:3003:3003))
        (PORT datad (754:754:754) (750:750:750))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5261:5261:5261) (5300:5300:5300))
        (PORT d[1] (3496:3496:3496) (3670:3670:3670))
        (PORT d[2] (6737:6737:6737) (6865:6865:6865))
        (PORT d[3] (7210:7210:7210) (7275:7275:7275))
        (PORT d[4] (3252:3252:3252) (3444:3444:3444))
        (PORT d[5] (4649:4649:4649) (4799:4799:4799))
        (PORT d[6] (3191:3191:3191) (3366:3366:3366))
        (PORT d[7] (6868:6868:6868) (6899:6899:6899))
        (PORT d[8] (6895:6895:6895) (7013:7013:7013))
        (PORT d[9] (4183:4183:4183) (4328:4328:4328))
        (PORT d[10] (5830:5830:5830) (5986:5986:5986))
        (PORT d[11] (7723:7723:7723) (7793:7793:7793))
        (PORT d[12] (6315:6315:6315) (6420:6420:6420))
        (PORT clk (2508:2508:2508) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (PORT d[0] (2989:2989:2989) (2881:2881:2881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5180:5180:5180) (5249:5249:5249))
        (PORT d[1] (4883:4883:4883) (5139:5139:5139))
        (PORT d[2] (4749:4749:4749) (5044:5044:5044))
        (PORT d[3] (5801:5801:5801) (5868:5868:5868))
        (PORT d[4] (4201:4201:4201) (4460:4460:4460))
        (PORT d[5] (4776:4776:4776) (4953:4953:4953))
        (PORT d[6] (4677:4677:4677) (4908:4908:4908))
        (PORT d[7] (7003:7003:7003) (7082:7082:7082))
        (PORT d[8] (6126:6126:6126) (6405:6405:6405))
        (PORT d[9] (5911:5911:5911) (6124:6124:6124))
        (PORT d[10] (4527:4527:4527) (4752:4752:4752))
        (PORT d[11] (3852:3852:3852) (3898:3898:3898))
        (PORT d[12] (5856:5856:5856) (5916:5916:5916))
        (PORT clk (2533:2533:2533) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2563:2563:2563))
        (PORT d[0] (2858:2858:2858) (2966:2966:2966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2178:2178:2178) (2266:2266:2266))
        (PORT datac (1765:1765:1765) (1678:1678:1678))
        (PORT datad (2116:2116:2116) (2148:2148:2148))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1900:1900:1900) (1949:1949:1949))
        (PORT datac (1796:1796:1796) (1851:1851:1851))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7237:7237:7237) (7490:7490:7490))
        (PORT d[1] (3312:3312:3312) (3407:3407:3407))
        (PORT d[2] (4935:4935:4935) (4803:4803:4803))
        (PORT d[3] (7630:7630:7630) (7826:7826:7826))
        (PORT d[4] (3024:3024:3024) (3162:3162:3162))
        (PORT d[5] (5041:5041:5041) (5074:5074:5074))
        (PORT d[6] (5137:5137:5137) (5094:5094:5094))
        (PORT d[7] (6369:6369:6369) (6491:6491:6491))
        (PORT d[8] (6052:6052:6052) (6329:6329:6329))
        (PORT d[9] (7315:7315:7315) (7729:7729:7729))
        (PORT d[10] (4490:4490:4490) (4739:4739:4739))
        (PORT d[11] (8675:8675:8675) (8971:8971:8971))
        (PORT d[12] (5491:5491:5491) (5544:5544:5544))
        (PORT clk (2501:2501:2501) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2532:2532:2532))
        (PORT d[0] (4876:4876:4876) (4973:4973:4973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (444:444:444))
        (PORT datab (2385:2385:2385) (2561:2561:2561))
        (PORT datac (1346:1346:1346) (1296:1296:1296))
        (PORT datad (2965:2965:2965) (3033:3033:3033))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (288:288:288))
        (PORT datab (945:945:945) (895:895:895))
        (PORT datac (1793:1793:1793) (1847:1847:1847))
        (PORT datad (210:210:210) (238:238:238))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1843:1843:1843) (1891:1891:1891))
        (PORT datab (1902:1902:1902) (1952:1952:1952))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1871:1871:1871) (1956:1956:1956))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1310:1310:1310) (1291:1291:1291))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8190:8190:8190) (8396:8396:8396))
        (PORT d[1] (3272:3272:3272) (3370:3370:3370))
        (PORT d[2] (3428:3428:3428) (3556:3556:3556))
        (PORT d[3] (7924:7924:7924) (8056:8056:8056))
        (PORT d[4] (4472:4472:4472) (4645:4645:4645))
        (PORT d[5] (4931:4931:4931) (5010:5010:5010))
        (PORT d[6] (7970:7970:7970) (7730:7730:7730))
        (PORT d[7] (5801:5801:5801) (5786:5786:5786))
        (PORT d[8] (7042:7042:7042) (7291:7291:7291))
        (PORT d[9] (5766:5766:5766) (6031:6031:6031))
        (PORT d[10] (4167:4167:4167) (4333:4333:4333))
        (PORT d[11] (8161:8161:8161) (8304:8304:8304))
        (PORT d[12] (6207:6207:6207) (6140:6140:6140))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT d[0] (3140:3140:3140) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7610:7610:7610) (7860:7860:7860))
        (PORT d[1] (2958:2958:2958) (3052:3052:3052))
        (PORT d[2] (2753:2753:2753) (2897:2897:2897))
        (PORT d[3] (7942:7942:7942) (8145:8145:8145))
        (PORT d[4] (2658:2658:2658) (2804:2804:2804))
        (PORT d[5] (3843:3843:3843) (3933:3933:3933))
        (PORT d[6] (5506:5506:5506) (5298:5298:5298))
        (PORT d[7] (5412:5412:5412) (5392:5392:5392))
        (PORT d[8] (6070:6070:6070) (6346:6346:6346))
        (PORT d[9] (7230:7230:7230) (7549:7549:7549))
        (PORT d[10] (5325:5325:5325) (5485:5485:5485))
        (PORT d[11] (8318:8318:8318) (8586:8586:8586))
        (PORT d[12] (4918:4918:4918) (4834:4834:4834))
        (PORT clk (2515:2515:2515) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2539:2539:2539))
        (PORT d[0] (3882:3882:3882) (3818:3818:3818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3404:3404:3404) (3613:3613:3613))
        (PORT datab (3134:3134:3134) (3086:3086:3086))
        (PORT datac (2444:2444:2444) (2626:2626:2626))
        (PORT datad (3886:3886:3886) (3820:3820:3820))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8501:8501:8501) (8809:8809:8809))
        (PORT d[1] (2584:2584:2584) (2621:2621:2621))
        (PORT d[2] (2743:2743:2743) (2738:2738:2738))
        (PORT d[3] (7743:7743:7743) (8002:8002:8002))
        (PORT d[4] (2753:2753:2753) (2923:2923:2923))
        (PORT d[5] (4230:4230:4230) (4180:4180:4180))
        (PORT d[6] (4726:4726:4726) (4970:4970:4970))
        (PORT d[7] (6328:6328:6328) (6414:6414:6414))
        (PORT d[8] (7410:7410:7410) (7705:7705:7705))
        (PORT d[9] (2418:2418:2418) (2472:2472:2472))
        (PORT d[10] (4570:4570:4570) (4797:4797:4797))
        (PORT d[11] (7415:7415:7415) (7679:7679:7679))
        (PORT d[12] (6963:6963:6963) (7039:7039:7039))
        (PORT clk (2492:2492:2492) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (PORT d[0] (3592:3592:3592) (3486:3486:3486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7765:7765:7765) (8079:8079:8079))
        (PORT d[1] (3332:3332:3332) (3356:3356:3356))
        (PORT d[2] (3123:3123:3123) (3134:3134:3134))
        (PORT d[3] (8150:8150:8150) (8414:8414:8414))
        (PORT d[4] (3164:3164:3164) (3374:3374:3374))
        (PORT d[5] (4567:4567:4567) (4551:4551:4551))
        (PORT d[6] (4337:4337:4337) (4579:4579:4579))
        (PORT d[7] (6268:6268:6268) (6344:6344:6344))
        (PORT d[8] (6700:6700:6700) (7006:7006:7006))
        (PORT d[9] (3070:3070:3070) (3118:3118:3118))
        (PORT d[10] (4255:4255:4255) (4488:4488:4488))
        (PORT d[11] (7436:7436:7436) (7701:7701:7701))
        (PORT d[12] (6622:6622:6622) (6704:6704:6704))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2535:2535:2535))
        (PORT d[0] (3818:3818:3818) (3717:3717:3717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2280:2280:2280) (2236:2236:2236))
        (PORT datab (918:918:918) (1009:1009:1009))
        (PORT datac (2560:2560:2560) (2501:2501:2501))
        (PORT datad (2663:2663:2663) (2835:2835:2835))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4567:4567:4567) (4619:4619:4619))
        (PORT d[1] (3875:3875:3875) (4087:4087:4087))
        (PORT d[2] (6031:6031:6031) (6164:6164:6164))
        (PORT d[3] (6463:6463:6463) (6522:6522:6522))
        (PORT d[4] (3318:3318:3318) (3568:3568:3568))
        (PORT d[5] (5459:5459:5459) (5642:5642:5642))
        (PORT d[6] (3866:3866:3866) (4077:4077:4077))
        (PORT d[7] (6195:6195:6195) (6232:6232:6232))
        (PORT d[8] (6184:6184:6184) (6305:6305:6305))
        (PORT d[9] (3715:3715:3715) (3820:3820:3820))
        (PORT d[10] (5089:5089:5089) (5242:5242:5242))
        (PORT d[11] (7050:7050:7050) (7124:7124:7124))
        (PORT d[12] (5872:5872:5872) (5959:5959:5959))
        (PORT clk (2482:2482:2482) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2509:2509:2509))
        (PORT d[0] (3084:3084:3084) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5445:5445:5445) (5573:5573:5573))
        (PORT d[1] (5702:5702:5702) (5944:5944:5944))
        (PORT d[2] (4817:4817:4817) (4865:4865:4865))
        (PORT d[3] (7374:7374:7374) (7394:7394:7394))
        (PORT d[4] (2753:2753:2753) (2903:2903:2903))
        (PORT d[5] (6174:6174:6174) (6389:6389:6389))
        (PORT d[6] (5050:5050:5050) (5273:5273:5273))
        (PORT d[7] (7698:7698:7698) (7775:7775:7775))
        (PORT d[8] (7243:7243:7243) (7367:7367:7367))
        (PORT d[9] (5255:5255:5255) (5394:5394:5394))
        (PORT d[10] (5479:5479:5479) (5625:5625:5625))
        (PORT d[11] (6741:6741:6741) (6798:6798:6798))
        (PORT d[12] (7404:7404:7404) (7529:7529:7529))
        (PORT clk (2553:2553:2553) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (PORT d[0] (2985:2985:2985) (3038:3038:3038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2430:2430:2430) (2589:2589:2589))
        (PORT datab (3225:3225:3225) (3206:3206:3206))
        (PORT datac (1833:1833:1833) (1880:1880:1880))
        (PORT datad (1394:1394:1394) (1430:1430:1430))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9232:9232:9232) (9545:9545:9545))
        (PORT d[1] (4818:4818:4818) (4975:4975:4975))
        (PORT d[2] (2207:2207:2207) (2172:2172:2172))
        (PORT d[3] (3014:3014:3014) (2981:2981:2981))
        (PORT d[4] (3352:3352:3352) (3466:3466:3466))
        (PORT d[5] (6197:6197:6197) (6237:6237:6237))
        (PORT d[6] (5827:5827:5827) (6059:6059:6059))
        (PORT d[7] (2774:2774:2774) (2748:2748:2748))
        (PORT d[8] (5558:5558:5558) (5714:5714:5714))
        (PORT d[9] (5012:5012:5012) (5058:5058:5058))
        (PORT d[10] (1981:1981:1981) (2071:2071:2071))
        (PORT d[11] (2377:2377:2377) (2338:2338:2338))
        (PORT d[12] (2081:2081:2081) (2074:2074:2074))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (PORT d[0] (2439:2439:2439) (2330:2330:2330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6471:6471:6471) (6620:6620:6620))
        (PORT d[1] (3281:3281:3281) (3362:3362:3362))
        (PORT d[2] (4491:4491:4491) (4657:4657:4657))
        (PORT d[3] (6873:6873:6873) (6963:6963:6963))
        (PORT d[4] (2695:2695:2695) (2824:2824:2824))
        (PORT d[5] (4597:4597:4597) (4694:4694:4694))
        (PORT d[6] (3594:3594:3594) (3506:3506:3506))
        (PORT d[7] (3859:3859:3859) (3780:3780:3780))
        (PORT d[8] (6039:6039:6039) (6239:6239:6239))
        (PORT d[9] (6493:6493:6493) (6761:6761:6761))
        (PORT d[10] (2679:2679:2679) (2789:2789:2789))
        (PORT d[11] (6856:6856:6856) (6989:6989:6989))
        (PORT d[12] (7311:7311:7311) (7325:7325:7325))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (PORT d[0] (2699:2699:2699) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2494:2494:2494) (2672:2672:2672))
        (PORT datab (2025:2025:2025) (1983:1983:1983))
        (PORT datac (1996:1996:1996) (2001:2001:2001))
        (PORT datad (3372:3372:3372) (3566:3566:3566))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (838:838:838))
        (PORT datac (707:707:707) (699:699:699))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (837:837:837))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2198:2198:2198) (2135:2135:2135))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7753:7753:7753) (8018:8018:8018))
        (PORT d[1] (3673:3673:3673) (3678:3678:3678))
        (PORT d[2] (6068:6068:6068) (6212:6212:6212))
        (PORT d[3] (8668:8668:8668) (8867:8867:8867))
        (PORT d[4] (4254:4254:4254) (4505:4505:4505))
        (PORT d[5] (4167:4167:4167) (4137:4137:4137))
        (PORT d[6] (4057:4057:4057) (4269:4269:4269))
        (PORT d[7] (6722:6722:6722) (6735:6735:6735))
        (PORT d[8] (6994:6994:6994) (7246:7246:7246))
        (PORT d[9] (5068:5068:5068) (5301:5301:5301))
        (PORT d[10] (4451:4451:4451) (4627:4627:4627))
        (PORT d[11] (7048:7048:7048) (7277:7277:7277))
        (PORT d[12] (7049:7049:7049) (7150:7150:7150))
        (PORT clk (2476:2476:2476) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2501:2501:2501))
        (PORT d[0] (3163:3163:3163) (3100:3100:3100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7378:7378:7378) (7641:7641:7641))
        (PORT d[1] (4038:4038:4038) (4041:4041:4041))
        (PORT d[2] (5778:5778:5778) (5927:5927:5927))
        (PORT d[3] (8304:8304:8304) (8504:8504:8504))
        (PORT d[4] (3897:3897:3897) (4129:4129:4129))
        (PORT d[5] (4041:4041:4041) (4004:4004:4004))
        (PORT d[6] (3677:3677:3677) (3892:3892:3892))
        (PORT d[7] (6422:6422:6422) (6441:6441:6441))
        (PORT d[8] (6644:6644:6644) (6901:6901:6901))
        (PORT d[9] (5041:5041:5041) (5268:5268:5268))
        (PORT d[10] (4068:4068:4068) (4247:4247:4247))
        (PORT d[11] (6954:6954:6954) (7163:7163:7163))
        (PORT d[12] (6687:6687:6687) (6791:6791:6791))
        (PORT clk (2483:2483:2483) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (PORT d[0] (2970:2970:2970) (3118:3118:3118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3158:3158:3158) (3053:3053:3053))
        (PORT datab (925:925:925) (1017:1017:1017))
        (PORT datac (2876:2876:2876) (2798:2798:2798))
        (PORT datad (2666:2666:2666) (2839:2839:2839))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6859:6859:6859) (7029:7029:7029))
        (PORT d[1] (2954:2954:2954) (3040:3040:3040))
        (PORT d[2] (1983:1983:1983) (2063:2063:2063))
        (PORT d[3] (7197:7197:7197) (7325:7325:7325))
        (PORT d[4] (3042:3042:3042) (3154:3154:3154))
        (PORT d[5] (3097:3097:3097) (3121:3121:3121))
        (PORT d[6] (2911:2911:2911) (2822:2822:2822))
        (PORT d[7] (2823:2823:2823) (2741:2741:2741))
        (PORT d[8] (6743:6743:6743) (6944:6944:6944))
        (PORT d[9] (4867:4867:4867) (4975:4975:4975))
        (PORT d[10] (3388:3388:3388) (3491:3491:3491))
        (PORT d[11] (7958:7958:7958) (8084:8084:8084))
        (PORT d[12] (2791:2791:2791) (2706:2706:2706))
        (PORT clk (2540:2540:2540) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2561:2561:2561))
        (PORT d[0] (4141:4141:4141) (4030:4030:4030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7437:7437:7437) (7753:7753:7753))
        (PORT d[1] (3292:3292:3292) (3317:3317:3317))
        (PORT d[2] (3423:3423:3423) (3427:3427:3427))
        (PORT d[3] (7797:7797:7797) (8058:8058:8058))
        (PORT d[4] (3133:3133:3133) (3341:3341:3341))
        (PORT d[5] (4513:4513:4513) (4491:4491:4491))
        (PORT d[6] (4292:4292:4292) (4529:4529:4529))
        (PORT d[7] (6228:6228:6228) (6301:6301:6301))
        (PORT d[8] (6405:6405:6405) (6720:6720:6720))
        (PORT d[9] (3117:3117:3117) (3166:3166:3166))
        (PORT d[10] (4177:4177:4177) (4411:4411:4411))
        (PORT d[11] (7426:7426:7426) (7689:7689:7689))
        (PORT d[12] (6239:6239:6239) (6325:6325:6325))
        (PORT clk (2517:2517:2517) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2546:2546:2546))
        (PORT d[0] (3628:3628:3628) (3533:3533:3533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2522:2522:2522) (2452:2452:2452))
        (PORT datac (2078:2078:2078) (2085:2085:2085))
        (PORT datad (890:890:890) (972:972:972))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6754:6754:6754) (6894:6894:6894))
        (PORT d[1] (2571:2571:2571) (2653:2653:2653))
        (PORT d[2] (4530:4530:4530) (4696:4696:4696))
        (PORT d[3] (6571:6571:6571) (6706:6706:6706))
        (PORT d[4] (3079:3079:3079) (3204:3204:3204))
        (PORT d[5] (3100:3100:3100) (3118:3118:3118))
        (PORT d[6] (3585:3585:3585) (3497:3497:3497))
        (PORT d[7] (3514:3514:3514) (3441:3441:3441))
        (PORT d[8] (6435:6435:6435) (6632:6632:6632))
        (PORT d[9] (6562:6562:6562) (6837:6837:6837))
        (PORT d[10] (2668:2668:2668) (2778:2778:2778))
        (PORT d[11] (7236:7236:7236) (7369:7369:7369))
        (PORT d[12] (7620:7620:7620) (7625:7625:7625))
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (PORT d[0] (3471:3471:3471) (3314:3314:3314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6808:6808:6808) (7002:7002:7002))
        (PORT d[1] (3271:3271:3271) (3328:3328:3328))
        (PORT d[2] (4122:4122:4122) (4288:4288:4288))
        (PORT d[3] (6800:6800:6800) (6887:6887:6887))
        (PORT d[4] (3405:3405:3405) (3564:3564:3564))
        (PORT d[5] (4942:4942:4942) (5074:5074:5074))
        (PORT d[6] (6126:6126:6126) (6410:6410:6410))
        (PORT d[7] (7844:7844:7844) (7962:7962:7962))
        (PORT d[8] (5711:5711:5711) (5914:5914:5914))
        (PORT d[9] (5865:5865:5865) (6147:6147:6147))
        (PORT d[10] (1996:1996:1996) (2117:2117:2117))
        (PORT d[11] (6474:6474:6474) (6610:6610:6610))
        (PORT d[12] (6944:6944:6944) (6961:6961:6961))
        (PORT clk (2511:2511:2511) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (PORT d[0] (3956:3956:3956) (3997:3997:3997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8495:8495:8495) (8793:8793:8793))
        (PORT d[1] (4483:4483:4483) (4644:4644:4644))
        (PORT d[2] (5505:5505:5505) (5421:5421:5421))
        (PORT d[3] (7316:7316:7316) (7529:7529:7529))
        (PORT d[4] (2657:2657:2657) (2779:2779:2779))
        (PORT d[5] (5822:5822:5822) (5859:5859:5859))
        (PORT d[6] (5499:5499:5499) (5737:5737:5737))
        (PORT d[7] (6722:6722:6722) (6805:6805:6805))
        (PORT d[8] (7863:7863:7863) (8167:8167:8167))
        (PORT d[9] (4361:4361:4361) (4436:4436:4436))
        (PORT d[10] (4453:4453:4453) (4669:4669:4669))
        (PORT d[11] (8223:8223:8223) (8483:8483:8483))
        (PORT d[12] (6659:6659:6659) (6761:6761:6761))
        (PORT clk (2515:2515:2515) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2539:2539:2539))
        (PORT d[0] (2077:2077:2077) (1971:1971:1971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7320:7320:7320) (7544:7544:7544))
        (PORT d[1] (2936:2936:2936) (3016:3016:3016))
        (PORT d[2] (6305:6305:6305) (6152:6152:6152))
        (PORT d[3] (7291:7291:7291) (7458:7458:7458))
        (PORT d[4] (5036:5036:5036) (5157:5157:5157))
        (PORT d[5] (6463:6463:6463) (6490:6490:6490))
        (PORT d[6] (3694:3694:3694) (3608:3608:3608))
        (PORT d[7] (3823:3823:3823) (3729:3729:3729))
        (PORT d[8] (7116:7116:7116) (7390:7390:7390))
        (PORT d[9] (4188:4188:4188) (4304:4304:4304))
        (PORT d[10] (4457:4457:4457) (4678:4678:4678))
        (PORT d[11] (10137:10137:10137) (10432:10432:10432))
        (PORT d[12] (6621:6621:6621) (6672:6672:6672))
        (PORT clk (2526:2526:2526) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2550:2550:2550))
        (PORT d[0] (2197:2197:2197) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3404:3404:3404) (3613:3613:3613))
        (PORT datab (2342:2342:2342) (2303:2303:2303))
        (PORT datac (2446:2446:2446) (2629:2629:2629))
        (PORT datad (2608:2608:2608) (2621:2621:2621))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2497:2497:2497) (2675:2675:2675))
        (PORT datab (1959:1959:1959) (1905:1905:1905))
        (PORT datac (1978:1978:1978) (2007:2007:2007))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1846:1846:1846) (1909:1909:1909))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2586:2586:2586) (2706:2706:2706))
        (PORT datad (736:736:736) (784:784:784))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2578:2578:2578) (2574:2574:2574))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2584:2584:2584) (2704:2704:2704))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (1020:1020:1020) (1045:1045:1045))
        (PORT datac (1632:1632:1632) (1579:1579:1579))
        (PORT datad (1252:1252:1252) (1233:1233:1233))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (370:370:370))
        (PORT datab (696:696:696) (693:693:693))
        (PORT datac (1282:1282:1282) (1260:1260:1260))
        (PORT datad (267:267:267) (306:306:306))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|qout\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2595:2595:2595) (2615:2615:2615))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1300:1300:1300))
        (PORT d[1] (1247:1247:1247) (1295:1295:1295))
        (PORT d[2] (2089:2089:2089) (2109:2109:2109))
        (PORT d[3] (1247:1247:1247) (1303:1303:1303))
        (PORT d[4] (3875:3875:3875) (4042:4042:4042))
        (PORT d[5] (4701:4701:4701) (4660:4660:4660))
        (PORT d[6] (1855:1855:1855) (1888:1888:1888))
        (PORT d[7] (908:908:908) (959:959:959))
        (PORT d[8] (913:913:913) (974:974:974))
        (PORT d[9] (1317:1317:1317) (1377:1377:1377))
        (PORT d[10] (4008:4008:4008) (4135:4135:4135))
        (PORT d[11] (1208:1208:1208) (1255:1255:1255))
        (PORT d[12] (6346:6346:6346) (6423:6423:6423))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT d[0] (4383:4383:4383) (4297:4297:4297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8141:8141:8141) (8396:8396:8396))
        (PORT d[1] (4019:4019:4019) (4028:4028:4028))
        (PORT d[2] (6445:6445:6445) (6591:6591:6591))
        (PORT d[3] (7697:7697:7697) (7890:7890:7890))
        (PORT d[4] (4630:4630:4630) (4876:4876:4876))
        (PORT d[5] (4562:4562:4562) (4530:4530:4530))
        (PORT d[6] (2425:2425:2425) (2520:2520:2520))
        (PORT d[7] (7114:7114:7114) (7132:7132:7132))
        (PORT d[8] (5961:5961:5961) (6203:6203:6203))
        (PORT d[9] (5025:5025:5025) (5251:5251:5251))
        (PORT d[10] (4831:4831:4831) (5009:5009:5009))
        (PORT d[11] (7684:7684:7684) (7901:7901:7901))
        (PORT d[12] (7373:7373:7373) (7472:7472:7472))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT d[0] (4020:4020:4020) (3903:3903:3903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6546:6546:6546) (6733:6733:6733))
        (PORT d[1] (4794:4794:4794) (4849:4849:4849))
        (PORT d[2] (4888:4888:4888) (4986:4986:4986))
        (PORT d[3] (7694:7694:7694) (7862:7862:7862))
        (PORT d[4] (2676:2676:2676) (2812:2812:2812))
        (PORT d[5] (5635:5635:5635) (5538:5538:5538))
        (PORT d[6] (3152:3152:3152) (3282:3282:3282))
        (PORT d[7] (6587:6587:6587) (6661:6661:6661))
        (PORT d[8] (6165:6165:6165) (6456:6456:6456))
        (PORT d[9] (6033:6033:6033) (6266:6266:6266))
        (PORT d[10] (5144:5144:5144) (5350:5350:5350))
        (PORT d[11] (7452:7452:7452) (7610:7610:7610))
        (PORT d[12] (6072:6072:6072) (6196:6196:6196))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT d[0] (2590:2590:2590) (2700:2700:2700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8454:8454:8454) (8760:8760:8760))
        (PORT d[1] (2546:2546:2546) (2572:2572:2572))
        (PORT d[2] (2449:2449:2449) (2449:2449:2449))
        (PORT d[3] (2364:2364:2364) (2425:2425:2425))
        (PORT d[4] (2808:2808:2808) (2977:2977:2977))
        (PORT d[5] (3350:3350:3350) (3331:3331:3331))
        (PORT d[6] (4695:4695:4695) (4936:4936:4936))
        (PORT d[7] (6355:6355:6355) (6443:6443:6443))
        (PORT d[8] (1893:1893:1893) (1939:1939:1939))
        (PORT d[9] (2417:2417:2417) (2471:2471:2471))
        (PORT d[10] (4869:4869:4869) (5089:5089:5089))
        (PORT d[11] (7768:7768:7768) (8026:8026:8026))
        (PORT d[12] (5554:5554:5554) (5631:5631:5631))
        (PORT clk (2471:2471:2471) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2499:2499:2499))
        (PORT d[0] (3043:3043:3043) (2931:2931:2931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3187:3187:3187) (3420:3420:3420))
        (PORT datab (2835:2835:2835) (2807:2807:2807))
        (PORT datac (1981:1981:1981) (2034:2034:2034))
        (PORT datad (2165:2165:2165) (2225:2225:2225))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1218:1218:1218))
        (PORT datab (2672:2672:2672) (2704:2704:2704))
        (PORT datac (3147:3147:3147) (3368:3368:3368))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7262:7262:7262) (7512:7512:7512))
        (PORT d[1] (2934:2934:2934) (3028:3028:3028))
        (PORT d[2] (2736:2736:2736) (2878:2878:2878))
        (PORT d[3] (7628:7628:7628) (7818:7818:7818))
        (PORT d[4] (2690:2690:2690) (2838:2838:2838))
        (PORT d[5] (3883:3883:3883) (3976:3976:3976))
        (PORT d[6] (5139:5139:5139) (4938:4938:4938))
        (PORT d[7] (5049:5049:5049) (5034:5034:5034))
        (PORT d[8] (6097:6097:6097) (6374:6374:6374))
        (PORT d[9] (6858:6858:6858) (7183:7183:7183))
        (PORT d[10] (4965:4965:4965) (5132:5132:5132))
        (PORT d[11] (7987:7987:7987) (8261:8261:8261))
        (PORT d[12] (4574:4574:4574) (4493:4493:4493))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT d[0] (4367:4367:4367) (4398:4398:4398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6999:6999:6999) (7262:7262:7262))
        (PORT d[1] (2948:2948:2948) (3060:3060:3060))
        (PORT d[2] (4379:4379:4379) (4277:4277:4277))
        (PORT d[3] (7393:7393:7393) (7600:7600:7600))
        (PORT d[4] (2666:2666:2666) (2815:2815:2815))
        (PORT d[5] (4689:4689:4689) (4733:4733:4733))
        (PORT d[6] (5117:5117:5117) (5073:5073:5073))
        (PORT d[7] (6370:6370:6370) (6491:6491:6491))
        (PORT d[8] (6371:6371:6371) (6636:6636:6636))
        (PORT d[9] (7218:7218:7218) (7606:7606:7606))
        (PORT d[10] (4532:4532:4532) (4783:4783:4783))
        (PORT d[11] (8316:8316:8316) (8625:8625:8625))
        (PORT d[12] (5497:5497:5497) (5550:5550:5550))
        (PORT clk (2506:2506:2506) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2536:2536:2536))
        (PORT d[0] (3816:3816:3816) (3624:3624:3624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8854:8854:8854) (9165:9165:9165))
        (PORT d[1] (4517:4517:4517) (4681:4681:4681))
        (PORT d[2] (2298:2298:2298) (2398:2398:2398))
        (PORT d[3] (3037:3037:3037) (3011:3011:3011))
        (PORT d[4] (2631:2631:2631) (2751:2751:2751))
        (PORT d[5] (5861:5861:5861) (5901:5901:5901))
        (PORT d[6] (5509:5509:5509) (5745:5745:5745))
        (PORT d[7] (6698:6698:6698) (6777:6777:6777))
        (PORT d[8] (7860:7860:7860) (8166:8166:8166))
        (PORT d[9] (4704:4704:4704) (4755:4755:4755))
        (PORT d[10] (1916:1916:1916) (2035:2035:2035))
        (PORT d[11] (8551:8551:8551) (8803:8803:8803))
        (PORT d[12] (6670:6670:6670) (6769:6769:6769))
        (PORT clk (2504:2504:2504) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2534:2534:2534))
        (PORT d[0] (1707:1707:1707) (1606:1606:1606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3186:3186:3186) (3418:3418:3418))
        (PORT datab (2020:2020:2020) (2074:2074:2074))
        (PORT datac (2326:2326:2326) (2365:2365:2365))
        (PORT datad (1306:1306:1306) (1271:1271:1271))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7924:7924:7924) (8169:8169:8169))
        (PORT d[1] (3623:3623:3623) (3712:3712:3712))
        (PORT d[2] (2784:2784:2784) (2918:2918:2918))
        (PORT d[3] (8293:8293:8293) (8490:8490:8490))
        (PORT d[4] (3012:3012:3012) (3147:3147:3147))
        (PORT d[5] (3833:3833:3833) (3922:3922:3922))
        (PORT d[6] (5480:5480:5480) (5273:5273:5273))
        (PORT d[7] (5711:5711:5711) (5686:5686:5686))
        (PORT d[8] (6458:6458:6458) (6733:6733:6733))
        (PORT d[9] (7566:7566:7566) (7883:7883:7883))
        (PORT d[10] (5661:5661:5661) (5817:5817:5817))
        (PORT d[11] (7698:7698:7698) (7942:7942:7942))
        (PORT d[12] (5285:5285:5285) (5199:5199:5199))
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (PORT d[0] (4234:4234:4234) (4097:4097:4097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3187:3187:3187) (3420:3420:3420))
        (PORT datab (3285:3285:3285) (3348:3348:3348))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (3084:3084:3084) (3022:3022:3022))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (426:426:426))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2329:2329:2329) (2328:2328:2328))
        (PORT datad (3065:3065:3065) (3235:3235:3235))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7183:7183:7183) (7399:7399:7399))
        (PORT d[1] (3694:3694:3694) (3817:3817:3817))
        (PORT d[2] (3114:3114:3114) (3236:3236:3236))
        (PORT d[3] (7218:7218:7218) (7351:7351:7351))
        (PORT d[4] (3763:3763:3763) (3940:3940:3940))
        (PORT d[5] (3880:3880:3880) (3973:3973:3973))
        (PORT d[6] (7260:7260:7260) (7026:7026:7026))
        (PORT d[7] (5106:5106:5106) (5099:5099:5099))
        (PORT d[8] (6308:6308:6308) (6555:6555:6555))
        (PORT d[9] (5406:5406:5406) (5672:5672:5672))
        (PORT d[10] (3413:3413:3413) (3581:3581:3581))
        (PORT d[11] (7419:7419:7419) (7558:7558:7558))
        (PORT d[12] (5834:5834:5834) (5742:5742:5742))
        (PORT clk (2513:2513:2513) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2538:2538:2538))
        (PORT d[0] (2406:2406:2406) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7583:7583:7583) (7832:7832:7832))
        (PORT d[1] (3269:3269:3269) (3360:3360:3360))
        (PORT d[2] (2765:2765:2765) (2911:2911:2911))
        (PORT d[3] (7943:7943:7943) (8146:8146:8146))
        (PORT d[4] (2678:2678:2678) (2824:2824:2824))
        (PORT d[5] (3855:3855:3855) (3948:3948:3948))
        (PORT d[6] (5474:5474:5474) (5266:5266:5266))
        (PORT d[7] (5445:5445:5445) (5428:5428:5428))
        (PORT d[8] (6115:6115:6115) (6398:6398:6398))
        (PORT d[9] (7237:7237:7237) (7557:7557:7557))
        (PORT d[10] (5326:5326:5326) (5486:5486:5486))
        (PORT d[11] (8358:8358:8358) (8627:8627:8627))
        (PORT d[12] (4932:4932:4932) (4851:4851:4851))
        (PORT clk (2522:2522:2522) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (PORT d[0] (4158:4158:4158) (4087:4087:4087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3306:3306:3306) (3579:3579:3579))
        (PORT datab (2173:2173:2173) (2270:2270:2270))
        (PORT datac (2353:2353:2353) (2524:2524:2524))
        (PORT datad (3571:3571:3571) (3666:3666:3666))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4797:4797:4797) (4738:4738:4738))
        (PORT d[1] (3038:3038:3038) (3166:3166:3166))
        (PORT d[2] (3848:3848:3848) (4064:4064:4064))
        (PORT d[3] (4591:4591:4591) (4540:4540:4540))
        (PORT d[4] (5215:5215:5215) (5413:5413:5413))
        (PORT d[5] (5740:5740:5740) (5871:5871:5871))
        (PORT d[6] (5361:5361:5361) (5603:5603:5603))
        (PORT d[7] (7099:7099:7099) (7186:7186:7186))
        (PORT d[8] (5677:5677:5677) (5910:5910:5910))
        (PORT d[9] (6549:6549:6549) (6834:6834:6834))
        (PORT d[10] (3901:3901:3901) (4106:4106:4106))
        (PORT d[11] (4918:4918:4918) (4896:4896:4896))
        (PORT d[12] (6414:6414:6414) (6426:6426:6426))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT d[0] (1452:1452:1452) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5117:5117:5117) (5073:5073:5073))
        (PORT d[1] (3345:3345:3345) (3457:3457:3457))
        (PORT d[2] (4539:4539:4539) (4745:4745:4745))
        (PORT d[3] (4936:4936:4936) (4880:4880:4880))
        (PORT d[4] (2631:2631:2631) (2747:2747:2747))
        (PORT d[5] (6126:6126:6126) (6256:6256:6256))
        (PORT d[6] (3514:3514:3514) (3469:3469:3469))
        (PORT d[7] (4704:4704:4704) (4662:4662:4662))
        (PORT d[8] (5966:5966:5966) (6196:6196:6196))
        (PORT d[9] (6893:6893:6893) (7170:7170:7170))
        (PORT d[10] (2845:2845:2845) (2912:2912:2912))
        (PORT d[11] (5292:5292:5292) (5272:5272:5272))
        (PORT d[12] (6617:6617:6617) (6666:6666:6666))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (1205:1205:1205) (1116:1116:1116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2390:2390:2390) (2569:2569:2569))
        (PORT datab (1601:1601:1601) (1576:1576:1576))
        (PORT datac (1284:1284:1284) (1253:1253:1253))
        (PORT datad (3274:3274:3274) (3529:3529:3529))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5963:5963:5963) (6032:6032:6032))
        (PORT d[1] (5968:5968:5968) (6212:6212:6212))
        (PORT d[2] (4702:4702:4702) (5001:5001:5001))
        (PORT d[3] (6802:6802:6802) (6859:6859:6859))
        (PORT d[4] (3626:3626:3626) (3877:3877:3877))
        (PORT d[5] (5793:5793:5793) (5965:5965:5965))
        (PORT d[6] (5405:5405:5405) (5639:5639:5639))
        (PORT d[7] (7665:7665:7665) (7740:7740:7740))
        (PORT d[8] (3087:3087:3087) (3148:3148:3148))
        (PORT d[9] (3178:3178:3178) (3259:3259:3259))
        (PORT d[10] (5227:5227:5227) (5441:5441:5441))
        (PORT d[11] (3651:3651:3651) (3672:3672:3672))
        (PORT d[12] (6169:6169:6169) (6225:6225:6225))
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (PORT d[0] (3784:3784:3784) (3863:3863:3863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5336:5336:5336) (5415:5415:5415))
        (PORT d[1] (4315:4315:4315) (4577:4577:4577))
        (PORT d[2] (4523:4523:4523) (4581:4581:4581))
        (PORT d[3] (6379:6379:6379) (6410:6410:6410))
        (PORT d[4] (3226:3226:3226) (3412:3412:3412))
        (PORT d[5] (4777:4777:4777) (4967:4967:4967))
        (PORT d[6] (3968:3968:3968) (4197:4197:4197))
        (PORT d[7] (6641:6641:6641) (6725:6725:6725))
        (PORT d[8] (6211:6211:6211) (6347:6347:6347))
        (PORT d[9] (4560:4560:4560) (4708:4708:4708))
        (PORT d[10] (4712:4712:4712) (4870:4870:4870))
        (PORT d[11] (5985:5985:5985) (6040:6040:6040))
        (PORT d[12] (6637:6637:6637) (6761:6761:6761))
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (PORT d[0] (2640:2640:2640) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2387:2387:2387) (2565:2565:2565))
        (PORT datab (2310:2310:2310) (2255:2255:2255))
        (PORT datac (3528:3528:3528) (3620:3620:3620))
        (PORT datad (3279:3279:3279) (3535:3535:3535))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5688:5688:5688) (5765:5765:5765))
        (PORT d[1] (5032:5032:5032) (5288:5288:5288))
        (PORT d[2] (4766:4766:4766) (4810:4810:4810))
        (PORT d[3] (7022:7022:7022) (7042:7042:7042))
        (PORT d[4] (2883:2883:2883) (3039:3039:3039))
        (PORT d[5] (5836:5836:5836) (6055:6055:6055))
        (PORT d[6] (4710:4710:4710) (4939:4939:4939))
        (PORT d[7] (7349:7349:7349) (7429:7429:7429))
        (PORT d[8] (6908:6908:6908) (7037:7037:7037))
        (PORT d[9] (4932:4932:4932) (5078:5078:5078))
        (PORT d[10] (5153:5153:5153) (5306:5306:5306))
        (PORT d[11] (6390:6390:6390) (6449:6449:6449))
        (PORT d[12] (7044:7044:7044) (7172:7172:7172))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT d[0] (2580:2580:2580) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3676:3676:3676))
        (PORT d[1] (6280:6280:6280) (6525:6525:6525))
        (PORT d[2] (5115:5115:5115) (5412:5412:5412))
        (PORT d[3] (5403:5403:5403) (5406:5406:5406))
        (PORT d[4] (5043:5043:5043) (5268:5268:5268))
        (PORT d[5] (6162:6162:6162) (6335:6335:6335))
        (PORT d[6] (6094:6094:6094) (6321:6321:6321))
        (PORT d[7] (8394:8394:8394) (8459:8459:8459))
        (PORT d[8] (2707:2707:2707) (2768:2768:2768))
        (PORT d[9] (2421:2421:2421) (2492:2492:2492))
        (PORT d[10] (5584:5584:5584) (5805:5805:5805))
        (PORT d[11] (2712:2712:2712) (2758:2758:2758))
        (PORT d[12] (6830:6830:6830) (6880:6880:6880))
        (PORT clk (2498:2498:2498) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (PORT d[0] (1770:1770:1770) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3310:3310:3310) (3585:3585:3585))
        (PORT datab (2670:2670:2670) (2578:2578:2578))
        (PORT datac (2350:2350:2350) (2520:2520:2520))
        (PORT datad (1564:1564:1564) (1520:1520:1520))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1070:1070:1070) (1160:1160:1160))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1069:1069:1069) (1160:1160:1160))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1604:1604:1604))
        (PORT datab (1794:1794:1794) (1717:1717:1717))
        (PORT datac (2579:2579:2579) (2729:2729:2729))
        (PORT datad (707:707:707) (709:709:709))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6009:6009:6009) (6115:6115:6115))
        (PORT d[1] (3915:3915:3915) (4131:4131:4131))
        (PORT d[2] (5306:5306:5306) (5443:5443:5443))
        (PORT d[3] (6079:6079:6079) (6136:6136:6136))
        (PORT d[4] (3313:3313:3313) (3559:3559:3559))
        (PORT d[5] (4744:4744:4744) (4932:4932:4932))
        (PORT d[6] (3622:3622:3622) (3842:3842:3842))
        (PORT d[7] (5842:5842:5842) (5882:5882:5882))
        (PORT d[8] (5849:5849:5849) (5973:5973:5973))
        (PORT d[9] (5436:5436:5436) (5708:5708:5708))
        (PORT d[10] (4721:4721:4721) (4868:4868:4868))
        (PORT d[11] (6706:6706:6706) (6780:6780:6780))
        (PORT d[12] (5919:5919:5919) (6012:6012:6012))
        (PORT clk (2496:2496:2496) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2528:2528:2528))
        (PORT d[0] (1978:1978:1978) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6166:6166:6166) (6365:6365:6365))
        (PORT d[1] (4171:4171:4171) (4264:4264:4264))
        (PORT d[2] (4116:4116:4116) (4348:4348:4348))
        (PORT d[3] (5727:5727:5727) (5786:5786:5786))
        (PORT d[4] (3076:3076:3076) (3222:3222:3222))
        (PORT d[5] (4263:4263:4263) (4410:4410:4410))
        (PORT d[6] (4463:4463:4463) (4766:4766:4766))
        (PORT d[7] (6442:6442:6442) (6571:6571:6571))
        (PORT d[8] (6108:6108:6108) (6338:6338:6338))
        (PORT d[9] (5450:5450:5450) (5725:5725:5725))
        (PORT d[10] (2958:2958:2958) (3101:3101:3101))
        (PORT d[11] (5758:5758:5758) (5864:5864:5864))
        (PORT d[12] (5071:5071:5071) (5075:5075:5075))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (PORT d[0] (2736:2736:2736) (2824:2824:2824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1920:1920:1920))
        (PORT datab (3094:3094:3094) (3298:3298:3298))
        (PORT datac (2175:2175:2175) (2309:2309:2309))
        (PORT datad (2676:2676:2676) (2628:2628:2628))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5777:5777:5777) (5928:5928:5928))
        (PORT d[1] (2985:2985:2985) (3071:3071:3071))
        (PORT d[2] (3793:3793:3793) (3961:3961:3961))
        (PORT d[3] (6139:6139:6139) (6238:6238:6238))
        (PORT d[4] (3445:3445:3445) (3600:3600:3600))
        (PORT d[5] (3945:3945:3945) (4054:4054:4054))
        (PORT d[6] (5816:5816:5816) (6107:6107:6107))
        (PORT d[7] (7511:7511:7511) (7636:7636:7636))
        (PORT d[8] (5631:5631:5631) (5825:5825:5825))
        (PORT d[9] (4997:4997:4997) (5226:5226:5226))
        (PORT d[10] (2307:2307:2307) (2427:2427:2427))
        (PORT d[11] (6154:6154:6154) (6296:6296:6296))
        (PORT d[12] (6542:6542:6542) (6548:6548:6548))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (PORT d[0] (4349:4349:4349) (4274:4274:4274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5448:5448:5448))
        (PORT d[1] (4683:4683:4683) (4940:4940:4940))
        (PORT d[2] (4891:4891:4891) (4939:4939:4939))
        (PORT d[3] (6710:6710:6710) (6736:6736:6736))
        (PORT d[4] (3586:3586:3586) (3766:3766:3766))
        (PORT d[5] (5499:5499:5499) (5721:5721:5721))
        (PORT d[6] (4363:4363:4363) (4589:4589:4589))
        (PORT d[7] (6994:6994:6994) (7075:7075:7075))
        (PORT d[8] (6508:6508:6508) (6637:6637:6637))
        (PORT d[9] (4600:4600:4600) (4750:4750:4750))
        (PORT d[10] (4817:4817:4817) (4975:4975:4975))
        (PORT d[11] (6039:6039:6039) (6100:6100:6100))
        (PORT d[12] (6686:6686:6686) (6815:6815:6815))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT d[0] (3432:3432:3432) (3507:3507:3507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6014:6014:6014) (6120:6120:6120))
        (PORT d[1] (3922:3922:3922) (4138:4138:4138))
        (PORT d[2] (5697:5697:5697) (5830:5830:5830))
        (PORT d[3] (6082:6082:6082) (6143:6143:6143))
        (PORT d[4] (3320:3320:3320) (3567:3567:3567))
        (PORT d[5] (5103:5103:5103) (5283:5283:5283))
        (PORT d[6] (3547:3547:3547) (3720:3720:3720))
        (PORT d[7] (5865:5865:5865) (5909:5909:5909))
        (PORT d[8] (5811:5811:5811) (5933:5933:5933))
        (PORT d[9] (3888:3888:3888) (4000:4000:4000))
        (PORT d[10] (4728:4728:4728) (4880:4880:4880))
        (PORT d[11] (7033:7033:7033) (7097:7097:7097))
        (PORT d[12] (5875:5875:5875) (5964:5964:5964))
        (PORT clk (2486:2486:2486) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (PORT d[0] (3514:3514:3514) (3447:3447:3447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6808:6808:6808) (6999:6999:6999))
        (PORT d[1] (2971:2971:2971) (3058:3058:3058))
        (PORT d[2] (3784:3784:3784) (3952:3952:3952))
        (PORT d[3] (6460:6460:6460) (6549:6549:6549))
        (PORT d[4] (3419:3419:3419) (3570:3570:3570))
        (PORT d[5] (4619:4619:4619) (4760:4760:4760))
        (PORT d[6] (5839:5839:5839) (6125:6125:6125))
        (PORT d[7] (7511:7511:7511) (7635:7635:7635))
        (PORT d[8] (5319:5319:5319) (5520:5520:5520))
        (PORT d[9] (5058:5058:5058) (5294:5294:5294))
        (PORT d[10] (2308:2308:2308) (2428:2428:2428))
        (PORT d[11] (6469:6469:6469) (6601:6601:6601))
        (PORT d[12] (6567:6567:6567) (6574:6574:6574))
        (PORT clk (2512:2512:2512) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2537:2537:2537))
        (PORT d[0] (3813:3813:3813) (3936:3936:3936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3097:3097:3097) (3080:3080:3080))
        (PORT datab (2735:2735:2735) (2641:2641:2641))
        (PORT datac (2381:2381:2381) (2546:2546:2546))
        (PORT datad (1396:1396:1396) (1432:1432:1432))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1890:1890:1890) (1934:1934:1934))
        (PORT datab (2317:2317:2317) (2401:2401:2401))
        (PORT datac (2381:2381:2381) (2547:2547:2547))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4971:4971:4971) (5048:5048:5048))
        (PORT d[1] (4317:4317:4317) (4571:4571:4571))
        (PORT d[2] (4821:4821:4821) (4907:4907:4907))
        (PORT d[3] (5929:5929:5929) (5941:5941:5941))
        (PORT d[4] (2855:2855:2855) (3049:3049:3049))
        (PORT d[5] (5118:5118:5118) (5337:5337:5337))
        (PORT d[6] (3657:3657:3657) (3879:3879:3879))
        (PORT d[7] (5909:5909:5909) (5995:5995:5995))
        (PORT d[8] (5552:5552:5552) (5699:5699:5699))
        (PORT d[9] (4215:4215:4215) (4355:4355:4355))
        (PORT d[10] (4091:4091:4091) (4258:4258:4258))
        (PORT d[11] (5555:5555:5555) (5605:5605:5605))
        (PORT d[12] (6242:6242:6242) (6365:6365:6365))
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (PORT d[0] (3649:3649:3649) (3557:3557:3557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5455:5455:5455) (5414:5414:5414))
        (PORT d[1] (4052:4052:4052) (4144:4144:4144))
        (PORT d[2] (4632:4632:4632) (4853:4853:4853))
        (PORT d[3] (3957:3957:3957) (3914:3914:3914))
        (PORT d[4] (2607:2607:2607) (2719:2719:2719))
        (PORT d[5] (2728:2728:2728) (2701:2701:2701))
        (PORT d[6] (2801:2801:2801) (2769:2769:2769))
        (PORT d[7] (5411:5411:5411) (5359:5359:5359))
        (PORT d[8] (4861:4861:4861) (5015:5015:5015))
        (PORT d[9] (7640:7640:7640) (7917:7917:7917))
        (PORT d[10] (2184:2184:2184) (2257:2257:2257))
        (PORT d[11] (3120:3120:3120) (3100:3100:3100))
        (PORT d[12] (6935:6935:6935) (6983:6983:6983))
        (PORT clk (2563:2563:2563) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2587:2587:2587))
        (PORT d[0] (1510:1510:1510) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2431:2431:2431) (2590:2590:2590))
        (PORT datab (4116:4116:4116) (4097:4097:4097))
        (PORT datac (942:942:942) (917:917:917))
        (PORT datad (1395:1395:1395) (1431:1431:1431))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1208:1208:1208))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (556:556:556) (636:636:636))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (2614:2614:2614) (2764:2764:2764))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (773:773:773) (830:830:830))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1942:1942:1942))
        (PORT d[1] (4157:4157:4157) (4316:4316:4316))
        (PORT d[2] (6246:6246:6246) (6537:6537:6537))
        (PORT d[3] (1902:1902:1902) (1953:1953:1953))
        (PORT d[4] (1639:1639:1639) (1693:1693:1693))
        (PORT d[5] (2261:2261:2261) (2296:2296:2296))
        (PORT d[6] (4598:4598:4598) (4837:4837:4837))
        (PORT d[7] (6291:6291:6291) (6282:6282:6282))
        (PORT d[8] (1631:1631:1631) (1694:1694:1694))
        (PORT d[9] (1307:1307:1307) (1373:1373:1373))
        (PORT d[10] (3361:3361:3361) (3466:3466:3466))
        (PORT d[11] (1320:1320:1320) (1382:1382:1382))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (PORT d[0] (1264:1264:1264) (1213:1213:1213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6926:6926:6926) (7147:7147:7147))
        (PORT d[1] (4378:4378:4378) (4483:4483:4483))
        (PORT d[2] (5925:5925:5925) (5783:5783:5783))
        (PORT d[3] (6940:6940:6940) (7118:7118:7118))
        (PORT d[4] (2272:2272:2272) (2389:2389:2389))
        (PORT d[5] (6111:6111:6111) (6145:6145:6145))
        (PORT d[6] (4403:4403:4403) (4318:4318:4318))
        (PORT d[7] (7140:7140:7140) (7267:7267:7267))
        (PORT d[8] (6427:6427:6427) (6704:6704:6704))
        (PORT d[9] (7264:7264:7264) (7640:7640:7640))
        (PORT d[10] (5287:5287:5287) (5545:5545:5545))
        (PORT d[11] (9757:9757:9757) (10049:10049:10049))
        (PORT d[12] (6239:6239:6239) (6293:6293:6293))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT d[0] (5594:5594:5594) (5711:5711:5711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (1012:1012:1012) (974:974:974))
        (PORT datac (2379:2379:2379) (2544:2544:2544))
        (PORT datad (3322:3322:3322) (3332:3332:3332))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4766:4766:4766) (4719:4719:4719))
        (PORT d[1] (3063:3063:3063) (3193:3193:3193))
        (PORT d[2] (5678:5678:5678) (5917:5917:5917))
        (PORT d[3] (3279:3279:3279) (3250:3250:3250))
        (PORT d[4] (5220:5220:5220) (5419:5419:5419))
        (PORT d[5] (5755:5755:5755) (5890:5890:5890))
        (PORT d[6] (5337:5337:5337) (5577:5577:5577))
        (PORT d[7] (5001:5001:5001) (4948:4948:4948))
        (PORT d[8] (5647:5647:5647) (5890:5890:5890))
        (PORT d[9] (6545:6545:6545) (6823:6823:6823))
        (PORT d[10] (3176:3176:3176) (3235:3235:3235))
        (PORT d[11] (4951:4951:4951) (4931:4931:4931))
        (PORT d[12] (6256:6256:6256) (6312:6312:6312))
        (PORT clk (2506:2506:2506) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2537:2537:2537))
        (PORT d[0] (2482:2482:2482) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5001:5001:5001) (5084:5084:5084))
        (PORT d[1] (4287:4287:4287) (4547:4547:4547))
        (PORT d[2] (4773:4773:4773) (4816:4816:4816))
        (PORT d[3] (6110:6110:6110) (6132:6132:6132))
        (PORT d[4] (3199:3199:3199) (3384:3384:3384))
        (PORT d[5] (5161:5161:5161) (5386:5386:5386))
        (PORT d[6] (4353:4353:4353) (4579:4579:4579))
        (PORT d[7] (6645:6645:6645) (6729:6729:6729))
        (PORT d[8] (5827:5827:5827) (5966:5966:5966))
        (PORT d[9] (4266:4266:4266) (4420:4420:4420))
        (PORT d[10] (4424:4424:4424) (4584:4584:4584))
        (PORT d[11] (5687:5687:5687) (5751:5751:5751))
        (PORT d[12] (6690:6690:6690) (6809:6809:6809))
        (PORT clk (2497:2497:2497) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (PORT d[0] (4747:4747:4747) (4732:4732:4732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2003:2003:2003))
        (PORT d[1] (2510:2510:2510) (2538:2538:2538))
        (PORT d[2] (2761:2761:2761) (2769:2769:2769))
        (PORT d[3] (1968:1968:1968) (2028:2028:2028))
        (PORT d[4] (3440:3440:3440) (3596:3596:3596))
        (PORT d[5] (4309:4309:4309) (4262:4262:4262))
        (PORT d[6] (2239:2239:2239) (2266:2266:2266))
        (PORT d[7] (7004:7004:7004) (7076:7076:7076))
        (PORT d[8] (5688:5688:5688) (5941:5941:5941))
        (PORT d[9] (1997:1997:1997) (2050:2050:2050))
        (PORT d[10] (3650:3650:3650) (3782:3782:3782))
        (PORT d[11] (1561:1561:1561) (1607:1607:1607))
        (PORT d[12] (5620:5620:5620) (5702:5702:5702))
        (PORT clk (2506:2506:2506) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (PORT d[0] (2163:2163:2163) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2436:2436:2436) (2596:2596:2596))
        (PORT datab (1433:1433:1433) (1478:1478:1478))
        (PORT datac (4289:4289:4289) (4212:4212:4212))
        (PORT datad (2055:2055:2055) (2053:2053:2053))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1662:1662:1662))
        (PORT d[1] (1575:1575:1575) (1629:1629:1629))
        (PORT d[2] (2128:2128:2128) (2149:2149:2149))
        (PORT d[3] (1538:1538:1538) (1587:1587:1587))
        (PORT d[4] (1623:1623:1623) (1675:1675:1675))
        (PORT d[5] (2278:2278:2278) (2313:2313:2313))
        (PORT d[6] (1573:1573:1573) (1619:1619:1619))
        (PORT d[7] (1611:1611:1611) (1659:1659:1659))
        (PORT d[8] (1289:1289:1289) (1355:1355:1355))
        (PORT d[9] (1313:1313:1313) (1380:1380:1380))
        (PORT d[10] (3539:3539:3539) (3606:3606:3606))
        (PORT d[11] (1266:1266:1266) (1321:1321:1321))
        (PORT d[12] (1180:1180:1180) (1225:1225:1225))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (PORT d[0] (1272:1272:1272) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1732:1732:1732) (1735:1735:1735))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2384:2384:2384) (2550:2550:2550))
        (PORT datad (1241:1241:1241) (1204:1204:1204))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (554:554:554) (634:634:634))
        (PORT datad (1401:1401:1401) (1437:1437:1437))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6155:6155:6155) (6343:6343:6343))
        (PORT d[1] (3619:3619:3619) (3691:3691:3691))
        (PORT d[2] (1991:1991:1991) (2072:2072:2072))
        (PORT d[3] (7230:7230:7230) (7360:7360:7360))
        (PORT d[4] (3313:3313:3313) (3417:3417:3417))
        (PORT d[5] (3097:3097:3097) (3122:3122:3122))
        (PORT d[6] (3223:3223:3223) (3128:3128:3128))
        (PORT d[7] (3149:3149:3149) (3071:3071:3071))
        (PORT d[8] (7455:7455:7455) (7725:7725:7725))
        (PORT d[9] (4860:4860:4860) (4967:4967:4967))
        (PORT d[10] (1512:1512:1512) (1594:1594:1594))
        (PORT d[11] (7970:7970:7970) (8097:8097:8097))
        (PORT d[12] (2460:2460:2460) (2386:2386:2386))
        (PORT clk (2522:2522:2522) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2550:2550:2550))
        (PORT d[0] (4114:4114:4114) (3901:3901:3901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5780:5780:5780) (5731:5731:5731))
        (PORT d[1] (4440:4440:4440) (4541:4541:4541))
        (PORT d[2] (4974:4974:4974) (5190:5190:5190))
        (PORT d[3] (2001:2001:2001) (1991:1991:1991))
        (PORT d[4] (2281:2281:2281) (2400:2400:2400))
        (PORT d[5] (2699:2699:2699) (2666:2666:2666))
        (PORT d[6] (2747:2747:2747) (2708:2708:2708))
        (PORT d[7] (2770:2770:2770) (2739:2739:2739))
        (PORT d[8] (4840:4840:4840) (4991:4991:4991))
        (PORT d[9] (7951:7951:7951) (8219:8219:8219))
        (PORT d[10] (2126:2126:2126) (2186:2186:2186))
        (PORT d[11] (2805:2805:2805) (2796:2796:2796))
        (PORT d[12] (2599:2599:2599) (2548:2548:2548))
        (PORT clk (2566:2566:2566) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2592:2592:2592))
        (PORT d[0] (1204:1204:1204) (1119:1119:1119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6125:6125:6125) (6308:6308:6308))
        (PORT d[1] (3308:3308:3308) (3390:3390:3390))
        (PORT d[2] (4502:4502:4502) (4666:4666:4666))
        (PORT d[3] (6874:6874:6874) (6963:6963:6963))
        (PORT d[4] (3046:3046:3046) (3168:3168:3168))
        (PORT d[5] (4640:4640:4640) (4739:4739:4739))
        (PORT d[6] (3593:3593:3593) (3505:3505:3505))
        (PORT d[7] (3902:3902:3902) (3827:3827:3827))
        (PORT d[8] (6370:6370:6370) (6563:6563:6563))
        (PORT d[9] (6558:6558:6558) (6837:6837:6837))
        (PORT d[10] (2686:2686:2686) (2795:2795:2795))
        (PORT d[11] (7190:7190:7190) (7318:7318:7318))
        (PORT d[12] (7287:7287:7287) (7298:7298:7298))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (2784:2784:2784) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6160:6160:6160) (6359:6359:6359))
        (PORT d[1] (2930:2930:2930) (3043:3043:3043))
        (PORT d[2] (4481:4481:4481) (4696:4696:4696))
        (PORT d[3] (6080:6080:6080) (6131:6131:6131))
        (PORT d[4] (3079:3079:3079) (3238:3238:3238))
        (PORT d[5] (4262:4262:4262) (4401:4401:4401))
        (PORT d[6] (4756:4756:4756) (5051:5051:5051))
        (PORT d[7] (6427:6427:6427) (6557:6557:6557))
        (PORT d[8] (6452:6452:6452) (6680:6680:6680))
        (PORT d[9] (5456:5456:5456) (5732:5732:5732))
        (PORT d[10] (2657:2657:2657) (2814:2814:2814))
        (PORT d[11] (6068:6068:6068) (6167:6167:6167))
        (PORT d[12] (5467:5467:5467) (5469:5469:5469))
        (PORT clk (2505:2505:2505) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2537:2537:2537))
        (PORT d[0] (4219:4219:4219) (4028:4028:4028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2496:2496:2496) (2675:2675:2675))
        (PORT datab (1697:1697:1697) (1632:1632:1632))
        (PORT datac (3501:3501:3501) (3596:3596:3596))
        (PORT datad (3372:3372:3372) (3566:3566:3566))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2499:2499:2499) (2678:2678:2678))
        (PORT datab (2164:2164:2164) (2106:2106:2106))
        (PORT datac (996:996:996) (971:971:971))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5345:5345:5345) (5461:5461:5461))
        (PORT d[1] (4149:4149:4149) (4365:4365:4365))
        (PORT d[2] (5308:5308:5308) (5436:5436:5436))
        (PORT d[3] (6121:6121:6121) (6178:6178:6178))
        (PORT d[4] (3269:3269:3269) (3511:3511:3511))
        (PORT d[5] (4758:4758:4758) (4946:4946:4946))
        (PORT d[6] (3584:3584:3584) (3797:3797:3797))
        (PORT d[7] (5836:5836:5836) (5862:5862:5862))
        (PORT d[8] (5148:5148:5148) (5279:5279:5279))
        (PORT d[9] (5460:5460:5460) (5732:5732:5732))
        (PORT d[10] (3995:3995:3995) (4149:4149:4149))
        (PORT d[11] (6020:6020:6020) (6100:6100:6100))
        (PORT d[12] (5911:5911:5911) (6001:6001:6001))
        (PORT clk (2516:2516:2516) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2547:2547:2547))
        (PORT d[0] (4533:4533:4533) (4472:4472:4472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4768:4768:4768) (4728:4728:4728))
        (PORT d[1] (3043:3043:3043) (3169:3169:3169))
        (PORT d[2] (3883:3883:3883) (4100:4100:4100))
        (PORT d[3] (4608:4608:4608) (4557:4557:4557))
        (PORT d[4] (5199:5199:5199) (5405:5405:5405))
        (PORT d[5] (5765:5765:5765) (5900:5900:5900))
        (PORT d[6] (5693:5693:5693) (5927:5927:5927))
        (PORT d[7] (7462:7462:7462) (7541:7541:7541))
        (PORT d[8] (5692:5692:5692) (5930:5930:5930))
        (PORT d[9] (4571:4571:4571) (4758:4758:4758))
        (PORT d[10] (3160:3160:3160) (3218:3218:3218))
        (PORT d[11] (4895:4895:4895) (4878:4878:4878))
        (PORT d[12] (6236:6236:6236) (6287:6287:6287))
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (PORT d[0] (2402:2402:2402) (2405:2405:2405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3311:3311:3311) (3585:3585:3585))
        (PORT datab (2147:2147:2147) (2209:2209:2209))
        (PORT datac (2350:2350:2350) (2519:2519:2519))
        (PORT datad (1395:1395:1395) (1378:1378:1378))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6477:6477:6477) (6653:6653:6653))
        (PORT d[1] (2560:2560:2560) (2641:2641:2641))
        (PORT d[2] (4820:4820:4820) (4981:4981:4981))
        (PORT d[3] (6835:6835:6835) (6964:6964:6964))
        (PORT d[4] (2295:2295:2295) (2421:2421:2421))
        (PORT d[5] (3086:3086:3086) (3105:3105:3105))
        (PORT d[6] (3233:3233:3233) (3146:3146:3146))
        (PORT d[7] (3178:3178:3178) (3107:3107:3107))
        (PORT d[8] (6373:6373:6373) (6571:6571:6571))
        (PORT d[9] (6814:6814:6814) (7070:7070:7070))
        (PORT d[10] (3033:3033:3033) (3139:3139:3139))
        (PORT d[11] (7213:7213:7213) (7343:7343:7343))
        (PORT d[12] (7666:7666:7666) (7674:7674:7674))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (PORT d[0] (3023:3023:3023) (3035:3035:3035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7685:7685:7685) (7904:7904:7904))
        (PORT d[1] (3256:3256:3256) (3328:3328:3328))
        (PORT d[2] (2368:2368:2368) (2432:2432:2432))
        (PORT d[3] (7228:7228:7228) (7388:7388:7388))
        (PORT d[4] (3306:3306:3306) (3411:3411:3411))
        (PORT d[5] (3439:3439:3439) (3460:3460:3460))
        (PORT d[6] (3272:3272:3272) (3182:3182:3182))
        (PORT d[7] (4299:4299:4299) (4213:4213:4213))
        (PORT d[8] (7109:7109:7109) (7306:7306:7306))
        (PORT d[9] (4511:4511:4511) (4621:4621:4621))
        (PORT d[10] (4804:4804:4804) (5020:5020:5020))
        (PORT d[11] (10479:10479:10479) (10770:10770:10770))
        (PORT d[12] (2810:2810:2810) (2733:2733:2733))
        (PORT clk (2537:2537:2537) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT d[0] (4621:4621:4621) (4468:4468:4468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2389:2389:2389) (2498:2498:2498))
        (PORT datac (2353:2353:2353) (2523:2523:2523))
        (PORT datad (2667:2667:2667) (2662:2662:2662))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (655:655:655))
        (PORT datab (595:595:595) (668:668:668))
        (PORT datac (2578:2578:2578) (2728:2728:2728))
        (PORT datad (679:679:679) (683:683:683))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1423:1423:1423))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (2583:2583:2583) (2733:2733:2733))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2580:2580:2580) (2730:2730:2730))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (PORT datab (761:761:761) (765:765:765))
        (PORT datac (402:402:402) (407:407:407))
        (PORT datad (422:422:422) (426:426:426))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|qout\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6774:6774:6774) (6951:6951:6951))
        (PORT d[1] (3011:3011:3011) (3131:3131:3131))
        (PORT d[2] (4439:4439:4439) (4662:4662:4662))
        (PORT d[3] (6051:6051:6051) (6098:6098:6098))
        (PORT d[4] (2746:2746:2746) (2911:2911:2911))
        (PORT d[5] (4263:4263:4263) (4401:4401:4401))
        (PORT d[6] (4432:4432:4432) (4732:4732:4732))
        (PORT d[7] (6367:6367:6367) (6491:6491:6491))
        (PORT d[8] (6115:6115:6115) (6347:6347:6347))
        (PORT d[9] (5438:5438:5438) (5713:5713:5713))
        (PORT d[10] (2722:2722:2722) (2879:2879:2879))
        (PORT d[11] (6046:6046:6046) (6143:6143:6143))
        (PORT d[12] (5417:5417:5417) (5414:5414:5414))
        (PORT clk (2515:2515:2515) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2544:2544:2544))
        (PORT d[0] (3030:3030:3030) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5585:5585:5585) (5656:5656:5656))
        (PORT d[1] (5626:5626:5626) (5873:5873:5873))
        (PORT d[2] (4748:4748:4748) (5043:5043:5043))
        (PORT d[3] (6461:6461:6461) (6520:6520:6520))
        (PORT d[4] (3543:3543:3543) (3789:3789:3789))
        (PORT d[5] (5495:5495:5495) (5665:5665:5665))
        (PORT d[6] (5028:5028:5028) (5262:5262:5262))
        (PORT d[7] (7319:7319:7319) (7395:7395:7395))
        (PORT d[8] (3522:3522:3522) (3588:3588:3588))
        (PORT d[9] (3520:3520:3520) (3590:3590:3590))
        (PORT d[10] (4889:4889:4889) (5106:5106:5106))
        (PORT d[11] (3459:3459:3459) (3504:3504:3504))
        (PORT d[12] (5829:5829:5829) (5888:5888:5888))
        (PORT clk (2512:2512:2512) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2545:2545:2545))
        (PORT d[0] (2486:2486:2486) (2385:2385:2385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3575:3575:3575) (3597:3597:3597))
        (PORT datab (2687:2687:2687) (2827:2827:2827))
        (PORT datac (3351:3351:3351) (3555:3555:3555))
        (PORT datad (3224:3224:3224) (3123:3123:3123))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6635:6635:6635) (6882:6882:6882))
        (PORT d[1] (3434:3434:3434) (3598:3598:3598))
        (PORT d[2] (4617:4617:4617) (4874:4874:4874))
        (PORT d[3] (4307:4307:4307) (4264:4264:4264))
        (PORT d[4] (4169:4169:4169) (4386:4386:4386))
        (PORT d[5] (4670:4670:4670) (4805:4805:4805))
        (PORT d[6] (5093:5093:5093) (5327:5327:5327))
        (PORT d[7] (6352:6352:6352) (6439:6439:6439))
        (PORT d[8] (6713:6713:6713) (6960:6960:6960))
        (PORT d[9] (5798:5798:5798) (6076:6076:6076))
        (PORT d[10] (2841:2841:2841) (3053:3053:3053))
        (PORT d[11] (5766:5766:5766) (5873:5873:5873))
        (PORT d[12] (6463:6463:6463) (6499:6499:6499))
        (PORT clk (2516:2516:2516) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2548:2548:2548))
        (PORT d[0] (3466:3466:3466) (3572:3572:3572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7498:7498:7498) (7711:7711:7711))
        (PORT d[1] (2989:2989:2989) (3088:3088:3088))
        (PORT d[2] (3368:3368:3368) (3465:3465:3465))
        (PORT d[3] (7255:7255:7255) (7395:7395:7395))
        (PORT d[4] (3757:3757:3757) (3929:3929:3929))
        (PORT d[5] (4277:4277:4277) (4371:4371:4371))
        (PORT d[6] (7602:7602:7602) (7366:7366:7366))
        (PORT d[7] (5361:5361:5361) (5351:5351:5351))
        (PORT d[8] (6641:6641:6641) (6885:6885:6885))
        (PORT d[9] (5414:5414:5414) (5681:5681:5681))
        (PORT d[10] (3423:3423:3423) (3591:3591:3591))
        (PORT d[11] (7780:7780:7780) (7918:7918:7918))
        (PORT d[12] (5899:5899:5899) (5837:5837:5837))
        (PORT clk (2526:2526:2526) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (PORT d[0] (4302:4302:4302) (4210:4210:4210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2538:2538:2538))
        (PORT datab (3389:3389:3389) (3587:3587:3587))
        (PORT datac (2132:2132:2132) (2229:2229:2229))
        (PORT datad (2645:2645:2645) (2790:2790:2790))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6093:6093:6093) (6276:6276:6276))
        (PORT d[1] (3299:3299:3299) (3412:3412:3412))
        (PORT d[2] (3729:3729:3729) (3881:3881:3881))
        (PORT d[3] (6504:6504:6504) (6607:6607:6607))
        (PORT d[4] (3109:3109:3109) (3271:3271:3271))
        (PORT d[5] (4302:4302:4302) (4441:4441:4441))
        (PORT d[6] (5471:5471:5471) (5761:5761:5761))
        (PORT d[7] (7146:7146:7146) (7271:7271:7271))
        (PORT d[8] (7119:7119:7119) (7340:7340:7340))
        (PORT d[9] (6163:6163:6163) (6428:6428:6428))
        (PORT d[10] (2379:2379:2379) (2551:2551:2551))
        (PORT d[11] (6431:6431:6431) (6564:6564:6564))
        (PORT d[12] (6192:6192:6192) (6199:6199:6199))
        (PORT clk (2459:2459:2459) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2491:2491:2491))
        (PORT d[0] (4116:4116:4116) (3855:3855:3855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5563:5563:5563) (5631:5631:5631))
        (PORT d[1] (5605:5605:5605) (5854:5854:5854))
        (PORT d[2] (5020:5020:5020) (5299:5299:5299))
        (PORT d[3] (6482:6482:6482) (6545:6545:6545))
        (PORT d[4] (4283:4283:4283) (4514:4514:4514))
        (PORT d[5] (5487:5487:5487) (5664:5664:5664))
        (PORT d[6] (5427:5427:5427) (5657:5657:5657))
        (PORT d[7] (7719:7719:7719) (7793:7793:7793))
        (PORT d[8] (3095:3095:3095) (3158:3158:3158))
        (PORT d[9] (3198:3198:3198) (3275:3275:3275))
        (PORT d[10] (5173:5173:5173) (5383:5383:5383))
        (PORT d[11] (3729:3729:3729) (3757:3757:3757))
        (PORT d[12] (6193:6193:6193) (6251:6251:6251))
        (PORT clk (2503:2503:2503) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2533:2533:2533))
        (PORT d[0] (2149:2149:2149) (2101:2101:2101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2869:2869:2869) (2962:2962:2962))
        (PORT datab (2689:2689:2689) (2829:2829:2829))
        (PORT datac (3350:3350:3350) (3554:3554:3554))
        (PORT datad (2706:2706:2706) (2725:2725:2725))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (290:290:290))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datac (717:717:717) (764:764:764))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4089:4089:4089) (4052:4052:4052))
        (PORT d[1] (3395:3395:3395) (3552:3552:3552))
        (PORT d[2] (4968:4968:4968) (5222:5222:5222))
        (PORT d[3] (3960:3960:3960) (3923:3923:3923))
        (PORT d[4] (4523:4523:4523) (4739:4739:4739))
        (PORT d[5] (5032:5032:5032) (5167:5167:5167))
        (PORT d[6] (4679:4679:4679) (4927:4927:4927))
        (PORT d[7] (6712:6712:6712) (6798:6798:6798))
        (PORT d[8] (7439:7439:7439) (7682:7682:7682))
        (PORT d[9] (6165:6165:6165) (6441:6441:6441))
        (PORT d[10] (3161:3161:3161) (3369:3369:3369))
        (PORT d[11] (4153:4153:4153) (4132:4132:4132))
        (PORT d[12] (5433:5433:5433) (5479:5479:5479))
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (PORT d[0] (2537:2537:2537) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5471:5471:5471) (5425:5425:5425))
        (PORT d[1] (4090:4090:4090) (4195:4195:4195))
        (PORT d[2] (4627:4627:4627) (4838:4838:4838))
        (PORT d[3] (3922:3922:3922) (3876:3876:3876))
        (PORT d[4] (2646:2646:2646) (2760:2760:2760))
        (PORT d[5] (3037:3037:3037) (3003:3003:3003))
        (PORT d[6] (3106:3106:3106) (3065:3065:3065))
        (PORT d[7] (5435:5435:5435) (5386:5386:5386))
        (PORT d[8] (6351:6351:6351) (6577:6577:6577))
        (PORT d[9] (7632:7632:7632) (7908:7908:7908))
        (PORT d[10] (2466:2466:2466) (2529:2529:2529))
        (PORT d[11] (5601:5601:5601) (5575:5575:5575))
        (PORT d[12] (6969:6969:6969) (7017:7017:7017))
        (PORT clk (2560:2560:2560) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2585:2585:2585))
        (PORT d[0] (1772:1772:1772) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3405:3405:3405) (3614:3614:3614))
        (PORT datab (1937:1937:1937) (1911:1911:1911))
        (PORT datac (2436:2436:2436) (2616:2616:2616))
        (PORT datad (973:973:973) (946:946:946))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (751:751:751) (799:799:799))
        (PORT datac (2338:2338:2338) (2335:2335:2335))
        (PORT datad (409:409:409) (417:417:417))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7396:7396:7396) (7693:7693:7693))
        (PORT d[1] (3415:3415:3415) (3572:3572:3572))
        (PORT d[2] (3858:3858:3858) (3802:3802:3802))
        (PORT d[3] (8083:8083:8083) (8320:8320:8320))
        (PORT d[4] (3138:3138:3138) (3345:3345:3345))
        (PORT d[5] (4701:4701:4701) (4740:4740:4740))
        (PORT d[6] (4413:4413:4413) (4652:4652:4652))
        (PORT d[7] (6304:6304:6304) (6376:6376:6376))
        (PORT d[8] (6461:6461:6461) (6777:6777:6777))
        (PORT d[9] (7519:7519:7519) (7989:7989:7989))
        (PORT d[10] (4234:4234:4234) (4460:4460:4460))
        (PORT d[11] (7476:7476:7476) (7743:7743:7743))
        (PORT d[12] (5941:5941:5941) (6038:6038:6038))
        (PORT clk (2517:2517:2517) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2548:2548:2548))
        (PORT d[0] (4414:4414:4414) (4469:4469:4469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1180:1180:1180))
        (PORT datab (2688:2688:2688) (2828:2828:2828))
        (PORT datac (673:673:673) (669:669:669))
        (PORT datad (2129:2129:2129) (2168:2168:2168))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5836:5836:5836) (5786:5786:5786))
        (PORT d[1] (4134:4134:4134) (4234:4234:4234))
        (PORT d[2] (4920:4920:4920) (5133:5133:5133))
        (PORT d[3] (2010:2010:2010) (2004:2004:2004))
        (PORT d[4] (2640:2640:2640) (2755:2755:2755))
        (PORT d[5] (2689:2689:2689) (2656:2656:2656))
        (PORT d[6] (2761:2761:2761) (2725:2725:2725))
        (PORT d[7] (2782:2782:2782) (2753:2753:2753))
        (PORT d[8] (4885:4885:4885) (5042:5042:5042))
        (PORT d[9] (7552:7552:7552) (7820:7820:7820))
        (PORT d[10] (2143:2143:2143) (2212:2212:2212))
        (PORT d[11] (3095:3095:3095) (3074:3074:3074))
        (PORT d[12] (2396:2396:2396) (2361:2361:2361))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (PORT d[0] (2639:2639:2639) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5308:5308:5308) (5349:5349:5349))
        (PORT d[1] (3471:3471:3471) (3655:3655:3655))
        (PORT d[2] (6706:6706:6706) (6837:6837:6837))
        (PORT d[3] (7245:7245:7245) (7312:7312:7312))
        (PORT d[4] (3211:3211:3211) (3403:3403:3403))
        (PORT d[5] (4658:4658:4658) (4810:4810:4810))
        (PORT d[6] (3216:3216:3216) (3394:3394:3394))
        (PORT d[7] (6901:6901:6901) (6933:6933:6933))
        (PORT d[8] (6876:6876:6876) (6994:6994:6994))
        (PORT d[9] (4228:4228:4228) (4375:4375:4375))
        (PORT d[10] (5865:5865:5865) (6024:6024:6024))
        (PORT d[11] (7724:7724:7724) (7793:7793:7793))
        (PORT d[12] (6686:6686:6686) (6785:6785:6785))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT d[0] (3309:3309:3309) (3195:3195:3195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8863:8863:8863) (9163:9163:9163))
        (PORT d[1] (4865:4865:4865) (5024:5024:5024))
        (PORT d[2] (2653:2653:2653) (2733:2733:2733))
        (PORT d[3] (3020:3020:3020) (2994:2994:2994))
        (PORT d[4] (3013:3013:3013) (3132:3132:3132))
        (PORT d[5] (3375:3375:3375) (3342:3342:3342))
        (PORT d[6] (3041:3041:3041) (2998:2998:2998))
        (PORT d[7] (3092:3092:3092) (3057:3057:3057))
        (PORT d[8] (8176:8176:8176) (8473:8473:8473))
        (PORT d[9] (4705:4705:4705) (4777:4777:4777))
        (PORT d[10] (1958:1958:1958) (2045:2045:2045))
        (PORT d[11] (8571:8571:8571) (8825:8825:8825))
        (PORT d[12] (6990:6990:6990) (7084:7084:7084))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT d[0] (1803:1803:1803) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3314:3314:3314) (3355:3355:3355))
        (PORT d[1] (5931:5931:5931) (6181:6181:6181))
        (PORT d[2] (4746:4746:4746) (5048:5048:5048))
        (PORT d[3] (6849:6849:6849) (6907:6907:6907))
        (PORT d[4] (5034:5034:5034) (5259:5259:5259))
        (PORT d[5] (5842:5842:5842) (6018:6018:6018))
        (PORT d[6] (5777:5777:5777) (6007:6007:6007))
        (PORT d[7] (8366:8366:8366) (8437:8437:8437))
        (PORT d[8] (2761:2761:2761) (2829:2829:2829))
        (PORT d[9] (2814:2814:2814) (2892:2892:2892))
        (PORT d[10] (5601:5601:5601) (5817:5817:5817))
        (PORT d[11] (2734:2734:2734) (2782:2782:2782))
        (PORT d[12] (6516:6516:6516) (6574:6574:6574))
        (PORT clk (2484:2484:2484) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2510:2510:2510))
        (PORT d[0] (3225:3225:3225) (3125:3125:3125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1768:1768:1768) (1775:1775:1775))
        (PORT datab (2691:2691:2691) (2832:2832:2832))
        (PORT datac (3349:3349:3349) (3554:3554:3554))
        (PORT datad (2659:2659:2659) (2589:2589:2589))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1016:1016:1016))
        (PORT datab (2041:2041:2041) (2056:2056:2056))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (2646:2646:2646) (2791:2791:2791))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6409:6409:6409) (6555:6555:6555))
        (PORT d[1] (2972:2972:2972) (3061:3061:3061))
        (PORT d[2] (4180:4180:4180) (4350:4350:4350))
        (PORT d[3] (7104:7104:7104) (7184:7184:7184))
        (PORT d[4] (3752:3752:3752) (3901:3901:3901))
        (PORT d[5] (4280:4280:4280) (4385:4385:4385))
        (PORT d[6] (3936:3936:3936) (3843:3843:3843))
        (PORT d[7] (3866:3866:3866) (3787:3787:3787))
        (PORT d[8] (6029:6029:6029) (6228:6228:6228))
        (PORT d[9] (6197:6197:6197) (6474:6474:6474))
        (PORT d[10] (2326:2326:2326) (2441:2441:2441))
        (PORT d[11] (6879:6879:6879) (7015:7015:7015))
        (PORT d[12] (7263:7263:7263) (7271:7271:7271))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT d[0] (3117:3117:3117) (2920:2920:2920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6949:6949:6949) (7181:7181:7181))
        (PORT d[1] (3738:3738:3738) (3885:3885:3885))
        (PORT d[2] (4612:4612:4612) (4867:4867:4867))
        (PORT d[3] (4679:4679:4679) (4634:4634:4634))
        (PORT d[4] (4183:4183:4183) (4396:4396:4396))
        (PORT d[5] (4692:4692:4692) (4831:4831:4831))
        (PORT d[6] (4716:4716:4716) (4949:4949:4949))
        (PORT d[7] (6330:6330:6330) (6414:6414:6414))
        (PORT d[8] (6352:6352:6352) (6602:6602:6602))
        (PORT d[9] (5367:5367:5367) (5640:5640:5640))
        (PORT d[10] (2709:2709:2709) (2914:2914:2914))
        (PORT d[11] (5788:5788:5788) (5900:5900:5900))
        (PORT d[12] (6168:6168:6168) (6213:6213:6213))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (4682:4682:4682) (4475:4475:4475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5111:5111:5111) (5071:5071:5071))
        (PORT d[1] (3697:3697:3697) (3792:3792:3792))
        (PORT d[2] (4292:4292:4292) (4514:4514:4514))
        (PORT d[3] (3597:3597:3597) (3554:3554:3554))
        (PORT d[4] (2701:2701:2701) (2819:2819:2819))
        (PORT d[5] (6101:6101:6101) (6234:6234:6234))
        (PORT d[6] (3160:3160:3160) (3126:3126:3126))
        (PORT d[7] (5054:5054:5054) (5003:5003:5003))
        (PORT d[8] (6011:6011:6011) (6245:6245:6245))
        (PORT d[9] (7285:7285:7285) (7562:7562:7562))
        (PORT d[10] (2824:2824:2824) (2888:2888:2888))
        (PORT d[11] (5229:5229:5229) (5209:5209:5209))
        (PORT d[12] (6599:6599:6599) (6655:6655:6655))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT d[0] (2168:2168:2168) (2052:2052:2052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2213:2213:2213) (2354:2354:2354))
        (PORT datab (3092:3092:3092) (3295:3295:3295))
        (PORT datac (1759:1759:1759) (1769:1769:1769))
        (PORT datad (668:668:668) (645:645:645))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6640:6640:6640) (6877:6877:6877))
        (PORT d[1] (3415:3415:3415) (3573:3573:3573))
        (PORT d[2] (4266:4266:4266) (4516:4516:4516))
        (PORT d[3] (5259:5259:5259) (5264:5264:5264))
        (PORT d[4] (3456:3456:3456) (3669:3669:3669))
        (PORT d[5] (4648:4648:4648) (4780:4780:4780))
        (PORT d[6] (4304:4304:4304) (4593:4593:4593))
        (PORT d[7] (6353:6353:6353) (6435:6435:6435))
        (PORT d[8] (6088:6088:6088) (6358:6358:6358))
        (PORT d[9] (5720:5720:5720) (6016:6016:6016))
        (PORT d[10] (3143:3143:3143) (3344:3344:3344))
        (PORT d[11] (5749:5749:5749) (5855:5855:5855))
        (PORT d[12] (5769:5769:5769) (5808:5808:5808))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (PORT d[0] (2045:2045:2045) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1990:1990:1990) (1992:1992:1992))
        (PORT datab (752:752:752) (749:749:749))
        (PORT datac (2435:2435:2435) (2615:2615:2615))
        (PORT datad (1685:1685:1685) (1715:1715:1715))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (619:619:619))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (720:720:720) (768:768:768))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2360:2360:2360) (2504:2504:2504))
        (PORT datab (754:754:754) (803:803:803))
        (PORT datac (209:209:209) (247:247:247))
        (PORT datad (407:407:407) (414:414:414))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7255:7255:7255) (7505:7505:7505))
        (PORT d[1] (2557:2557:2557) (2634:2634:2634))
        (PORT d[2] (5849:5849:5849) (5681:5681:5681))
        (PORT d[3] (8039:8039:8039) (8229:8229:8229))
        (PORT d[4] (3711:3711:3711) (3848:3848:3848))
        (PORT d[5] (5400:5400:5400) (5433:5433:5433))
        (PORT d[6] (4820:4820:4820) (4742:4742:4742))
        (PORT d[7] (6448:6448:6448) (6579:6579:6579))
        (PORT d[8] (7059:7059:7059) (7311:7311:7311))
        (PORT d[9] (6948:6948:6948) (7324:7324:7324))
        (PORT d[10] (4935:4935:4935) (5197:5197:5197))
        (PORT d[11] (9078:9078:9078) (9382:9382:9382))
        (PORT d[12] (5895:5895:5895) (5953:5953:5953))
        (PORT clk (2463:2463:2463) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (PORT d[0] (3734:3734:3734) (3771:3771:3771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5148:5148:5148) (5091:5091:5091))
        (PORT d[1] (3044:3044:3044) (3169:3169:3169))
        (PORT d[2] (3937:3937:3937) (4157:4157:4157))
        (PORT d[3] (3248:3248:3248) (3212:3212:3212))
        (PORT d[4] (2302:2302:2302) (2422:2422:2422))
        (PORT d[5] (6151:6151:6151) (6283:6283:6283))
        (PORT d[6] (5705:5705:5705) (5941:5941:5941))
        (PORT d[7] (4705:4705:4705) (4662:4662:4662))
        (PORT d[8] (5666:5666:5666) (5904:5904:5904))
        (PORT d[9] (6908:6908:6908) (7183:7183:7183))
        (PORT d[10] (2877:2877:2877) (2948:2948:2948))
        (PORT d[11] (5259:5259:5259) (5238:5238:5238))
        (PORT d[12] (6604:6604:6604) (6650:6650:6650))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT d[0] (2639:2639:2639) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5681:5681:5681) (5791:5791:5791))
        (PORT d[1] (4467:4467:4467) (4672:4672:4672))
        (PORT d[2] (5263:5263:5263) (5383:5383:5383))
        (PORT d[3] (6045:6045:6045) (6086:6086:6086))
        (PORT d[4] (3269:3269:3269) (3510:3510:3510))
        (PORT d[5] (5084:5084:5084) (5260:5260:5260))
        (PORT d[6] (3573:3573:3573) (3784:3784:3784))
        (PORT d[7] (5505:5505:5505) (5547:5547:5547))
        (PORT d[8] (5445:5445:5445) (5568:5568:5568))
        (PORT d[9] (5725:5725:5725) (5993:5993:5993))
        (PORT d[10] (4366:4366:4366) (4516:4516:4516))
        (PORT d[11] (6361:6361:6361) (6440:6440:6440))
        (PORT d[12] (5925:5925:5925) (6017:6017:6017))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT d[0] (4238:4238:4238) (4183:4183:4183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1297:1297:1297))
        (PORT datab (2685:2685:2685) (2825:2825:2825))
        (PORT datac (3351:3351:3351) (3556:3556:3556))
        (PORT datad (2580:2580:2580) (2628:2628:2628))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6115:6115:6115) (6265:6265:6265))
        (PORT d[1] (2972:2972:2972) (3060:3060:3060))
        (PORT d[2] (4153:4153:4153) (4322:4322:4322))
        (PORT d[3] (6516:6516:6516) (6609:6609:6609))
        (PORT d[4] (2354:2354:2354) (2480:2480:2480))
        (PORT d[5] (4303:4303:4303) (4412:4412:4412))
        (PORT d[6] (6503:6503:6503) (6784:6784:6784))
        (PORT d[7] (7851:7851:7851) (7970:7970:7970))
        (PORT d[8] (5266:5266:5266) (5458:5458:5458))
        (PORT d[9] (6194:6194:6194) (6474:6474:6474))
        (PORT d[10] (2272:2272:2272) (2385:2385:2385))
        (PORT d[11] (6483:6483:6483) (6619:6619:6619))
        (PORT d[12] (6924:6924:6924) (6934:6934:6934))
        (PORT clk (2534:2534:2534) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (PORT d[0] (3575:3575:3575) (3443:3443:3443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3133:3133:3133) (3197:3197:3197))
        (PORT datab (2686:2686:2686) (2826:2826:2826))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (2011:2011:2011) (1940:1940:1940))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (720:720:720) (768:768:768))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1407:1407:1407))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2338:2338:2338) (2335:2335:2335))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (400:400:400) (408:408:408))
        (PORT datad (2305:2305:2305) (2449:2449:2449))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5303:5303:5303) (5345:5345:5345))
        (PORT d[1] (3813:3813:3813) (3994:3994:3994))
        (PORT d[2] (6674:6674:6674) (6807:6807:6807))
        (PORT d[3] (7589:7589:7589) (7656:7656:7656))
        (PORT d[4] (3245:3245:3245) (3439:3439:3439))
        (PORT d[5] (5025:5025:5025) (5177:5177:5177))
        (PORT d[6] (3162:3162:3162) (3296:3296:3296))
        (PORT d[7] (5423:5423:5423) (5419:5419:5419))
        (PORT d[8] (7267:7267:7267) (7386:7386:7386))
        (PORT d[9] (4209:4209:4209) (4358:4358:4358))
        (PORT d[10] (5988:5988:5988) (6105:6105:6105))
        (PORT d[11] (8069:8069:8069) (8141:8141:8141))
        (PORT d[12] (6694:6694:6694) (6794:6794:6794))
        (PORT clk (2522:2522:2522) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2547:2547:2547))
        (PORT d[0] (1857:1857:1857) (1763:1763:1763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1663:1663:1663))
        (PORT d[1] (2558:2558:2558) (2589:2589:2589))
        (PORT d[2] (1768:1768:1768) (1776:1776:1776))
        (PORT d[3] (1619:1619:1619) (1678:1678:1678))
        (PORT d[4] (3520:3520:3520) (3692:3692:3692))
        (PORT d[5] (4347:4347:4347) (4312:4312:4312))
        (PORT d[6] (1865:1865:1865) (1903:1903:1903))
        (PORT d[7] (1819:1819:1819) (1835:1835:1835))
        (PORT d[8] (5722:5722:5722) (5970:5970:5970))
        (PORT d[9] (1677:1677:1677) (1736:1736:1736))
        (PORT d[10] (3672:3672:3672) (3801:3801:3801))
        (PORT d[11] (1573:1573:1573) (1614:1614:1614))
        (PORT d[12] (5994:5994:5994) (6076:6076:6076))
        (PORT clk (2521:2521:2521) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (PORT d[0] (3584:3584:3584) (3525:3525:3525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2148:2148:2148) (2173:2173:2173))
        (PORT datab (2609:2609:2609) (2786:2786:2786))
        (PORT datac (1556:1556:1556) (1519:1519:1519))
        (PORT datad (1460:1460:1460) (1531:1531:1531))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8516:8516:8516) (8773:8773:8773))
        (PORT d[1] (4413:4413:4413) (4421:4421:4421))
        (PORT d[2] (6784:6784:6784) (6924:6924:6924))
        (PORT d[3] (7991:7991:7991) (8172:8172:8172))
        (PORT d[4] (2481:2481:2481) (2586:2586:2586))
        (PORT d[5] (4907:4907:4907) (4874:4874:4874))
        (PORT d[6] (2279:2279:2279) (2369:2369:2369))
        (PORT d[7] (7476:7476:7476) (7493:7493:7493))
        (PORT d[8] (6353:6353:6353) (6595:6595:6595))
        (PORT d[9] (4621:4621:4621) (4811:4811:4811))
        (PORT d[10] (5178:5178:5178) (5353:5353:5353))
        (PORT d[11] (6596:6596:6596) (6775:6775:6775))
        (PORT d[12] (7721:7721:7721) (7821:7821:7821))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2529:2529:2529))
        (PORT d[0] (4737:4737:4737) (4784:4784:4784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2674:2674:2674))
        (PORT d[1] (2908:2908:2908) (2935:2935:2935))
        (PORT d[2] (2785:2785:2785) (2794:2794:2794))
        (PORT d[3] (8485:8485:8485) (8742:8742:8742))
        (PORT d[4] (2799:2799:2799) (2972:2972:2972))
        (PORT d[5] (3937:3937:3937) (3889:3889:3889))
        (PORT d[6] (4705:4705:4705) (4946:4946:4946))
        (PORT d[7] (6925:6925:6925) (6980:6980:6980))
        (PORT d[8] (7403:7403:7403) (7697:7697:7697))
        (PORT d[9] (2736:2736:2736) (2788:2788:2788))
        (PORT d[10] (4562:4562:4562) (4788:4788:4788))
        (PORT d[11] (7408:7408:7408) (7671:7671:7671))
        (PORT d[12] (6957:6957:6957) (7034:7034:7034))
        (PORT clk (2489:2489:2489) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2518:2518:2518))
        (PORT d[0] (3771:3771:3771) (3667:3667:3667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1587:1587:1587))
        (PORT datab (1509:1509:1509) (1577:1577:1577))
        (PORT datac (2453:2453:2453) (2475:2475:2475))
        (PORT datad (2575:2575:2575) (2740:2740:2740))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4940:4940:4940) (4983:4983:4983))
        (PORT d[1] (3507:3507:3507) (3683:3683:3683))
        (PORT d[2] (6332:6332:6332) (6469:6469:6469))
        (PORT d[3] (7219:7219:7219) (7283:7283:7283))
        (PORT d[4] (2905:2905:2905) (3111:3111:3111))
        (PORT d[5] (5873:5873:5873) (6057:6057:6057))
        (PORT d[6] (3179:3179:3179) (3355:3355:3355))
        (PORT d[7] (5100:5100:5100) (5106:5106:5106))
        (PORT d[8] (6912:6912:6912) (7032:7032:7032))
        (PORT d[9] (4169:4169:4169) (4316:4316:4316))
        (PORT d[10] (5839:5839:5839) (5994:5994:5994))
        (PORT d[11] (7717:7717:7717) (7786:7786:7786))
        (PORT d[12] (6335:6335:6335) (6432:6432:6432))
        (PORT clk (2503:2503:2503) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2528:2528:2528))
        (PORT d[0] (2231:2231:2231) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4582:4582:4582) (4626:4626:4626))
        (PORT d[1] (3821:3821:3821) (4017:4017:4017))
        (PORT d[2] (5990:5990:5990) (6128:6128:6128))
        (PORT d[3] (6815:6815:6815) (6874:6874:6874))
        (PORT d[4] (3657:3657:3657) (3902:3902:3902))
        (PORT d[5] (5541:5541:5541) (5734:5734:5734))
        (PORT d[6] (3212:3212:3212) (3392:3392:3392))
        (PORT d[7] (6519:6519:6519) (6553:6553:6553))
        (PORT d[8] (6557:6557:6557) (6678:6678:6678))
        (PORT d[9] (4030:4030:4030) (4129:4129:4129))
        (PORT d[10] (5462:5462:5462) (5615:5615:5615))
        (PORT d[11] (7385:7385:7385) (7455:7455:7455))
        (PORT d[12] (5949:5949:5949) (6048:6048:6048))
        (PORT clk (2475:2475:2475) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2501:2501:2501))
        (PORT d[0] (3010:3010:3010) (3018:3018:3018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1812:1812:1812) (1887:1887:1887))
        (PORT datab (1505:1505:1505) (1572:1572:1572))
        (PORT datac (1910:1910:1910) (1977:1977:1977))
        (PORT datad (2575:2575:2575) (2740:2740:2740))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7024:7024:7024) (7295:7295:7295))
        (PORT d[1] (5086:5086:5086) (5083:5083:5083))
        (PORT d[2] (3621:3621:3621) (3606:3606:3606))
        (PORT d[3] (8425:8425:8425) (8630:8630:8630))
        (PORT d[4] (1765:1765:1765) (1873:1873:1873))
        (PORT d[5] (5601:5601:5601) (5566:5566:5566))
        (PORT d[6] (2768:2768:2768) (2900:2900:2900))
        (PORT d[7] (5094:5094:5094) (5067:5067:5067))
        (PORT d[8] (7003:7003:7003) (7232:7232:7232))
        (PORT d[9] (4631:4631:4631) (4820:4820:4820))
        (PORT d[10] (3309:3309:3309) (3407:3407:3407))
        (PORT d[11] (7198:7198:7198) (7367:7367:7367))
        (PORT d[12] (8409:8409:8409) (8503:8503:8503))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (2792:2792:2792) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5762:5762:5762) (5886:5886:5886))
        (PORT d[1] (5353:5353:5353) (5607:5607:5607))
        (PORT d[2] (4774:4774:4774) (4816:4816:4816))
        (PORT d[3] (7102:7102:7102) (7131:7131:7131))
        (PORT d[4] (2464:2464:2464) (2628:2628:2628))
        (PORT d[5] (6205:6205:6205) (6422:6422:6422))
        (PORT d[6] (4666:4666:4666) (4895:4895:4895))
        (PORT d[7] (7339:7339:7339) (7418:7418:7418))
        (PORT d[8] (6871:6871:6871) (6998:6998:6998))
        (PORT d[9] (5263:5263:5263) (5405:5405:5405))
        (PORT d[10] (5419:5419:5419) (5570:5570:5570))
        (PORT d[11] (6741:6741:6741) (6798:6798:6798))
        (PORT d[12] (7346:7346:7346) (7466:7466:7466))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2575:2575:2575))
        (PORT d[0] (2252:2252:2252) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (976:976:976))
        (PORT datab (1504:1504:1504) (1572:1572:1572))
        (PORT datac (3114:3114:3114) (3149:3149:3149))
        (PORT datad (2575:2575:2575) (2740:2740:2740))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datac (2137:2137:2137) (2228:2228:2228))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2182:2182:2182) (2267:2267:2267))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8234:8234:8234) (8468:8468:8468))
        (PORT d[1] (3291:3291:3291) (3384:3384:3384))
        (PORT d[2] (2783:2783:2783) (2918:2918:2918))
        (PORT d[3] (7707:7707:7707) (7883:7883:7883))
        (PORT d[4] (3006:3006:3006) (3140:3140:3140))
        (PORT d[5] (3841:3841:3841) (3932:3932:3932))
        (PORT d[6] (5149:5149:5149) (4950:4950:4950))
        (PORT d[7] (5803:5803:5803) (5778:5778:5778))
        (PORT d[8] (6414:6414:6414) (6687:6687:6687))
        (PORT d[9] (7586:7586:7586) (7904:7904:7904))
        (PORT d[10] (5663:5663:5663) (5816:5816:5816))
        (PORT d[11] (7310:7310:7310) (7556:7556:7556))
        (PORT d[12] (5279:5279:5279) (5192:5192:5192))
        (PORT clk (2529:2529:2529) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (PORT d[0] (4262:4262:4262) (4124:4124:4124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6589:6589:6589) (6814:6814:6814))
        (PORT d[1] (2554:2554:2554) (2634:2634:2634))
        (PORT d[2] (6468:6468:6468) (6287:6287:6287))
        (PORT d[3] (7002:7002:7002) (7175:7175:7175))
        (PORT d[4] (2269:2269:2269) (2384:2384:2384))
        (PORT d[5] (6105:6105:6105) (6138:6138:6138))
        (PORT d[6] (4038:4038:4038) (3952:3952:3952))
        (PORT d[7] (7137:7137:7137) (7264:7264:7264))
        (PORT d[8] (6800:6800:6800) (7073:7073:7073))
        (PORT d[9] (7305:7305:7305) (7687:7687:7687))
        (PORT d[10] (4410:4410:4410) (4629:4629:4629))
        (PORT d[11] (9772:9772:9772) (10073:10073:10073))
        (PORT d[12] (6603:6603:6603) (6652:6652:6652))
        (PORT clk (2513:2513:2513) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2538:2538:2538))
        (PORT d[0] (3513:3513:3513) (3457:3457:3457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7384:7384:7384) (7694:7694:7694))
        (PORT d[1] (3405:3405:3405) (3560:3560:3560))
        (PORT d[2] (3665:3665:3665) (3629:3629:3629))
        (PORT d[3] (7790:7790:7790) (8041:8041:8041))
        (PORT d[4] (3065:3065:3065) (3264:3264:3264))
        (PORT d[5] (4670:4670:4670) (4702:4702:4702))
        (PORT d[6] (4186:4186:4186) (4405:4405:4405))
        (PORT d[7] (6018:6018:6018) (6101:6101:6101))
        (PORT d[8] (6448:6448:6448) (6764:6764:6764))
        (PORT d[9] (7470:7470:7470) (7935:7935:7935))
        (PORT d[10] (2683:2683:2683) (2803:2803:2803))
        (PORT d[11] (7483:7483:7483) (7751:7751:7751))
        (PORT d[12] (6153:6153:6153) (6228:6228:6228))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (PORT d[0] (3065:3065:3065) (2939:2939:2939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7636:7636:7636) (7852:7852:7852))
        (PORT d[1] (2910:2910:2910) (2987:2987:2987))
        (PORT d[2] (2380:2380:2380) (2460:2460:2460))
        (PORT d[3] (7266:7266:7266) (7431:7431:7431))
        (PORT d[4] (5095:5095:5095) (5219:5219:5219))
        (PORT d[5] (6431:6431:6431) (6459:6459:6459))
        (PORT d[6] (3662:3662:3662) (3571:3571:3571))
        (PORT d[7] (4595:4595:4595) (4531:4531:4531))
        (PORT d[8] (7155:7155:7155) (7434:7434:7434))
        (PORT d[9] (4488:4488:4488) (4595:4595:4595))
        (PORT d[10] (4756:4756:4756) (4970:4970:4970))
        (PORT d[11] (10110:10110:10110) (10406:10406:10406))
        (PORT d[12] (3125:3125:3125) (3037:3037:3037))
        (PORT clk (2527:2527:2527) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2552:2552:2552))
        (PORT d[0] (2148:2148:2148) (2000:2000:2000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3187:3187:3187) (3420:3420:3420))
        (PORT datab (2018:2018:2018) (2071:2071:2071))
        (PORT datac (2267:2267:2267) (2244:2244:2244))
        (PORT datad (1618:1618:1618) (1559:1559:1559))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3189:3189:3189) (3422:3422:3422))
        (PORT datab (2861:2861:2861) (2817:2817:2817))
        (PORT datac (1699:1699:1699) (1664:1664:1664))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7164:7164:7164) (7349:7349:7349))
        (PORT d[1] (5135:5135:5135) (5186:5186:5186))
        (PORT d[2] (4499:4499:4499) (4562:4562:4562))
        (PORT d[3] (7327:7327:7327) (7491:7491:7491))
        (PORT d[4] (2995:2995:2995) (3125:3125:3125))
        (PORT d[5] (5988:5988:5988) (5888:5888:5888))
        (PORT d[6] (2676:2676:2676) (2794:2794:2794))
        (PORT d[7] (6929:6929:6929) (7001:7001:7001))
        (PORT d[8] (6159:6159:6159) (6448:6448:6448))
        (PORT d[9] (6376:6376:6376) (6602:6602:6602))
        (PORT d[10] (5494:5494:5494) (5704:5704:5704))
        (PORT d[11] (7807:7807:7807) (7961:7961:7961))
        (PORT d[12] (6417:6417:6417) (6535:6535:6535))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (PORT d[0] (4225:4225:4225) (4193:4193:4193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7391:7391:7391) (7641:7641:7641))
        (PORT d[1] (3741:3741:3741) (3755:3755:3755))
        (PORT d[2] (5754:5754:5754) (5905:5905:5905))
        (PORT d[3] (8282:8282:8282) (8496:8496:8496))
        (PORT d[4] (3926:3926:3926) (4178:4178:4178))
        (PORT d[5] (4017:4017:4017) (3975:3975:3975))
        (PORT d[6] (3090:3090:3090) (3175:3175:3175))
        (PORT d[7] (6365:6365:6365) (6380:6380:6380))
        (PORT d[8] (6644:6644:6644) (6902:6902:6902))
        (PORT d[9] (5079:5079:5079) (5310:5310:5310))
        (PORT d[10] (4082:4082:4082) (4263:4263:4263))
        (PORT d[11] (6992:6992:6992) (7213:7213:7213))
        (PORT d[12] (6703:6703:6703) (6809:6809:6809))
        (PORT clk (2478:2478:2478) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2508:2508:2508))
        (PORT d[0] (2959:2959:2959) (3105:3105:3105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3188:3188:3188) (3421:3421:3421))
        (PORT datab (3854:3854:3854) (3891:3891:3891))
        (PORT datac (1979:1979:1979) (2031:2031:2031))
        (PORT datad (3039:3039:3039) (3104:3104:3104))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9216:9216:9216) (9527:9527:9527))
        (PORT d[1] (4839:4839:4839) (4996:4996:4996))
        (PORT d[2] (2642:2642:2642) (2735:2735:2735))
        (PORT d[3] (2693:2693:2693) (2672:2672:2672))
        (PORT d[4] (2266:2266:2266) (2386:2386:2386))
        (PORT d[5] (6197:6197:6197) (6236:6236:6236))
        (PORT d[6] (5847:5847:5847) (6080:6080:6080))
        (PORT d[7] (7087:7087:7087) (7162:7162:7162))
        (PORT d[8] (5264:5264:5264) (5450:5450:5450))
        (PORT d[9] (5043:5043:5043) (5091:5091:5091))
        (PORT d[10] (1963:1963:1963) (2052:2052:2052))
        (PORT d[11] (2345:2345:2345) (2308:2308:2308))
        (PORT d[12] (2114:2114:2114) (2109:2109:2109))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (1406:1406:1406) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8483:8483:8483) (8795:8795:8795))
        (PORT d[1] (4139:4139:4139) (4299:4299:4299))
        (PORT d[2] (2290:2290:2290) (2385:2385:2385))
        (PORT d[3] (7366:7366:7366) (7590:7590:7590))
        (PORT d[4] (2649:2649:2649) (2770:2770:2770))
        (PORT d[5] (5490:5490:5490) (5538:5538:5538))
        (PORT d[6] (5129:5129:5129) (5366:5366:5366))
        (PORT d[7] (3414:3414:3414) (3375:3375:3375))
        (PORT d[8] (7850:7850:7850) (8154:8154:8154))
        (PORT d[9] (4361:4361:4361) (4435:4435:4435))
        (PORT d[10] (4483:4483:4483) (4703:4703:4703))
        (PORT d[11] (8190:8190:8190) (8447:8447:8447))
        (PORT d[12] (6651:6651:6651) (6750:6750:6750))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT d[0] (3305:3305:3305) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (996:996:996) (973:973:973))
        (PORT datac (3148:3148:3148) (3369:3369:3369))
        (PORT datad (1288:1288:1288) (1259:1259:1259))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2369:2369:2369) (2362:2362:2362))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (3063:3063:3063) (3233:3233:3233))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1424:1424:1424) (1449:1449:1449))
        (PORT datab (1393:1393:1393) (1421:1421:1421))
        (PORT datac (987:987:987) (1021:1021:1021))
        (PORT datad (1563:1563:1563) (1520:1520:1520))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (882:882:882) (939:939:939))
        (PORT datac (885:885:885) (848:848:848))
        (PORT datad (1064:1064:1064) (1059:1059:1059))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (369:369:369))
        (PORT datab (696:696:696) (694:694:694))
        (PORT datac (1509:1509:1509) (1454:1454:1454))
        (PORT datad (267:267:267) (305:305:305))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|qout\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2595:2595:2595) (2615:2615:2615))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6625:6625:6625) (6850:6850:6850))
        (PORT d[1] (4004:4004:4004) (4112:4112:4112))
        (PORT d[2] (5644:5644:5644) (5504:5504:5504))
        (PORT d[3] (7995:7995:7995) (8198:8198:8198))
        (PORT d[4] (4040:4040:4040) (4174:4174:4174))
        (PORT d[5] (5767:5767:5767) (5795:5795:5795))
        (PORT d[6] (4412:4412:4412) (4328:4328:4328))
        (PORT d[7] (6809:6809:6809) (6937:6937:6937))
        (PORT d[8] (6417:6417:6417) (6693:6693:6693))
        (PORT d[9] (6645:6645:6645) (7042:7042:7042))
        (PORT d[10] (5278:5278:5278) (5536:5536:5536))
        (PORT d[11] (9445:9445:9445) (9740:9740:9740))
        (PORT d[12] (5918:5918:5918) (5979:5979:5979))
        (PORT clk (2485:2485:2485) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2510:2510:2510))
        (PORT d[0] (5242:5242:5242) (5368:5368:5368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1612:1612:1612))
        (PORT d[1] (1581:1581:1581) (1634:1634:1634))
        (PORT d[2] (2416:2416:2416) (2424:2424:2424))
        (PORT d[3] (1564:1564:1564) (1618:1618:1618))
        (PORT d[4] (1340:1340:1340) (1401:1401:1401))
        (PORT d[5] (2283:2283:2283) (2320:2320:2320))
        (PORT d[6] (1612:1612:1612) (1663:1663:1663))
        (PORT d[7] (6267:6267:6267) (6256:6256:6256))
        (PORT d[8] (1329:1329:1329) (1400:1400:1400))
        (PORT d[9] (1676:1676:1676) (1736:1736:1736))
        (PORT d[10] (2085:2085:2085) (2091:2091:2091))
        (PORT d[11] (1280:1280:1280) (1338:1338:1338))
        (PORT clk (2556:2556:2556) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (PORT d[0] (1258:1258:1258) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT datab (2660:2660:2660) (2683:2683:2683))
        (PORT datac (2730:2730:2730) (2780:2780:2780))
        (PORT datad (403:403:403) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4576:4576:4576) (4614:4614:4614))
        (PORT d[1] (3860:3860:3860) (4071:4071:4071))
        (PORT d[2] (5648:5648:5648) (5787:5787:5787))
        (PORT d[3] (6428:6428:6428) (6485:6485:6485))
        (PORT d[4] (3317:3317:3317) (3567:3567:3567))
        (PORT d[5] (5169:5169:5169) (5356:5356:5356))
        (PORT d[6] (3581:3581:3581) (3794:3794:3794))
        (PORT d[7] (5491:5491:5491) (5532:5532:5532))
        (PORT d[8] (6201:6201:6201) (6324:6324:6324))
        (PORT d[9] (3835:3835:3835) (3940:3940:3940))
        (PORT d[10] (5043:5043:5043) (5186:5186:5186))
        (PORT d[11] (7044:7044:7044) (7117:7117:7117))
        (PORT d[12] (5859:5859:5859) (5946:5946:5946))
        (PORT clk (2490:2490:2490) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2516:2516:2516))
        (PORT d[0] (2179:2179:2179) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6021:6021:6021) (6061:6061:6061))
        (PORT d[1] (4269:4269:4269) (4441:4441:4441))
        (PORT d[2] (3249:3249:3249) (3234:3234:3234))
        (PORT d[3] (7981:7981:7981) (8054:8054:8054))
        (PORT d[4] (2133:2133:2133) (2274:2274:2274))
        (PORT d[5] (5391:5391:5391) (5552:5552:5552))
        (PORT d[6] (2778:2778:2778) (2912:2912:2912))
        (PORT d[7] (5829:5829:5829) (5834:5834:5834))
        (PORT d[8] (7599:7599:7599) (7718:7718:7718))
        (PORT d[9] (4256:4256:4256) (4405:4405:4405))
        (PORT d[10] (3564:3564:3564) (3659:3659:3659))
        (PORT d[11] (8396:8396:8396) (8466:8466:8466))
        (PORT d[12] (7399:7399:7399) (7495:7495:7495))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (PORT d[0] (3964:3964:3964) (3869:3869:3869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1784:1784:1784) (1878:1878:1878))
        (PORT datab (2550:2550:2550) (2611:2611:2611))
        (PORT datac (2622:2622:2622) (2789:2789:2789))
        (PORT datad (968:968:968) (930:930:930))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8872:8872:8872) (9126:9126:9126))
        (PORT d[1] (4725:4725:4725) (4729:4729:4729))
        (PORT d[2] (7126:7126:7126) (7259:7259:7259))
        (PORT d[3] (7772:7772:7772) (7979:7979:7979))
        (PORT d[4] (2127:2127:2127) (2237:2237:2237))
        (PORT d[5] (5254:5254:5254) (5220:5220:5220))
        (PORT d[6] (2397:2397:2397) (2490:2490:2490))
        (PORT d[7] (5445:5445:5445) (5412:5412:5412))
        (PORT d[8] (6659:6659:6659) (6891:6891:6891))
        (PORT d[9] (4646:4646:4646) (4835:4835:4835))
        (PORT d[10] (3676:3676:3676) (3820:3820:3820))
        (PORT d[11] (6853:6853:6853) (7025:7025:7025))
        (PORT d[12] (8069:8069:8069) (8169:8169:8169))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (PORT d[0] (2608:2608:2608) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8128:8128:8128) (8395:8395:8395))
        (PORT d[1] (4064:4064:4064) (4068:4068:4068))
        (PORT d[2] (6412:6412:6412) (6553:6553:6553))
        (PORT d[3] (7435:7435:7435) (7645:7645:7645))
        (PORT d[4] (4576:4576:4576) (4819:4819:4819))
        (PORT d[5] (4524:4524:4524) (4487:4487:4487))
        (PORT d[6] (2752:2752:2752) (2843:2843:2843))
        (PORT d[7] (7082:7082:7082) (7096:7096:7096))
        (PORT d[8] (5975:5975:5975) (6218:6218:6218))
        (PORT d[9] (5398:5398:5398) (5622:5622:5622))
        (PORT d[10] (4794:4794:4794) (4969:4969:4969))
        (PORT d[11] (7380:7380:7380) (7605:7605:7605))
        (PORT d[12] (7398:7398:7398) (7499:7499:7499))
        (PORT clk (2458:2458:2458) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2489:2489:2489))
        (PORT d[0] (3259:3259:3259) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2223:2223:2223) (2155:2155:2155))
        (PORT datac (2622:2622:2622) (2789:2789:2789))
        (PORT datad (2017:2017:2017) (1994:1994:1994))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2017:2017:2017) (2098:2098:2098))
        (PORT datab (881:881:881) (862:862:862))
        (PORT datac (2624:2624:2624) (2791:2791:2791))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8852:8852:8852) (9118:9118:9118))
        (PORT d[1] (4724:4724:4724) (4722:4722:4722))
        (PORT d[2] (6737:6737:6737) (6873:6873:6873))
        (PORT d[3] (7728:7728:7728) (7941:7941:7941))
        (PORT d[4] (2109:2109:2109) (2217:2217:2217))
        (PORT d[5] (4854:4854:4854) (4823:4823:4823))
        (PORT d[6] (2420:2420:2420) (2516:2516:2516))
        (PORT d[7] (7823:7823:7823) (7831:7831:7831))
        (PORT d[8] (6331:6331:6331) (6568:6568:6568))
        (PORT d[9] (4672:4672:4672) (4859:4859:4859))
        (PORT d[10] (3393:3393:3393) (3544:3544:3544))
        (PORT d[11] (6608:6608:6608) (6788:6788:6788))
        (PORT d[12] (7719:7719:7719) (7821:7821:7821))
        (PORT clk (2497:2497:2497) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (PORT d[0] (3506:3506:3506) (3397:3397:3397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1961:1961:1961))
        (PORT d[1] (2531:2531:2531) (2561:2561:2561))
        (PORT d[2] (2037:2037:2037) (2035:2035:2035))
        (PORT d[3] (1943:1943:1943) (2000:2000:2000))
        (PORT d[4] (3178:3178:3178) (3352:3352:3352))
        (PORT d[5] (4315:4315:4315) (4275:4275:4275))
        (PORT d[6] (2222:2222:2222) (2247:2247:2247))
        (PORT d[7] (7012:7012:7012) (7084:7084:7084))
        (PORT d[8] (5720:5720:5720) (5971:5971:5971))
        (PORT d[9] (1685:1685:1685) (1745:1745:1745))
        (PORT d[10] (3701:3701:3701) (3839:3839:3839))
        (PORT d[11] (1554:1554:1554) (1600:1600:1600))
        (PORT d[12] (6025:6025:6025) (6110:6110:6110))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT d[0] (2359:2359:2359) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2141:2141:2141) (2049:2049:2049))
        (PORT datab (2553:2553:2553) (2711:2711:2711))
        (PORT datac (1188:1188:1188) (1273:1273:1273))
        (PORT datad (1365:1365:1365) (1351:1351:1351))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6464:6464:6464) (6638:6638:6638))
        (PORT d[1] (3615:3615:3615) (3745:3745:3745))
        (PORT d[2] (4427:4427:4427) (4649:4649:4649))
        (PORT d[3] (6058:6058:6058) (6103:6103:6103))
        (PORT d[4] (3056:3056:3056) (3216:3216:3216))
        (PORT d[5] (4266:4266:4266) (4405:4405:4405))
        (PORT d[6] (4409:4409:4409) (4705:4705:4705))
        (PORT d[7] (6429:6429:6429) (6557:6557:6557))
        (PORT d[8] (5733:5733:5733) (5966:5966:5966))
        (PORT d[9] (5456:5456:5456) (5732:5732:5732))
        (PORT d[10] (2715:2715:2715) (2873:2873:2873))
        (PORT d[11] (6044:6044:6044) (6132:6132:6132))
        (PORT d[12] (5390:5390:5390) (5385:5385:5385))
        (PORT clk (2525:2525:2525) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (PORT d[0] (5010:5010:5010) (4807:4807:4807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6964:6964:6964) (7185:7185:7185))
        (PORT d[1] (4376:4376:4376) (4466:4466:4466))
        (PORT d[2] (6163:6163:6163) (5991:5991:5991))
        (PORT d[3] (8359:8359:8359) (8543:8543:8543))
        (PORT d[4] (4051:4051:4051) (4187:4187:4187))
        (PORT d[5] (5735:5735:5735) (5767:5767:5767))
        (PORT d[6] (4380:4380:4380) (4291:4291:4291))
        (PORT d[7] (6805:6805:6805) (6938:6938:6938))
        (PORT d[8] (6426:6426:6426) (6703:6703:6703))
        (PORT d[9] (6958:6958:6958) (7343:7343:7343))
        (PORT d[10] (5286:5286:5286) (5544:5544:5544))
        (PORT d[11] (9419:9419:9419) (9719:9719:9719))
        (PORT d[12] (6256:6256:6256) (6312:6312:6312))
        (PORT clk (2476:2476:2476) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (PORT d[0] (5565:5565:5565) (5454:5454:5454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1488:1488:1488))
        (PORT datab (2372:2372:2372) (2422:2422:2422))
        (PORT datac (689:689:689) (735:735:735))
        (PORT datad (2769:2769:2769) (2785:2785:2785))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6809:6809:6809) (7019:7019:7019))
        (PORT d[1] (3440:3440:3440) (3600:3600:3600))
        (PORT d[2] (4566:4566:4566) (4813:4813:4813))
        (PORT d[3] (5566:5566:5566) (5562:5562:5562))
        (PORT d[4] (3826:3826:3826) (4041:4041:4041))
        (PORT d[5] (4323:4323:4323) (4463:4463:4463))
        (PORT d[6] (4292:4292:4292) (4529:4529:4529))
        (PORT d[7] (6353:6353:6353) (6435:6435:6435))
        (PORT d[8] (5992:5992:5992) (6261:6261:6261))
        (PORT d[9] (5740:5740:5740) (6014:6014:6014))
        (PORT d[10] (2861:2861:2861) (3076:3076:3076))
        (PORT d[11] (5711:5711:5711) (5815:5815:5815))
        (PORT d[12] (5766:5766:5766) (5804:5804:5804))
        (PORT clk (2542:2542:2542) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (PORT d[0] (2310:2310:2310) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6151:6151:6151) (6110:6110:6110))
        (PORT d[1] (1835:1835:1835) (1811:1811:1811))
        (PORT d[2] (2915:2915:2915) (2872:2872:2872))
        (PORT d[3] (1676:1676:1676) (1674:1674:1674))
        (PORT d[4] (2651:2651:2651) (2770:2770:2770))
        (PORT d[5] (2724:2724:2724) (2700:2700:2700))
        (PORT d[6] (2387:2387:2387) (2354:2354:2354))
        (PORT d[7] (2650:2650:2650) (2619:2619:2619))
        (PORT d[8] (4896:4896:4896) (5059:5059:5059))
        (PORT d[9] (1955:1955:1955) (1933:1933:1933))
        (PORT d[10] (1789:1789:1789) (1852:1852:1852))
        (PORT d[11] (2741:2741:2741) (2720:2720:2720))
        (PORT d[12] (2050:2050:2050) (2024:2024:2024))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (PORT d[0] (1818:1818:1818) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5790:5790:5790) (5745:5745:5745))
        (PORT d[1] (4407:4407:4407) (4495:4495:4495))
        (PORT d[2] (4907:4907:4907) (5119:5119:5119))
        (PORT d[3] (4304:4304:4304) (4255:4255:4255))
        (PORT d[4] (2674:2674:2674) (2794:2794:2794))
        (PORT d[5] (2081:2081:2081) (2081:2081:2081))
        (PORT d[6] (2415:2415:2415) (2386:2386:2386))
        (PORT d[7] (2389:2389:2389) (2361:2361:2361))
        (PORT d[8] (4859:4859:4859) (5008:5008:5008))
        (PORT d[9] (7964:7964:7964) (8235:8235:8235))
        (PORT d[10] (2115:2115:2115) (2174:2174:2174))
        (PORT d[11] (2773:2773:2773) (2756:2756:2756))
        (PORT d[12] (2378:2378:2378) (2342:2342:2342))
        (PORT clk (2567:2567:2567) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (PORT d[0] (901:901:901) (830:830:830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6495:6495:6495) (6668:6668:6668))
        (PORT d[1] (3334:3334:3334) (3414:3414:3414))
        (PORT d[2] (2018:2018:2018) (2100:2100:2100))
        (PORT d[3] (7540:7540:7540) (7656:7656:7656))
        (PORT d[4] (3300:3300:3300) (3404:3404:3404))
        (PORT d[5] (3458:3458:3458) (3480:3480:3480))
        (PORT d[6] (3238:3238:3238) (3146:3146:3146))
        (PORT d[7] (4299:4299:4299) (4214:4214:4214))
        (PORT d[8] (7070:7070:7070) (7265:7265:7265))
        (PORT d[9] (4846:4846:4846) (4952:4952:4952))
        (PORT d[10] (3395:3395:3395) (3498:3498:3498))
        (PORT d[11] (7950:7950:7950) (8076:8076:8076))
        (PORT d[12] (2765:2765:2765) (2681:2681:2681))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (3135:3135:3135) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1152:1152:1152))
        (PORT datab (1039:1039:1039) (1022:1022:1022))
        (PORT datac (1965:1965:1965) (1968:1968:1968))
        (PORT datad (2678:2678:2678) (2867:2867:2867))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2809:2809:2809) (3028:3028:3028))
        (PORT datab (3103:3103:3103) (3084:3084:3084))
        (PORT datac (764:764:764) (771:771:771))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1265:1265:1265))
        (PORT datab (397:397:397) (413:413:413))
        (PORT datac (2701:2701:2701) (2857:2857:2857))
        (PORT datad (646:646:646) (626:626:626))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2750:2750:2750) (2898:2898:2898))
        (PORT datab (1669:1669:1669) (1668:1668:1668))
        (PORT datac (2902:2902:2902) (2880:2880:2880))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6846:6846:6846) (7035:7035:7035))
        (PORT d[1] (2954:2954:2954) (3069:3069:3069))
        (PORT d[2] (3702:3702:3702) (3856:3856:3856))
        (PORT d[3] (6122:6122:6122) (6219:6219:6219))
        (PORT d[4] (2706:2706:2706) (2872:2872:2872))
        (PORT d[5] (4269:4269:4269) (4411:4411:4411))
        (PORT d[6] (5511:5511:5511) (5806:5806:5806))
        (PORT d[7] (7154:7154:7154) (7280:7280:7280))
        (PORT d[8] (7157:7157:7157) (7381:7381:7381))
        (PORT d[9] (5423:5423:5423) (5697:5697:5697))
        (PORT d[10] (2666:2666:2666) (2782:2782:2782))
        (PORT d[11] (6152:6152:6152) (6293:6293:6293))
        (PORT d[12] (6195:6195:6195) (6200:6200:6200))
        (PORT clk (2484:2484:2484) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2511:2511:2511))
        (PORT d[0] (3530:3530:3530) (3661:3661:3661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6841:6841:6841) (7032:7032:7032))
        (PORT d[1] (2967:2967:2967) (3086:3086:3086))
        (PORT d[2] (4417:4417:4417) (4632:4632:4632))
        (PORT d[3] (6162:6162:6162) (6261:6261:6261))
        (PORT d[4] (2711:2711:2711) (2873:2873:2873))
        (PORT d[5] (4323:4323:4323) (4469:4469:4469))
        (PORT d[6] (5146:5146:5146) (5438:5438:5438))
        (PORT d[7] (6798:6798:6798) (6925:6925:6925))
        (PORT d[8] (5665:5665:5665) (5896:5896:5896))
        (PORT d[9] (5534:5534:5534) (5818:5818:5818))
        (PORT d[10] (2689:2689:2689) (2848:2848:2848))
        (PORT d[11] (6112:6112:6112) (6251:6251:6251))
        (PORT d[12] (5828:5828:5828) (5834:5834:5834))
        (PORT clk (2489:2489:2489) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2520:2520:2520))
        (PORT d[0] (3581:3581:3581) (3350:3350:3350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2486:2486:2486) (2662:2662:2662))
        (PORT datab (2711:2711:2711) (2746:2746:2746))
        (PORT datac (1748:1748:1748) (1792:1792:1792))
        (PORT datad (3373:3373:3373) (3567:3567:3567))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8162:8162:8162) (8367:8367:8367))
        (PORT d[1] (3212:3212:3212) (3305:3305:3305))
        (PORT d[2] (3733:3733:3733) (3852:3852:3852))
        (PORT d[3] (7961:7961:7961) (8094:8094:8094))
        (PORT d[4] (4432:4432:4432) (4595:4595:4595))
        (PORT d[5] (4936:4936:4936) (5015:5015:5015))
        (PORT d[6] (5808:5808:5808) (5553:5553:5553))
        (PORT d[7] (6202:6202:6202) (6188:6188:6188))
        (PORT d[8] (7357:7357:7357) (7594:7594:7594))
        (PORT d[9] (6120:6120:6120) (6382:6382:6382))
        (PORT d[10] (4124:4124:4124) (4294:4294:4294))
        (PORT d[11] (8487:8487:8487) (8621:8621:8621))
        (PORT d[12] (6555:6555:6555) (6482:6482:6482))
        (PORT clk (2549:2549:2549) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (PORT d[0] (3904:3904:3904) (3756:3756:3756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5416:5416:5416) (5542:5542:5542))
        (PORT d[1] (5007:5007:5007) (5265:5265:5265))
        (PORT d[2] (4532:4532:4532) (4587:4587:4587))
        (PORT d[3] (7059:7059:7059) (7080:7080:7080))
        (PORT d[4] (2742:2742:2742) (2894:2894:2894))
        (PORT d[5] (5183:5183:5183) (5364:5364:5364))
        (PORT d[6] (4690:4690:4690) (4916:4916:4916))
        (PORT d[7] (7332:7332:7332) (7410:7410:7410))
        (PORT d[8] (6895:6895:6895) (7024:7024:7024))
        (PORT d[9] (5224:5224:5224) (5365:5365:5365))
        (PORT d[10] (5380:5380:5380) (5530:5530:5530))
        (PORT d[11] (6688:6688:6688) (6739:6739:6739))
        (PORT d[12] (7355:7355:7355) (7476:7476:7476))
        (PORT clk (2545:2545:2545) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (PORT d[0] (3743:3743:3743) (3811:3811:3811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (778:778:778))
        (PORT datab (2723:2723:2723) (2891:2891:2891))
        (PORT datac (2235:2235:2235) (2332:2332:2332))
        (PORT datad (4015:4015:4015) (3942:3942:3942))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6961:6961:6961) (7183:7183:7183))
        (PORT d[1] (4387:4387:4387) (4492:4492:4492))
        (PORT d[2] (5938:5938:5938) (5795:5795:5795))
        (PORT d[3] (8369:8369:8369) (8552:8552:8552))
        (PORT d[4] (4416:4416:4416) (4550:4550:4550))
        (PORT d[5] (6096:6096:6096) (6127:6127:6127))
        (PORT d[6] (4357:4357:4357) (4266:4266:4266))
        (PORT d[7] (7174:7174:7174) (7303:7303:7303))
        (PORT d[8] (6792:6792:6792) (7064:7064:7064))
        (PORT d[9] (6979:6979:6979) (7368:7368:7368))
        (PORT d[10] (4454:4454:4454) (4667:4667:4667))
        (PORT d[11] (9789:9789:9789) (10084:10084:10084))
        (PORT d[12] (6278:6278:6278) (6337:6337:6337))
        (PORT clk (2487:2487:2487) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2518:2518:2518))
        (PORT d[0] (4759:4759:4759) (4692:4692:4692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5475:5475:5475) (5425:5425:5425))
        (PORT d[1] (3676:3676:3676) (3780:3780:3780))
        (PORT d[2] (4288:4288:4288) (4511:4511:4511))
        (PORT d[3] (3597:3597:3597) (3553:3553:3553))
        (PORT d[4] (2674:2674:2674) (2790:2790:2790))
        (PORT d[5] (3076:3076:3076) (3045:3045:3045))
        (PORT d[6] (3159:3159:3159) (3125:3125:3125))
        (PORT d[7] (5060:5060:5060) (5013:5013:5013))
        (PORT d[8] (6333:6333:6333) (6559:6559:6559))
        (PORT d[9] (7228:7228:7228) (7500:7500:7500))
        (PORT d[10] (2492:2492:2492) (2562:2562:2562))
        (PORT d[11] (5587:5587:5587) (5559:5559:5559))
        (PORT d[12] (6967:6967:6967) (7016:7016:7016))
        (PORT clk (2555:2555:2555) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (PORT d[0] (818:818:818) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2620:2620:2620) (2650:2650:2650))
        (PORT datab (2724:2724:2724) (2892:2892:2892))
        (PORT datac (691:691:691) (736:736:736))
        (PORT datad (1273:1273:1273) (1248:1248:1248))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6159:6159:6159) (6117:6117:6117))
        (PORT d[1] (1795:1795:1795) (1784:1784:1784))
        (PORT d[2] (2908:2908:2908) (2864:2864:2864))
        (PORT d[3] (2305:2305:2305) (2277:2277:2277))
        (PORT d[4] (2999:2999:2999) (3109:3109:3109))
        (PORT d[5] (2702:2702:2702) (2673:2673:2673))
        (PORT d[6] (2358:2358:2358) (2321:2321:2321))
        (PORT d[7] (2399:2399:2399) (2373:2373:2373))
        (PORT d[8] (4879:4879:4879) (5042:5042:5042))
        (PORT d[9] (2278:2278:2278) (2252:2252:2252))
        (PORT d[10] (1519:1519:1519) (1612:1612:1612))
        (PORT d[11] (2398:2398:2398) (2375:2375:2375))
        (PORT d[12] (1432:1432:1432) (1425:1425:1425))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (PORT d[0] (3314:3314:3314) (3482:3482:3482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7229:7229:7229) (7449:7449:7449))
        (PORT d[1] (3454:3454:3454) (3619:3619:3619))
        (PORT d[2] (4610:4610:4610) (4860:4860:4860))
        (PORT d[3] (4648:4648:4648) (4601:4601:4601))
        (PORT d[4] (4190:4190:4190) (4403:4403:4403))
        (PORT d[5] (4700:4700:4700) (4840:4840:4840))
        (PORT d[6] (4296:4296:4296) (4544:4544:4544))
        (PORT d[7] (6376:6376:6376) (6466:6466:6466))
        (PORT d[8] (6739:6739:6739) (6986:6986:6986))
        (PORT d[9] (5752:5752:5752) (6019:6019:6019))
        (PORT d[10] (2826:2826:2826) (3037:3037:3037))
        (PORT d[11] (5796:5796:5796) (5908:5908:5908))
        (PORT d[12] (6169:6169:6169) (6214:6214:6214))
        (PORT clk (2522:2522:2522) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2554:2554:2554))
        (PORT d[0] (2856:2856:2856) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1037:1037:1037))
        (PORT datab (1673:1673:1673) (1721:1721:1721))
        (PORT datac (688:688:688) (733:733:733))
        (PORT datad (2694:2694:2694) (2851:2851:2851))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1270:1270:1270))
        (PORT datab (402:402:402) (418:418:418))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (826:826:826))
        (PORT datac (2695:2695:2695) (2850:2850:2850))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7856:7856:7856) (8066:8066:8066))
        (PORT d[1] (3249:3249:3249) (3343:3343:3343))
        (PORT d[2] (2712:2712:2712) (2847:2847:2847))
        (PORT d[3] (7617:7617:7617) (7758:7758:7758))
        (PORT d[4] (4098:4098:4098) (4268:4268:4268))
        (PORT d[5] (4614:4614:4614) (4702:4702:4702))
        (PORT d[6] (6134:6134:6134) (5870:5870:5870))
        (PORT d[7] (5479:5479:5479) (5470:5470:5470))
        (PORT d[8] (7023:7023:7023) (7266:7266:7266))
        (PORT d[9] (5787:5787:5787) (6050:6050:6050))
        (PORT d[10] (3787:3787:3787) (3958:3958:3958))
        (PORT d[11] (6896:6896:6896) (7107:7107:7107))
        (PORT d[12] (6232:6232:6232) (6164:6164:6164))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT d[0] (2786:2786:2786) (2814:2814:2814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2330:2330:2330))
        (PORT d[1] (2248:2248:2248) (2282:2282:2282))
        (PORT d[2] (2424:2424:2424) (2440:2440:2440))
        (PORT d[3] (2330:2330:2330) (2388:2388:2388))
        (PORT d[4] (3107:3107:3107) (3269:3269:3269))
        (PORT d[5] (3951:3951:3951) (3909:3909:3909))
        (PORT d[6] (5037:5037:5037) (5271:5271:5271))
        (PORT d[7] (6703:6703:6703) (6782:6782:6782))
        (PORT d[8] (5687:5687:5687) (5934:5934:5934))
        (PORT d[9] (2046:2046:2046) (2103:2103:2103))
        (PORT d[10] (4948:4948:4948) (5173:5173:5173))
        (PORT d[11] (7775:7775:7775) (8034:8034:8034))
        (PORT d[12] (5595:5595:5595) (5675:5675:5675))
        (PORT clk (2471:2471:2471) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2499:2499:2499))
        (PORT d[0] (3612:3612:3612) (3556:3556:3556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2660:2660:2660) (2790:2790:2790))
        (PORT datab (1508:1508:1508) (1576:1576:1576))
        (PORT datac (2131:2131:2131) (2088:2088:2088))
        (PORT datad (2575:2575:2575) (2740:2740:2740))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6399:6399:6399) (6443:6443:6443))
        (PORT d[1] (4652:4652:4652) (4819:4819:4819))
        (PORT d[2] (3237:3237:3237) (3231:3231:3231))
        (PORT d[3] (8344:8344:8344) (8417:8417:8417))
        (PORT d[4] (2484:2484:2484) (2621:2621:2621))
        (PORT d[5] (5740:5740:5740) (5896:5896:5896))
        (PORT d[6] (2782:2782:2782) (2913:2913:2913))
        (PORT d[7] (6162:6162:6162) (6159:6159:6159))
        (PORT d[8] (7946:7946:7946) (8066:8066:8066))
        (PORT d[9] (4617:4617:4617) (4768:4768:4768))
        (PORT d[10] (3365:3365:3365) (3471:3471:3471))
        (PORT d[11] (7218:7218:7218) (7388:7388:7388))
        (PORT d[12] (7764:7764:7764) (7863:7863:7863))
        (PORT clk (2531:2531:2531) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2552:2552:2552))
        (PORT d[0] (2785:2785:2785) (2831:2831:2831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5823:5823:5823) (5986:5986:5986))
        (PORT d[1] (5477:5477:5477) (5526:5526:5526))
        (PORT d[2] (4520:4520:4520) (4585:4585:4585))
        (PORT d[3] (7688:7688:7688) (7850:7850:7850))
        (PORT d[4] (3341:3341:3341) (3469:3469:3469))
        (PORT d[5] (6650:6650:6650) (6541:6541:6541))
        (PORT d[6] (2793:2793:2793) (2920:2920:2920))
        (PORT d[7] (7292:7292:7292) (7363:7363:7363))
        (PORT d[8] (6491:6491:6491) (6778:6778:6778))
        (PORT d[9] (5358:5358:5358) (5560:5560:5560))
        (PORT d[10] (5847:5847:5847) (6057:6057:6057))
        (PORT d[11] (8142:8142:8142) (8294:8294:8294))
        (PORT d[12] (7154:7154:7154) (7270:7270:7270))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT d[0] (2354:2354:2354) (2391:2391:2391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1251:1251:1251))
        (PORT datab (1505:1505:1505) (1572:1572:1572))
        (PORT datac (1990:1990:1990) (1972:1972:1972))
        (PORT datad (2575:2575:2575) (2740:2740:2740))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5001:5001:5001) (5083:5083:5083))
        (PORT d[1] (4586:4586:4586) (4833:4833:4833))
        (PORT d[2] (4489:4489:4489) (4543:4543:4543))
        (PORT d[3] (6075:6075:6075) (6113:6113:6113))
        (PORT d[4] (3170:3170:3170) (3352:3352:3352))
        (PORT d[5] (5192:5192:5192) (5420:5420:5420))
        (PORT d[6] (3640:3640:3640) (3875:3875:3875))
        (PORT d[7] (6342:6342:6342) (6436:6436:6436))
        (PORT d[8] (5827:5827:5827) (5965:5965:5965))
        (PORT d[9] (4234:4234:4234) (4383:4383:4383))
        (PORT d[10] (4417:4417:4417) (4580:4580:4580))
        (PORT d[11] (5686:5686:5686) (5750:5750:5750))
        (PORT d[12] (6632:6632:6632) (6746:6746:6746))
        (PORT clk (2491:2491:2491) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (PORT d[0] (2571:2571:2571) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6090:6090:6090) (6204:6204:6204))
        (PORT d[1] (6103:6103:6103) (6352:6352:6352))
        (PORT d[2] (5188:5188:5188) (5232:5232:5232))
        (PORT d[3] (7769:7769:7769) (7792:7792:7792))
        (PORT d[4] (2117:2117:2117) (2247:2247:2247))
        (PORT d[5] (6902:6902:6902) (7111:7111:7111))
        (PORT d[6] (3504:3504:3504) (3627:3627:3627))
        (PORT d[7] (8039:8039:8039) (8112:8112:8112))
        (PORT d[8] (7574:7574:7574) (7695:7695:7695))
        (PORT d[9] (5890:5890:5890) (6021:6021:6021))
        (PORT d[10] (6126:6126:6126) (6264:6264:6264))
        (PORT d[11] (7387:7387:7387) (7434:7434:7434))
        (PORT d[12] (8064:8064:8064) (8175:8175:8175))
        (PORT clk (2557:2557:2557) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (PORT d[0] (2697:2697:2697) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4210:4210:4210) (4267:4267:4267))
        (PORT datab (1506:1506:1506) (1573:1573:1573))
        (PORT datac (2504:2504:2504) (2649:2649:2649))
        (PORT datad (2661:2661:2661) (2588:2588:2588))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~107)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2144:2144:2144) (2235:2235:2235))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8102:8102:8102) (8412:8412:8412))
        (PORT d[1] (3256:3256:3256) (3260:3260:3260))
        (PORT d[2] (2799:2799:2799) (2798:2798:2798))
        (PORT d[3] (8479:8479:8479) (8735:8735:8735))
        (PORT d[4] (3197:3197:3197) (3409:3409:3409))
        (PORT d[5] (3969:3969:3969) (3924:3924:3924))
        (PORT d[6] (4346:4346:4346) (4588:4588:4588))
        (PORT d[7] (5995:5995:5995) (6083:6083:6083))
        (PORT d[8] (7033:7033:7033) (7334:7334:7334))
        (PORT d[9] (2744:2744:2744) (2797:2797:2797))
        (PORT d[10] (4523:4523:4523) (4747:4747:4747))
        (PORT d[11] (7395:7395:7395) (7658:7658:7658))
        (PORT d[12] (6977:6977:6977) (7053:7053:7053))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (PORT d[0] (3812:3812:3812) (3710:3710:3710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7766:7766:7766) (8018:8018:8018))
        (PORT d[1] (3715:3715:3715) (3724:3724:3724))
        (PORT d[2] (6046:6046:6046) (6191:6191:6191))
        (PORT d[3] (8644:8644:8644) (8856:8856:8856))
        (PORT d[4] (4283:4283:4283) (4535:4535:4535))
        (PORT d[5] (4097:4097:4097) (4065:4065:4065))
        (PORT d[6] (4346:4346:4346) (4546:4546:4546))
        (PORT d[7] (6754:6754:6754) (6771:6771:6771))
        (PORT d[8] (6994:6994:6994) (7247:7247:7247))
        (PORT d[9] (5038:5038:5038) (5266:5266:5266))
        (PORT d[10] (4488:4488:4488) (4667:4667:4667))
        (PORT d[11] (7353:7353:7353) (7574:7574:7574))
        (PORT d[12] (7024:7024:7024) (7122:7122:7122))
        (PORT clk (2454:2454:2454) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2483:2483:2483))
        (PORT d[0] (4341:4341:4341) (4352:4352:4352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2297:2297:2297) (2402:2402:2402))
        (PORT datab (1506:1506:1506) (1573:1573:1573))
        (PORT datac (2236:2236:2236) (2187:2187:2187))
        (PORT datad (2575:2575:2575) (2740:2740:2740))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (2179:2179:2179) (2264:2264:2264))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5796:5796:5796) (5958:5958:5958))
        (PORT d[1] (5466:5466:5466) (5512:5512:5512))
        (PORT d[2] (4481:4481:4481) (4529:4529:4529))
        (PORT d[3] (7669:7669:7669) (7844:7844:7844))
        (PORT d[4] (3341:3341:3341) (3468:3468:3468))
        (PORT d[5] (6313:6313:6313) (6210:6210:6210))
        (PORT d[6] (2766:2766:2766) (2892:2892:2892))
        (PORT d[7] (7303:7303:7303) (7373:7373:7373))
        (PORT d[8] (6483:6483:6483) (6770:6770:6770))
        (PORT d[9] (4999:4999:4999) (5208:5208:5208))
        (PORT d[10] (5785:5785:5785) (5983:5983:5983))
        (PORT d[11] (8150:8150:8150) (8301:8301:8301))
        (PORT d[12] (6797:6797:6797) (6917:6917:6917))
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (PORT d[0] (2935:2935:2935) (3039:3039:3039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6807:6807:6807) (6998:6998:6998))
        (PORT d[1] (4745:4745:4745) (4799:4799:4799))
        (PORT d[2] (4547:4547:4547) (4614:4614:4614))
        (PORT d[3] (6965:6965:6965) (7140:7140:7140))
        (PORT d[4] (2388:2388:2388) (2545:2545:2545))
        (PORT d[5] (5642:5642:5642) (5546:5546:5546))
        (PORT d[6] (2840:2840:2840) (2984:2984:2984))
        (PORT d[7] (6652:6652:6652) (6732:6732:6732))
        (PORT d[8] (6028:6028:6028) (6310:6310:6310))
        (PORT d[9] (6034:6034:6034) (6266:6266:6266))
        (PORT d[10] (5113:5113:5113) (5318:5318:5318))
        (PORT d[11] (7396:7396:7396) (7548:7548:7548))
        (PORT d[12] (6047:6047:6047) (6169:6169:6169))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT d[0] (3902:3902:3902) (3877:3877:3877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2527:2527:2527) (2403:2403:2403))
        (PORT datab (1736:1736:1736) (1757:1757:1757))
        (PORT datac (2222:2222:2222) (2337:2337:2337))
        (PORT datad (2276:2276:2276) (2242:2242:2242))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7742:7742:7742) (8053:8053:8053))
        (PORT d[1] (3322:3322:3322) (3346:3346:3346))
        (PORT d[2] (3444:3444:3444) (3449:3449:3449))
        (PORT d[3] (7757:7757:7757) (8015:8015:8015))
        (PORT d[4] (3188:3188:3188) (3398:3398:3398))
        (PORT d[5] (4227:4227:4227) (4222:4222:4222))
        (PORT d[6] (3988:3988:3988) (4228:4228:4228))
        (PORT d[7] (6301:6301:6301) (6378:6378:6378))
        (PORT d[8] (6694:6694:6694) (7001:7001:7001))
        (PORT d[9] (3117:3117:3117) (3166:3166:3166))
        (PORT d[10] (4207:4207:4207) (4435:4435:4435))
        (PORT d[11] (7426:7426:7426) (7689:7689:7689))
        (PORT d[12] (6632:6632:6632) (6716:6716:6716))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (PORT d[0] (3653:3653:3653) (3556:3556:3556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (1969:1969:1969))
        (PORT d[1] (2524:2524:2524) (2554:2554:2554))
        (PORT d[2] (2115:2115:2115) (2128:2128:2128))
        (PORT d[3] (1959:1959:1959) (2018:2018:2018))
        (PORT d[4] (3177:3177:3177) (3351:3351:3351))
        (PORT d[5] (4307:4307:4307) (4267:4267:4267))
        (PORT d[6] (2166:2166:2166) (2196:2196:2196))
        (PORT d[7] (7043:7043:7043) (7118:7118:7118))
        (PORT d[8] (5674:5674:5674) (5919:5919:5919))
        (PORT d[9] (1686:1686:1686) (1746:1746:1746))
        (PORT d[10] (3636:3636:3636) (3762:3762:3762))
        (PORT d[11] (1579:1579:1579) (1621:1621:1621))
        (PORT d[12] (5985:5985:5985) (6066:6066:6066))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (3703:3703:3703) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (901:901:901))
        (PORT datab (2339:2339:2339) (2294:2294:2294))
        (PORT datac (1373:1373:1373) (1343:1343:1343))
        (PORT datad (3121:3121:3121) (3342:3342:3342))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6808:6808:6808) (6951:6951:6951))
        (PORT d[1] (2901:2901:2901) (2979:2979:2979))
        (PORT d[2] (4819:4819:4819) (4980:4980:4980))
        (PORT d[3] (6847:6847:6847) (6975:6975:6975))
        (PORT d[4] (3082:3082:3082) (3207:3207:3207))
        (PORT d[5] (3093:3093:3093) (3112:3112:3112))
        (PORT d[6] (3571:3571:3571) (3481:3481:3481))
        (PORT d[7] (3513:3513:3513) (3440:3440:3440))
        (PORT d[8] (6404:6404:6404) (6599:6599:6599))
        (PORT d[9] (6568:6568:6568) (6847:6847:6847))
        (PORT d[10] (2669:2669:2669) (2779:2779:2779))
        (PORT d[11] (7212:7212:7212) (7342:7342:7342))
        (PORT d[12] (7665:7665:7665) (7675:7675:7675))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2561:2561:2561))
        (PORT d[0] (3624:3624:3624) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5232:5232:5232) (5306:5306:5306))
        (PORT d[1] (5272:5272:5272) (5524:5524:5524))
        (PORT d[2] (4742:4742:4742) (5038:5038:5038))
        (PORT d[3] (6127:6127:6127) (6191:6191:6191))
        (PORT d[4] (3593:3593:3593) (3846:3846:3846))
        (PORT d[5] (5140:5140:5140) (5317:5317:5317))
        (PORT d[6] (5078:5078:5078) (5307:5307:5307))
        (PORT d[7] (7375:7375:7375) (7448:7448:7448))
        (PORT d[8] (3891:3891:3891) (3949:3949:3949))
        (PORT d[9] (6251:6251:6251) (6453:6453:6453))
        (PORT d[10] (4887:4887:4887) (5106:5106:5106))
        (PORT d[11] (3831:3831:3831) (3874:3874:3874))
        (PORT d[12] (5807:5807:5807) (5863:5863:5863))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (PORT d[0] (4358:4358:4358) (4323:4323:4323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6029:6029:6029) (6071:6071:6071))
        (PORT d[1] (4228:4228:4228) (4398:4398:4398))
        (PORT d[2] (3237:3237:3237) (3232:3232:3232))
        (PORT d[3] (8363:8363:8363) (8434:8434:8434))
        (PORT d[4] (2141:2141:2141) (2281:2281:2281))
        (PORT d[5] (5701:5701:5701) (5853:5853:5853))
        (PORT d[6] (2810:2810:2810) (2942:2942:2942))
        (PORT d[7] (6134:6134:6134) (6129:6129:6129))
        (PORT d[8] (7937:7937:7937) (8052:8052:8052))
        (PORT d[9] (4238:4238:4238) (4394:4394:4394))
        (PORT d[10] (3749:3749:3749) (3852:3852:3852))
        (PORT d[11] (8751:8751:8751) (8814:8814:8814))
        (PORT d[12] (7376:7376:7376) (7481:7481:7481))
        (PORT clk (2524:2524:2524) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
        (PORT d[0] (1858:1858:1858) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7402:7402:7402) (7712:7712:7712))
        (PORT d[1] (3380:3380:3380) (3525:3525:3525))
        (PORT d[2] (3938:3938:3938) (3888:3888:3888))
        (PORT d[3] (7814:7814:7814) (8061:8061:8061))
        (PORT d[4] (3359:3359:3359) (3543:3543:3543))
        (PORT d[5] (4934:4934:4934) (4946:4946:4946))
        (PORT d[6] (4377:4377:4377) (4612:4612:4612))
        (PORT d[7] (5986:5986:5986) (6066:6066:6066))
        (PORT d[8] (6371:6371:6371) (6683:6683:6683))
        (PORT d[9] (7502:7502:7502) (7971:7971:7971))
        (PORT d[10] (4452:4452:4452) (4661:4661:4661))
        (PORT d[11] (7484:7484:7484) (7751:7751:7751))
        (PORT d[12] (5979:5979:5979) (6079:6079:6079))
        (PORT clk (2527:2527:2527) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2555:2555:2555))
        (PORT d[0] (3374:3374:3374) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1374:1374:1374))
        (PORT datab (2724:2724:2724) (2892:2892:2892))
        (PORT datac (691:691:691) (737:737:737))
        (PORT datad (3260:3260:3260) (3197:3197:3197))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1697:1697:1697) (1707:1707:1707))
        (PORT datab (2730:2730:2730) (2899:2899:2899))
        (PORT datac (3473:3473:3473) (3392:3392:3392))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2753:2753:2753) (2903:2903:2903))
        (PORT datab (1972:1972:1972) (1913:1913:1913))
        (PORT datac (1166:1166:1166) (1221:1221:1221))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2332:2332:2332) (2335:2335:2335))
        (PORT datab (1298:1298:1298) (1238:1238:1238))
        (PORT datac (2697:2697:2697) (2852:2852:2852))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2749:2749:2749) (2898:2898:2898))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (372:372:372))
        (PORT datab (488:488:488) (499:499:499))
        (PORT datac (897:897:897) (878:878:878))
        (PORT datad (268:268:268) (306:306:306))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|qout\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2595:2595:2595) (2615:2615:2615))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7746:7746:7746) (8055:8055:8055))
        (PORT d[1] (3437:3437:3437) (3597:3597:3597))
        (PORT d[2] (4451:4451:4451) (4376:4376:4376))
        (PORT d[3] (8092:8092:8092) (8332:8332:8332))
        (PORT d[4] (2787:2787:2787) (2961:2961:2961))
        (PORT d[5] (4753:4753:4753) (4799:4799:4799))
        (PORT d[6] (4402:4402:4402) (4641:4641:4641))
        (PORT d[7] (6354:6354:6354) (6430:6430:6430))
        (PORT d[8] (6798:6798:6798) (7109:7109:7109))
        (PORT d[9] (7835:7835:7835) (8294:8294:8294))
        (PORT d[10] (2347:2347:2347) (2470:2470:2470))
        (PORT d[11] (7433:7433:7433) (7696:7696:7696))
        (PORT d[12] (5938:5938:5938) (6036:6036:6036))
        (PORT clk (2504:2504:2504) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2534:2534:2534))
        (PORT d[0] (4087:4087:4087) (4149:4149:4149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1540:1540:1540))
        (PORT datab (2692:2692:2692) (2834:2834:2834))
        (PORT datac (3302:3302:3302) (3245:3245:3245))
        (PORT datad (635:635:635) (626:626:626))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6520:6520:6520) (6714:6714:6714))
        (PORT d[1] (3688:3688:3688) (3800:3800:3800))
        (PORT d[2] (4117:4117:4117) (4349:4349:4349))
        (PORT d[3] (6431:6431:6431) (6469:6469:6469))
        (PORT d[4] (3103:3103:3103) (3264:3264:3264))
        (PORT d[5] (4316:4316:4316) (4455:4455:4455))
        (PORT d[6] (5159:5159:5159) (5453:5453:5453))
        (PORT d[7] (6805:6805:6805) (6933:6933:6933))
        (PORT d[8] (6804:6804:6804) (7033:7033:7033))
        (PORT d[9] (5837:5837:5837) (6111:6111:6111))
        (PORT d[10] (2347:2347:2347) (2516:2516:2516))
        (PORT d[11] (6400:6400:6400) (6494:6494:6494))
        (PORT d[12] (5831:5831:5831) (5834:5834:5834))
        (PORT clk (2483:2483:2483) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (PORT d[0] (2897:2897:2897) (3051:3051:3051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6748:6748:6748) (6787:6787:6787))
        (PORT d[1] (4733:4733:4733) (4736:4736:4736))
        (PORT d[2] (7107:7107:7107) (7242:7242:7242))
        (PORT d[3] (8080:8080:8080) (8291:8291:8291))
        (PORT d[4] (2129:2129:2129) (2232:2232:2232))
        (PORT d[5] (5223:5223:5223) (5186:5186:5186))
        (PORT d[6] (2792:2792:2792) (2881:2881:2881))
        (PORT d[7] (5400:5400:5400) (5365:5365:5365))
        (PORT d[8] (6662:6662:6662) (6898:6898:6898))
        (PORT d[9] (4666:4666:4666) (4854:4854:4854))
        (PORT d[10] (3713:3713:3713) (3860:3860:3860))
        (PORT d[11] (6571:6571:6571) (6751:6751:6751))
        (PORT d[12] (8070:8070:8070) (8170:8170:8170))
        (PORT clk (2521:2521:2521) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2546:2546:2546))
        (PORT d[0] (3928:3928:3928) (3834:3834:3834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6167:6167:6167) (6329:6329:6329))
        (PORT d[1] (5818:5818:5818) (5861:5861:5861))
        (PORT d[2] (4873:4873:4873) (4934:4934:4934))
        (PORT d[3] (8052:8052:8052) (8222:8222:8222))
        (PORT d[4] (2095:2095:2095) (2218:2218:2218))
        (PORT d[5] (6990:6990:6990) (6876:6876:6876))
        (PORT d[6] (3146:3146:3146) (3271:3271:3271))
        (PORT d[7] (7643:7643:7643) (7711:7711:7711))
        (PORT d[8] (6849:6849:6849) (7132:7132:7132))
        (PORT d[9] (5691:5691:5691) (5887:5887:5887))
        (PORT d[10] (6192:6192:6192) (6396:6396:6396))
        (PORT d[11] (7750:7750:7750) (7796:7796:7796))
        (PORT d[12] (7495:7495:7495) (7607:7607:7607))
        (PORT clk (2540:2540:2540) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2560:2560:2560))
        (PORT d[0] (3407:3407:3407) (3452:3452:3452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1327:1327:1327))
        (PORT datab (2608:2608:2608) (2784:2784:2784))
        (PORT datac (1658:1658:1658) (1645:1645:1645))
        (PORT datad (1456:1456:1456) (1526:1526:1526))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2674:2674:2674))
        (PORT d[1] (3726:3726:3726) (3885:3885:3885))
        (PORT d[2] (5479:5479:5479) (5776:5776:5776))
        (PORT d[3] (6046:6046:6046) (6038:6038:6038))
        (PORT d[4] (5761:5761:5761) (5983:5983:5983))
        (PORT d[5] (6551:6551:6551) (6725:6725:6725))
        (PORT d[6] (6447:6447:6447) (6671:6671:6671))
        (PORT d[7] (5551:5551:5551) (5547:5547:5547))
        (PORT d[8] (2045:2045:2045) (2114:2114:2114))
        (PORT d[9] (2071:2071:2071) (2144:2144:2144))
        (PORT d[10] (6294:6294:6294) (6509:6509:6509))
        (PORT d[11] (1993:1993:1993) (2048:2048:2048))
        (PORT d[12] (7509:7509:7509) (7554:7554:7554))
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (PORT d[0] (1915:1915:1915) (1863:1863:1863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3218:3218:3218) (3293:3293:3293))
        (PORT datab (1938:1938:1938) (1940:1940:1940))
        (PORT datac (2127:2127:2127) (2205:2205:2205))
        (PORT datad (402:402:402) (404:404:404))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7274:7274:7274) (7499:7499:7499))
        (PORT d[1] (3412:3412:3412) (3568:3568:3568))
        (PORT d[2] (4962:4962:4962) (5215:5215:5215))
        (PORT d[3] (3931:3931:3931) (3890:3890:3890))
        (PORT d[4] (4518:4518:4518) (4726:4726:4726))
        (PORT d[5] (5055:5055:5055) (5193:5193:5193))
        (PORT d[6] (4639:4639:4639) (4883:4883:4883))
        (PORT d[7] (6690:6690:6690) (6773:6773:6773))
        (PORT d[8] (6688:6688:6688) (6936:6936:6936))
        (PORT d[9] (5803:5803:5803) (6075:6075:6075))
        (PORT d[10] (3175:3175:3175) (3384:3384:3384))
        (PORT d[11] (4535:4535:4535) (4512:4512:4512))
        (PORT d[12] (6511:6511:6511) (6550:6550:6550))
        (PORT clk (2506:2506:2506) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2537:2537:2537))
        (PORT d[0] (3517:3517:3517) (3621:3621:3621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6831:6831:6831) (7049:7049:7049))
        (PORT d[1] (3321:3321:3321) (3452:3452:3452))
        (PORT d[2] (3699:3699:3699) (3809:3809:3809))
        (PORT d[3] (6862:6862:6862) (6993:6993:6993))
        (PORT d[4] (3171:3171:3171) (3368:3368:3368))
        (PORT d[5] (3848:3848:3848) (3937:3937:3937))
        (PORT d[6] (6882:6882:6882) (6647:6647:6647))
        (PORT d[7] (5119:5119:5119) (5112:5112:5112))
        (PORT d[8] (6007:6007:6007) (6258:6258:6258))
        (PORT d[9] (5742:5742:5742) (6001:6001:6001))
        (PORT d[10] (3042:3042:3042) (3208:3208:3208))
        (PORT d[11] (7068:7068:7068) (7210:7210:7210))
        (PORT d[12] (5201:5201:5201) (5141:5141:5141))
        (PORT clk (2486:2486:2486) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (PORT d[0] (4291:4291:4291) (4204:4204:4204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2595:2595:2595) (2750:2750:2750))
        (PORT datab (3081:3081:3081) (3300:3300:3300))
        (PORT datac (1743:1743:1743) (1750:1750:1750))
        (PORT datad (2469:2469:2469) (2551:2551:2551))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4959:4959:4959) (5002:5002:5002))
        (PORT d[1] (3853:3853:3853) (4065:4065:4065))
        (PORT d[2] (6363:6363:6363) (6498:6498:6498))
        (PORT d[3] (6840:6840:6840) (6902:6902:6902))
        (PORT d[4] (2922:2922:2922) (3127:3127:3127))
        (PORT d[5] (4329:4329:4329) (4477:4477:4477))
        (PORT d[6] (3192:3192:3192) (3367:3367:3367))
        (PORT d[7] (6571:6571:6571) (6612:6612:6612))
        (PORT d[8] (6522:6522:6522) (6641:6641:6641))
        (PORT d[9] (4379:4379:4379) (4464:4464:4464))
        (PORT d[10] (5516:5516:5516) (5677:5677:5677))
        (PORT d[11] (7367:7367:7367) (7442:7442:7442))
        (PORT d[12] (6328:6328:6328) (6423:6423:6423))
        (PORT clk (2481:2481:2481) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2511:2511:2511))
        (PORT d[0] (4215:4215:4215) (4138:4138:4138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5342:5342:5342) (5421:5421:5421))
        (PORT d[1] (4655:4655:4655) (4910:4910:4910))
        (PORT d[2] (4832:4832:4832) (4877:4877:4877))
        (PORT d[3] (6418:6418:6418) (6452:6452:6452))
        (PORT d[4] (2470:2470:2470) (2636:2636:2636))
        (PORT d[5] (5530:5530:5530) (5754:5754:5754))
        (PORT d[6] (3978:3978:3978) (4208:4208:4208))
        (PORT d[7] (6692:6692:6692) (6781:6781:6781))
        (PORT d[8] (6186:6186:6186) (6322:6322:6322))
        (PORT d[9] (4599:4599:4599) (4749:4749:4749))
        (PORT d[10] (4751:4751:4751) (4910:4910:4910))
        (PORT d[11] (6038:6038:6038) (6099:6099:6099))
        (PORT d[12] (6628:6628:6628) (6751:6751:6751))
        (PORT clk (2519:2519:2519) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2544:2544:2544))
        (PORT d[0] (3083:3083:3083) (3160:3160:3160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2592:2592:2592) (2747:2747:2747))
        (PORT datab (2417:2417:2417) (2411:2411:2411))
        (PORT datac (3765:3765:3765) (3881:3881:3881))
        (PORT datad (3049:3049:3049) (3260:3260:3260))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1310:1310:1310))
        (PORT d[1] (1238:1238:1238) (1296:1296:1296))
        (PORT d[2] (2444:2444:2444) (2459:2459:2459))
        (PORT d[3] (1220:1220:1220) (1278:1278:1278))
        (PORT d[4] (1988:1988:1988) (2036:2036:2036))
        (PORT d[5] (1552:1552:1552) (1606:1606:1606))
        (PORT d[6] (1220:1220:1220) (1276:1276:1276))
        (PORT d[7] (935:935:935) (987:987:987))
        (PORT d[8] (939:939:939) (1004:1004:1004))
        (PORT d[9] (964:964:964) (1035:1035:1035))
        (PORT d[10] (3562:3562:3562) (3631:3631:3631))
        (PORT d[11] (931:931:931) (988:988:988))
        (PORT d[12] (1198:1198:1198) (1244:1244:1244))
        (PORT clk (2558:2558:2558) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (PORT d[0] (1238:1238:1238) (1169:1169:1169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6613:6613:6613) (6856:6856:6856))
        (PORT d[1] (3412:3412:3412) (3578:3578:3578))
        (PORT d[2] (4603:4603:4603) (4852:4852:4852))
        (PORT d[3] (4667:4667:4667) (4619:4619:4619))
        (PORT d[4] (4171:4171:4171) (4378:4378:4378))
        (PORT d[5] (4281:4281:4281) (4423:4423:4423))
        (PORT d[6] (4746:4746:4746) (4984:4984:4984))
        (PORT d[7] (6024:6024:6024) (6116:6116:6116))
        (PORT d[8] (6351:6351:6351) (6601:6601:6601))
        (PORT d[9] (5716:5716:5716) (5987:5987:5987))
        (PORT d[10] (2807:2807:2807) (3014:3014:3014))
        (PORT d[11] (5717:5717:5717) (5821:5821:5821))
        (PORT d[12] (6160:6160:6160) (6203:6203:6203))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2561:2561:2561))
        (PORT d[0] (4978:4978:4978) (4768:4768:4768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1082:1082:1082))
        (PORT datab (2920:2920:2920) (3077:3077:3077))
        (PORT datac (2450:2450:2450) (2538:2538:2538))
        (PORT datad (3223:3223:3223) (3199:3199:3199))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7550:7550:7550) (7769:7769:7769))
        (PORT d[1] (2954:2954:2954) (3051:3051:3051))
        (PORT d[2] (3035:3035:3035) (3164:3164:3164))
        (PORT d[3] (7571:7571:7571) (7703:7703:7703))
        (PORT d[4] (4118:4118:4118) (4294:4294:4294))
        (PORT d[5] (4253:4253:4253) (4345:4345:4345))
        (PORT d[6] (7619:7619:7619) (7383:7383:7383))
        (PORT d[7] (5455:5455:5455) (5443:5443:5443))
        (PORT d[8] (6689:6689:6689) (6933:6933:6933))
        (PORT d[9] (5437:5437:5437) (5707:5707:5707))
        (PORT d[10] (3777:3777:3777) (3946:3946:3946))
        (PORT d[11] (7770:7770:7770) (7907:7907:7907))
        (PORT d[12] (5874:5874:5874) (5812:5812:5812))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2557:2557:2557))
        (PORT d[0] (4252:4252:4252) (3937:3937:3937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7874:7874:7874) (8083:8083:8083))
        (PORT d[1] (3300:3300:3300) (3381:3381:3381))
        (PORT d[2] (3016:3016:3016) (3139:3139:3139))
        (PORT d[3] (7657:7657:7657) (7802:7802:7802))
        (PORT d[4] (4427:4427:4427) (4598:4598:4598))
        (PORT d[5] (4615:4615:4615) (4703:4703:4703))
        (PORT d[6] (7968:7968:7968) (7729:7729:7729))
        (PORT d[7] (5480:5480:5480) (5471:5471:5471))
        (PORT d[8] (7002:7002:7002) (7247:7247:7247))
        (PORT d[9] (5793:5793:5793) (6056:6056:6056))
        (PORT d[10] (4190:4190:4190) (4359:4359:4359))
        (PORT d[11] (8120:8120:8120) (8258:8258:8258))
        (PORT d[12] (6206:6206:6206) (6138:6138:6138))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT d[0] (3120:3120:3120) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1481:1481:1481))
        (PORT datab (2226:2226:2226) (2309:2309:2309))
        (PORT datac (2386:2386:2386) (2395:2395:2395))
        (PORT datad (3049:3049:3049) (3260:3260:3260))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (243:243:243) (280:280:280))
        (PORT datac (1374:1374:1374) (1458:1458:1458))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6417:6417:6417) (6563:6563:6563))
        (PORT d[1] (2544:2544:2544) (2630:2630:2630))
        (PORT d[2] (4491:4491:4491) (4656:4656:4656))
        (PORT d[3] (7134:7134:7134) (7212:7212:7212))
        (PORT d[4] (2338:2338:2338) (2464:2464:2464))
        (PORT d[5] (4311:4311:4311) (4421:4421:4421))
        (PORT d[6] (6527:6527:6527) (6809:6809:6809))
        (PORT d[7] (3865:3865:3865) (3787:3787:3787))
        (PORT d[8] (6069:6069:6069) (6274:6274:6274))
        (PORT d[9] (6229:6229:6229) (6511:6511:6511))
        (PORT d[10] (2291:2291:2291) (2405:2405:2405))
        (PORT d[11] (6855:6855:6855) (6988:6988:6988))
        (PORT d[12] (7305:7305:7305) (7311:7311:7311))
        (PORT clk (2540:2540:2540) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
        (PORT d[0] (3662:3662:3662) (3529:3529:3529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6029:6029:6029) (6070:6070:6070))
        (PORT d[1] (4268:4268:4268) (4440:4440:4440))
        (PORT d[2] (2880:2880:2880) (2883:2883:2883))
        (PORT d[3] (8292:8292:8292) (8360:8360:8360))
        (PORT d[4] (2108:2108:2108) (2247:2247:2247))
        (PORT d[5] (5726:5726:5726) (5880:5880:5880))
        (PORT d[6] (2769:2769:2769) (2902:2902:2902))
        (PORT d[7] (6128:6128:6128) (6124:6124:6124))
        (PORT d[8] (7962:7962:7962) (8080:8080:8080))
        (PORT d[9] (4237:4237:4237) (4393:4393:4393))
        (PORT d[10] (3591:3591:3591) (3687:3687:3687))
        (PORT d[11] (8745:8745:8745) (8808:8808:8808))
        (PORT d[12] (7405:7405:7405) (7504:7504:7504))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (PORT d[0] (3441:3441:3441) (3449:3449:3449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6499:6499:6499) (6692:6692:6692))
        (PORT d[1] (3334:3334:3334) (3450:3450:3450))
        (PORT d[2] (4164:4164:4164) (4393:4393:4393))
        (PORT d[3] (6098:6098:6098) (6148:6148:6148))
        (PORT d[4] (3062:3062:3062) (3224:3224:3224))
        (PORT d[5] (4285:4285:4285) (4423:4423:4423))
        (PORT d[6] (4801:4801:4801) (5094:5094:5094))
        (PORT d[7] (6446:6446:6446) (6577:6577:6577))
        (PORT d[8] (6116:6116:6116) (6348:6348:6348))
        (PORT d[9] (5434:5434:5434) (5722:5722:5722))
        (PORT d[10] (2380:2380:2380) (2551:2551:2551))
        (PORT d[11] (6060:6060:6060) (6159:6159:6159))
        (PORT d[12] (5464:5464:5464) (5468:5468:5468))
        (PORT clk (2511:2511:2511) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (PORT d[0] (5647:5647:5647) (5414:5414:5414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8869:8869:8869) (9183:9183:9183))
        (PORT d[1] (4846:4846:4846) (5002:5002:5002))
        (PORT d[2] (2347:2347:2347) (2444:2444:2444))
        (PORT d[3] (3018:3018:3018) (2989:2989:2989))
        (PORT d[4] (3004:3004:3004) (3122:3122:3122))
        (PORT d[5] (5861:5861:5861) (5902:5902:5902))
        (PORT d[6] (5491:5491:5491) (5727:5727:5727))
        (PORT d[7] (6731:6731:6731) (6813:6813:6813))
        (PORT d[8] (7869:7869:7869) (8174:8174:8174))
        (PORT d[9] (4673:4673:4673) (4722:4722:4722))
        (PORT d[10] (1937:1937:1937) (2051:2051:2051))
        (PORT d[11] (8564:8564:8564) (8818:8818:8818))
        (PORT d[12] (6670:6670:6670) (6769:6769:6769))
        (PORT clk (2509:2509:2509) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2539:2539:2539))
        (PORT d[0] (3398:3398:3398) (3255:3255:3255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2589:2589:2589) (2743:2743:2743))
        (PORT datab (2468:2468:2468) (2500:2500:2500))
        (PORT datac (2503:2503:2503) (2444:2444:2444))
        (PORT datad (3049:3049:3049) (3260:3260:3260))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1625:1625:1625))
        (PORT datab (2558:2558:2558) (2538:2538:2538))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2560:2560:2560) (2700:2700:2700))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6961:6961:6961) (7184:7184:7184))
        (PORT d[1] (4360:4360:4360) (4464:4464:4464))
        (PORT d[2] (5982:5982:5982) (5840:5840:5840))
        (PORT d[3] (8329:8329:8329) (8528:8528:8528))
        (PORT d[4] (4390:4390:4390) (4522:4522:4522))
        (PORT d[5] (6104:6104:6104) (6137:6137:6137))
        (PORT d[6] (4044:4044:4044) (3965:3965:3965))
        (PORT d[7] (7174:7174:7174) (7304:7304:7304))
        (PORT d[8] (6799:6799:6799) (7072:7072:7072))
        (PORT d[9] (6980:6980:6980) (7369:7369:7369))
        (PORT d[10] (4140:4140:4140) (4370:4370:4370))
        (PORT d[11] (9790:9790:9790) (10084:10084:10084))
        (PORT d[12] (6278:6278:6278) (6338:6338:6338))
        (PORT clk (2492:2492:2492) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2522:2522:2522))
        (PORT d[0] (5319:5319:5319) (5214:5214:5214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4854:4854:4854) (4928:4928:4928))
        (PORT d[1] (5249:5249:5249) (5503:5503:5503))
        (PORT d[2] (4749:4749:4749) (5045:5045:5045))
        (PORT d[3] (6155:6155:6155) (6221:6221:6221))
        (PORT d[4] (3964:3964:3964) (4201:4201:4201))
        (PORT d[5] (5141:5141:5141) (5318:5318:5318))
        (PORT d[6] (5079:5079:5079) (5307:5307:5307))
        (PORT d[7] (7344:7344:7344) (7414:7414:7414))
        (PORT d[8] (3492:3492:3492) (3553:3553:3553))
        (PORT d[9] (6277:6277:6277) (6481:6481:6481))
        (PORT d[10] (4894:4894:4894) (5114:5114:5114))
        (PORT d[11] (3774:3774:3774) (3822:3822:3822))
        (PORT d[12] (5853:5853:5853) (5915:5915:5915))
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (PORT d[0] (2724:2724:2724) (2759:2759:2759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2594:2594:2594) (2749:2749:2749))
        (PORT datab (2716:2716:2716) (2730:2730:2730))
        (PORT datac (2871:2871:2871) (2796:2796:2796))
        (PORT datad (3048:3048:3048) (3260:3260:3260))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6567:6567:6567) (6804:6804:6804))
        (PORT d[1] (3701:3701:3701) (3842:3842:3842))
        (PORT d[2] (4243:4243:4243) (4498:4498:4498))
        (PORT d[3] (5557:5557:5557) (5551:5551:5551))
        (PORT d[4] (3814:3814:3814) (4029:4029:4029))
        (PORT d[5] (4594:4594:4594) (4728:4728:4728))
        (PORT d[6] (4665:4665:4665) (4893:4893:4893))
        (PORT d[7] (6317:6317:6317) (6392:6392:6392))
        (PORT d[8] (6327:6327:6327) (6574:6574:6574))
        (PORT d[9] (5751:5751:5751) (6049:6049:6049))
        (PORT d[10] (2830:2830:2830) (3040:3040:3040))
        (PORT d[11] (5699:5699:5699) (5803:5803:5803))
        (PORT d[12] (5792:5792:5792) (5830:5830:5830))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (PORT d[0] (2462:2462:2462) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4295:4295:4295) (4240:4240:4240))
        (PORT d[1] (3400:3400:3400) (3553:3553:3553))
        (PORT d[2] (3855:3855:3855) (4062:4062:4062))
        (PORT d[3] (4253:4253:4253) (4206:4206:4206))
        (PORT d[4] (4872:4872:4872) (5076:5076:5076))
        (PORT d[5] (5371:5371:5371) (5502:5502:5502))
        (PORT d[6] (5425:5425:5425) (5654:5654:5654))
        (PORT d[7] (6744:6744:6744) (6834:6834:6834))
        (PORT d[8] (7057:7057:7057) (7302:7302:7302))
        (PORT d[9] (6174:6174:6174) (6451:6451:6451))
        (PORT d[10] (3553:3553:3553) (3763:3763:3763))
        (PORT d[11] (4500:4500:4500) (4477:4477:4477))
        (PORT d[12] (5810:5810:5810) (5852:5852:5852))
        (PORT clk (2485:2485:2485) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2516:2516:2516))
        (PORT d[0] (2951:2951:2951) (2785:2785:2785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2593:2593:2593) (2747:2747:2747))
        (PORT datab (3082:3082:3082) (3300:3300:3300))
        (PORT datac (1932:1932:1932) (1919:1919:1919))
        (PORT datad (1298:1298:1298) (1293:1293:1293))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datab (2263:2263:2263) (2413:2413:2413))
        (PORT datac (1374:1374:1374) (1458:1458:1458))
        (PORT datad (211:211:211) (239:239:239))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1417:1417:1417) (1493:1493:1493))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1495:1495:1495))
        (PORT datab (2002:2002:2002) (2009:2009:2009))
        (PORT datac (1374:1374:1374) (1457:1457:1457))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (243:243:243) (280:280:280))
        (PORT datac (1374:1374:1374) (1458:1458:1458))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1418:1418:1418) (1494:1494:1494))
        (PORT datac (209:209:209) (246:246:246))
        (PORT datad (1970:1970:1970) (1979:1979:1979))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (731:731:731))
        (PORT datab (2266:2266:2266) (2415:2415:2415))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8126:8126:8126) (8422:8422:8422))
        (PORT d[1] (4129:4129:4129) (4286:4286:4286))
        (PORT d[2] (5193:5193:5193) (5103:5103:5103))
        (PORT d[3] (8048:8048:8048) (8289:8289:8289))
        (PORT d[4] (2754:2754:2754) (2924:2924:2924))
        (PORT d[5] (5434:5434:5434) (5473:5473:5473))
        (PORT d[6] (5136:5136:5136) (5375:5375:5375))
        (PORT d[7] (6367:6367:6367) (6449:6449:6449))
        (PORT d[8] (7502:7502:7502) (7809:7809:7809))
        (PORT d[9] (3773:3773:3773) (3856:3856:3856))
        (PORT d[10] (4124:4124:4124) (4350:4350:4350))
        (PORT d[11] (2770:2770:2770) (2816:2816:2816))
        (PORT d[12] (6349:6349:6349) (6456:6456:6456))
        (PORT clk (2471:2471:2471) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2502:2502:2502))
        (PORT d[0] (3414:3414:3414) (3272:3272:3272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4290:4290:4290) (4242:4242:4242))
        (PORT d[1] (3373:3373:3373) (3494:3494:3494))
        (PORT d[2] (3881:3881:3881) (4089:4089:4089))
        (PORT d[3] (3611:3611:3611) (3579:3579:3579))
        (PORT d[4] (4858:4858:4858) (5062:5062:5062))
        (PORT d[5] (5417:5417:5417) (5555:5555:5555))
        (PORT d[6] (4981:4981:4981) (5222:5222:5222))
        (PORT d[7] (5332:5332:5332) (5271:5271:5271))
        (PORT d[8] (7445:7445:7445) (7685:7685:7685))
        (PORT d[9] (6170:6170:6170) (6443:6443:6443))
        (PORT d[10] (3524:3524:3524) (3730:3730:3730))
        (PORT d[11] (4547:4547:4547) (4532:4532:4532))
        (PORT d[12] (5882:5882:5882) (5934:5934:5934))
        (PORT clk (2476:2476:2476) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2508:2508:2508))
        (PORT d[0] (1883:1883:1883) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1143:1143:1143))
        (PORT datab (2285:2285:2285) (2233:2233:2233))
        (PORT datac (2776:2776:2776) (2986:2986:2986))
        (PORT datad (2119:2119:2119) (2098:2098:2098))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8134:8134:8134) (8444:8444:8444))
        (PORT d[1] (3781:3781:3781) (3937:3937:3937))
        (PORT d[2] (4805:4805:4805) (4727:4727:4727))
        (PORT d[3] (8041:8041:8041) (8282:8282:8282))
        (PORT d[4] (3089:3089:3089) (3247:3247:3247))
        (PORT d[5] (5116:5116:5116) (5161:5161:5161))
        (PORT d[6] (4765:4765:4765) (5002:5002:5002))
        (PORT d[7] (3788:3788:3788) (3748:3748:3748))
        (PORT d[8] (7176:7176:7176) (7486:7486:7486))
        (PORT d[9] (3735:3735:3735) (3815:3815:3815))
        (PORT d[10] (2296:2296:2296) (2415:2415:2415))
        (PORT d[11] (7487:7487:7487) (7757:7757:7757))
        (PORT d[12] (5960:5960:5960) (6061:6061:6061))
        (PORT clk (2484:2484:2484) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2516:2516:2516))
        (PORT d[0] (3916:3916:3916) (3871:3871:3871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8486:8486:8486) (8795:8795:8795))
        (PORT d[1] (4162:4162:4162) (4322:4322:4322))
        (PORT d[2] (5163:5163:5163) (5086:5086:5086))
        (PORT d[3] (7434:7434:7434) (7659:7659:7659))
        (PORT d[4] (2764:2764:2764) (2934:2934:2934))
        (PORT d[5] (5480:5480:5480) (5527:5527:5527))
        (PORT d[6] (5146:5146:5146) (5383:5383:5383))
        (PORT d[7] (6319:6319:6319) (6404:6404:6404))
        (PORT d[8] (7517:7517:7517) (7826:7826:7826))
        (PORT d[9] (4365:4365:4365) (4419:4419:4419))
        (PORT d[10] (1998:1998:1998) (2125:2125:2125))
        (PORT d[11] (7852:7852:7852) (8114:8114:8114))
        (PORT d[12] (6326:6326:6326) (6429:6429:6429))
        (PORT clk (2480:2480:2480) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (PORT d[0] (4498:4498:4498) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2812:2812:2812) (3031:3031:3031))
        (PORT datab (2790:2790:2790) (2745:2745:2745))
        (PORT datac (1054:1054:1054) (1103:1103:1103))
        (PORT datad (2280:2280:2280) (2235:2235:2235))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6191:6191:6191) (6137:6137:6137))
        (PORT d[1] (1840:1840:1840) (1816:1816:1816))
        (PORT d[2] (1904:1904:1904) (1983:1983:1983))
        (PORT d[3] (4304:4304:4304) (4254:4254:4254))
        (PORT d[4] (2665:2665:2665) (2784:2784:2784))
        (PORT d[5] (2671:2671:2671) (2638:2638:2638))
        (PORT d[6] (2377:2377:2377) (2342:2342:2342))
        (PORT d[7] (2414:2414:2414) (2390:2390:2390))
        (PORT d[8] (5202:5202:5202) (5342:5342:5342))
        (PORT d[9] (7960:7960:7960) (8228:8228:8228))
        (PORT d[10] (1800:1800:1800) (1865:1865:1865))
        (PORT d[11] (2773:2773:2773) (2747:2747:2747))
        (PORT d[12] (2030:2030:2030) (1999:1999:1999))
        (PORT clk (2567:2567:2567) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (PORT d[0] (1545:1545:1545) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5809:5809:5809) (5758:5758:5758))
        (PORT d[1] (4082:4082:4082) (4192:4192:4192))
        (PORT d[2] (4629:4629:4629) (4849:4849:4849))
        (PORT d[3] (3956:3956:3956) (3912:3912:3912))
        (PORT d[4] (2641:2641:2641) (2756:2756:2756))
        (PORT d[5] (2696:2696:2696) (2665:2665:2665))
        (PORT d[6] (2800:2800:2800) (2769:2769:2769))
        (PORT d[7] (5412:5412:5412) (5360:5360:5360))
        (PORT d[8] (4861:4861:4861) (5014:5014:5014))
        (PORT d[9] (7610:7610:7610) (7882:7882:7882))
        (PORT d[10] (2151:2151:2151) (2221:2221:2221))
        (PORT d[11] (3133:3133:3133) (3110:3110:3110))
        (PORT d[12] (2429:2429:2429) (2396:2396:2396))
        (PORT clk (2564:2564:2564) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2588:2588:2588))
        (PORT d[0] (1133:1133:1133) (1041:1041:1041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1155:1155:1155))
        (PORT datab (988:988:988) (958:958:958))
        (PORT datac (2770:2770:2770) (2978:2978:2978))
        (PORT datad (752:752:752) (748:748:748))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6491:6491:6491) (6442:6442:6442))
        (PORT d[1] (2390:2390:2390) (2354:2354:2354))
        (PORT d[2] (2563:2563:2563) (2525:2525:2525))
        (PORT d[3] (2646:2646:2646) (2607:2607:2607))
        (PORT d[4] (2981:2981:2981) (3092:3092:3092))
        (PORT d[5] (3081:3081:3081) (3056:3056:3056))
        (PORT d[6] (2412:2412:2412) (2383:2383:2383))
        (PORT d[7] (2421:2421:2421) (2398:2398:2398))
        (PORT d[8] (5243:5243:5243) (5406:5406:5406))
        (PORT d[9] (1891:1891:1891) (1873:1873:1873))
        (PORT d[10] (1625:1625:1625) (1718:1718:1718))
        (PORT d[11] (2374:2374:2374) (2347:2347:2347))
        (PORT d[12] (1763:1763:1763) (1765:1765:1765))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (PORT d[0] (2122:2122:2122) (2022:2022:2022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8225:8225:8225) (8436:8436:8436))
        (PORT d[1] (2929:2929:2929) (3028:3028:3028))
        (PORT d[2] (3767:3767:3767) (3889:3889:3889))
        (PORT d[3] (8271:8271:8271) (8396:8396:8396))
        (PORT d[4] (4776:4776:4776) (4938:4938:4938))
        (PORT d[5] (3436:3436:3436) (3491:3491:3491))
        (PORT d[6] (5074:5074:5074) (4832:4832:4832))
        (PORT d[7] (6195:6195:6195) (6178:6178:6178))
        (PORT d[8] (7395:7395:7395) (7634:7634:7634))
        (PORT d[9] (6128:6128:6128) (6391:6391:6391))
        (PORT d[10] (4503:4503:4503) (4675:4675:4675))
        (PORT d[11] (8494:8494:8494) (8628:8628:8628))
        (PORT d[12] (6529:6529:6529) (6454:6454:6454))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT d[0] (3152:3152:3152) (3225:3225:3225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1154:1154:1154))
        (PORT datab (1398:1398:1398) (1370:1370:1370))
        (PORT datac (3256:3256:3256) (3140:3140:3140))
        (PORT datad (2677:2677:2677) (2867:2867:2867))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1358:1358:1358) (1377:1377:1377))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1359:1359:1359) (1379:1379:1379))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4424:4424:4424) (4384:4384:4384))
        (PORT d[1] (3398:3398:3398) (3559:3559:3559))
        (PORT d[2] (3862:3862:3862) (4070:4070:4070))
        (PORT d[3] (4274:4274:4274) (4231:4231:4231))
        (PORT d[4] (4862:4862:4862) (5075:5075:5075))
        (PORT d[5] (5395:5395:5395) (5529:5529:5529))
        (PORT d[6] (5760:5760:5760) (5981:5981:5981))
        (PORT d[7] (7067:7067:7067) (7150:7150:7150))
        (PORT d[8] (7420:7420:7420) (7659:7659:7659))
        (PORT d[9] (6540:6540:6540) (6821:6821:6821))
        (PORT d[10] (3518:3518:3518) (3723:3723:3723))
        (PORT d[11] (4557:4557:4557) (4543:4543:4543))
        (PORT d[12] (5861:5861:5861) (5908:5908:5908))
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (PORT d[0] (3981:3981:3981) (3912:3912:3912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7751:7751:7751) (8059:8059:8059))
        (PORT d[1] (3429:3429:3429) (3587:3587:3587))
        (PORT d[2] (4202:4202:4202) (4131:4131:4131))
        (PORT d[3] (8143:8143:8143) (8381:8381:8381))
        (PORT d[4] (3148:3148:3148) (3355:3355:3355))
        (PORT d[5] (4746:4746:4746) (4791:4791:4791))
        (PORT d[6] (4421:4421:4421) (4660:4660:4660))
        (PORT d[7] (5952:5952:5952) (6035:6035:6035))
        (PORT d[8] (5634:5634:5634) (5854:5854:5854))
        (PORT d[9] (7829:7829:7829) (8289:8289:8289))
        (PORT d[10] (4207:4207:4207) (4433:4433:4433))
        (PORT d[11] (7431:7431:7431) (7693:7693:7693))
        (PORT d[12] (5960:5960:5960) (6058:6058:6058))
        (PORT clk (2513:2513:2513) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2544:2544:2544))
        (PORT d[0] (3052:3052:3052) (2924:2924:2924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1144:1144:1144))
        (PORT datab (2073:2073:2073) (2031:2031:2031))
        (PORT datac (2775:2775:2775) (2985:2985:2985))
        (PORT datad (1849:1849:1849) (1907:1907:1907))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6476:6476:6476) (6652:6652:6652))
        (PORT d[1] (2941:2941:2941) (3021:3021:3021))
        (PORT d[2] (1952:1952:1952) (2021:2021:2021))
        (PORT d[3] (6868:6868:6868) (6999:6999:6999))
        (PORT d[4] (2983:2983:2983) (3080:3080:3080))
        (PORT d[5] (3023:3023:3023) (3037:3037:3037))
        (PORT d[6] (3232:3232:3232) (3145:3145:3145))
        (PORT d[7] (3208:3208:3208) (3145:3145:3145))
        (PORT d[8] (4816:4816:4816) (4967:4967:4967))
        (PORT d[9] (6904:6904:6904) (7173:7173:7173))
        (PORT d[10] (3368:3368:3368) (3479:3479:3479))
        (PORT d[11] (7621:7621:7621) (7750:7750:7750))
        (PORT d[12] (2818:2818:2818) (2735:2735:2735))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2575:2575:2575))
        (PORT d[0] (1884:1884:1884) (1745:1745:1745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6947:6947:6947) (7205:7205:7205))
        (PORT d[1] (2966:2966:2966) (3061:3061:3061))
        (PORT d[2] (2756:2756:2756) (2901:2901:2901))
        (PORT d[3] (7329:7329:7329) (7541:7541:7541))
        (PORT d[4] (2702:2702:2702) (2850:2850:2850))
        (PORT d[5] (3857:3857:3857) (3949:3949:3949))
        (PORT d[6] (5489:5489:5489) (5275:5275:5275))
        (PORT d[7] (5029:5029:5029) (5011:5011:5011))
        (PORT d[8] (6103:6103:6103) (6380:6380:6380))
        (PORT d[9] (6555:6555:6555) (6884:6884:6884))
        (PORT d[10] (5290:5290:5290) (5435:5435:5435))
        (PORT d[11] (7722:7722:7722) (8004:8004:8004))
        (PORT d[12] (4218:4218:4218) (4151:4151:4151))
        (PORT clk (2486:2486:2486) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (PORT d[0] (4018:4018:4018) (4058:4058:4058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1552:1552:1552) (1493:1493:1493))
        (PORT datac (1057:1057:1057) (1106:1106:1106))
        (PORT datad (2708:2708:2708) (2791:2791:2791))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9224:9224:9224) (9522:9522:9522))
        (PORT d[1] (1756:1756:1756) (1738:1738:1738))
        (PORT d[2] (2555:2555:2555) (2516:2516:2516))
        (PORT d[3] (2670:2670:2670) (2646:2646:2646))
        (PORT d[4] (3360:3360:3360) (3475:3475:3475))
        (PORT d[5] (3058:3058:3058) (3030:3030:3030))
        (PORT d[6] (2717:2717:2717) (2682:2682:2682))
        (PORT d[7] (2754:2754:2754) (2725:2725:2725))
        (PORT d[8] (5225:5225:5225) (5388:5388:5388))
        (PORT d[9] (5040:5040:5040) (5107:5107:5107))
        (PORT d[10] (1608:1608:1608) (1701:1701:1701))
        (PORT d[11] (2367:2367:2367) (2323:2323:2323))
        (PORT d[12] (1772:1772:1772) (1774:1774:1774))
        (PORT clk (2547:2547:2547) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (PORT d[0] (2111:2111:2111) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8131:8131:8131) (8398:8398:8398))
        (PORT d[1] (3657:3657:3657) (3665:3665:3665))
        (PORT d[2] (6075:6075:6075) (6220:6220:6220))
        (PORT d[3] (8679:8679:8679) (8893:8893:8893))
        (PORT d[4] (4521:4521:4521) (4740:4740:4740))
        (PORT d[5] (4191:4191:4191) (4164:4164:4164))
        (PORT d[6] (2766:2766:2766) (2858:2858:2858))
        (PORT d[7] (7085:7085:7085) (7096:7096:7096))
        (PORT d[8] (6013:6013:6013) (6260:6260:6260))
        (PORT d[9] (4984:4984:4984) (5210:5210:5210))
        (PORT d[10] (4714:4714:4714) (4894:4894:4894))
        (PORT d[11] (7360:7360:7360) (7581:7581:7581))
        (PORT d[12] (7025:7025:7025) (7123:7123:7123))
        (PORT clk (2462:2462:2462) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2487:2487:2487))
        (PORT d[0] (2974:2974:2974) (3122:3122:3122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6500:6500:6500) (6685:6685:6685))
        (PORT d[1] (4369:4369:4369) (4415:4415:4415))
        (PORT d[2] (4894:4894:4894) (4990:4990:4990))
        (PORT d[3] (7312:7312:7312) (7483:7483:7483))
        (PORT d[4] (2710:2710:2710) (2851:2851:2851))
        (PORT d[5] (5278:5278:5278) (5184:5184:5184))
        (PORT d[6] (3201:3201:3201) (3368:3368:3368))
        (PORT d[7] (6235:6235:6235) (6308:6308:6308))
        (PORT d[8] (6514:6514:6514) (6797:6797:6797))
        (PORT d[9] (5672:5672:5672) (5906:5906:5906))
        (PORT d[10] (4757:4757:4757) (4965:4965:4965))
        (PORT d[11] (7016:7016:7016) (7166:7166:7166))
        (PORT d[12] (6028:6028:6028) (6147:6147:6147))
        (PORT clk (2491:2491:2491) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (PORT d[0] (3579:3579:3579) (3557:3557:3557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1142:1142:1142))
        (PORT datab (2273:2273:2273) (2373:2373:2373))
        (PORT datac (2776:2776:2776) (2986:2986:2986))
        (PORT datad (4854:4854:4854) (4870:4870:4870))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6922:6922:6922) (7177:7177:7177))
        (PORT d[1] (3317:3317:3317) (3413:3413:3413))
        (PORT d[2] (2738:2738:2738) (2884:2884:2884))
        (PORT d[3] (8286:8286:8286) (8483:8483:8483))
        (PORT d[4] (3018:3018:3018) (3151:3151:3151))
        (PORT d[5] (3885:3885:3885) (3979:3979:3979))
        (PORT d[6] (5492:5492:5492) (5283:5283:5283))
        (PORT d[7] (5692:5692:5692) (5667:5667:5667))
        (PORT d[8] (6123:6123:6123) (6407:6407:6407))
        (PORT d[9] (7232:7232:7232) (7556:7556:7556))
        (PORT d[10] (5662:5662:5662) (5815:5815:5815))
        (PORT d[11] (8366:8366:8366) (8636:8636:8636))
        (PORT d[12] (5266:5266:5266) (5180:5180:5180))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT d[0] (4234:4234:4234) (4105:4105:4105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1169:1169:1169))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2773:2773:2773) (2982:2982:2982))
        (PORT datad (3117:3117:3117) (3255:3255:3255))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1398:1398:1398) (1411:1411:1411))
        (PORT datac (2654:2654:2654) (2824:2824:2824))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (961:961:961))
        (PORT datab (2719:2719:2719) (2711:2711:2711))
        (PORT datac (2662:2662:2662) (2800:2800:2800))
        (PORT datad (990:990:990) (967:967:967))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1091:1091:1091))
        (PORT datac (1015:1015:1015) (1044:1044:1044))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|render1\|qout\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1402:1402:1402))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (402:402:402) (407:407:407))
        (PORT datad (422:422:422) (426:426:426))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|render1\|qout\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2741:2741:2741))
        (PORT d[1] (4349:4349:4349) (4366:4366:4366))
        (PORT d[2] (4543:4543:4543) (4570:4570:4570))
        (PORT d[3] (4468:4468:4468) (4468:4468:4468))
        (PORT d[4] (2257:2257:2257) (2395:2395:2395))
        (PORT d[5] (4638:4638:4638) (4662:4662:4662))
        (PORT d[6] (2969:2969:2969) (3098:3098:3098))
        (PORT d[7] (4637:4637:4637) (4649:4649:4649))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2454:2454:2454))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
)
