library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inverter is
    port ( 
        input: IN STD_LOGIC;
        invertedOutput: OUT STD_LOGIC
        );
end inverter;

architecture arch_inverter of inverter is
    
begin

  invertedOutput <= not input;

end arch_inverter;