{
    "nodes": [
        {
            "id": 0,
            "content": "clk",
            "type": "input port"
        },
        {
            "id": 1,
            "content": "rst",
            "type": "input port"
        },
        {
            "id": 2,
            "content": "instr_mem",
            "type": "input port"
        },
        {
            "id": 3,
            "content": "reg_file",
            "type": "input port"
        },
        {
            "id": 4,
            "content": "out_reg_file",
            "type": "output port"
        },
        {
            "id": 5,
            "content": "fetch",
            "type": "submodule"
        },
        {
            "id": 6,
            "content": "execute",
            "type": "submodule"
        },
        {
            "id": 7,
            "content": "writeback",
            "type": "submodule"
        }
    ],
    "edge_attrs": [],
    "connectivity": [
        [
            0,
            2,
            1,
            0,
            5,
            3,
            0,
            6,
            7
        ],
        [
            5,
            5,
            5,
            6,
            6,
            6,
            7,
            7,
            4
        ]
    ]
}