{"vcs1":{"timestamp_begin":1726891848.183297441, "rt":1.21, "ut":0.27, "st":0.24}}
{"vcselab":{"timestamp_begin":1726891849.470466127, "rt":0.92, "ut":0.30, "st":0.17}}
{"link":{"timestamp_begin":1726891850.466745208, "rt":0.37, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726891847.640346253}
{"VCS_COMP_START_TIME": 1726891847.640346253}
{"VCS_COMP_END_TIME": 1726891852.155214520}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329776}}
{"stitch_vcselab": {"peak_mem": 215156}}
