$date
	Wed Nov 20 13:23:20 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_hw8 $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var reg 1 % Clock $end
$var reg 1 & reset_b $end
$scope module G0 $end
$var wire 1 # A $end
$var wire 1 ' A_b $end
$var wire 1 $ B $end
$var wire 1 ( B_b $end
$var wire 1 ) Clock $end
$var wire 1 * T_A $end
$var wire 1 + T_B $end
$var wire 1 , reset_b $end
$scope module G0 $end
$var wire 1 ) Clock $end
$var wire 1 * T $end
$var wire 1 ' Y $end
$var wire 1 , reset_b $end
$var reg 1 - X $end
$upscope $end
$scope module G1 $end
$var wire 1 ) Clock $end
$var wire 1 + T $end
$var wire 1 ( Y $end
$var wire 1 , reset_b $end
$var reg 1 . X $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
x+
x*
0)
x(
x'
x&
0%
x$
x#
z"
z!
$end
#2
1&
1,
#3
1+
1'
1(
0*
0-
0#
0.
0$
0&
0,
#4
1&
1,
#5
0(
1*
1.
1$
1%
1)
#10
0%
0)
#15
0+
0'
1(
1-
1#
0.
0$
1%
1)
#20
0%
0)
#25
1+
1'
0*
0-
0#
1%
1)
#30
0%
0)
#35
0(
1*
1.
1$
1%
1)
#40
0%
0)
#45
1(
0+
0'
0.
0$
1-
1#
1%
1)
#50
0%
0)
#55
1+
1'
0*
0-
0#
1%
1)
#60
0%
0)
#65
0(
1*
1.
1$
1%
1)
#70
0%
0)
#75
0+
0'
1(
1-
1#
0.
0$
1%
1)
#80
0%
0)
#85
1+
1'
0*
0-
0#
1%
1)
#90
0%
0)
#95
0(
1*
1.
1$
1%
1)
#100
0%
0)
