==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.958 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.872 seconds; current allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.672 seconds; current allocated memory: 0.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.887 seconds; current allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.5 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.193 seconds; current allocated memory: 0.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.92 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 212.258 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.049 seconds; current allocated memory: 214.449 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 700 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 484 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 484 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 484 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (EE4951_hls_veri/conv3x3.cpp:28:66)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_18_3> at EE4951_hls_veri/conv3x3.cpp:18:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:78:5 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:22:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:24:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:26:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_4' (EE4951_hls_veri/conv3x3.cpp:22:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_5' (EE4951_hls_veri/conv3x3.cpp:24:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_6' (EE4951_hls_veri/conv3x3.cpp:26:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 16 in loop 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:72:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:72:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.88 seconds; current allocated memory: 217.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 217.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 223.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 226.555 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf' (EE4951_hls_veri/main_func.cpp:21) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf' (EE4951_hls_veri/main_func.cpp:21) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 250.648 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) and 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) and 'WEIGHT_KERNEL_WIDTH'(EE4951_hls_veri/utils.cpp:48:14) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) and 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) and 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:75:4) and 'OUTPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:78:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:72:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:75:4) in function 'main_func' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:75:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:72:3) in function 'main_func'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_2' (EE4951_hls_veri/conv3x3.cpp:16:21) in function 'conv_3x3' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_1' (EE4951_hls_veri/conv3x3.cpp:14:20) in function 'conv_3x3' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 299.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 304.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 306.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 307.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 307.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 307.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 307.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_3'.
WARNING: [HLS 200-885] The II Violation in module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' (loop 'VITIS_LOOP_18_3'): Unable to schedule 'load' operation 16 bit ('X_buf_0_load_16', EE4951_hls_veri/conv3x3.cpp:28) on array 'X_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 31, loop 'VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 310.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 311.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 312.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 312.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 313.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 313.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 313.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 314.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 316.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 318.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 320.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3_Pipeline_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 325.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.284 seconds; current allocated memory: 331.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 334.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_in_buf_0_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 338.965 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 343.930 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.832 seconds; current allocated memory: 356.133 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 19.621 seconds; current allocated memory: 144.012 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 218.832 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.144 seconds; current allocated memory: 220.578 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 700 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 484 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 484 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 484 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (EE4951_hls_veri/conv3x3.cpp:28:66)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_18_3> at EE4951_hls_veri/conv3x3.cpp:18:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:78:5 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:22:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:24:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:26:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_4' (EE4951_hls_veri/conv3x3.cpp:22:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_5' (EE4951_hls_veri/conv3x3.cpp:24:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_6' (EE4951_hls_veri/conv3x3.cpp:26:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 16 in loop 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:72:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:72:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.168 seconds; current allocated memory: 223.043 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 223.043 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 229.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 232.766 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf' (EE4951_hls_veri/main_func.cpp:21) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf' (EE4951_hls_veri/main_func.cpp:21) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 257.191 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) and 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) and 'WEIGHT_KERNEL_WIDTH'(EE4951_hls_veri/utils.cpp:48:14) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) and 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) and 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:75:4) and 'OUTPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:78:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:72:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:75:4) in function 'main_func' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:75:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:72:3) in function 'main_func'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_2' (EE4951_hls_veri/conv3x3.cpp:16:21) in function 'conv_3x3' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_1' (EE4951_hls_veri/conv3x3.cpp:14:20) in function 'conv_3x3' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 306.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 311.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 312.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 313.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 313.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 314.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 314.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_3'.
WARNING: [HLS 200-885] The II Violation in module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' (loop 'VITIS_LOOP_18_3'): Unable to schedule 'load' operation 16 bit ('X_buf_0_load_16', EE4951_hls_veri/conv3x3.cpp:28) on array 'X_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 31, loop 'VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 316.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 317.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 318.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 319.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 319.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 319.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 320.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 320.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 322.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 325.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 327.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3_Pipeline_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 332.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 338.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.192 seconds; current allocated memory: 341.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_in_buf_0_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 345.160 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 350.164 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 362.297 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 21.216 seconds; current allocated memory: 143.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 218.582 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.958 seconds; current allocated memory: 220.715 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 700 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 163 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 487 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'conv_3x3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (EE4951_hls_veri/conv3x3.cpp:28:66)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_18_3> at EE4951_hls_veri/conv3x3.cpp:18:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:78:5 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:22:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:24:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:26:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_4' (EE4951_hls_veri/conv3x3.cpp:22:23) in function 'main_func' completely with a factor of 3 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_5' (EE4951_hls_veri/conv3x3.cpp:24:24) in function 'main_func' completely with a factor of 3 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_6' (EE4951_hls_veri/conv3x3.cpp:26:25) in function 'main_func' completely with a factor of 3 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 16 in loop 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:72:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:72:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.897 seconds; current allocated memory: 223.543 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 223.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 230.684 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 233.184 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf' (EE4951_hls_veri/main_func.cpp:21) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf' (EE4951_hls_veri/main_func.cpp:21) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 257.141 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) and 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) and 'WEIGHT_KERNEL_WIDTH'(EE4951_hls_veri/utils.cpp:48:14) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) and 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) and 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:75:4) and 'OUTPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:78:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:72:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:75:4) in function 'main_func' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_2' (EE4951_hls_veri/conv3x3.cpp:16:21) in function 'main_func' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_1' (EE4951_hls_veri/conv3x3.cpp:14:20) in function 'main_func' either the parent loop or sub loop is do-while loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:75:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:72:3) in function 'main_func'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 298.090 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 303.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 304.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 305.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 305.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 306.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 306.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_3'.
WARNING: [HLS 200-885] The II Violation in module 'main_func_Pipeline_VITIS_LOOP_18_3' (loop 'VITIS_LOOP_18_3'): Unable to schedule 'load' operation 16 bit ('conv_in_buf_0_load_16', EE4951_hls_veri/conv3x3.cpp:28->EE4951_hls_veri/main_func.cpp:43) on array 'conv_in_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'conv_in_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 31, loop 'VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 309.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 310.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 310.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 310.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 311.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 312.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 314.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 317.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 319.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 323.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.372 seconds; current allocated memory: 329.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_in_buf_0_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 334.391 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 341.461 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 353.234 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 19.579 seconds; current allocated memory: 134.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'main_func' is not invoked in the test bench.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.826 seconds; current allocated memory: 11.008 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.578 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.976 seconds; current allocated memory: 0.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.96 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 212.773 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.604 seconds; current allocated memory: 214.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 700 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 163 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 487 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'conv_3x3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (EE4951_hls_veri/conv3x3.cpp:28:66)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_18_3> at EE4951_hls_veri/conv3x3.cpp:18:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:78:5 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:22:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:24:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:26:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_4' (EE4951_hls_veri/conv3x3.cpp:22:23) in function 'main_func' completely with a factor of 3 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_5' (EE4951_hls_veri/conv3x3.cpp:24:24) in function 'main_func' completely with a factor of 3 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_6' (EE4951_hls_veri/conv3x3.cpp:26:25) in function 'main_func' completely with a factor of 3 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 16 in loop 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:72:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:72:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.852 seconds; current allocated memory: 217.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 217.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 224.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 227.051 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf' (EE4951_hls_veri/main_func.cpp:21) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf' (EE4951_hls_veri/main_func.cpp:21) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 251.316 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) and 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) and 'WEIGHT_KERNEL_WIDTH'(EE4951_hls_veri/utils.cpp:48:14) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) and 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) and 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:75:4) and 'OUTPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:78:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:72:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:75:4) in function 'main_func' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_2' (EE4951_hls_veri/conv3x3.cpp:16:21) in function 'main_func' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_1' (EE4951_hls_veri/conv3x3.cpp:14:20) in function 'main_func' either the parent loop or sub loop is do-while loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:75:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:72:3) in function 'main_func'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 292.012 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 296.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 298.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 299.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 299.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 300.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 300.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_3'.
WARNING: [HLS 200-885] The II Violation in module 'main_func_Pipeline_VITIS_LOOP_18_3' (loop 'VITIS_LOOP_18_3'): Unable to schedule 'load' operation 16 bit ('conv_in_buf_0_load_16', EE4951_hls_veri/conv3x3.cpp:28->EE4951_hls_veri/main_func.cpp:43) on array 'conv_in_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'conv_in_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 31, loop 'VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 302.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 303.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 304.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 304.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 305.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 306.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 308.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 310.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 312.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 317.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 323.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_in_buf_0_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 327.789 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 335.086 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 347.211 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.934 seconds; current allocated memory: 134.766 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 218.523 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.493 seconds; current allocated memory: 220.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 642 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 463 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (EE4951_hls_veri/conv3x3.cpp:28:66)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_18_3> at EE4951_hls_veri/conv3x3.cpp:18:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:22:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:24:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:26:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_4' (EE4951_hls_veri/conv3x3.cpp:22:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_5' (EE4951_hls_veri/conv3x3.cpp:24:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_6' (EE4951_hls_veri/conv3x3.cpp:26:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.931 seconds; current allocated memory: 223.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 223.441 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 230.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'main_func' (EE4951_hls_veri/main_func.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 232.750 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf' (EE4951_hls_veri/main_func.cpp:21) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf' (EE4951_hls_veri/main_func.cpp:21) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 257.184 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) and 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) and 'WEIGHT_KERNEL_WIDTH'(EE4951_hls_veri/utils.cpp:48:14) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) and 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) and 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) in function 'main_func' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_2' (EE4951_hls_veri/conv3x3.cpp:16:21) in function 'conv_3x3' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_1' (EE4951_hls_veri/conv3x3.cpp:14:20) in function 'conv_3x3' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 297.070 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 301.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 303.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 304.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 304.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 304.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_3'.
WARNING: [HLS 200-885] The II Violation in module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' (loop 'VITIS_LOOP_18_3'): Unable to schedule 'load' operation 16 bit ('X_buf_0_load_16', EE4951_hls_veri/conv3x3.cpp:28) on array 'X_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 31, loop 'VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 308.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 308.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 309.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 309.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 310.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 310.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 312.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 315.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 317.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3_Pipeline_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 322.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 328.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_in_buf_0_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 333.812 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 338.234 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 350.863 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.755 seconds; current allocated memory: 132.570 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 218.488 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.654 seconds; current allocated memory: 220.949 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.673 seconds; current allocated memory: 223.109 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 223.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 227.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'main_func' (EE4951_hls_veri/main_func.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 229.883 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 251.504 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 251.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 251.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 251.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_WID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_fm_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_fm_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_WID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 251.516 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 256.031 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 264.098 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.914 seconds; current allocated memory: 46.086 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 212.637 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.417 seconds; current allocated memory: 214.797 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:78:5 
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 16 in loop 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:72:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:72:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.833 seconds; current allocated memory: 216.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 216.906 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 222.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 225.211 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 247.320 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:75:4) and 'OUTPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:78:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:72:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:75:4) in function 'main_func' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:75:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:72:3) in function 'main_func'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 247.391 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 247.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 248.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_WID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func/m_axi_wt_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'main_func/m_axi_wt_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-279] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_1R1W' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 252.516 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 258.062 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.511 seconds; current allocated memory: 266.797 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 19.282 seconds; current allocated memory: 54.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 213.109 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.609 seconds; current allocated memory: 215.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 700 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 484 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 484 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 484 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (EE4951_hls_veri/conv3x3.cpp:28:66)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_18_3> at EE4951_hls_veri/conv3x3.cpp:18:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:78:5 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:22:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:24:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:26:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_4' (EE4951_hls_veri/conv3x3.cpp:22:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_5' (EE4951_hls_veri/conv3x3.cpp:24:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_6' (EE4951_hls_veri/conv3x3.cpp:26:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 16 in loop 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:72:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:72:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.85 seconds; current allocated memory: 218.133 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 218.137 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 224.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 227.520 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf' (EE4951_hls_veri/main_func.cpp:21) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf' (EE4951_hls_veri/main_func.cpp:21) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 251.387 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) and 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) and 'WEIGHT_KERNEL_WIDTH'(EE4951_hls_veri/utils.cpp:48:14) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) and 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) and 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:75:4) and 'OUTPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:78:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:72:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:75:4) in function 'main_func' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:75:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:72:3) in function 'main_func'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_2' (EE4951_hls_veri/conv3x3.cpp:16:21) in function 'conv_3x3' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_1' (EE4951_hls_veri/conv3x3.cpp:14:20) in function 'conv_3x3' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 301.082 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 306.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 307.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 308.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 308.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 309.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 309.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_3'.
WARNING: [HLS 200-885] The II Violation in module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' (loop 'VITIS_LOOP_18_3'): Unable to schedule 'load' operation 16 bit ('X_buf_0_load_16', EE4951_hls_veri/conv3x3.cpp:28) on array 'X_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 31, loop 'VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 311.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 312.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 313.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 313.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 314.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 314.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 314.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 315.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 317.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 320.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 322.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_3x3_Pipeline_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3_Pipeline_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.12 seconds; current allocated memory: 327.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 332.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 336.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_in_buf_0_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 340.406 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 345.316 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 357.883 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 19.041 seconds; current allocated memory: 144.938 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 212.973 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.041 seconds; current allocated memory: 215.199 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 704 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 967 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 963 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 966 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 966 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,009 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 977 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,832 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,832 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,767 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,772 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,771 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (EE4951_hls_veri/conv3x3.cpp:33:66)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (EE4951_hls_veri/main_func.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:22:10)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at EE4951_hls_veri/conv3x3.cpp:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_HEIGHT> at EE4951_hls_veri/utils.cpp:75:4 
INFO: [HLS 214-291] Loop 'OUTPUT_BUFFER_WIDTH' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/utils.cpp:78:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:27:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:29:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:31:25)
INFO: [HLS 214-186] Unrolling loop 'OUTPUT_BUFFER_WIDTH' (EE4951_hls_veri/utils.cpp:78:5) in function 'main_func' completely with a factor of 32 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (EE4951_hls_veri/conv3x3.cpp:27:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (EE4951_hls_veri/conv3x3.cpp:29:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (EE4951_hls_veri/conv3x3.cpp:31:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 16 in loop 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:72:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:72:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.276 seconds; current allocated memory: 218.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 218.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 227.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 230.379 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.1' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.2' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.3' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.4' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.5' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.6' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.7' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.8' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.9' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.10' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.11' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.12' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.13' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.14' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.15' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.16' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.17' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.18' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.19' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.20' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.21' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.22' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.23' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.24' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.25' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.26' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.27' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.28' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.29' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.30' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.31' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.1' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.2' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.3' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.4' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.5' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.6' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.7' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.8' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.9' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.10' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.11' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.12' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.13' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.14' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.15' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.16' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.17' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.18' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.19' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.20' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.21' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.22' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.23' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.24' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.25' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.26' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.27' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.28' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.29' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.30' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.31' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.267 seconds; current allocated memory: 258.402 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) and 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) and 'WEIGHT_KERNEL_WIDTH'(EE4951_hls_veri/utils.cpp:48:14) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) and 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) and 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:72:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:75:4) in function 'main_func' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:72:3) in function 'main_func'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_21_2' (EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_19_1' (EE4951_hls_veri/conv3x3.cpp:19:20) in function 'conv_3x3' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.962 seconds; current allocated memory: 312.258 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 319.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 321.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 321.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 321.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 322.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3_Pipeline_VITIS_LOOP_23_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_31_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_30_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_29_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_28_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_27_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_26_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_25_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_24_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_23_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_22_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_21_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_20_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_19_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_18_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_17_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_16_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_15_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_14_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_13_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_12_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_11_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_10_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_9_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_8_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_7_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_6_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_5_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 30, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.529 seconds; current allocated memory: 330.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 331.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_31_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_30_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_29_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_28_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_27_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_26_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_25_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_24_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_23_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_22_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_21_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_20_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_19_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_18_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_17_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_16_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_15_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_14_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_13_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_12_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_11_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_10_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_9_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_8_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_7_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_6_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_5_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 333.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 335.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
WARNING: [HLS 200-880] The II Violation in module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' (loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('fm_addr_write_ln80', EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) on port 'fm' (EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) and bus write operation ('fm_addr_write_ln80', EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) on port 'fm' (EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' (loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('fm_addr_write_ln80', EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) on port 'fm' (EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) and bus write operation ('fm_addr_write_ln80', EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) on port 'fm' (EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' (loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('fm_addr_write_ln80', EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) on port 'fm' (EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) and bus write operation ('fm_addr_write_ln80', EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) on port 'fm' (EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' (loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('fm_addr_write_ln80', EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) on port 'fm' (EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) and bus write operation ('fm_addr_write_ln80', EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) on port 'fm' (EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' (loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('fm_addr_write_ln80', EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) on port 'fm' (EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) and bus write operation ('fm_addr_write_ln80', EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) on port 'fm' (EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' (loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('fm_addr_write_ln80', EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) on port 'fm' (EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) and bus write operation ('fm_addr_write_ln80', EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) on port 'fm' (EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' (loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('fm_addr_write_ln80', EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) on port 'fm' (EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) and bus write operation ('fm_addr_write_ln80', EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51) on port 'fm' (EE4951_hls_veri/utils.cpp:80->EE4951_hls_veri/main_func.cpp:51).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 34, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 335.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 336.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 336.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 337.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 340.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.611 seconds; current allocated memory: 344.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 346.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3_Pipeline_VITIS_LOOP_23_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_3x3_Pipeline_VITIS_LOOP_23_3' pipeline 'VITIS_LOOP_23_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_16_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3_Pipeline_VITIS_LOOP_23_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 365.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.986 seconds; current allocated memory: 383.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT/m_axi_fm_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT/m_axi_fm_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT/m_axi_fm_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT/m_axi_fm_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT/m_axi_fm_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT/m_axi_fm_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT/m_axi_fm_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT/m_axi_fm_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT/m_axi_fm_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT/m_axi_fm_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT/m_axi_fm_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT/m_axi_fm_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT/m_axi_fm_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 391.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_in_buf_0_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 403.078 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 411.109 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.631 seconds; current allocated memory: 425.379 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 31.063 seconds; current allocated memory: 212.676 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 213.285 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.695 seconds; current allocated memory: 215.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 706 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 259 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,254 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,216 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,218 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,216 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,253 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,223 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,952 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,952 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,887 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,118 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,151 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access (EE4951_hls_veri/conv3x3.cpp:33:66)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (EE4951_hls_veri/main_func.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:22:10)
INFO: [HLS 214-248] Applying array_partition to 'output_feature_map': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at EE4951_hls_veri/conv3x3.cpp:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_HEIGHT> at EE4951_hls_veri/utils.cpp:77:4 
INFO: [HLS 214-291] Loop 'OUTPUT_BUFFER_WIDTH' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/utils.cpp:80:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:27:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:29:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:31:25)
INFO: [HLS 214-186] Unrolling loop 'OUTPUT_BUFFER_WIDTH' (EE4951_hls_veri/utils.cpp:80:5) in function 'main_func' completely with a factor of 32 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (EE4951_hls_veri/conv3x3.cpp:27:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (EE4951_hls_veri/conv3x3.cpp:29:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (EE4951_hls_veri/conv3x3.cpp:31:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.458 seconds; current allocated memory: 219.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 219.035 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 228.891 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 232.621 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.1' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.2' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.3' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.4' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.5' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.6' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.7' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.8' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.9' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.10' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.11' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.12' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.13' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.14' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.15' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.16' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.17' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.18' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.19' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.20' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.21' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.22' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.23' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.24' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.25' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.26' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.27' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.28' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.29' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.30' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.31' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.1' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.2' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.3' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.4' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.5' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.6' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.7' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.8' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.9' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.10' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.11' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.12' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.13' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.14' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.15' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.16' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.17' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.18' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.19' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.20' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.21' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.22' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.23' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.24' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.25' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.26' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.27' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.28' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.29' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.30' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.31' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.476 seconds; current allocated memory: 261.742 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) and 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) and 'WEIGHT_KERNEL_WIDTH'(EE4951_hls_veri/utils.cpp:48:14) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) and 'WEIGHT_KERNEL_HEIGHT'(EE4951_hls_veri/utils.cpp:45:13) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) and 'WEIGHT_KERNEL_DEPTH'(EE4951_hls_veri/utils.cpp:42:9) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:74:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:77:4) in function 'main_func' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:74:3) in function 'main_func'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_21_2' (EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_19_1' (EE4951_hls_veri/conv3x3.cpp:19:20) in function 'conv_3x3' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 319.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_0_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 326.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 328.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 328.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 328.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 329.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 329.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3_Pipeline_VITIS_LOOP_23_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_31_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_30_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_29_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_28_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_27_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_26_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_25_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_24_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_23_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_22_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_21_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_20_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_19_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_18_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_17_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_16_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_15_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_14_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_13_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_12_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_11_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_10_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_9_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_8_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_7_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_6_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_5_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 30, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.377 seconds; current allocated memory: 338.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 338.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_31_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_30_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_29_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_28_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_27_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_26_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_25_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_24_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_23_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_22_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_21_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_20_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_19_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_18_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_17_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_16_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_15_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_14_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_13_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_12_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_11_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_10_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_9_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_8_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_7_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_6_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_5_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'X_buf_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.855 seconds; current allocated memory: 340.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 341.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 346.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 346.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 347.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 348.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 351.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 355.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 358.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3_Pipeline_VITIS_LOOP_23_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_3x3_Pipeline_VITIS_LOOP_23_3' pipeline 'VITIS_LOOP_23_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_16_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3_Pipeline_VITIS_LOOP_23_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 376.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.924 seconds; current allocated memory: 394.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.738 seconds; current allocated memory: 406.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map_0', 'output_feature_map_1', 'output_feature_map_2', 'output_feature_map_3', 'output_feature_map_4', 'output_feature_map_5', 'output_feature_map_6', 'output_feature_map_7', 'output_feature_map_8', 'output_feature_map_9', 'output_feature_map_10', 'output_feature_map_11', 'output_feature_map_12', 'output_feature_map_13', 'output_feature_map_14', 'output_feature_map_15', 'output_feature_map_16', 'output_feature_map_17', 'output_feature_map_18', 'output_feature_map_19', 'output_feature_map_20', 'output_feature_map_21', 'output_feature_map_22', 'output_feature_map_23', 'output_feature_map_24', 'output_feature_map_25', 'output_feature_map_26', 'output_feature_map_27', 'output_feature_map_28', 'output_feature_map_29', 'output_feature_map_30', 'output_feature_map_31' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_in_buf_0_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.686 seconds; current allocated memory: 439.723 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.315 seconds; current allocated memory: 452.426 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 20 seconds. CPU system time: 0 seconds. Elapsed time: 28.828 seconds; current allocated memory: 492.703 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 1 seconds. Elapsed time: 59.805 seconds; current allocated memory: 279.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.025 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.235 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.373 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.728 seconds; current allocated memory: 0.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'conv_bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_input.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_output.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.504 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.22 seconds; current allocated memory: 216.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,264 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,225 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,227 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,225 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,256 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,232 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,200 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (EE4951_hls_veri/main_func.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:22:10)
INFO: [HLS 214-248] Applying array_partition to 'output_feature_map': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at EE4951_hls_veri/conv3x3.cpp:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_HEIGHT> at EE4951_hls_veri/utils.cpp:77:4 
INFO: [HLS 214-291] Loop 'OUTPUT_BUFFER_WIDTH' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/utils.cpp:80:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:27:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:29:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:31:25)
INFO: [HLS 214-186] Unrolling loop 'OUTPUT_BUFFER_WIDTH' (EE4951_hls_veri/utils.cpp:80:5) in function 'main_func' completely with a factor of 32 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (EE4951_hls_veri/conv3x3.cpp:27:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (EE4951_hls_veri/conv3x3.cpp:29:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (EE4951_hls_veri/conv3x3.cpp:31:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_0': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_1': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_2': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_3': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_4': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_5': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_6': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_7': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_8': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_9': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_10': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_11': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_12': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_13': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_14': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_15': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_16': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_17': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_18': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_19': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_20': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_21': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_22': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_23': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_24': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_25': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_26': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_27': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_28': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_29': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_30': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_31': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
ERROR: [HLS 214-384] in function 'conv_3x3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.100)': Cannot apply array transformation pragma/directive because of full array load/store. (EE4951_hls_veri/conv3x3.cpp:37:67)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.076 seconds; current allocated memory: 8.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.139 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'conv_bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_input.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_output.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 212.629 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.649 seconds; current allocated memory: 214.836 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 706 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 259 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,210 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,177 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,179 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,180 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,217 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,187 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,651 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,072 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,289 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,322 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][14][30])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][14][30])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][14][30], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][14][30])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][14][30])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (EE4951_hls_veri/main_func.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:22:10)
INFO: [HLS 214-248] Applying array_partition to 'output_feature_map': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at EE4951_hls_veri/conv3x3.cpp:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_HEIGHT> at EE4951_hls_veri/utils.cpp:77:4 
INFO: [HLS 214-291] Loop 'OUTPUT_BUFFER_WIDTH' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/utils.cpp:80:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:27:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:29:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:31:25)
INFO: [HLS 214-186] Unrolling loop 'OUTPUT_BUFFER_WIDTH' (EE4951_hls_veri/utils.cpp:80:5) in function 'main_func' completely with a factor of 30 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (EE4951_hls_veri/conv3x3.cpp:27:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (EE4951_hls_veri/conv3x3.cpp:29:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (EE4951_hls_veri/conv3x3.cpp:31:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_0': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_1': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_2': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_3': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_4': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_5': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_6': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_7': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_8': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_9': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_10': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_11': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_12': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_13': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_14': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_15': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_16': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_17': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_18': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_19': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_20': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_21': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_22': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_23': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_24': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_25': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_26': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_27': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_28': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_29': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_30': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_31': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_2': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.895 seconds; current allocated memory: 221.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 221.371 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.175 seconds; current allocated memory: 238.344 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 246.176 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.1' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.2' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.3' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.4' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.5' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.6' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.7' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.8' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.9' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.10' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.11' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.12' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.13' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.14' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.15' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.16' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.17' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.18' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.19' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.20' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.21' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.22' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.23' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.24' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.25' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.26' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.27' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.28' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.29' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.30' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.31' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.32' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.33' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.34' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.35' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.36' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.37' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.38' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.39' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.40' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.41' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.42' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.43' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.44' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.45' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.46' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.47' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.48' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.49' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.50' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.51' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.52' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.53' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.54' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.55' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.56' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.57' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.58' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.59' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.60' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.61' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.62' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.63' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.64' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.65' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.66' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.67' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.68' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.69' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.70' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.71' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.72' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.73' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.74' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.75' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.76' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.77' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.78' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.79' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.80' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.81' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.82' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.83' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.84' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.85' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.86' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.87' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.88' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.89' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.90' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.91' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.92' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.93' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.94' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.95' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.96' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.97' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.98' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.99' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.100' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.101' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.102' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.103' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.104' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.105' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.106' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.107' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.108' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.109' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.110' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.111' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.112' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.113' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.114' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.115' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.116' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.117' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.118' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.119' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.120' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.121' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.122' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.123' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.124' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.125' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.126' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.127' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.128' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.129' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.130' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.131' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.132' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.133' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.134' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.135' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.136' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.137' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.138' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.139' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.140' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.141' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.142' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.143' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.144' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.145' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.146' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.147' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.148' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.149' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.150' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.151' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.152' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.153' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.154' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.155' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.156' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.157' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.158' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.159' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.160' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.161' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.162' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.163' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.164' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.165' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.166' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.167' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.168' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.169' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.170' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.171' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.172' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.173' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.174' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.175' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.176' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.177' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.178' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.179' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.180' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.181' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.182' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.183' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.184' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.185' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.186' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.187' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.188' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.189' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.190' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.191' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.192' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.193' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.194' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.195' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.196' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.197' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.198' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.199' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.200' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.201' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.202' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.203' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.204' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.205' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.206' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.207' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.208' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.209' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.210' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.211' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.212' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.213' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.214' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.215' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.216' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.217' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.218' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.219' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.220' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.221' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.222' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.223' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.224' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.225' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.226' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.227' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.228' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.229' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.230' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.231' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.232' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.233' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.234' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.235' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.236' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.237' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.238' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.239' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.240' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.241' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.242' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.243' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.244' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.245' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.246' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.247' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.248' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.249' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.250' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.251' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.252' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.253' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.254' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.255' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.256' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.257' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.258' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.259' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.260' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.261' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.262' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.263' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.264' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.265' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.266' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.267' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.268' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.269' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.270' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.271' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.272' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.273' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.274' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.275' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.276' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.277' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.278' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.279' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.280' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.281' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.282' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.283' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.284' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.285' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.286' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.287' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.1' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.2' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.3' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.4' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.5' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.6' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.7' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.8' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.9' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.10' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.11' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.12' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.13' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.14' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.15' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.16' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.17' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.18' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.19' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.20' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.21' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.22' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.23' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.24' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.25' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.26' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.27' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.28' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.29' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.1' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.2' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.3' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.4' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.5' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.6' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.7' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.8' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.9' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.10' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.11' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.12' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.13' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.14' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.15' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.16' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.17' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.18' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.19' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.20' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.21' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.22' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.23' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.24' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.25' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.26' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.1' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.2' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.3' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.4' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.5' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.6' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.7' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.8' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.9' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.10' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.11' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.12' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.13' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.14' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.15' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.16' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.17' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.18' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.19' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.20' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.21' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.22' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.23' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.24' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.25' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.26' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.465 seconds; current allocated memory: 281.746 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:74:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:77:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_2'(EE4951_hls_veri/conv3x3.cpp:21:21) and 'VITIS_LOOP_23_3'(EE4951_hls_veri/conv3x3.cpp:23:22) in function 'conv_3x3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(EE4951_hls_veri/conv3x3.cpp:19:20) and 'VITIS_LOOP_21_2'(EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:74:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (EE4951_hls_veri/conv3x3.cpp:19:20) in function 'conv_3x3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.294 seconds; current allocated memory: 348.754 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 372.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 374.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.374 seconds; current allocated memory: 374.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 374.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 374.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 374.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 35 seconds. CPU system time: 0 seconds. Elapsed time: 72.952 seconds; current allocated memory: 395.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 395.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 399.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 399.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 402.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 404.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' is 5472 from HDL expression: ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 412.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.988 seconds; current allocated memory: 437.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 441.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_3x3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_3x3' is 6134 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_61_5_16_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 289 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 482.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.978 seconds; current allocated memory: 532.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map_0', 'output_feature_map_1', 'output_feature_map_2', 'output_feature_map_3', 'output_feature_map_4', 'output_feature_map_5', 'output_feature_map_6', 'output_feature_map_7', 'output_feature_map_8', 'output_feature_map_9', 'output_feature_map_10', 'output_feature_map_11', 'output_feature_map_12', 'output_feature_map_13', 'output_feature_map_14', 'output_feature_map_15', 'output_feature_map_16', 'output_feature_map_17', 'output_feature_map_18', 'output_feature_map_19', 'output_feature_map_20', 'output_feature_map_21', 'output_feature_map_22', 'output_feature_map_23', 'output_feature_map_24', 'output_feature_map_25', 'output_feature_map_26', 'output_feature_map_27', 'output_feature_map_28', 'output_feature_map_29' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_in_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.124 seconds; current allocated memory: 568.625 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.267 seconds; current allocated memory: 594.180 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 22.854 seconds; current allocated memory: 633.078 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 60 seconds. CPU system time: 2 seconds. Elapsed time: 143.329 seconds; current allocated memory: 420.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 192.746 seconds; current allocated memory: 32.105 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 188.581 seconds; current allocated memory: 31.922 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'conv_bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_input.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_output.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 212.750 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.807 seconds; current allocated memory: 214.805 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,219 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,185 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,187 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,188 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,219 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,195 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,445 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,484 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,520 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,731 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,764 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][14][30])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][14][30])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][14][30], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][14][30])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][14][30])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (EE4951_hls_veri/main_func.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:22:10)
INFO: [HLS 214-248] Applying array_partition to 'output_feature_map': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at EE4951_hls_veri/conv3x3.cpp:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_HEIGHT> at EE4951_hls_veri/utils.cpp:77:4 
INFO: [HLS 214-291] Loop 'OUTPUT_BUFFER_WIDTH' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/utils.cpp:80:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:27:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:29:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:31:25)
INFO: [HLS 214-186] Unrolling loop 'OUTPUT_BUFFER_WIDTH' (EE4951_hls_veri/utils.cpp:80:5) in function 'main_func' completely with a factor of 30 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (EE4951_hls_veri/conv3x3.cpp:27:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (EE4951_hls_veri/conv3x3.cpp:29:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (EE4951_hls_veri/conv3x3.cpp:31:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_0': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_1': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_2': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_3': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_4': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_5': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_6': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_7': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_8': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_9': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_10': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_11': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_12': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_13': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_14': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_15': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_16': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_17': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_18': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_19': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_20': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_21': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_22': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_23': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_24': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_25': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_26': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_27': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_28': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_29': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_30': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_31': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_2': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.875 seconds; current allocated memory: 221.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 221.355 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.179 seconds; current allocated memory: 239.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 246.898 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.1' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.2' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.3' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.4' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.5' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.6' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.7' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.8' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.9' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.10' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.11' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.12' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.13' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.14' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.15' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.16' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.17' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.18' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.19' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.20' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.21' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.22' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.23' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.24' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.25' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.26' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.27' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.28' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.29' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.30' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.31' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.32' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.33' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.34' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.35' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.36' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.37' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.38' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.39' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.40' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.41' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.42' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.43' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.44' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.45' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.46' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.47' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.48' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.49' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.50' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.51' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.52' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.53' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.54' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.55' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.56' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.57' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.58' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.59' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.60' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.61' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.62' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.63' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.64' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.65' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.66' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.67' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.68' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.69' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.70' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.71' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.72' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.73' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.74' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.75' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.76' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.77' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.78' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.79' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.80' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.81' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.82' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.83' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.84' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.85' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.86' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.87' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.88' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.89' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.90' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.91' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.92' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.93' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.94' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.95' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.96' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.97' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.98' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.99' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.100' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.101' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.102' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.103' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.104' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.105' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.106' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.107' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.108' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.109' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.110' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.111' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.112' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.113' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.114' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.115' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.116' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.117' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.118' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.119' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.120' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.121' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.122' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.123' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.124' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.125' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.126' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.127' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.128' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.129' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.130' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.131' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.132' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.133' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.134' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.135' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.136' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.137' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.138' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.139' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.140' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.141' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.142' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.143' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.144' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.145' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.146' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.147' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.148' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.149' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.150' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.151' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.152' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.153' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.154' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.155' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.156' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.157' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.158' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.159' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.160' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.161' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.162' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.163' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.164' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.165' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.166' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.167' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.168' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.169' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.170' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.171' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.172' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.173' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.174' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.175' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.176' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.177' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.178' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.179' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.180' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.181' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.182' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.183' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.184' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.185' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.186' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.187' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.188' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.189' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.190' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.191' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.192' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.193' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.194' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.195' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.196' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.197' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.198' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.199' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.200' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.201' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.202' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.203' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.204' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.205' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.206' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.207' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.208' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.209' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.210' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.211' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.212' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.213' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.214' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.215' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.216' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.217' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.218' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.219' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.220' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.221' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.222' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.223' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.224' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.225' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.226' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.227' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.228' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.229' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.230' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.231' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.232' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.233' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.234' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.235' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.236' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.237' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.238' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.239' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.240' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.241' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.242' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.243' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.244' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.245' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.246' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.247' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.248' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.249' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.250' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.251' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.252' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.253' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.254' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.255' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.256' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.257' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.258' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.259' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.260' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.261' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.262' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.263' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.264' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.265' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.266' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.267' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.268' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.269' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.270' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.271' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.272' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.273' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.274' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.275' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.276' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.277' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.278' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.279' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.280' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.281' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.282' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.283' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.284' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.285' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.286' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.287' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.1' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.2' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.3' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.4' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.5' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.6' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.7' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.8' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.9' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.10' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.11' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.12' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.13' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.14' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.15' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.16' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.17' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.18' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.19' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.20' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.21' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.22' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.23' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.24' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.25' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.26' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.27' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.28' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.29' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.1' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.2' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.3' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.4' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.5' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.6' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.7' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.8' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.9' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.10' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.11' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.12' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.13' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.14' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.15' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.16' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.17' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.18' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.19' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.20' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.21' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.22' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.23' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.24' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.25' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.26' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.1' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.2' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.3' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.4' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.5' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.6' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.7' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.8' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.9' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.10' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.11' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.12' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.13' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.14' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.15' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.16' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.17' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.18' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.19' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.20' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.21' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.22' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.23' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.24' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.25' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.26' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (EE4951_hls_veri/conv3x3.cpp:38:27) in function 'conv_3x3'... converting 22 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 9.309 seconds; current allocated memory: 287.078 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:74:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:77:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_2'(EE4951_hls_veri/conv3x3.cpp:21:21) and 'VITIS_LOOP_23_3'(EE4951_hls_veri/conv3x3.cpp:23:22) in function 'conv_3x3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(EE4951_hls_veri/conv3x3.cpp:19:20) and 'VITIS_LOOP_21_2'(EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:74:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (EE4951_hls_veri/conv3x3.cpp:19:20) in function 'conv_3x3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.366 seconds; current allocated memory: 350.633 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.168 seconds; current allocated memory: 376.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 377.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 377.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 377.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 378.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 378.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 45 seconds. CPU system time: 0 seconds. Elapsed time: 101.917 seconds; current allocated memory: 407.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 407.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 407.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 407.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 407.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 408.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' is 5472 from HDL expression: ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 417.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.031 seconds; current allocated memory: 440.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 445.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_3x3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_3x3' is 5394 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_29_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_59_5_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_61_5_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 289 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 488.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.155 seconds; current allocated memory: 537.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map_0', 'output_feature_map_1', 'output_feature_map_2', 'output_feature_map_3', 'output_feature_map_4', 'output_feature_map_5', 'output_feature_map_6', 'output_feature_map_7', 'output_feature_map_8', 'output_feature_map_9', 'output_feature_map_10', 'output_feature_map_11', 'output_feature_map_12', 'output_feature_map_13', 'output_feature_map_14', 'output_feature_map_15', 'output_feature_map_16', 'output_feature_map_17', 'output_feature_map_18', 'output_feature_map_19', 'output_feature_map_20', 'output_feature_map_21', 'output_feature_map_22', 'output_feature_map_23', 'output_feature_map_24', 'output_feature_map_25', 'output_feature_map_26', 'output_feature_map_27', 'output_feature_map_28', 'output_feature_map_29' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_in_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.477 seconds; current allocated memory: 574.742 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'conv_bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_input.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_output.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 213.125 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.124 seconds; current allocated memory: 215.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,268 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,229 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,231 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,229 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,260 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,236 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,630 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,821 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,514 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,340 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,989 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (EE4951_hls_veri/main_func.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:22:10)
INFO: [HLS 214-248] Applying array_partition to 'output_feature_map': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at EE4951_hls_veri/conv3x3.cpp:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_HEIGHT> at EE4951_hls_veri/utils.cpp:77:4 
INFO: [HLS 214-291] Loop 'OUTPUT_BUFFER_WIDTH' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/utils.cpp:80:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:27:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:29:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:31:25)
INFO: [HLS 214-186] Unrolling loop 'OUTPUT_BUFFER_WIDTH' (EE4951_hls_veri/utils.cpp:80:5) in function 'main_func' completely with a factor of 32 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (EE4951_hls_veri/conv3x3.cpp:27:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (EE4951_hls_veri/conv3x3.cpp:29:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (EE4951_hls_veri/conv3x3.cpp:31:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_0': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_1': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_2': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_3': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_4': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_5': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_6': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_7': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_8': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_9': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_10': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_11': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_12': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_13': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_14': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_15': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_16': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_17': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_18': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_19': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_20': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_21': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_22': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_23': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_24': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_25': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_26': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_27': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_28': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_29': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_30': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_31': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_2': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.907 seconds; current allocated memory: 221.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 221.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.353 seconds; current allocated memory: 242.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 249.570 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.1' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.2' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.3' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.4' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.5' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.6' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.7' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.8' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.9' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.10' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.11' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.12' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.13' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.14' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.15' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.16' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.17' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.18' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.19' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.20' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.21' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.22' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.23' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.24' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.25' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.26' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.27' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.28' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.29' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.30' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.31' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.32' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.33' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.34' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.35' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.36' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.37' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.38' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.39' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.40' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.41' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.42' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.43' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.44' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.45' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.46' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.47' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.48' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.49' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.50' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.51' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.52' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.53' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.54' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.55' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.56' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.57' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.58' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.59' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.60' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.61' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.62' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.63' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.64' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.65' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.66' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.67' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.68' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.69' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.70' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.71' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.72' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.73' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.74' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.75' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.76' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.77' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.78' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.79' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.80' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.81' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.82' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.83' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.84' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.85' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.86' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.87' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.88' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.89' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.90' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.91' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.92' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.93' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.94' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.95' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.96' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.97' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.98' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.99' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.100' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.101' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.102' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.103' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.104' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.105' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.106' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.107' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.108' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.109' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.110' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.111' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.112' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.113' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.114' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.115' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.116' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.117' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.118' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.119' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.120' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.121' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.122' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.123' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.124' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.125' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.126' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.127' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.128' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.129' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.130' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.131' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.132' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.133' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.134' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.135' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.136' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.137' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.138' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.139' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.140' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.141' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.142' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.143' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.144' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.145' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.146' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.147' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.148' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.149' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.150' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.151' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.152' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.153' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.154' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.155' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.156' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.157' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.158' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.159' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.160' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.161' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.162' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.163' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.164' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.165' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.166' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.167' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.168' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.169' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.170' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.171' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.172' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.173' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.174' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.175' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.176' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.177' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.178' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.179' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.180' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.181' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.182' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.183' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.184' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.185' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.186' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.187' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.188' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.189' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.190' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.191' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.192' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.193' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.194' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.195' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.196' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.197' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.198' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.199' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.200' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.201' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.202' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.203' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.204' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.205' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.206' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.207' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.208' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.209' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.210' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.211' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.212' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.213' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.214' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.215' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.216' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.217' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.218' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.219' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.220' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.221' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.222' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.223' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.224' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.225' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.226' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.227' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.228' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.229' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.230' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.231' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.232' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.233' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.234' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.235' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.236' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.237' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.238' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.239' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.240' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.241' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.242' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.243' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.244' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.245' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.246' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.247' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.248' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.249' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.250' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.251' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.252' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.253' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.254' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.255' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.256' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.257' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.258' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.259' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.260' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.261' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.262' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.263' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.264' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.265' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.266' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.267' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.268' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.269' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.270' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.271' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.272' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.273' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.274' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.275' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.276' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.277' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.278' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.279' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.280' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.281' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.282' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.283' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.284' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.285' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.286' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.287' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.1' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.2' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.3' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.4' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.5' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.6' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.7' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.8' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.9' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.10' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.11' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.12' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.13' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.14' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.15' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.16' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.17' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.18' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.19' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.20' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.21' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.22' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.23' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.24' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.25' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.26' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.27' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.28' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.29' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.30' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.31' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.1' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.2' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.3' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.4' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.5' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.6' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.7' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.8' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.9' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.10' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.11' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.12' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.13' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.14' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.15' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.16' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.17' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.18' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.19' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.20' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.21' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.22' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.23' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.24' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.25' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.26' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.1' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.2' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.3' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.4' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.5' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.6' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.7' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.8' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.9' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.10' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.11' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.12' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.13' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.14' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.15' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.16' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.17' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.18' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.19' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.20' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.21' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.22' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.23' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.24' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.25' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.26' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (EE4951_hls_veri/conv3x3.cpp:38:27) in function 'conv_3x3'... converting 49 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 15.677 seconds; current allocated memory: 296.070 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:74:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:77:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_2'(EE4951_hls_veri/conv3x3.cpp:21:21) and 'VITIS_LOOP_23_3'(EE4951_hls_veri/conv3x3.cpp:23:22) in function 'conv_3x3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(EE4951_hls_veri/conv3x3.cpp:19:20) and 'VITIS_LOOP_21_2'(EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:74:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (EE4951_hls_veri/conv3x3.cpp:19:20) in function 'conv_3x3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.38 seconds; current allocated memory: 352.227 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.038 seconds; current allocated memory: 377.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 378.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 378.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 378.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 378.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 379.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 38 seconds. CPU system time: 0 seconds. Elapsed time: 83.334 seconds; current allocated memory: 410.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.979 seconds; current allocated memory: 411.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.72 seconds; current allocated memory: 411.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 411.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 411.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 411.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' is 5472 from HDL expression: ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 417.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.011 seconds; current allocated memory: 441.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 446.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_3x3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_3x3' is 6859 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_16_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 289 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.938 seconds; current allocated memory: 493.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.172 seconds; current allocated memory: 542.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map_0', 'output_feature_map_1', 'output_feature_map_2', 'output_feature_map_3', 'output_feature_map_4', 'output_feature_map_5', 'output_feature_map_6', 'output_feature_map_7', 'output_feature_map_8', 'output_feature_map_9', 'output_feature_map_10', 'output_feature_map_11', 'output_feature_map_12', 'output_feature_map_13', 'output_feature_map_14', 'output_feature_map_15', 'output_feature_map_16', 'output_feature_map_17', 'output_feature_map_18', 'output_feature_map_19', 'output_feature_map_20', 'output_feature_map_21', 'output_feature_map_22', 'output_feature_map_23', 'output_feature_map_24', 'output_feature_map_25', 'output_feature_map_26', 'output_feature_map_27', 'output_feature_map_28', 'output_feature_map_29', 'output_feature_map_30', 'output_feature_map_31' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_in_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.227 seconds; current allocated memory: 580.633 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.335 seconds; current allocated memory: 602.145 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 25.988 seconds; current allocated memory: 647.387 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 66 seconds. CPU system time: 2 seconds. Elapsed time: 171.481 seconds; current allocated memory: 434.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 205.848 seconds; current allocated memory: 33.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.018 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.704 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'conv_bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_input.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_output.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 212.812 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.36 seconds; current allocated memory: 214.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,268 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,229 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,231 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,229 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,260 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,236 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,630 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,821 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,514 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,340 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,989 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (EE4951_hls_veri/main_func.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:22:10)
INFO: [HLS 214-248] Applying array_partition to 'output_feature_map': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at EE4951_hls_veri/conv3x3.cpp:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_HEIGHT> at EE4951_hls_veri/utils.cpp:77:4 
INFO: [HLS 214-291] Loop 'OUTPUT_BUFFER_WIDTH' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/utils.cpp:80:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:27:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:29:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:31:25)
INFO: [HLS 214-186] Unrolling loop 'OUTPUT_BUFFER_WIDTH' (EE4951_hls_veri/utils.cpp:80:5) in function 'main_func' completely with a factor of 32 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (EE4951_hls_veri/conv3x3.cpp:27:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (EE4951_hls_veri/conv3x3.cpp:29:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (EE4951_hls_veri/conv3x3.cpp:31:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_0': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_1': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_2': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_3': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_4': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_5': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_6': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_7': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_8': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_9': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_10': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_11': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_12': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_13': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_14': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_15': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_16': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_17': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_18': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_19': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_20': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_21': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_22': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_23': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_24': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_25': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_26': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_27': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_28': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_29': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_30': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_31': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_2': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.886 seconds; current allocated memory: 221.188 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 221.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.823 seconds; current allocated memory: 242.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.827 seconds; current allocated memory: 248.785 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.1' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.2' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.3' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.4' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.5' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.6' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.7' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.8' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.9' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.10' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.11' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.12' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.13' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.14' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.15' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.16' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.17' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.18' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.19' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.20' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.21' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.22' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.23' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.24' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.25' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.26' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.27' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.28' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.29' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.30' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.31' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.32' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.33' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.34' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.35' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.36' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.37' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.38' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.39' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.40' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.41' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.42' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.43' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.44' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.45' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.46' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.47' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.48' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.49' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.50' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.51' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.52' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.53' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.54' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.55' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.56' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.57' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.58' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.59' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.60' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.61' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.62' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.63' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.64' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.65' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.66' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.67' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.68' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.69' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.70' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.71' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.72' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.73' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.74' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.75' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.76' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.77' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.78' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.79' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.80' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.81' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.82' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.83' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.84' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.85' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.86' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.87' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.88' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.89' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.90' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.91' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.92' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.93' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.94' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.95' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.96' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.97' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.98' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.99' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.100' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.101' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.102' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.103' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.104' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.105' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.106' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.107' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.108' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.109' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.110' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.111' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.112' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.113' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.114' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.115' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.116' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.117' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.118' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.119' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.120' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.121' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.122' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.123' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.124' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.125' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.126' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.127' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.128' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.129' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.130' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.131' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.132' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.133' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.134' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.135' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.136' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.137' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.138' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.139' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.140' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.141' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.142' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.143' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.144' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.145' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.146' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.147' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.148' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.149' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.150' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.151' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.152' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.153' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.154' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.155' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.156' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.157' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.158' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.159' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.160' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.161' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.162' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.163' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.164' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.165' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.166' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.167' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.168' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.169' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.170' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.171' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.172' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.173' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.174' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.175' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.176' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.177' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.178' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.179' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.180' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.181' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.182' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.183' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.184' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.185' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.186' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.187' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.188' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.189' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.190' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.191' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.192' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.193' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.194' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.195' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.196' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.197' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.198' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.199' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.200' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.201' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.202' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.203' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.204' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.205' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.206' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.207' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.208' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.209' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.210' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.211' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.212' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.213' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.214' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.215' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.216' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.217' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.218' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.219' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.220' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.221' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.222' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.223' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.224' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.225' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.226' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.227' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.228' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.229' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.230' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.231' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.232' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.233' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.234' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.235' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.236' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.237' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.238' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.239' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.240' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.241' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.242' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.243' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.244' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.245' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.246' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.247' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.248' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.249' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.250' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.251' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.252' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.253' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.254' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.255' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.256' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.257' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.258' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.259' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.260' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.261' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.262' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.263' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.264' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.265' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.266' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.267' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.268' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.269' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.270' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.271' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.272' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.273' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.274' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.275' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.276' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.277' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.278' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.279' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.280' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.281' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.282' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.283' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.284' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.285' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.286' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.287' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.1' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.2' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.3' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.4' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.5' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.6' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.7' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.8' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.9' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.10' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.11' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.12' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.13' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.14' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.15' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.16' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.17' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.18' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.19' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.20' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.21' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.22' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.23' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.24' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.25' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.26' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.27' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.28' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.29' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.30' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.31' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.1' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.2' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.3' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.4' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.5' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.6' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.7' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.8' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.9' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.10' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.11' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.12' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.13' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.14' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.15' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.16' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.17' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.18' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.19' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.20' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.21' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.22' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.23' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.24' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.25' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.26' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.1' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.2' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.3' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.4' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.5' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.6' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.7' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.8' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.9' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.10' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.11' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.12' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.13' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.14' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.15' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.16' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.17' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.18' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.19' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.20' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.21' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.22' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.23' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.24' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.25' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.26' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (EE4951_hls_veri/conv3x3.cpp:38:27) in function 'conv_3x3'... converting 49 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 15.991 seconds; current allocated memory: 296.160 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:74:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:77:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_2'(EE4951_hls_veri/conv3x3.cpp:21:21) and 'VITIS_LOOP_23_3'(EE4951_hls_veri/conv3x3.cpp:23:22) in function 'conv_3x3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(EE4951_hls_veri/conv3x3.cpp:19:20) and 'VITIS_LOOP_21_2'(EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:74:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (EE4951_hls_veri/conv3x3.cpp:19:20) in function 'conv_3x3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 8.774 seconds; current allocated memory: 352.020 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.282 seconds; current allocated memory: 379.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 381.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 381.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 381.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 381.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 381.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.095 seconds; current allocated memory: 0.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'conv_bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_input.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_output.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.586 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.838 seconds; current allocated memory: 215.703 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,268 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,229 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,231 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,229 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,260 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,236 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,630 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,821 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,514 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,340 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,989 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (EE4951_hls_veri/main_func.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:22:10)
INFO: [HLS 214-248] Applying array_partition to 'output_feature_map': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at EE4951_hls_veri/conv3x3.cpp:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_HEIGHT> at EE4951_hls_veri/utils.cpp:77:4 
INFO: [HLS 214-291] Loop 'OUTPUT_BUFFER_WIDTH' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/utils.cpp:80:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:27:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:29:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:31:25)
INFO: [HLS 214-186] Unrolling loop 'OUTPUT_BUFFER_WIDTH' (EE4951_hls_veri/utils.cpp:80:5) in function 'main_func' completely with a factor of 32 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (EE4951_hls_veri/conv3x3.cpp:27:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (EE4951_hls_veri/conv3x3.cpp:29:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (EE4951_hls_veri/conv3x3.cpp:31:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_0': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_1': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_2': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_3': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_4': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_5': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_6': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_7': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_8': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_9': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_10': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_11': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_12': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_13': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_14': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_15': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_16': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_17': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_18': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_19': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_20': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_21': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_22': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_23': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_24': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_25': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_26': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_27': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_28': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_29': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_30': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_31': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_2': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.912 seconds; current allocated memory: 221.887 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 221.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.291 seconds; current allocated memory: 243.348 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.799 seconds; current allocated memory: 250.047 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.1' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.2' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.3' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.4' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.5' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.6' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.7' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.8' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.9' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.10' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.11' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.12' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.13' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.14' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.15' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.16' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.17' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.18' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.19' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.20' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.21' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.22' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.23' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.24' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.25' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.26' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.27' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.28' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.29' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.30' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.31' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.32' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.33' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.34' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.35' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.36' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.37' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.38' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.39' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.40' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.41' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.42' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.43' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.44' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.45' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.46' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.47' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.48' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.49' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.50' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.51' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.52' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.53' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.54' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.55' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.56' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.57' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.58' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.59' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.60' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.61' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.62' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.63' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.64' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.65' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.66' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.67' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.68' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.69' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.70' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.71' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.72' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.73' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.74' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.75' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.76' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.77' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.78' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.79' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.80' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.81' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.82' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.83' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.84' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.85' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.86' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.87' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.88' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.89' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.90' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.91' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.92' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.93' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.94' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.95' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.96' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.97' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.98' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.99' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.100' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.101' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.102' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.103' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.104' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.105' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.106' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.107' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.108' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.109' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.110' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.111' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.112' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.113' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.114' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.115' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.116' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.117' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.118' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.119' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.120' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.121' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.122' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.123' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.124' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.125' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.126' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.127' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.128' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.129' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.130' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.131' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.132' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.133' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.134' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.135' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.136' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.137' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.138' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.139' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.140' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.141' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.142' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.143' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.144' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.145' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.146' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.147' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.148' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.149' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.150' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.151' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.152' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.153' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.154' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.155' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.156' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.157' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.158' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.159' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.160' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.161' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.162' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.163' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.164' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.165' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.166' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.167' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.168' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.169' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.170' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.171' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.172' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.173' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.174' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.175' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.176' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.177' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.178' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.179' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.180' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.181' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.182' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.183' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.184' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.185' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.186' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.187' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.188' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.189' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.190' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.191' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.192' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.193' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.194' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.195' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.196' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.197' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.198' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.199' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.200' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.201' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.202' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.203' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.204' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.205' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.206' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.207' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.208' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.209' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.210' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.211' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.212' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.213' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.214' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.215' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.216' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.217' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.218' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.219' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.220' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.221' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.222' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.223' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.224' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.225' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.226' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.227' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.228' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.229' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.230' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.231' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.232' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.233' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.234' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.235' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.236' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.237' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.238' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.239' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.240' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.241' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.242' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.243' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.244' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.245' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.246' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.247' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.248' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.249' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.250' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.251' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.252' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.253' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.254' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.255' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.256' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.257' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.258' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.259' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.260' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.261' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.262' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.263' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.264' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.265' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.266' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.267' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.268' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.269' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.270' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.271' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.272' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.273' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.274' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.275' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.276' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.277' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.278' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.279' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.280' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.281' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.282' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.283' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.284' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.285' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.286' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.287' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.1' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.2' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.3' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.4' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.5' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.6' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.7' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.8' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.9' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.10' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.11' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.12' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.13' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.14' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.15' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.16' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.17' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.18' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.19' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.20' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.21' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.22' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.23' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.24' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.25' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.26' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.27' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.28' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.29' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.30' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.31' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.1' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.2' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.3' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.4' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.5' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.6' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.7' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.8' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.9' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.10' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.11' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.12' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.13' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.14' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.15' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.16' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.17' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.18' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.19' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.20' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.21' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.22' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.23' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.24' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.25' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.26' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.1' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.2' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.3' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.4' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.5' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.6' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.7' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.8' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.9' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.10' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.11' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.12' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.13' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.14' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.15' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.16' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.17' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.18' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.19' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.20' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.21' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.22' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.23' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.24' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.25' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.26' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (EE4951_hls_veri/conv3x3.cpp:38:27) in function 'conv_3x3'... converting 49 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 15.754 seconds; current allocated memory: 297.129 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:74:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:77:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_2'(EE4951_hls_veri/conv3x3.cpp:21:21) and 'VITIS_LOOP_23_3'(EE4951_hls_veri/conv3x3.cpp:23:22) in function 'conv_3x3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(EE4951_hls_veri/conv3x3.cpp:19:20) and 'VITIS_LOOP_21_2'(EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:74:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (EE4951_hls_veri/conv3x3.cpp:19:20) in function 'conv_3x3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.232 seconds; current allocated memory: 353.289 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.028 seconds; current allocated memory: 378.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 379.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 380.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 380.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 380.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 380.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 54 seconds. CPU system time: 1 seconds. Elapsed time: 90.359 seconds; current allocated memory: 410.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.981 seconds; current allocated memory: 410.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.701 seconds; current allocated memory: 410.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 410.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 410.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 411.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' is 5472 from HDL expression: ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 419.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.003 seconds; current allocated memory: 442.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 447.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_3x3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_3x3' is 6859 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_16_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 289 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 494.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.049 seconds; current allocated memory: 543.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map_0', 'output_feature_map_1', 'output_feature_map_2', 'output_feature_map_3', 'output_feature_map_4', 'output_feature_map_5', 'output_feature_map_6', 'output_feature_map_7', 'output_feature_map_8', 'output_feature_map_9', 'output_feature_map_10', 'output_feature_map_11', 'output_feature_map_12', 'output_feature_map_13', 'output_feature_map_14', 'output_feature_map_15', 'output_feature_map_16', 'output_feature_map_17', 'output_feature_map_18', 'output_feature_map_19', 'output_feature_map_20', 'output_feature_map_21', 'output_feature_map_22', 'output_feature_map_23', 'output_feature_map_24', 'output_feature_map_25', 'output_feature_map_26', 'output_feature_map_27', 'output_feature_map_28', 'output_feature_map_29', 'output_feature_map_30', 'output_feature_map_31' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_in_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.174 seconds; current allocated memory: 582.562 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 604.406 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 25.546 seconds; current allocated memory: 649.504 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 83 seconds. CPU system time: 2 seconds. Elapsed time: 177.277 seconds; current allocated memory: 436.133 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 13 seconds. CPU system time: 1 seconds. Elapsed time: 201.928 seconds; current allocated memory: 34.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.192 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'conv_bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_input.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_output.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 212.688 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.181 seconds; current allocated memory: 214.887 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,268 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,229 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,231 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,229 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,260 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,236 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,630 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,821 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,514 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,340 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,989 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (EE4951_hls_veri/main_func.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:22:10)
INFO: [HLS 214-248] Applying array_partition to 'output_feature_map': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at EE4951_hls_veri/conv3x3.cpp:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_HEIGHT> at EE4951_hls_veri/utils.cpp:77:4 
INFO: [HLS 214-291] Loop 'OUTPUT_BUFFER_WIDTH' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/utils.cpp:80:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:27:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:29:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:31:25)
INFO: [HLS 214-186] Unrolling loop 'OUTPUT_BUFFER_WIDTH' (EE4951_hls_veri/utils.cpp:80:5) in function 'main_func' completely with a factor of 32 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (EE4951_hls_veri/conv3x3.cpp:27:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (EE4951_hls_veri/conv3x3.cpp:29:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (EE4951_hls_veri/conv3x3.cpp:31:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_0': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_1': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_2': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_3': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_4': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_5': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_6': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_7': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_8': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_9': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_10': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_11': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_12': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_13': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_14': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_15': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_16': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_17': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_18': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_19': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_20': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_21': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_22': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_23': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_24': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_25': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_26': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_27': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_28': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_29': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_30': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_31': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_2': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.853 seconds; current allocated memory: 221.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 221.406 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.216 seconds; current allocated memory: 242.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 249.270 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.1' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.2' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.3' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.4' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.5' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.6' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.7' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.8' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.9' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.10' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.11' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.12' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.13' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.14' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.15' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.16' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.17' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.18' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.19' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.20' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.21' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.22' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.23' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.24' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.25' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.26' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.27' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.28' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.29' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.30' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.31' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.32' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.33' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.34' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.35' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.36' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.37' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.38' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.39' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.40' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.41' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.42' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.43' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.44' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.45' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.46' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.47' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.48' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.49' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.50' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.51' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.52' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.53' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.54' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.55' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.56' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.57' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.58' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.59' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.60' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.61' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.62' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.63' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.64' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.65' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.66' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.67' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.68' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.69' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.70' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.71' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.72' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.73' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.74' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.75' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.76' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.77' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.78' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.79' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.80' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.81' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.82' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.83' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.84' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.85' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.86' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.87' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.88' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.89' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.90' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.91' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.92' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.93' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.94' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.95' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.96' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.97' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.98' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.99' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.100' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.101' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.102' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.103' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.104' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.105' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.106' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.107' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.108' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.109' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.110' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.111' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.112' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.113' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.114' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.115' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.116' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.117' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.118' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.119' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.120' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.121' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.122' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.123' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.124' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.125' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.126' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.127' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.128' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.129' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.130' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.131' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.132' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.133' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.134' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.135' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.136' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.137' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.138' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.139' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.140' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.141' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.142' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.143' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.144' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.145' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.146' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.147' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.148' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.149' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.150' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.151' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.152' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.153' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.154' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.155' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.156' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.157' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.158' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.159' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.160' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.161' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.162' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.163' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.164' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.165' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.166' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.167' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.168' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.169' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.170' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.171' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.172' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.173' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.174' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.175' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.176' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.177' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.178' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.179' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.180' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.181' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.182' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.183' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.184' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.185' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.186' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.187' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.188' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.189' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.190' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.191' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.192' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.193' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.194' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.195' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.196' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.197' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.198' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.199' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.200' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.201' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.202' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.203' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.204' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.205' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.206' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.207' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.208' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.209' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.210' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.211' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.212' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.213' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.214' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.215' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.216' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.217' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.218' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.219' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.220' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.221' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.222' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.223' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.224' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.225' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.226' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.227' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.228' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.229' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.230' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.231' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.232' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.233' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.234' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.235' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.236' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.237' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.238' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.239' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.240' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.241' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.242' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.243' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.244' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.245' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.246' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.247' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.248' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.249' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.250' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.251' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.252' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.253' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.254' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.255' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.256' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.257' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.258' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.259' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.260' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.261' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.262' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.263' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.264' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.265' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.266' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.267' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.268' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.269' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.270' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.271' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.272' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.273' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.274' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.275' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.276' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.277' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.278' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.279' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.280' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.281' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.282' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.283' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.284' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.285' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.286' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.287' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.1' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.2' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.3' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.4' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.5' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.6' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.7' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.8' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.9' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.10' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.11' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.12' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.13' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.14' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.15' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.16' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.17' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.18' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.19' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.20' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.21' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.22' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.23' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.24' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.25' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.26' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.27' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.28' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.29' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.30' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.31' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.1' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.2' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.3' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.4' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.5' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.6' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.7' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.8' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.9' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.10' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.11' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.12' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.13' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.14' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.15' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.16' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.17' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.18' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.19' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.20' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.21' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.22' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.23' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.24' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.25' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.26' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.1' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.2' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.3' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.4' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.5' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.6' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.7' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.8' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.9' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.10' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.11' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.12' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.13' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.14' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.15' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.16' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.17' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.18' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.19' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.20' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.21' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.22' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.23' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.24' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.25' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.26' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (EE4951_hls_veri/conv3x3.cpp:38:27) in function 'conv_3x3'... converting 49 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 15.721 seconds; current allocated memory: 295.973 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:74:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:77:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_2'(EE4951_hls_veri/conv3x3.cpp:21:21) and 'VITIS_LOOP_23_3'(EE4951_hls_veri/conv3x3.cpp:23:22) in function 'conv_3x3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(EE4951_hls_veri/conv3x3.cpp:19:20) and 'VITIS_LOOP_21_2'(EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:74:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (EE4951_hls_veri/conv3x3.cpp:19:20) in function 'conv_3x3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 8.109 seconds; current allocated memory: 351.258 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.055 seconds; current allocated memory: 377.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 378.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 378.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 378.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 378.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 378.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 52 seconds. CPU system time: 0 seconds. Elapsed time: 96.366 seconds; current allocated memory: 409.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 409.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 409.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 409.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 409.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 410.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' is 5472 from HDL expression: ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 418.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.021 seconds; current allocated memory: 441.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 447.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_3x3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_3x3' is 6859 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_16_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 289 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 493.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.265 seconds; current allocated memory: 543.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map_0', 'output_feature_map_1', 'output_feature_map_2', 'output_feature_map_3', 'output_feature_map_4', 'output_feature_map_5', 'output_feature_map_6', 'output_feature_map_7', 'output_feature_map_8', 'output_feature_map_9', 'output_feature_map_10', 'output_feature_map_11', 'output_feature_map_12', 'output_feature_map_13', 'output_feature_map_14', 'output_feature_map_15', 'output_feature_map_16', 'output_feature_map_17', 'output_feature_map_18', 'output_feature_map_19', 'output_feature_map_20', 'output_feature_map_21', 'output_feature_map_22', 'output_feature_map_23', 'output_feature_map_24', 'output_feature_map_25', 'output_feature_map_26', 'output_feature_map_27', 'output_feature_map_28', 'output_feature_map_29', 'output_feature_map_30', 'output_feature_map_31' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_in_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.186 seconds; current allocated memory: 581.348 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.349 seconds; current allocated memory: 603.320 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 25.929 seconds; current allocated memory: 647.797 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 81 seconds. CPU system time: 1 seconds. Elapsed time: 184.329 seconds; current allocated memory: 435.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 204.658 seconds; current allocated memory: 34.086 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.685 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.002 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.707 seconds; current allocated memory: 0.602 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.123 seconds; current allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.385 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.311 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.954 seconds; current allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.047 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.61 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.529 seconds; current allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.747 seconds; current allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.924 seconds; current allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'dw_conv_bias3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dw_conv_input3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dw_conv_output_torch3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dw_conv_weight3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 212.930 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.486 seconds; current allocated memory: 215.035 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,268 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,229 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,231 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,229 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,260 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,236 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,630 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,821 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,514 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,340 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,989 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][32])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (EE4951_hls_veri/main_func.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:22:10)
INFO: [HLS 214-248] Applying array_partition to 'output_feature_map': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at EE4951_hls_veri/conv3x3.cpp:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_HEIGHT> at EE4951_hls_veri/utils.cpp:77:4 
INFO: [HLS 214-291] Loop 'OUTPUT_BUFFER_WIDTH' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/utils.cpp:80:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:27:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:29:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:31:25)
INFO: [HLS 214-186] Unrolling loop 'OUTPUT_BUFFER_WIDTH' (EE4951_hls_veri/utils.cpp:80:5) in function 'main_func' completely with a factor of 32 (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (EE4951_hls_veri/conv3x3.cpp:27:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (EE4951_hls_veri/conv3x3.cpp:29:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (EE4951_hls_veri/conv3x3.cpp:31:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_0': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_1': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_2': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_3': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_4': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_5': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_6': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_7': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_8': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_9': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_10': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_11': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_12': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_13': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_14': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_15': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_16': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_17': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_18': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_19': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_20': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_21': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_22': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_23': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_24': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_25': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_26': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_27': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_28': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_29': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_30': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_31': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_2': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.876 seconds; current allocated memory: 221.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 221.781 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.263 seconds; current allocated memory: 242.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 248.844 MB.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.1' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.2' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.3' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.4' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.5' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.6' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.7' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.8' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.9' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.10' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.11' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.12' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.13' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.14' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.15' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.16' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.17' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.18' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.19' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.20' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.21' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.22' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.23' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.24' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.25' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.26' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.27' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.28' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.29' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.30' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.31' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.32' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.33' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.34' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.35' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.36' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.37' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.38' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.39' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.40' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.41' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.42' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.43' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.44' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.45' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.46' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.47' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.48' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.49' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.50' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.51' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.52' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.53' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.54' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.55' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.56' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.57' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.58' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.59' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.60' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.61' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.62' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.63' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.64' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.65' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.66' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.67' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.68' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.69' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.70' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.71' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.72' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.73' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.74' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.75' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.76' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.77' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.78' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.79' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.80' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.81' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.82' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.83' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.84' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.85' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.86' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.87' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.88' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.89' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.90' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.91' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.92' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.93' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.94' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.95' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.96' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.97' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.98' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.99' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.100' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.101' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.102' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.103' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.104' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.105' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.106' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.107' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.108' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.109' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.110' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.111' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.112' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.113' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.114' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.115' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.116' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.117' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.118' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.119' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.120' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.121' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.122' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.123' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.124' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.125' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.126' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.127' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.128' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.129' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.130' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.131' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.132' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.133' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.134' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.135' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.136' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.137' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.138' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.139' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.140' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.141' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.142' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.143' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.144' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.145' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.146' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.147' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.148' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.149' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.150' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.151' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.152' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.153' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.154' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.155' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.156' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.157' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.158' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.159' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.160' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.161' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.162' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.163' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.164' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.165' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.166' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.167' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.168' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.169' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.170' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.171' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.172' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.173' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.174' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.175' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.176' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.177' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.178' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.179' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.180' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.181' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.182' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.183' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.184' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.185' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.186' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.187' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.188' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.189' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.190' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.191' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.192' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.193' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.194' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.195' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.196' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.197' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.198' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.199' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.200' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.201' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.202' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.203' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.204' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.205' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.206' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.207' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.208' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.209' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.210' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.211' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.212' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.213' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.214' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.215' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.216' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.217' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.218' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.219' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.220' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.221' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.222' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.223' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.224' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.225' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.226' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.227' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.228' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.229' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.230' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.231' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.232' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.233' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.234' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.235' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.236' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.237' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.238' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.239' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.240' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.241' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.242' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.243' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.244' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.245' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.246' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.247' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.248' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.249' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.250' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.251' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.252' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.253' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.254' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.255' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.256' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.257' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.258' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.259' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.260' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.261' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.262' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.263' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.264' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.265' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.266' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.267' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.268' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.269' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.270' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.271' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.272' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.273' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.274' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.275' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.276' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.277' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.278' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.279' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.280' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.281' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.282' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.283' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.284' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.285' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.286' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.287' (EE4951_hls_veri/main_func.cpp:19) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.1' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.2' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.3' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.4' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.5' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.6' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.7' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.8' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.9' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.10' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.11' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.12' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.13' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.14' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.15' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.16' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.17' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.18' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.19' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.20' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.21' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.22' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.23' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.24' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.25' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.26' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.27' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.28' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.29' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.30' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.31' (EE4951_hls_veri/main_func.cpp:22) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.1' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.2' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.3' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.4' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.5' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.6' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.7' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.8' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.9' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.10' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.11' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.12' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.13' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.14' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.15' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.16' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.17' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.18' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.19' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.20' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.21' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.22' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.23' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.24' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.25' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_wt_buf.26' (EE4951_hls_veri/main_func.cpp:20) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.1' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.2' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.3' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.4' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.5' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.6' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.7' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.8' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.9' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.10' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.11' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.12' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.13' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.14' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.15' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.16' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.17' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.18' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.19' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.20' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.21' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.22' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.23' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.24' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.25' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_wt_buf.26' (EE4951_hls_veri/main_func.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (EE4951_hls_veri/conv3x3.cpp:38:27) in function 'conv_3x3'... converting 49 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 15.204 seconds; current allocated memory: 295.727 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:16:4) and 'INPUT_BUFFER_WIDTH'(EE4951_hls_veri/utils.cpp:19:5) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'OUTPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:74:3) and 'OUTPUT_BUFFER_HEIGHT'(EE4951_hls_veri/utils.cpp:77:4) in function 'main_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_2'(EE4951_hls_veri/conv3x3.cpp:21:21) and 'VITIS_LOOP_23_3'(EE4951_hls_veri/conv3x3.cpp:23:22) in function 'conv_3x3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(EE4951_hls_veri/conv3x3.cpp:19:20) and 'VITIS_LOOP_21_2'(EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (EE4951_hls_veri/utils.cpp:16:4) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:13:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (EE4951_hls_veri/utils.cpp:45:13) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (EE4951_hls_veri/utils.cpp:42:9) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (EE4951_hls_veri/utils.cpp:39:5) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (EE4951_hls_veri/utils.cpp:74:3) in function 'main_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (EE4951_hls_veri/conv3x3.cpp:21:21) in function 'conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (EE4951_hls_veri/conv3x3.cpp:19:20) in function 'conv_3x3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 8.082 seconds; current allocated memory: 351.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.004 seconds; current allocated memory: 378.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 379.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 379.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 379.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 379.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 379.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 52 seconds. CPU system time: 1 seconds. Elapsed time: 85.419 seconds; current allocated memory: 411.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.954 seconds; current allocated memory: 411.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 411.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 411.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 411.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 411.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' is 5472 from HDL expression: ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 419.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 443.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'main_func_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 448.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_3x3' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_21_2_VITIS_LOOP_23_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_3x3' is 6859 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_16_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 289 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 494.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.095 seconds; current allocated memory: 545.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/fm_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_func/output_feature_map_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'main_func' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map_0', 'output_feature_map_1', 'output_feature_map_2', 'output_feature_map_3', 'output_feature_map_4', 'output_feature_map_5', 'output_feature_map_6', 'output_feature_map_7', 'output_feature_map_8', 'output_feature_map_9', 'output_feature_map_10', 'output_feature_map_11', 'output_feature_map_12', 'output_feature_map_13', 'output_feature_map_14', 'output_feature_map_15', 'output_feature_map_16', 'output_feature_map_17', 'output_feature_map_18', 'output_feature_map_19', 'output_feature_map_20', 'output_feature_map_21', 'output_feature_map_22', 'output_feature_map_23', 'output_feature_map_24', 'output_feature_map_25', 'output_feature_map_26', 'output_feature_map_27', 'output_feature_map_28', 'output_feature_map_29', 'output_feature_map_30', 'output_feature_map_31' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_func'.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_in_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_func_conv_out_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.201 seconds; current allocated memory: 582.398 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.37 seconds; current allocated memory: 608.559 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 24.553 seconds; current allocated memory: 648.711 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_func.
INFO: [VLOG 209-307] Generating Verilog RTL for main_func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 90 seconds. CPU system time: 2 seconds. Elapsed time: 171.305 seconds; current allocated memory: 436.066 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.792 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.107 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.399 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'dw_conv_bias3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dw_conv_input3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dw_conv_output_torch3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dw_conv_weight3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 212.660 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.97 seconds; current allocated memory: 214.875 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,772 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,449 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,451 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,453 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,484 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,460 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,718 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 138,741 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87,642 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,028 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83,352 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (EE4951_hls_veri/main_func.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:22:10)
INFO: [HLS 214-248] Applying array_partition to 'output_feature_map': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at EE4951_hls_veri/conv3x3.cpp:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:80:5 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_4' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:27:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:29:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:31:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_4' (EE4951_hls_veri/conv3x3.cpp:27:23) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (EE4951_hls_veri/conv3x3.cpp:29:24) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (EE4951_hls_veri/conv3x3.cpp:31:25) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_100' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_100' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_101' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_101' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_102' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_102' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_103' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_103' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_104' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_104' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_105' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_105' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_106' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_106' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_107' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_107' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_108' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_108' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_109' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_109' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_110' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_110' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_111' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_111' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_112' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_112' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_113' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_113' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_114' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_114' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_115' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_115' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_116' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_116' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_117' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_117' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_118' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_118' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_119' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_119' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_120' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_120' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_121' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_121' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_122' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_122' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_123' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_123' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_124' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_124' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_125' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_125' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_126' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_126' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_127' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_127' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_128' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_128' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_129' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_129' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_130' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_130' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_131' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_131' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_132' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_132' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_133' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_133' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_134' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_134' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_135' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_135' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_136' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_136' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_137' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_137' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_138' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_138' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_139' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_139' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_140' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_140' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_141' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_141' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_142' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_142' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_143' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_143' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_144' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_144' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_145' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_145' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_146' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_146' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_147' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_147' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_148' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_148' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_149' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_149' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_150' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_150' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_151' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_151' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_152' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_152' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_153' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_153' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_154' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_154' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_155' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_155' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_156' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_156' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_157' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_157' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_158' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_158' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_159' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_159' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_160' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_160' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_161' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_161' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_162' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_162' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_163' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_163' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_164' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_164' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_165' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_165' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_166' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_166' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_167' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_167' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_168' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_168' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_169' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_169' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_170' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_170' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_171' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_171' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_172' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_172' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_173' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_173' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_174' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_174' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_175' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_175' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_176' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_176' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_177' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_177' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_178' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_178' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_179' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_179' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_180' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_180' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_181' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_181' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_182' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_182' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_183' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_183' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_184' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_184' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_185' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_185' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_186' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_186' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_187' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_187' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_188' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_188' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_189' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_189' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_190' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_190' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_191' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_191' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_192' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_192' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_193' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_193' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_194' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_194' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_195' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_195' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_196' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_196' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_197' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_197' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_198' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_198' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_199' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_199' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_200' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_200' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_201' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_201' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_202' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_202' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_203' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_203' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_204' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_204' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_205' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_205' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_206' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_206' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_207' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_207' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_208' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_208' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_209' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_209' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_210' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_210' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_211' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_211' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_212' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_212' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_213' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_213' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_214' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_214' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_215' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_215' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_216' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_216' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_217' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_217' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_218' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_218' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_219' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_219' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_220' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_220' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_221' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_221' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_222' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_222' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_223' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_223' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_224' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_224' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_225' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_225' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_226' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_226' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_227' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_227' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_228' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_228' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_229' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_229' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_230' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_230' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_231' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_231' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_232' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_232' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_233' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_233' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_234' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_234' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_235' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_235' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_236' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_236' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_237' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_237' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_238' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_238' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_239' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_239' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_240' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_240' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_241' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_241' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_242' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_242' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_243' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_243' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_244' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_244' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_245' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_245' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_246' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_246' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_247' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_247' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_248' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_248' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_249' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_249' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_250' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_250' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_251' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_251' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_252' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_252' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_253' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_253' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_254' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_254' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_255' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_255' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_256' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_256' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_257' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_257' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_258' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_258' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_259' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_259' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_260' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_260' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_261' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_261' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_262' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_262' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_263' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_263' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_264' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_264' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_265' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_265' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_266' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_266' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_267' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_267' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_268' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_268' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_269' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_269' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_270' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_270' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_271' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_271' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_272' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_272' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_273' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_273' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_274' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_274' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_275' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_275' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_276' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_276' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_277' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_277' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_278' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_278' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_279' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_279' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_280' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_280' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_281' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_281' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_282' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_282' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_283' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_283' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_284' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_284' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_285' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_285' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_286' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_286' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_287' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_287' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_288' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_288' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_289' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_289' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_290' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_290' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_291' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_291' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_292' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_292' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_293' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_293' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_294' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_294' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_295' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_295' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_296' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_296' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_297' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_297' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_298' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_298' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_299' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_299' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_300' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_300' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_301' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_301' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_302' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_302' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_303' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_303' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_304' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_304' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_305' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_305' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_306' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_306' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_307' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_307' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_308' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_308' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_309' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_309' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_310' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_310' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_311' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_311' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_312' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_312' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_313' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_313' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_314' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_314' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_315' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_315' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_316' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_316' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_317' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_317' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_318' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_318' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_319' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_319' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_32' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_32' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_33' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_33' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_34' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_34' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_35' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_35' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_36' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_36' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_37' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_37' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_38' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_38' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_39' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_39' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_40' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_40' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_41' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_41' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_42' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_42' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_43' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_43' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_44' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_44' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_45' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_45' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_46' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_46' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_47' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_47' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_48' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_48' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_49' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_49' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_50' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_50' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_51' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_51' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_52' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_52' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_53' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_53' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_54' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_54' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_55' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_55' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_56' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_56' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_57' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_57' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_58' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_58' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_59' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_59' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_60' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_60' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_61' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_61' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_62' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_62' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_63' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_63' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_64' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_64' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_65' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_65' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_66' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_66' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_67' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_67' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_68' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_68' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_69' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_69' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_70' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_70' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_71' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_71' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_72' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_72' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_73' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_73' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_74' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_74' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_75' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_75' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_76' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_76' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_77' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_77' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_78' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_78' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_79' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_79' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_80' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_80' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_81' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_81' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_82' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_82' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_83' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_83' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_84' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_84' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_85' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_85' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_86' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_86' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_87' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_87' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_88' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_88' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_89' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_89' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_90' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_90' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_91' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_91' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_92' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_92' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_93' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_93' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_94' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_94' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_95' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_95' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_96' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_96' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_97' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_97' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_98' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_98' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_99' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_in_buf_99' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_0': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_1': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_2': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_3': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_4': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_5': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_6': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_7': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_8': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_9': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_10': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_11': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_12': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_13': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_14': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_15': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_16': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_17': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_18': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_19': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_20': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_21': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_22': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_23': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_24': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_25': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_26': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_27': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_28': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_29': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_30': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_31': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_32': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_33': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_34': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_35': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_36': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_37': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_38': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_39': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_40': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_41': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_42': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_43': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_44': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_45': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_46': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_47': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_48': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_49': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_50': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_51': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_52': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_53': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_54': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_55': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_56': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_57': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_58': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_59': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_60': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_61': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_62': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_63': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_64': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_65': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_66': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_67': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_68': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_69': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_70': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_71': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_72': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_73': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_74': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_75': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_76': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_77': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_78': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_79': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_80': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_81': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_82': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_83': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_84': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_85': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_86': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_87': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_88': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_89': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_90': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_91': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_92': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_93': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_94': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_95': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_96': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_97': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_98': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_99': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_100': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_101': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_102': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_103': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_104': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_105': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_106': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_107': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_108': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_109': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_110': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_111': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_112': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_113': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_114': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_115': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_116': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_117': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_118': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_119': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_120': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_121': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_122': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_123': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_124': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_125': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_126': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_127': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_128': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_129': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_130': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_131': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_132': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_133': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_134': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_135': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_136': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_137': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_138': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_139': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_140': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_141': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_142': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_143': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_144': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_145': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_146': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_147': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_148': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_149': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_150': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_151': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_152': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_153': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_154': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_155': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_156': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_157': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_158': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_159': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_160': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_161': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_162': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_163': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_164': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_165': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_166': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_167': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_168': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_169': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_170': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_171': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_172': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_173': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_174': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_175': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_176': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_177': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_178': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_179': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_180': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_181': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_182': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_183': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_184': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_185': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_186': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_187': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_188': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_189': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_190': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_191': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_192': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_193': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_194': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_195': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_196': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_197': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_198': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_199': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_200': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_201': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_202': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_203': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_204': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_205': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_206': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_207': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_208': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_209': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_210': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_211': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_212': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_213': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_214': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_215': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_216': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_217': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_218': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_219': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_220': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_221': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_222': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_223': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_224': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_225': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_226': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_227': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_228': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_229': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_230': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_231': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_232': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_233': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_234': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_235': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_236': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_237': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_238': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_239': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_240': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_241': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_242': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_243': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_244': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_245': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_246': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_247': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_248': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_249': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_250': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_251': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_252': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_253': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_254': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_255': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_256': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_257': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_258': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_259': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_260': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_261': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_262': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_263': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_264': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_265': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_266': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_267': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_268': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_269': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_270': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_271': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_272': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_273': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_274': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_275': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_276': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_277': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_278': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_279': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_280': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_281': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_282': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_283': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_284': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_285': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_286': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_287': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_288': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_289': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_290': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_291': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_292': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_293': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_294': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_295': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_296': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_297': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_298': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_299': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_300': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_301': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_302': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_303': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_304': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_305': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_306': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_307': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_308': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_309': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_310': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_311': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_312': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_313': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_314': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_315': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_316': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_317': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_318': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_319': Complete partitioning on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_2': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-115] Multiple burst reads of length 153600 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burs==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.741 seconds; current allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.741 seconds; current allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'dw_conv_bias3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dw_conv_input3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dw_conv_output_torch3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dw_conv_weight3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 212.863 MB.
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/conv3x31.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/main_func.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'EE4951_hls_veri/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.528 seconds; current allocated memory: 215.230 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 664 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 330 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,014 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,377 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,379 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,381 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,410 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,388 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,388 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,046 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,616 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,863 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,902 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/vivado_projects/EE4951_TaWork/EE4951_hls_veri/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:29:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_6' is marked as complete unroll implied by the pipeline pragma (EE4951_hls_veri/conv3x3.cpp:32:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (EE4951_hls_veri/conv3x3.cpp:29:19) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_6' (EE4951_hls_veri/conv3x3.cpp:32:19) in function 'conv_3x3' completely with a factor of 3 (EE4951_hls_veri/conv3x3.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_input_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'load_weight_bias_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' into 'main_func(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][160][320])' (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (EE4951_hls_veri/main_func.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:22:10)
INFO: [HLS 214-248] Applying array_partition to 'output_feature_map': Complete partitioning on dimension 4. (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (EE4951_hls_veri/main_func.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< INPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:19:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WEIGHT_KERNEL_WIDTH> at EE4951_hls_veri/utils.cpp:48:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BIAS> at EE4951_hls_veri/utils.cpp:57:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< OUTPUT_BUFFER_WIDTH> at EE4951_hls_veri/utils.cpp:80:5 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_0' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_1' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_10' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_100' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_101' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_102' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_103' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_104' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_105' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_106' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_107' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_108' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_109' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_11' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_110' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_111' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_112' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_113' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_114' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_115' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_116' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_117' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_118' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_119' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_12' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_120' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_121' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_122' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_123' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_124' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_125' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_126' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_127' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_128' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_129' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_13' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_130' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_131' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_132' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_133' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_134' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_135' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_136' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_137' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_138' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_139' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_14' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_140' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_141' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_142' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_143' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_144' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_145' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_146' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_147' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_148' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_149' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_15' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_150' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_151' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_152' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_153' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_154' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_155' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_156' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_157' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_158' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_159' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_16' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_160' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_161' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_162' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_163' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_164' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_165' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_166' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_167' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_168' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_169' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_17' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_170' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_171' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_172' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_173' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_174' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_175' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_176' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_177' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_178' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_179' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_18' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_180' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_181' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_182' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_183' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_184' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_185' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_186' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_187' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_188' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_189' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_19' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_190' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_191' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_192' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_193' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_194' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_195' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_196' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_197' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_198' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_199' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_2' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_20' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_200' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_201' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_202' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_203' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_204' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_205' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_206' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_207' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_208' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_209' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_21' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_210' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_211' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_212' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_213' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_214' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_215' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_216' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_217' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_218' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_219' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_22' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_220' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_221' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_222' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_223' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_224' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_225' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_226' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_227' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_228' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_229' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_23' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_230' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_231' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_232' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_233' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_234' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_235' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_236' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_237' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_238' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_239' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_24' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_240' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_241' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_242' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_243' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_244' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_245' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_246' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_247' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_248' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_249' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_25' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_250' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_251' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_252' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_253' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_254' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_255' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_256' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_257' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_258' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_259' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_26' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_260' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_261' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_262' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_263' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_264' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_265' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_266' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_267' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_268' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_269' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_27' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_270' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_271' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_272' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_273' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_274' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_275' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_276' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_277' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_278' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_279' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_28' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_280' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_281' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_282' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_283' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_284' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_285' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_286' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_287' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_288' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_289' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_29' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_290' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_291' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_292' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_293' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_294' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_295' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_296' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_297' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_298' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_299' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_3' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_30' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_300' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_301' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_302' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_303' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_304' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_305' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_306' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_307' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_308' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_309' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_31' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_310' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_311' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_312' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_313' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_314' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_315' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_316' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_317' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_318' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_319' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_32' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_33' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_34' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_35' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_36' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_37' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_38' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_39' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_4' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_40' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_41' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_42' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_43' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_44' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_45' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_46' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_47' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_48' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_49' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_5' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_50' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_51' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_52' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_53' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_54' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_55' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_56' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_57' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_58' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_59' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_6' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_60' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_61' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_62' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_63' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_64' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_65' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_66' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_67' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_68' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_69' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_7' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_70' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_71' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_72' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_73' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_74' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_75' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_76' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_77' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_78' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_79' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_8' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_80' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_81' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_82' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_83' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_84' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_85' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_86' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_87' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_88' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_89' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_9' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_90' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_91' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_92' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_93' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_94' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_95' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_96' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_97' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_98' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'conv_in_buf_99' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_0' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_1' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_wt_buf_2' due to pipeline pragma (EE4951_hls_veri/conv3x3.cpp:28:9)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_0': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_1': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_2': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_3': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_4': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_5': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_6': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_7': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_8': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_9': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_10': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_11': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_12': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_13': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_14': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_15': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_16': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_17': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_18': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_19': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_20': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_21': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_22': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_23': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_24': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_25': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_26': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_27': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_28': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_29': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_30': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_31': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_32': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_33': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_34': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_35': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_36': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_37': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_38': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_39': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_40': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_41': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_42': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_43': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_44': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_45': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_46': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_47': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_48': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_49': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_50': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_51': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_52': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_53': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_54': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_55': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_56': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_57': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_58': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_59': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_60': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_61': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_62': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_63': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_64': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_65': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_66': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_67': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_68': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_69': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_70': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_71': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_72': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_73': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_74': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_75': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_76': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_77': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_78': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_79': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_80': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_81': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_82': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_83': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_84': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_85': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_86': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_87': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_88': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_89': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_90': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_91': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_92': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_93': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_94': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_95': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_96': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_97': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_98': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_99': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_100': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_101': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_102': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_103': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_104': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_105': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_106': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_107': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_108': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_109': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_110': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_111': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_112': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_113': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_114': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_115': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_116': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_117': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_118': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_119': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_120': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_121': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_122': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_123': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_124': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_125': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_126': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_127': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_128': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_129': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_130': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_131': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_132': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_133': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_134': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_135': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_136': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_137': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_138': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_139': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_140': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_141': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_142': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_143': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_144': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_145': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_146': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_147': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_148': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_149': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_150': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_151': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_152': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_153': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_154': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_155': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_156': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_157': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_158': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_159': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_160': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_161': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_162': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_163': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_164': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_165': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_166': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_167': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_168': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_169': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_170': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_171': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_172': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_173': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_174': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_175': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_176': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_177': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_178': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_179': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_180': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_181': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_182': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_183': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_184': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_185': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_186': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_187': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_188': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_189': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_190': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_191': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_192': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_193': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_194': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_195': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_196': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_197': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_198': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_199': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_200': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_201': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_202': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_203': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_204': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_205': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_206': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_207': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_208': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_209': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_210': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_211': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_212': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_213': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_214': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_215': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_216': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_217': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_218': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_219': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_220': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_221': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_222': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_223': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_224': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_225': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_226': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_227': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_228': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_229': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_230': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_231': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_232': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_233': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_234': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_235': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_236': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_237': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_238': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_239': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_240': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_241': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_242': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_243': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_244': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_245': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_246': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_247': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_248': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_249': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_250': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_251': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_252': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_253': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_254': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_255': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_256': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_257': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_258': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_259': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_260': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_261': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_262': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_263': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_264': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_265': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_266': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_267': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_268': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_269': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_270': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_271': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_272': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_273': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_274': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_275': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_276': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_277': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_278': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_279': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_280': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_281': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_282': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_283': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_284': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_285': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_286': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_287': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_288': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_289': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_290': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_291': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_292': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_293': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_294': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_295': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_296': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_297': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_298': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_299': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_300': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_301': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_302': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_303': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_304': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_305': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_306': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_307': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_308': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_309': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_310': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_311': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_312': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_313': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_314': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_315': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_316': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_317': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_318': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf_319': Cyclic partitioning with factor 3 on dimension 3. (EE4951_hls_veri/main_func.cpp:19:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_0': Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_1': Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_2': Complete partitioning on dimension 3. (EE4951_hls_veri/main_func.cpp:20:10)
INFO: [HLS 214-115] Multiple burst reads of length 153600 and bit width 16 in loop 'INPUT_BUFFER_DEPTH'(EE4951_hls_veri/utils.cpp:13:3) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:13:3)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(EE4951_hls_veri/utils.cpp:39:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:39:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 in loop 'BIAS'(EE4951_hls_veri/utils.cpp:57:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EE4951_hls_veri/utils.cpp:57:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 49.891 seconds; current allocated memory: 241.469 MB.
INFO: [HLS 200-111] Finished Checking P==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.365 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.096 seconds; current allocated memory: 0.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.675 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.984 seconds; current allocated memory: 0.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.071 seconds; current allocated memory: 0.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.969 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.888 seconds; current allocated memory: 0.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.905 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.302 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.827 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.785 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.573 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.929 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.92 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.694 seconds; current allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.901 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.162 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.022 seconds; current allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.27 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veri/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.638 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.755 seconds; current allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 0.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.369 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.126 seconds; current allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.949 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.049 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.115 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.823 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.914 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.529 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.539 seconds; current allocated memory: 0.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.145 seconds; current allocated memory: 0.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
Tool Version Limit: 2023.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./EE4951_hls_veridw_3x3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name main_func main_func 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.13 seconds; current allocated memory: 0.527 MB.
