{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 17 14:47:39 2014 " "Info: Processing started: Mon Mar 17 14:47:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g31_YMD_Counter -c g31_YMD_Counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g31_YMD_Counter -c g31_YMD_Counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\] memory g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg3 152.56 MHz 6.555 ns Internal " "Info: Clock \"clock\" has Internal fmax of 152.56 MHz between source register \"g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]\" and destination memory \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg3\" (period= 6.555 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.307 ns + Longest register memory " "Info: + Longest register to memory delay is 6.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\] 1 REG LCFF_X45_Y23_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y23_N3; Fanout = 6; REG Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.178 ns) 1.692 ns Mux8~0 2 COMB LCCOMB_X39_Y24_N4 1 " "Info: 2: + IC(1.514 ns) + CELL(0.178 ns) = 1.692 ns; Loc. = LCCOMB_X39_Y24_N4; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.692 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] Mux8~0 } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.375 ns) + CELL(0.178 ns) 4.245 ns Mux8~1 3 COMB LCCOMB_X9_Y17_N2 1 " "Info: 3: + IC(2.375 ns) + CELL(0.178 ns) = 4.245 ns; Loc. = LCCOMB_X9_Y17_N2; Fanout = 1; COMB Node = 'Mux8~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.553 ns" { Mux8~0 Mux8~1 } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.159 ns) 6.307 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg3 4 MEM M4K_X17_Y23 8 " "Info: 4: + IC(1.903 ns) + CELL(0.159 ns) = 6.307 ns; Loc. = M4K_X17_Y23; Fanout = 8; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.062 ns" { Mux8~1 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.1/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.515 ns ( 8.17 % ) " "Info: Total cell delay = 0.515 ns ( 8.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.792 ns ( 91.83 % ) " "Info: Total interconnect delay = 5.792 ns ( 91.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.307 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] Mux8~0 Mux8~1 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.307 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} Mux8~0 {} Mux8~1 {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 1.514ns 2.375ns 1.903ns } { 0.000ns 0.178ns 0.178ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.069 ns - Smallest " "Info: - Smallest clock skew is 0.069 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.932 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.747 ns) 2.932 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M4K_X17_Y23 8 " "Info: 3: + IC(0.921 ns) + CELL(0.747 ns) = 2.932 ns; Loc. = M4K_X17_Y23; Fanout = 8; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.668 ns" { clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.1/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.47 % ) " "Info: Total cell delay = 1.773 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 39.53 % ) " "Info: Total interconnect delay = 1.159 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.932 ns" { clock clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.932 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.238ns 0.921ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.863 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.863 ns g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\] 3 REG LCFF_X45_Y23_N3 6 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X45_Y23_N3; Fanout = 6; REG Node = 'g31_YMD_Counter:counter\|g31_Day_Block:day_block\|days_out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.599 ns" { clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.86 % ) " "Info: Total cell delay = 1.628 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.863 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.863 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.932 ns" { clock clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.932 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.238ns 0.921ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.863 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.863 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.1/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.307 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] Mux8~0 Mux8~1 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.307 ns" { g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} Mux8~0 {} Mux8~1 {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 1.514ns 2.375ns 1.903ns } { 0.000ns 0.178ns 0.178ns 0.159ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.932 ns" { clock clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.932 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.238ns 0.921ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.863 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.863 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Day_Block:day_block|days_out[3] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg3 showMonth clock 7.536 ns memory " "Info: tsu for memory \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg3\" (data pin = \"showMonth\", clock pin = \"clock\") is 7.536 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.428 ns + Longest pin memory " "Info: + Longest pin to memory delay is 10.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns showMonth 1 PIN PIN_M1 14 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 14; PIN Node = 'showMonth'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { showMonth } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.436 ns) + CELL(0.516 ns) 3.978 ns Mux11~1 2 COMB LCCOMB_X39_Y24_N28 4 " "Info: 2: + IC(2.436 ns) + CELL(0.516 ns) = 3.978 ns; Loc. = LCCOMB_X39_Y24_N28; Fanout = 4; COMB Node = 'Mux11~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.952 ns" { showMonth Mux11~1 } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.844 ns) + CELL(0.544 ns) 8.366 ns Mux8~1 3 COMB LCCOMB_X9_Y17_N2 1 " "Info: 3: + IC(3.844 ns) + CELL(0.544 ns) = 8.366 ns; Loc. = LCCOMB_X9_Y17_N2; Fanout = 1; COMB Node = 'Mux8~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.388 ns" { Mux11~1 Mux8~1 } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.159 ns) 10.428 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg3 4 MEM M4K_X17_Y23 8 " "Info: 4: + IC(1.903 ns) + CELL(0.159 ns) = 10.428 ns; Loc. = M4K_X17_Y23; Fanout = 8; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.062 ns" { Mux8~1 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.1/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.245 ns ( 21.53 % ) " "Info: Total cell delay = 2.245 ns ( 21.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.183 ns ( 78.47 % ) " "Info: Total interconnect delay = 8.183 ns ( 78.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.428 ns" { showMonth Mux11~1 Mux8~1 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.428 ns" { showMonth {} showMonth~combout {} Mux11~1 {} Mux8~1 {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 2.436ns 3.844ns 1.903ns } { 0.000ns 1.026ns 0.516ns 0.544ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.1/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.932 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.747 ns) 2.932 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M4K_X17_Y23 8 " "Info: 3: + IC(0.921 ns) + CELL(0.747 ns) = 2.932 ns; Loc. = M4K_X17_Y23; Fanout = 8; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.668 ns" { clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.1/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.47 % ) " "Info: Total cell delay = 1.773 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 39.53 % ) " "Info: Total interconnect delay = 1.159 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.932 ns" { clock clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.932 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.238ns 0.921ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.428 ns" { showMonth Mux11~1 Mux8~1 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.428 ns" { showMonth {} showMonth~combout {} Mux11~1 {} Mux8~1 {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 2.436ns 3.844ns 1.903ns } { 0.000ns 1.026ns 0.516ns 0.544ns 0.159ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.932 ns" { clock clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.932 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.238ns 0.921ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock segments4\[2\] g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 16.832 ns memory " "Info: tco from clock \"clock\" to destination pin \"segments4\[2\]\" through memory \"g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0\" is 16.832 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.932 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.747 ns) 2.932 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y23 8 " "Info: 3: + IC(0.921 ns) + CELL(0.747 ns) = 2.932 ns; Loc. = M4K_X17_Y23; Fanout = 8; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.668 ns" { clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.1/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.47 % ) " "Info: Total cell delay = 1.773 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 39.53 % ) " "Info: Total interconnect delay = 1.159 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.932 ns" { clock clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.932 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.921ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.1/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.666 ns + Longest memory pin " "Info: + Longest memory to pin delay is 13.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y23; Fanout = 8; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.1/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|q_a\[3\] 2 MEM M4K_X17_Y23 8 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y23; Fanout = 8; MEM Node = 'g31_binary_to_seven_segment:displayer\|g31_binary_to_BCD:bin_BCD_1\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.377 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/g31/Lab4.1/db/altsyncram_e501.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.455 ns) 4.957 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg1\|Mux0~0 3 COMB LCCOMB_X12_Y23_N6 10 " "Info: 3: + IC(1.125 ns) + CELL(0.455 ns) = 4.957 ns; Loc. = LCCOMB_X12_Y23_N6; Fanout = 10; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg1\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.580 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[3] g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg1|Mux0~0 } "NODE_NAME" } } { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.544 ns) 7.326 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg3\|Mux0~1 4 COMB LCCOMB_X2_Y21_N6 6 " "Info: 4: + IC(1.825 ns) + CELL(0.544 ns) = 7.326 ns; Loc. = LCCOMB_X2_Y21_N6; Fanout = 6; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg3\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.369 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg1|Mux0~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 } "NODE_NAME" } } { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.322 ns) 8.697 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg4\|Mux5~1 5 COMB LCCOMB_X1_Y22_N22 1 " "Info: 5: + IC(1.049 ns) + CELL(0.322 ns) = 8.697 ns; Loc. = LCCOMB_X1_Y22_N22; Fanout = 1; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg4\|Mux5~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.371 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux5~1 } "NODE_NAME" } } { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.542 ns) 9.779 ns g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg4\|Mux5~2 6 COMB LCCOMB_X1_Y22_N8 1 " "Info: 6: + IC(0.540 ns) + CELL(0.542 ns) = 9.779 ns; Loc. = LCCOMB_X1_Y22_N8; Fanout = 1; COMB Node = 'g31_binary_to_seven_segment:displayer\|g31_seven_segment_decoder:sevenseg4\|Mux5~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.082 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux5~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux5~2 } "NODE_NAME" } } { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(3.015 ns) 13.666 ns segments4\[2\] 7 PIN PIN_D6 0 " "Info: 7: + IC(0.872 ns) + CELL(3.015 ns) = 13.666 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'segments4\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux5~2 segments4[2] } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.255 ns ( 60.41 % ) " "Info: Total cell delay = 8.255 ns ( 60.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.411 ns ( 39.59 % ) " "Info: Total interconnect delay = 5.411 ns ( 39.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.666 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[3] g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg1|Mux0~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux5~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux5~2 segments4[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.666 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[3] {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg1|Mux0~0 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux5~1 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux5~2 {} segments4[2] {} } { 0.000ns 0.000ns 1.125ns 1.825ns 1.049ns 0.540ns 0.872ns } { 0.000ns 3.377ns 0.455ns 0.544ns 0.322ns 0.542ns 3.015ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.932 ns" { clock clock~clkctrl g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.932 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.921ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.666 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[3] g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg1|Mux0~0 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux5~1 g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux5~2 segments4[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.666 ns" { g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} g31_binary_to_seven_segment:displayer|g31_binary_to_BCD:bin_BCD_1|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[3] {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg1|Mux0~0 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg3|Mux0~1 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux5~1 {} g31_binary_to_seven_segment:displayer|g31_seven_segment_decoder:sevenseg4|Mux5~2 {} segments4[2] {} } { 0.000ns 0.000ns 1.125ns 1.825ns 1.049ns 0.540ns 0.872ns } { 0.000ns 3.377ns 0.455ns 0.544ns 0.322ns 0.542ns 3.015ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[0\] reset clock -0.199 ns register " "Info: th for register \"g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.199 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.847 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[0\] 3 REG LCFF_X16_Y17_N17 4 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X16_Y17_N17; Fanout = 4; REG Node = 'g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { clock~clkctrl g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[0] } "NODE_NAME" } } { "g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[0] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.332 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_L21 17 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 17; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.580 ns) 3.332 ns g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[0\] 2 REG LCFF_X16_Y17_N17 4 " "Info: 2: + IC(1.726 ns) + CELL(0.580 ns) = 3.332 ns; Loc. = LCFF_X16_Y17_N17; Fanout = 4; REG Node = 'g31_YMD_Counter:counter\|g31_Year_Block:year_block\|years_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.306 ns" { reset g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[0] } "NODE_NAME" } } { "g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.606 ns ( 48.20 % ) " "Info: Total cell delay = 1.606 ns ( 48.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.726 ns ( 51.80 % ) " "Info: Total interconnect delay = 1.726 ns ( 51.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.332 ns" { reset g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.332 ns" { reset {} reset~combout {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[0] {} } { 0.000ns 0.000ns 1.726ns } { 0.000ns 1.026ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[0] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.332 ns" { reset g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.332 ns" { reset {} reset~combout {} g31_YMD_Counter:counter|g31_Year_Block:year_block|years_out[0] {} } { 0.000ns 0.000ns 1.726ns } { 0.000ns 1.026ns 0.580ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 17 14:47:40 2014 " "Info: Processing ended: Mon Mar 17 14:47:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
