
PD_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026c0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002780  08002780  00003780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027b0  080027b0  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080027b0  080027b0  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080027b0  080027b0  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027b0  080027b0  000037b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080027b4  080027b4  000037b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080027b8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000014c  2000000c  080027c4  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000158  080027c4  00004158  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007c03  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001793  00000000  00000000  0000bc37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000930  00000000  00000000  0000d3d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000712  00000000  00000000  0000dd00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a7c  00000000  00000000  0000e412  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b54d  00000000  00000000  00026e8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090268  00000000  00000000  000323db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c2643  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002038  00000000  00000000  000c2688  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a3  00000000  00000000  000c46c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002768 	.word	0x08002768

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002768 	.word	0x08002768

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000226:	4b09      	ldr	r3, [pc, #36]	@ (800024c <MX_GPIO_Init+0x2c>)
 8000228:	695a      	ldr	r2, [r3, #20]
 800022a:	4b08      	ldr	r3, [pc, #32]	@ (800024c <MX_GPIO_Init+0x2c>)
 800022c:	2180      	movs	r1, #128	@ 0x80
 800022e:	0289      	lsls	r1, r1, #10
 8000230:	430a      	orrs	r2, r1
 8000232:	615a      	str	r2, [r3, #20]
 8000234:	4b05      	ldr	r3, [pc, #20]	@ (800024c <MX_GPIO_Init+0x2c>)
 8000236:	695a      	ldr	r2, [r3, #20]
 8000238:	2380      	movs	r3, #128	@ 0x80
 800023a:	029b      	lsls	r3, r3, #10
 800023c:	4013      	ands	r3, r2
 800023e:	607b      	str	r3, [r7, #4]
 8000240:	687b      	ldr	r3, [r7, #4]

}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	46bd      	mov	sp, r7
 8000246:	b002      	add	sp, #8
 8000248:	bd80      	pop	{r7, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)
 800024c:	40021000 	.word	0x40021000

08000250 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000250:	b590      	push	{r4, r7, lr}
 8000252:	b08f      	sub	sp, #60	@ 0x3c
 8000254:	af0e      	add	r7, sp, #56	@ 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000256:	f000 fb5d 	bl	8000914 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800025a:	f000 f83f 	bl	80002dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800025e:	f7ff ffdf 	bl	8000220 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000262:	f000 f961 	bl	8000528 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000266:	f000 fa1f 	bl	80006a8 <MX_TIM2_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // Initializing
  motor_initEncoder(htim2);
 800026a:	4c18      	ldr	r4, [pc, #96]	@ (80002cc <main+0x7c>)
 800026c:	466b      	mov	r3, sp
 800026e:	0018      	movs	r0, r3
 8000270:	0023      	movs	r3, r4
 8000272:	3310      	adds	r3, #16
 8000274:	2238      	movs	r2, #56	@ 0x38
 8000276:	0019      	movs	r1, r3
 8000278:	f002 fa6c 	bl	8002754 <memcpy>
 800027c:	6820      	ldr	r0, [r4, #0]
 800027e:	6861      	ldr	r1, [r4, #4]
 8000280:	68a2      	ldr	r2, [r4, #8]
 8000282:	68e3      	ldr	r3, [r4, #12]
 8000284:	f000 f870 	bl	8000368 <motor_initEncoder>
  motor_initPWM(htim1);
 8000288:	4c11      	ldr	r4, [pc, #68]	@ (80002d0 <main+0x80>)
 800028a:	466b      	mov	r3, sp
 800028c:	0018      	movs	r0, r3
 800028e:	0023      	movs	r3, r4
 8000290:	3310      	adds	r3, #16
 8000292:	2238      	movs	r2, #56	@ 0x38
 8000294:	0019      	movs	r1, r3
 8000296:	f002 fa5d 	bl	8002754 <memcpy>
 800029a:	6820      	ldr	r0, [r4, #0]
 800029c:	6861      	ldr	r1, [r4, #4]
 800029e:	68a2      	ldr	r2, [r4, #8]
 80002a0:	68e3      	ldr	r3, [r4, #12]
 80002a2:	f000 f885 	bl	80003b0 <motor_initPWM>

  while (1)
  {
	  x = motor_getCount();
 80002a6:	f000 f8f3 	bl	8000490 <motor_getCount>
 80002aa:	0002      	movs	r2, r0
 80002ac:	4b09      	ldr	r3, [pc, #36]	@ (80002d4 <main+0x84>)
 80002ae:	601a      	str	r2, [r3, #0]
	  while(motor_getCount() <= 5000){
 80002b0:	e004      	b.n	80002bc <main+0x6c>
		  motor_PWMSetForward(500);
 80002b2:	23fa      	movs	r3, #250	@ 0xfa
 80002b4:	005b      	lsls	r3, r3, #1
 80002b6:	0018      	movs	r0, r3
 80002b8:	f000 f89e 	bl	80003f8 <motor_PWMSetForward>
	  while(motor_getCount() <= 5000){
 80002bc:	f000 f8e8 	bl	8000490 <motor_getCount>
 80002c0:	0003      	movs	r3, r0
 80002c2:	4a05      	ldr	r2, [pc, #20]	@ (80002d8 <main+0x88>)
 80002c4:	4293      	cmp	r3, r2
 80002c6:	ddf4      	ble.n	80002b2 <main+0x62>
	  x = motor_getCount();
 80002c8:	e7ed      	b.n	80002a6 <main+0x56>
 80002ca:	46c0      	nop			@ (mov r8, r8)
 80002cc:	2000010c 	.word	0x2000010c
 80002d0:	200000c4 	.word	0x200000c4
 80002d4:	20000028 	.word	0x20000028
 80002d8:	00001388 	.word	0x00001388

080002dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002dc:	b590      	push	{r4, r7, lr}
 80002de:	b093      	sub	sp, #76	@ 0x4c
 80002e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002e2:	2414      	movs	r4, #20
 80002e4:	193b      	adds	r3, r7, r4
 80002e6:	0018      	movs	r0, r3
 80002e8:	2334      	movs	r3, #52	@ 0x34
 80002ea:	001a      	movs	r2, r3
 80002ec:	2100      	movs	r1, #0
 80002ee:	f002 fa05 	bl	80026fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002f2:	1d3b      	adds	r3, r7, #4
 80002f4:	0018      	movs	r0, r3
 80002f6:	2310      	movs	r3, #16
 80002f8:	001a      	movs	r2, r3
 80002fa:	2100      	movs	r1, #0
 80002fc:	f002 f9fe 	bl	80026fc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000300:	0021      	movs	r1, r4
 8000302:	187b      	adds	r3, r7, r1
 8000304:	2202      	movs	r2, #2
 8000306:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000308:	187b      	adds	r3, r7, r1
 800030a:	2201      	movs	r2, #1
 800030c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800030e:	187b      	adds	r3, r7, r1
 8000310:	2210      	movs	r2, #16
 8000312:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000314:	187b      	adds	r3, r7, r1
 8000316:	2200      	movs	r2, #0
 8000318:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031a:	187b      	adds	r3, r7, r1
 800031c:	0018      	movs	r0, r3
 800031e:	f000 fd89 	bl	8000e34 <HAL_RCC_OscConfig>
 8000322:	1e03      	subs	r3, r0, #0
 8000324:	d001      	beq.n	800032a <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000326:	f000 f819 	bl	800035c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032a:	1d3b      	adds	r3, r7, #4
 800032c:	2207      	movs	r2, #7
 800032e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000330:	1d3b      	adds	r3, r7, #4
 8000332:	2200      	movs	r2, #0
 8000334:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000336:	1d3b      	adds	r3, r7, #4
 8000338:	2200      	movs	r2, #0
 800033a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800033c:	1d3b      	adds	r3, r7, #4
 800033e:	2200      	movs	r2, #0
 8000340:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	2100      	movs	r1, #0
 8000346:	0018      	movs	r0, r3
 8000348:	f001 f8fa 	bl	8001540 <HAL_RCC_ClockConfig>
 800034c:	1e03      	subs	r3, r0, #0
 800034e:	d001      	beq.n	8000354 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000350:	f000 f804 	bl	800035c <Error_Handler>
  }
}
 8000354:	46c0      	nop			@ (mov r8, r8)
 8000356:	46bd      	mov	sp, r7
 8000358:	b013      	add	sp, #76	@ 0x4c
 800035a:	bd90      	pop	{r4, r7, pc}

0800035c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000360:	b672      	cpsid	i
}
 8000362:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000364:	46c0      	nop			@ (mov r8, r8)
 8000366:	e7fd      	b.n	8000364 <Error_Handler+0x8>

08000368 <motor_initEncoder>:
TIM_HandleTypeDef encoderHandle;
TIM_HandleTypeDef PWMHandle;
int timmerChannel1 = 0;
int timmerChannel2 = 0;

void motor_initEncoder(TIM_HandleTypeDef timmerHandler){
 8000368:	b084      	sub	sp, #16
 800036a:	b5b0      	push	{r4, r5, r7, lr}
 800036c:	af00      	add	r7, sp, #0
 800036e:	2510      	movs	r5, #16
 8000370:	197c      	adds	r4, r7, r5
 8000372:	6020      	str	r0, [r4, #0]
 8000374:	6061      	str	r1, [r4, #4]
 8000376:	60a2      	str	r2, [r4, #8]
 8000378:	60e3      	str	r3, [r4, #12]
	encoderHandle = timmerHandler;
 800037a:	4a0c      	ldr	r2, [pc, #48]	@ (80003ac <motor_initEncoder+0x44>)
 800037c:	197b      	adds	r3, r7, r5
 800037e:	0010      	movs	r0, r2
 8000380:	0019      	movs	r1, r3
 8000382:	2348      	movs	r3, #72	@ 0x48
 8000384:	001a      	movs	r2, r3
 8000386:	f002 f9e5 	bl	8002754 <memcpy>
	HAL_TIM_Encoder_Start(&encoderHandle, 1);
 800038a:	4b08      	ldr	r3, [pc, #32]	@ (80003ac <motor_initEncoder+0x44>)
 800038c:	2101      	movs	r1, #1
 800038e:	0018      	movs	r0, r3
 8000390:	f001 fb72 	bl	8001a78 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&encoderHandle, 2);
 8000394:	4b05      	ldr	r3, [pc, #20]	@ (80003ac <motor_initEncoder+0x44>)
 8000396:	2102      	movs	r1, #2
 8000398:	0018      	movs	r0, r3
 800039a:	f001 fb6d 	bl	8001a78 <HAL_TIM_Encoder_Start>
}
 800039e:	46c0      	nop			@ (mov r8, r8)
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bcb0      	pop	{r4, r5, r7}
 80003a4:	bc08      	pop	{r3}
 80003a6:	b004      	add	sp, #16
 80003a8:	4718      	bx	r3
 80003aa:	46c0      	nop			@ (mov r8, r8)
 80003ac:	2000002c 	.word	0x2000002c

080003b0 <motor_initPWM>:
void motor_initPWM(TIM_HandleTypeDef timmerHandler){
 80003b0:	b084      	sub	sp, #16
 80003b2:	b5b0      	push	{r4, r5, r7, lr}
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	2510      	movs	r5, #16
 80003b8:	197c      	adds	r4, r7, r5
 80003ba:	6020      	str	r0, [r4, #0]
 80003bc:	6061      	str	r1, [r4, #4]
 80003be:	60a2      	str	r2, [r4, #8]
 80003c0:	60e3      	str	r3, [r4, #12]
	PWMHandle = timmerHandler;
 80003c2:	4a0a      	ldr	r2, [pc, #40]	@ (80003ec <motor_initPWM+0x3c>)
 80003c4:	197b      	adds	r3, r7, r5
 80003c6:	0010      	movs	r0, r2
 80003c8:	0019      	movs	r1, r3
 80003ca:	2348      	movs	r3, #72	@ 0x48
 80003cc:	001a      	movs	r2, r3
 80003ce:	f002 f9c1 	bl	8002754 <memcpy>
	timmerChannel1 = 1;
 80003d2:	4b07      	ldr	r3, [pc, #28]	@ (80003f0 <motor_initPWM+0x40>)
 80003d4:	2201      	movs	r2, #1
 80003d6:	601a      	str	r2, [r3, #0]
	timmerChannel2 = 2;
 80003d8:	4b06      	ldr	r3, [pc, #24]	@ (80003f4 <motor_initPWM+0x44>)
 80003da:	2202      	movs	r2, #2
 80003dc:	601a      	str	r2, [r3, #0]
}
 80003de:	46c0      	nop			@ (mov r8, r8)
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bcb0      	pop	{r4, r5, r7}
 80003e4:	bc08      	pop	{r3}
 80003e6:	b004      	add	sp, #16
 80003e8:	4718      	bx	r3
 80003ea:	46c0      	nop			@ (mov r8, r8)
 80003ec:	20000074 	.word	0x20000074
 80003f0:	200000bc 	.word	0x200000bc
 80003f4:	200000c0 	.word	0x200000c0

080003f8 <motor_PWMSetForward>:
void motor_PWMSetForward(int x){
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&PWMHandle, timmerChannel1, x);
 8000400:	4b20      	ldr	r3, [pc, #128]	@ (8000484 <motor_PWMSetForward+0x8c>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	2b00      	cmp	r3, #0
 8000406:	d104      	bne.n	8000412 <motor_PWMSetForward+0x1a>
 8000408:	4b1f      	ldr	r3, [pc, #124]	@ (8000488 <motor_PWMSetForward+0x90>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	687a      	ldr	r2, [r7, #4]
 800040e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000410:	e015      	b.n	800043e <motor_PWMSetForward+0x46>
 8000412:	4b1c      	ldr	r3, [pc, #112]	@ (8000484 <motor_PWMSetForward+0x8c>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	2b04      	cmp	r3, #4
 8000418:	d104      	bne.n	8000424 <motor_PWMSetForward+0x2c>
 800041a:	4b1b      	ldr	r3, [pc, #108]	@ (8000488 <motor_PWMSetForward+0x90>)
 800041c:	681a      	ldr	r2, [r3, #0]
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	6393      	str	r3, [r2, #56]	@ 0x38
 8000422:	e00c      	b.n	800043e <motor_PWMSetForward+0x46>
 8000424:	4b17      	ldr	r3, [pc, #92]	@ (8000484 <motor_PWMSetForward+0x8c>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	2b08      	cmp	r3, #8
 800042a:	d104      	bne.n	8000436 <motor_PWMSetForward+0x3e>
 800042c:	4b16      	ldr	r3, [pc, #88]	@ (8000488 <motor_PWMSetForward+0x90>)
 800042e:	681a      	ldr	r2, [r3, #0]
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000434:	e003      	b.n	800043e <motor_PWMSetForward+0x46>
 8000436:	4b14      	ldr	r3, [pc, #80]	@ (8000488 <motor_PWMSetForward+0x90>)
 8000438:	681a      	ldr	r2, [r3, #0]
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	6413      	str	r3, [r2, #64]	@ 0x40
	__HAL_TIM_SET_COMPARE(&PWMHandle, timmerChannel2, 0);
 800043e:	4b13      	ldr	r3, [pc, #76]	@ (800048c <motor_PWMSetForward+0x94>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	2b00      	cmp	r3, #0
 8000444:	d104      	bne.n	8000450 <motor_PWMSetForward+0x58>
 8000446:	4b10      	ldr	r3, [pc, #64]	@ (8000488 <motor_PWMSetForward+0x90>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	2200      	movs	r2, #0
 800044c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800044e:	e015      	b.n	800047c <motor_PWMSetForward+0x84>
	__HAL_TIM_SET_COMPARE(&PWMHandle, timmerChannel2, 0);
 8000450:	4b0e      	ldr	r3, [pc, #56]	@ (800048c <motor_PWMSetForward+0x94>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	2b04      	cmp	r3, #4
 8000456:	d104      	bne.n	8000462 <motor_PWMSetForward+0x6a>
 8000458:	4b0b      	ldr	r3, [pc, #44]	@ (8000488 <motor_PWMSetForward+0x90>)
 800045a:	681a      	ldr	r2, [r3, #0]
 800045c:	2300      	movs	r3, #0
 800045e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000460:	e00c      	b.n	800047c <motor_PWMSetForward+0x84>
	__HAL_TIM_SET_COMPARE(&PWMHandle, timmerChannel2, 0);
 8000462:	4b0a      	ldr	r3, [pc, #40]	@ (800048c <motor_PWMSetForward+0x94>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	2b08      	cmp	r3, #8
 8000468:	d104      	bne.n	8000474 <motor_PWMSetForward+0x7c>
 800046a:	4b07      	ldr	r3, [pc, #28]	@ (8000488 <motor_PWMSetForward+0x90>)
 800046c:	681a      	ldr	r2, [r3, #0]
 800046e:	2300      	movs	r3, #0
 8000470:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000472:	e003      	b.n	800047c <motor_PWMSetForward+0x84>
	__HAL_TIM_SET_COMPARE(&PWMHandle, timmerChannel2, 0);
 8000474:	4b04      	ldr	r3, [pc, #16]	@ (8000488 <motor_PWMSetForward+0x90>)
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	2300      	movs	r3, #0
 800047a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800047c:	46c0      	nop			@ (mov r8, r8)
 800047e:	46bd      	mov	sp, r7
 8000480:	b002      	add	sp, #8
 8000482:	bd80      	pop	{r7, pc}
 8000484:	200000bc 	.word	0x200000bc
 8000488:	20000074 	.word	0x20000074
 800048c:	200000c0 	.word	0x200000c0

08000490 <motor_getCount>:
void motor_PWMSetBackward(int x){
	__HAL_TIM_SET_COMPARE(&PWMHandle, timmerChannel1, 0);
	__HAL_TIM_SET_COMPARE(&PWMHandle, timmerChannel2, x);
}
int motor_getCount(void){
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&encoderHandle);
 8000494:	4b02      	ldr	r3, [pc, #8]	@ (80004a0 <motor_getCount+0x10>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 800049a:	0018      	movs	r0, r3
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	2000002c 	.word	0x2000002c

080004a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b082      	sub	sp, #8
 80004a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004aa:	4b0f      	ldr	r3, [pc, #60]	@ (80004e8 <HAL_MspInit+0x44>)
 80004ac:	699a      	ldr	r2, [r3, #24]
 80004ae:	4b0e      	ldr	r3, [pc, #56]	@ (80004e8 <HAL_MspInit+0x44>)
 80004b0:	2101      	movs	r1, #1
 80004b2:	430a      	orrs	r2, r1
 80004b4:	619a      	str	r2, [r3, #24]
 80004b6:	4b0c      	ldr	r3, [pc, #48]	@ (80004e8 <HAL_MspInit+0x44>)
 80004b8:	699b      	ldr	r3, [r3, #24]
 80004ba:	2201      	movs	r2, #1
 80004bc:	4013      	ands	r3, r2
 80004be:	607b      	str	r3, [r7, #4]
 80004c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004c2:	4b09      	ldr	r3, [pc, #36]	@ (80004e8 <HAL_MspInit+0x44>)
 80004c4:	69da      	ldr	r2, [r3, #28]
 80004c6:	4b08      	ldr	r3, [pc, #32]	@ (80004e8 <HAL_MspInit+0x44>)
 80004c8:	2180      	movs	r1, #128	@ 0x80
 80004ca:	0549      	lsls	r1, r1, #21
 80004cc:	430a      	orrs	r2, r1
 80004ce:	61da      	str	r2, [r3, #28]
 80004d0:	4b05      	ldr	r3, [pc, #20]	@ (80004e8 <HAL_MspInit+0x44>)
 80004d2:	69da      	ldr	r2, [r3, #28]
 80004d4:	2380      	movs	r3, #128	@ 0x80
 80004d6:	055b      	lsls	r3, r3, #21
 80004d8:	4013      	ands	r3, r2
 80004da:	603b      	str	r3, [r7, #0]
 80004dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004de:	46c0      	nop			@ (mov r8, r8)
 80004e0:	46bd      	mov	sp, r7
 80004e2:	b002      	add	sp, #8
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	46c0      	nop			@ (mov r8, r8)
 80004e8:	40021000 	.word	0x40021000

080004ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004f0:	46c0      	nop			@ (mov r8, r8)
 80004f2:	e7fd      	b.n	80004f0 <NMI_Handler+0x4>

080004f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004f8:	46c0      	nop			@ (mov r8, r8)
 80004fa:	e7fd      	b.n	80004f8 <HardFault_Handler+0x4>

080004fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000500:	46c0      	nop			@ (mov r8, r8)
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}

08000506 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000506:	b580      	push	{r7, lr}
 8000508:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800050a:	46c0      	nop			@ (mov r8, r8)
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}

08000510 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000514:	f000 fa46 	bl	80009a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000518:	46c0      	nop			@ (mov r8, r8)
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}

0800051e <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800051e:	b580      	push	{r7, lr}
 8000520:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000522:	46c0      	nop			@ (mov r8, r8)
 8000524:	46bd      	mov	sp, r7
 8000526:	bd80      	pop	{r7, pc}

08000528 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b096      	sub	sp, #88	@ 0x58
 800052c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800052e:	2348      	movs	r3, #72	@ 0x48
 8000530:	18fb      	adds	r3, r7, r3
 8000532:	0018      	movs	r0, r3
 8000534:	2310      	movs	r3, #16
 8000536:	001a      	movs	r2, r3
 8000538:	2100      	movs	r1, #0
 800053a:	f002 f8df 	bl	80026fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800053e:	2340      	movs	r3, #64	@ 0x40
 8000540:	18fb      	adds	r3, r7, r3
 8000542:	0018      	movs	r0, r3
 8000544:	2308      	movs	r3, #8
 8000546:	001a      	movs	r2, r3
 8000548:	2100      	movs	r1, #0
 800054a:	f002 f8d7 	bl	80026fc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800054e:	2324      	movs	r3, #36	@ 0x24
 8000550:	18fb      	adds	r3, r7, r3
 8000552:	0018      	movs	r0, r3
 8000554:	231c      	movs	r3, #28
 8000556:	001a      	movs	r2, r3
 8000558:	2100      	movs	r1, #0
 800055a:	f002 f8cf 	bl	80026fc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800055e:	1d3b      	adds	r3, r7, #4
 8000560:	0018      	movs	r0, r3
 8000562:	2320      	movs	r3, #32
 8000564:	001a      	movs	r2, r3
 8000566:	2100      	movs	r1, #0
 8000568:	f002 f8c8 	bl	80026fc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800056c:	4b4b      	ldr	r3, [pc, #300]	@ (800069c <MX_TIM1_Init+0x174>)
 800056e:	4a4c      	ldr	r2, [pc, #304]	@ (80006a0 <MX_TIM1_Init+0x178>)
 8000570:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000572:	4b4a      	ldr	r3, [pc, #296]	@ (800069c <MX_TIM1_Init+0x174>)
 8000574:	2200      	movs	r2, #0
 8000576:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000578:	4b48      	ldr	r3, [pc, #288]	@ (800069c <MX_TIM1_Init+0x174>)
 800057a:	2200      	movs	r2, #0
 800057c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800057e:	4b47      	ldr	r3, [pc, #284]	@ (800069c <MX_TIM1_Init+0x174>)
 8000580:	4a48      	ldr	r2, [pc, #288]	@ (80006a4 <MX_TIM1_Init+0x17c>)
 8000582:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000584:	4b45      	ldr	r3, [pc, #276]	@ (800069c <MX_TIM1_Init+0x174>)
 8000586:	2200      	movs	r2, #0
 8000588:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800058a:	4b44      	ldr	r3, [pc, #272]	@ (800069c <MX_TIM1_Init+0x174>)
 800058c:	2200      	movs	r2, #0
 800058e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000590:	4b42      	ldr	r3, [pc, #264]	@ (800069c <MX_TIM1_Init+0x174>)
 8000592:	2200      	movs	r2, #0
 8000594:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000596:	4b41      	ldr	r3, [pc, #260]	@ (800069c <MX_TIM1_Init+0x174>)
 8000598:	0018      	movs	r0, r3
 800059a:	f001 f91d 	bl	80017d8 <HAL_TIM_Base_Init>
 800059e:	1e03      	subs	r3, r0, #0
 80005a0:	d001      	beq.n	80005a6 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80005a2:	f7ff fedb 	bl	800035c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005a6:	2148      	movs	r1, #72	@ 0x48
 80005a8:	187b      	adds	r3, r7, r1
 80005aa:	2280      	movs	r2, #128	@ 0x80
 80005ac:	0152      	lsls	r2, r2, #5
 80005ae:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80005b0:	187a      	adds	r2, r7, r1
 80005b2:	4b3a      	ldr	r3, [pc, #232]	@ (800069c <MX_TIM1_Init+0x174>)
 80005b4:	0011      	movs	r1, r2
 80005b6:	0018      	movs	r0, r3
 80005b8:	f001 fbc8 	bl	8001d4c <HAL_TIM_ConfigClockSource>
 80005bc:	1e03      	subs	r3, r0, #0
 80005be:	d001      	beq.n	80005c4 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80005c0:	f7ff fecc 	bl	800035c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80005c4:	4b35      	ldr	r3, [pc, #212]	@ (800069c <MX_TIM1_Init+0x174>)
 80005c6:	0018      	movs	r0, r3
 80005c8:	f001 f956 	bl	8001878 <HAL_TIM_PWM_Init>
 80005cc:	1e03      	subs	r3, r0, #0
 80005ce:	d001      	beq.n	80005d4 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80005d0:	f7ff fec4 	bl	800035c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005d4:	2140      	movs	r1, #64	@ 0x40
 80005d6:	187b      	adds	r3, r7, r1
 80005d8:	2200      	movs	r2, #0
 80005da:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005dc:	187b      	adds	r3, r7, r1
 80005de:	2200      	movs	r2, #0
 80005e0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80005e2:	187a      	adds	r2, r7, r1
 80005e4:	4b2d      	ldr	r3, [pc, #180]	@ (800069c <MX_TIM1_Init+0x174>)
 80005e6:	0011      	movs	r1, r2
 80005e8:	0018      	movs	r0, r3
 80005ea:	f001 ffcb 	bl	8002584 <HAL_TIMEx_MasterConfigSynchronization>
 80005ee:	1e03      	subs	r3, r0, #0
 80005f0:	d001      	beq.n	80005f6 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 80005f2:	f7ff feb3 	bl	800035c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005f6:	2124      	movs	r1, #36	@ 0x24
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	2260      	movs	r2, #96	@ 0x60
 80005fc:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80005fe:	187b      	adds	r3, r7, r1
 8000600:	2200      	movs	r2, #0
 8000602:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000604:	187b      	adds	r3, r7, r1
 8000606:	2200      	movs	r2, #0
 8000608:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800060a:	187b      	adds	r3, r7, r1
 800060c:	2200      	movs	r2, #0
 800060e:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000610:	187b      	adds	r3, r7, r1
 8000612:	2200      	movs	r2, #0
 8000614:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000616:	187b      	adds	r3, r7, r1
 8000618:	2200      	movs	r2, #0
 800061a:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800061c:	187b      	adds	r3, r7, r1
 800061e:	2200      	movs	r2, #0
 8000620:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000622:	1879      	adds	r1, r7, r1
 8000624:	4b1d      	ldr	r3, [pc, #116]	@ (800069c <MX_TIM1_Init+0x174>)
 8000626:	2200      	movs	r2, #0
 8000628:	0018      	movs	r0, r3
 800062a:	f001 fac9 	bl	8001bc0 <HAL_TIM_PWM_ConfigChannel>
 800062e:	1e03      	subs	r3, r0, #0
 8000630:	d001      	beq.n	8000636 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8000632:	f7ff fe93 	bl	800035c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000636:	2324      	movs	r3, #36	@ 0x24
 8000638:	18f9      	adds	r1, r7, r3
 800063a:	4b18      	ldr	r3, [pc, #96]	@ (800069c <MX_TIM1_Init+0x174>)
 800063c:	2204      	movs	r2, #4
 800063e:	0018      	movs	r0, r3
 8000640:	f001 fabe 	bl	8001bc0 <HAL_TIM_PWM_ConfigChannel>
 8000644:	1e03      	subs	r3, r0, #0
 8000646:	d001      	beq.n	800064c <MX_TIM1_Init+0x124>
  {
    Error_Handler();
 8000648:	f7ff fe88 	bl	800035c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800064c:	1d3b      	adds	r3, r7, #4
 800064e:	2200      	movs	r2, #0
 8000650:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000652:	1d3b      	adds	r3, r7, #4
 8000654:	2200      	movs	r2, #0
 8000656:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000658:	1d3b      	adds	r3, r7, #4
 800065a:	2200      	movs	r2, #0
 800065c:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800065e:	1d3b      	adds	r3, r7, #4
 8000660:	2200      	movs	r2, #0
 8000662:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	2200      	movs	r2, #0
 8000668:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800066a:	1d3b      	adds	r3, r7, #4
 800066c:	2280      	movs	r2, #128	@ 0x80
 800066e:	0192      	lsls	r2, r2, #6
 8000670:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000672:	1d3b      	adds	r3, r7, #4
 8000674:	2200      	movs	r2, #0
 8000676:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000678:	1d3a      	adds	r2, r7, #4
 800067a:	4b08      	ldr	r3, [pc, #32]	@ (800069c <MX_TIM1_Init+0x174>)
 800067c:	0011      	movs	r1, r2
 800067e:	0018      	movs	r0, r3
 8000680:	f001 ffde 	bl	8002640 <HAL_TIMEx_ConfigBreakDeadTime>
 8000684:	1e03      	subs	r3, r0, #0
 8000686:	d001      	beq.n	800068c <MX_TIM1_Init+0x164>
  {
    Error_Handler();
 8000688:	f7ff fe68 	bl	800035c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800068c:	4b03      	ldr	r3, [pc, #12]	@ (800069c <MX_TIM1_Init+0x174>)
 800068e:	0018      	movs	r0, r3
 8000690:	f000 f8d6 	bl	8000840 <HAL_TIM_MspPostInit>

}
 8000694:	46c0      	nop			@ (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	b016      	add	sp, #88	@ 0x58
 800069a:	bd80      	pop	{r7, pc}
 800069c:	200000c4 	.word	0x200000c4
 80006a0:	40012c00 	.word	0x40012c00
 80006a4:	0000ffff 	.word	0x0000ffff

080006a8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80006a8:	b590      	push	{r4, r7, lr}
 80006aa:	b08d      	sub	sp, #52	@ 0x34
 80006ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80006ae:	240c      	movs	r4, #12
 80006b0:	193b      	adds	r3, r7, r4
 80006b2:	0018      	movs	r0, r3
 80006b4:	2324      	movs	r3, #36	@ 0x24
 80006b6:	001a      	movs	r2, r3
 80006b8:	2100      	movs	r1, #0
 80006ba:	f002 f81f 	bl	80026fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006be:	1d3b      	adds	r3, r7, #4
 80006c0:	0018      	movs	r0, r3
 80006c2:	2308      	movs	r3, #8
 80006c4:	001a      	movs	r2, r3
 80006c6:	2100      	movs	r1, #0
 80006c8:	f002 f818 	bl	80026fc <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006cc:	4b26      	ldr	r3, [pc, #152]	@ (8000768 <MX_TIM2_Init+0xc0>)
 80006ce:	2280      	movs	r2, #128	@ 0x80
 80006d0:	05d2      	lsls	r2, r2, #23
 80006d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80006d4:	4b24      	ldr	r3, [pc, #144]	@ (8000768 <MX_TIM2_Init+0xc0>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006da:	4b23      	ldr	r3, [pc, #140]	@ (8000768 <MX_TIM2_Init+0xc0>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80006e0:	4b21      	ldr	r3, [pc, #132]	@ (8000768 <MX_TIM2_Init+0xc0>)
 80006e2:	2201      	movs	r2, #1
 80006e4:	4252      	negs	r2, r2
 80006e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006e8:	4b1f      	ldr	r3, [pc, #124]	@ (8000768 <MX_TIM2_Init+0xc0>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006ee:	4b1e      	ldr	r3, [pc, #120]	@ (8000768 <MX_TIM2_Init+0xc0>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80006f4:	0021      	movs	r1, r4
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	2203      	movs	r2, #3
 80006fa:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80006fc:	187b      	adds	r3, r7, r1
 80006fe:	2200      	movs	r2, #0
 8000700:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000702:	187b      	adds	r3, r7, r1
 8000704:	2201      	movs	r2, #1
 8000706:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000708:	187b      	adds	r3, r7, r1
 800070a:	2200      	movs	r2, #0
 800070c:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 800070e:	187b      	adds	r3, r7, r1
 8000710:	2200      	movs	r2, #0
 8000712:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000714:	187b      	adds	r3, r7, r1
 8000716:	2200      	movs	r2, #0
 8000718:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800071a:	187b      	adds	r3, r7, r1
 800071c:	2201      	movs	r2, #1
 800071e:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000720:	187b      	adds	r3, r7, r1
 8000722:	2200      	movs	r2, #0
 8000724:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8000726:	187b      	adds	r3, r7, r1
 8000728:	2200      	movs	r2, #0
 800072a:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800072c:	187a      	adds	r2, r7, r1
 800072e:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <MX_TIM2_Init+0xc0>)
 8000730:	0011      	movs	r1, r2
 8000732:	0018      	movs	r0, r3
 8000734:	f001 f8f8 	bl	8001928 <HAL_TIM_Encoder_Init>
 8000738:	1e03      	subs	r3, r0, #0
 800073a:	d001      	beq.n	8000740 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800073c:	f7ff fe0e 	bl	800035c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000740:	1d3b      	adds	r3, r7, #4
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	2200      	movs	r2, #0
 800074a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800074c:	1d3a      	adds	r2, r7, #4
 800074e:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <MX_TIM2_Init+0xc0>)
 8000750:	0011      	movs	r1, r2
 8000752:	0018      	movs	r0, r3
 8000754:	f001 ff16 	bl	8002584 <HAL_TIMEx_MasterConfigSynchronization>
 8000758:	1e03      	subs	r3, r0, #0
 800075a:	d001      	beq.n	8000760 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 800075c:	f7ff fdfe 	bl	800035c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000760:	46c0      	nop			@ (mov r8, r8)
 8000762:	46bd      	mov	sp, r7
 8000764:	b00d      	add	sp, #52	@ 0x34
 8000766:	bd90      	pop	{r4, r7, pc}
 8000768:	2000010c 	.word	0x2000010c

0800076c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a0a      	ldr	r2, [pc, #40]	@ (80007a4 <HAL_TIM_Base_MspInit+0x38>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d10d      	bne.n	800079a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800077e:	4b0a      	ldr	r3, [pc, #40]	@ (80007a8 <HAL_TIM_Base_MspInit+0x3c>)
 8000780:	699a      	ldr	r2, [r3, #24]
 8000782:	4b09      	ldr	r3, [pc, #36]	@ (80007a8 <HAL_TIM_Base_MspInit+0x3c>)
 8000784:	2180      	movs	r1, #128	@ 0x80
 8000786:	0109      	lsls	r1, r1, #4
 8000788:	430a      	orrs	r2, r1
 800078a:	619a      	str	r2, [r3, #24]
 800078c:	4b06      	ldr	r3, [pc, #24]	@ (80007a8 <HAL_TIM_Base_MspInit+0x3c>)
 800078e:	699a      	ldr	r2, [r3, #24]
 8000790:	2380      	movs	r3, #128	@ 0x80
 8000792:	011b      	lsls	r3, r3, #4
 8000794:	4013      	ands	r3, r2
 8000796:	60fb      	str	r3, [r7, #12]
 8000798:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800079a:	46c0      	nop			@ (mov r8, r8)
 800079c:	46bd      	mov	sp, r7
 800079e:	b004      	add	sp, #16
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	46c0      	nop			@ (mov r8, r8)
 80007a4:	40012c00 	.word	0x40012c00
 80007a8:	40021000 	.word	0x40021000

080007ac <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80007ac:	b590      	push	{r4, r7, lr}
 80007ae:	b08b      	sub	sp, #44	@ 0x2c
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b4:	2414      	movs	r4, #20
 80007b6:	193b      	adds	r3, r7, r4
 80007b8:	0018      	movs	r0, r3
 80007ba:	2314      	movs	r3, #20
 80007bc:	001a      	movs	r2, r3
 80007be:	2100      	movs	r1, #0
 80007c0:	f001 ff9c 	bl	80026fc <memset>
  if(tim_encoderHandle->Instance==TIM2)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681a      	ldr	r2, [r3, #0]
 80007c8:	2380      	movs	r3, #128	@ 0x80
 80007ca:	05db      	lsls	r3, r3, #23
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d130      	bne.n	8000832 <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80007d0:	4b1a      	ldr	r3, [pc, #104]	@ (800083c <HAL_TIM_Encoder_MspInit+0x90>)
 80007d2:	69da      	ldr	r2, [r3, #28]
 80007d4:	4b19      	ldr	r3, [pc, #100]	@ (800083c <HAL_TIM_Encoder_MspInit+0x90>)
 80007d6:	2101      	movs	r1, #1
 80007d8:	430a      	orrs	r2, r1
 80007da:	61da      	str	r2, [r3, #28]
 80007dc:	4b17      	ldr	r3, [pc, #92]	@ (800083c <HAL_TIM_Encoder_MspInit+0x90>)
 80007de:	69db      	ldr	r3, [r3, #28]
 80007e0:	2201      	movs	r2, #1
 80007e2:	4013      	ands	r3, r2
 80007e4:	613b      	str	r3, [r7, #16]
 80007e6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e8:	4b14      	ldr	r3, [pc, #80]	@ (800083c <HAL_TIM_Encoder_MspInit+0x90>)
 80007ea:	695a      	ldr	r2, [r3, #20]
 80007ec:	4b13      	ldr	r3, [pc, #76]	@ (800083c <HAL_TIM_Encoder_MspInit+0x90>)
 80007ee:	2180      	movs	r1, #128	@ 0x80
 80007f0:	0289      	lsls	r1, r1, #10
 80007f2:	430a      	orrs	r2, r1
 80007f4:	615a      	str	r2, [r3, #20]
 80007f6:	4b11      	ldr	r3, [pc, #68]	@ (800083c <HAL_TIM_Encoder_MspInit+0x90>)
 80007f8:	695a      	ldr	r2, [r3, #20]
 80007fa:	2380      	movs	r3, #128	@ 0x80
 80007fc:	029b      	lsls	r3, r3, #10
 80007fe:	4013      	ands	r3, r2
 8000800:	60fb      	str	r3, [r7, #12]
 8000802:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODE_A_Pin|ENCODE_B_Pin;
 8000804:	0021      	movs	r1, r4
 8000806:	187b      	adds	r3, r7, r1
 8000808:	2203      	movs	r2, #3
 800080a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800080c:	187b      	adds	r3, r7, r1
 800080e:	2202      	movs	r2, #2
 8000810:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	187b      	adds	r3, r7, r1
 8000814:	2200      	movs	r2, #0
 8000816:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000818:	187b      	adds	r3, r7, r1
 800081a:	2200      	movs	r2, #0
 800081c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800081e:	187b      	adds	r3, r7, r1
 8000820:	2202      	movs	r2, #2
 8000822:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000824:	187a      	adds	r2, r7, r1
 8000826:	2390      	movs	r3, #144	@ 0x90
 8000828:	05db      	lsls	r3, r3, #23
 800082a:	0011      	movs	r1, r2
 800082c:	0018      	movs	r0, r3
 800082e:	f000 f989 	bl	8000b44 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000832:	46c0      	nop			@ (mov r8, r8)
 8000834:	46bd      	mov	sp, r7
 8000836:	b00b      	add	sp, #44	@ 0x2c
 8000838:	bd90      	pop	{r4, r7, pc}
 800083a:	46c0      	nop			@ (mov r8, r8)
 800083c:	40021000 	.word	0x40021000

08000840 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000840:	b590      	push	{r4, r7, lr}
 8000842:	b089      	sub	sp, #36	@ 0x24
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000848:	240c      	movs	r4, #12
 800084a:	193b      	adds	r3, r7, r4
 800084c:	0018      	movs	r0, r3
 800084e:	2314      	movs	r3, #20
 8000850:	001a      	movs	r2, r3
 8000852:	2100      	movs	r1, #0
 8000854:	f001 ff52 	bl	80026fc <memset>
  if(timHandle->Instance==TIM1)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a16      	ldr	r2, [pc, #88]	@ (80008b8 <HAL_TIM_MspPostInit+0x78>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d125      	bne.n	80008ae <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	4b16      	ldr	r3, [pc, #88]	@ (80008bc <HAL_TIM_MspPostInit+0x7c>)
 8000864:	695a      	ldr	r2, [r3, #20]
 8000866:	4b15      	ldr	r3, [pc, #84]	@ (80008bc <HAL_TIM_MspPostInit+0x7c>)
 8000868:	2180      	movs	r1, #128	@ 0x80
 800086a:	0289      	lsls	r1, r1, #10
 800086c:	430a      	orrs	r2, r1
 800086e:	615a      	str	r2, [r3, #20]
 8000870:	4b12      	ldr	r3, [pc, #72]	@ (80008bc <HAL_TIM_MspPostInit+0x7c>)
 8000872:	695a      	ldr	r2, [r3, #20]
 8000874:	2380      	movs	r3, #128	@ 0x80
 8000876:	029b      	lsls	r3, r3, #10
 8000878:	4013      	ands	r3, r2
 800087a:	60bb      	str	r3, [r7, #8]
 800087c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_IN1_Pin|MOTOR_IN2_Pin;
 800087e:	193b      	adds	r3, r7, r4
 8000880:	22c0      	movs	r2, #192	@ 0xc0
 8000882:	0092      	lsls	r2, r2, #2
 8000884:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000886:	0021      	movs	r1, r4
 8000888:	187b      	adds	r3, r7, r1
 800088a:	2202      	movs	r2, #2
 800088c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	187b      	adds	r3, r7, r1
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000894:	187b      	adds	r3, r7, r1
 8000896:	2200      	movs	r2, #0
 8000898:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800089a:	187b      	adds	r3, r7, r1
 800089c:	2202      	movs	r2, #2
 800089e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a0:	187a      	adds	r2, r7, r1
 80008a2:	2390      	movs	r3, #144	@ 0x90
 80008a4:	05db      	lsls	r3, r3, #23
 80008a6:	0011      	movs	r1, r2
 80008a8:	0018      	movs	r0, r3
 80008aa:	f000 f94b 	bl	8000b44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80008ae:	46c0      	nop			@ (mov r8, r8)
 80008b0:	46bd      	mov	sp, r7
 80008b2:	b009      	add	sp, #36	@ 0x24
 80008b4:	bd90      	pop	{r4, r7, pc}
 80008b6:	46c0      	nop			@ (mov r8, r8)
 80008b8:	40012c00 	.word	0x40012c00
 80008bc:	40021000 	.word	0x40021000

080008c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008c0:	480d      	ldr	r0, [pc, #52]	@ (80008f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008c2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008c4:	f7ff fe2b 	bl	800051e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008c8:	480c      	ldr	r0, [pc, #48]	@ (80008fc <LoopForever+0x6>)
  ldr r1, =_edata
 80008ca:	490d      	ldr	r1, [pc, #52]	@ (8000900 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000904 <LoopForever+0xe>)
  movs r3, #0
 80008ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008d0:	e002      	b.n	80008d8 <LoopCopyDataInit>

080008d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008d6:	3304      	adds	r3, #4

080008d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008dc:	d3f9      	bcc.n	80008d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008de:	4a0a      	ldr	r2, [pc, #40]	@ (8000908 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008e0:	4c0a      	ldr	r4, [pc, #40]	@ (800090c <LoopForever+0x16>)
  movs r3, #0
 80008e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008e4:	e001      	b.n	80008ea <LoopFillZerobss>

080008e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008e8:	3204      	adds	r2, #4

080008ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008ec:	d3fb      	bcc.n	80008e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008ee:	f001 ff0d 	bl	800270c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008f2:	f7ff fcad 	bl	8000250 <main>

080008f6 <LoopForever>:

LoopForever:
    b LoopForever
 80008f6:	e7fe      	b.n	80008f6 <LoopForever>
  ldr   r0, =_estack
 80008f8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80008fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000900:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000904:	080027b8 	.word	0x080027b8
  ldr r2, =_sbss
 8000908:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800090c:	20000158 	.word	0x20000158

08000910 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000910:	e7fe      	b.n	8000910 <ADC1_COMP_IRQHandler>
	...

08000914 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000918:	4b07      	ldr	r3, [pc, #28]	@ (8000938 <HAL_Init+0x24>)
 800091a:	681a      	ldr	r2, [r3, #0]
 800091c:	4b06      	ldr	r3, [pc, #24]	@ (8000938 <HAL_Init+0x24>)
 800091e:	2110      	movs	r1, #16
 8000920:	430a      	orrs	r2, r1
 8000922:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000924:	2003      	movs	r0, #3
 8000926:	f000 f809 	bl	800093c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800092a:	f7ff fdbb 	bl	80004a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800092e:	2300      	movs	r3, #0
}
 8000930:	0018      	movs	r0, r3
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	46c0      	nop			@ (mov r8, r8)
 8000938:	40022000 	.word	0x40022000

0800093c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800093c:	b590      	push	{r4, r7, lr}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000944:	4b14      	ldr	r3, [pc, #80]	@ (8000998 <HAL_InitTick+0x5c>)
 8000946:	681c      	ldr	r4, [r3, #0]
 8000948:	4b14      	ldr	r3, [pc, #80]	@ (800099c <HAL_InitTick+0x60>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	0019      	movs	r1, r3
 800094e:	23fa      	movs	r3, #250	@ 0xfa
 8000950:	0098      	lsls	r0, r3, #2
 8000952:	f7ff fbd9 	bl	8000108 <__udivsi3>
 8000956:	0003      	movs	r3, r0
 8000958:	0019      	movs	r1, r3
 800095a:	0020      	movs	r0, r4
 800095c:	f7ff fbd4 	bl	8000108 <__udivsi3>
 8000960:	0003      	movs	r3, r0
 8000962:	0018      	movs	r0, r3
 8000964:	f000 f8e1 	bl	8000b2a <HAL_SYSTICK_Config>
 8000968:	1e03      	subs	r3, r0, #0
 800096a:	d001      	beq.n	8000970 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800096c:	2301      	movs	r3, #1
 800096e:	e00f      	b.n	8000990 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	2b03      	cmp	r3, #3
 8000974:	d80b      	bhi.n	800098e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000976:	6879      	ldr	r1, [r7, #4]
 8000978:	2301      	movs	r3, #1
 800097a:	425b      	negs	r3, r3
 800097c:	2200      	movs	r2, #0
 800097e:	0018      	movs	r0, r3
 8000980:	f000 f8be 	bl	8000b00 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000984:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <HAL_InitTick+0x64>)
 8000986:	687a      	ldr	r2, [r7, #4]
 8000988:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800098a:	2300      	movs	r3, #0
 800098c:	e000      	b.n	8000990 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800098e:	2301      	movs	r3, #1
}
 8000990:	0018      	movs	r0, r3
 8000992:	46bd      	mov	sp, r7
 8000994:	b003      	add	sp, #12
 8000996:	bd90      	pop	{r4, r7, pc}
 8000998:	20000000 	.word	0x20000000
 800099c:	20000008 	.word	0x20000008
 80009a0:	20000004 	.word	0x20000004

080009a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009a8:	4b05      	ldr	r3, [pc, #20]	@ (80009c0 <HAL_IncTick+0x1c>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	001a      	movs	r2, r3
 80009ae:	4b05      	ldr	r3, [pc, #20]	@ (80009c4 <HAL_IncTick+0x20>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	18d2      	adds	r2, r2, r3
 80009b4:	4b03      	ldr	r3, [pc, #12]	@ (80009c4 <HAL_IncTick+0x20>)
 80009b6:	601a      	str	r2, [r3, #0]
}
 80009b8:	46c0      	nop			@ (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	46c0      	nop			@ (mov r8, r8)
 80009c0:	20000008 	.word	0x20000008
 80009c4:	20000154 	.word	0x20000154

080009c8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  return uwTick;
 80009cc:	4b02      	ldr	r3, [pc, #8]	@ (80009d8 <HAL_GetTick+0x10>)
 80009ce:	681b      	ldr	r3, [r3, #0]
}
 80009d0:	0018      	movs	r0, r3
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	46c0      	nop			@ (mov r8, r8)
 80009d8:	20000154 	.word	0x20000154

080009dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009dc:	b590      	push	{r4, r7, lr}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	0002      	movs	r2, r0
 80009e4:	6039      	str	r1, [r7, #0]
 80009e6:	1dfb      	adds	r3, r7, #7
 80009e8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009ea:	1dfb      	adds	r3, r7, #7
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80009f0:	d828      	bhi.n	8000a44 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009f2:	4a2f      	ldr	r2, [pc, #188]	@ (8000ab0 <__NVIC_SetPriority+0xd4>)
 80009f4:	1dfb      	adds	r3, r7, #7
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	b25b      	sxtb	r3, r3
 80009fa:	089b      	lsrs	r3, r3, #2
 80009fc:	33c0      	adds	r3, #192	@ 0xc0
 80009fe:	009b      	lsls	r3, r3, #2
 8000a00:	589b      	ldr	r3, [r3, r2]
 8000a02:	1dfa      	adds	r2, r7, #7
 8000a04:	7812      	ldrb	r2, [r2, #0]
 8000a06:	0011      	movs	r1, r2
 8000a08:	2203      	movs	r2, #3
 8000a0a:	400a      	ands	r2, r1
 8000a0c:	00d2      	lsls	r2, r2, #3
 8000a0e:	21ff      	movs	r1, #255	@ 0xff
 8000a10:	4091      	lsls	r1, r2
 8000a12:	000a      	movs	r2, r1
 8000a14:	43d2      	mvns	r2, r2
 8000a16:	401a      	ands	r2, r3
 8000a18:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	019b      	lsls	r3, r3, #6
 8000a1e:	22ff      	movs	r2, #255	@ 0xff
 8000a20:	401a      	ands	r2, r3
 8000a22:	1dfb      	adds	r3, r7, #7
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	0018      	movs	r0, r3
 8000a28:	2303      	movs	r3, #3
 8000a2a:	4003      	ands	r3, r0
 8000a2c:	00db      	lsls	r3, r3, #3
 8000a2e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a30:	481f      	ldr	r0, [pc, #124]	@ (8000ab0 <__NVIC_SetPriority+0xd4>)
 8000a32:	1dfb      	adds	r3, r7, #7
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	b25b      	sxtb	r3, r3
 8000a38:	089b      	lsrs	r3, r3, #2
 8000a3a:	430a      	orrs	r2, r1
 8000a3c:	33c0      	adds	r3, #192	@ 0xc0
 8000a3e:	009b      	lsls	r3, r3, #2
 8000a40:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a42:	e031      	b.n	8000aa8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a44:	4a1b      	ldr	r2, [pc, #108]	@ (8000ab4 <__NVIC_SetPriority+0xd8>)
 8000a46:	1dfb      	adds	r3, r7, #7
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	0019      	movs	r1, r3
 8000a4c:	230f      	movs	r3, #15
 8000a4e:	400b      	ands	r3, r1
 8000a50:	3b08      	subs	r3, #8
 8000a52:	089b      	lsrs	r3, r3, #2
 8000a54:	3306      	adds	r3, #6
 8000a56:	009b      	lsls	r3, r3, #2
 8000a58:	18d3      	adds	r3, r2, r3
 8000a5a:	3304      	adds	r3, #4
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	1dfa      	adds	r2, r7, #7
 8000a60:	7812      	ldrb	r2, [r2, #0]
 8000a62:	0011      	movs	r1, r2
 8000a64:	2203      	movs	r2, #3
 8000a66:	400a      	ands	r2, r1
 8000a68:	00d2      	lsls	r2, r2, #3
 8000a6a:	21ff      	movs	r1, #255	@ 0xff
 8000a6c:	4091      	lsls	r1, r2
 8000a6e:	000a      	movs	r2, r1
 8000a70:	43d2      	mvns	r2, r2
 8000a72:	401a      	ands	r2, r3
 8000a74:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	019b      	lsls	r3, r3, #6
 8000a7a:	22ff      	movs	r2, #255	@ 0xff
 8000a7c:	401a      	ands	r2, r3
 8000a7e:	1dfb      	adds	r3, r7, #7
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	0018      	movs	r0, r3
 8000a84:	2303      	movs	r3, #3
 8000a86:	4003      	ands	r3, r0
 8000a88:	00db      	lsls	r3, r3, #3
 8000a8a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a8c:	4809      	ldr	r0, [pc, #36]	@ (8000ab4 <__NVIC_SetPriority+0xd8>)
 8000a8e:	1dfb      	adds	r3, r7, #7
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	001c      	movs	r4, r3
 8000a94:	230f      	movs	r3, #15
 8000a96:	4023      	ands	r3, r4
 8000a98:	3b08      	subs	r3, #8
 8000a9a:	089b      	lsrs	r3, r3, #2
 8000a9c:	430a      	orrs	r2, r1
 8000a9e:	3306      	adds	r3, #6
 8000aa0:	009b      	lsls	r3, r3, #2
 8000aa2:	18c3      	adds	r3, r0, r3
 8000aa4:	3304      	adds	r3, #4
 8000aa6:	601a      	str	r2, [r3, #0]
}
 8000aa8:	46c0      	nop			@ (mov r8, r8)
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	b003      	add	sp, #12
 8000aae:	bd90      	pop	{r4, r7, pc}
 8000ab0:	e000e100 	.word	0xe000e100
 8000ab4:	e000ed00 	.word	0xe000ed00

08000ab8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	1e5a      	subs	r2, r3, #1
 8000ac4:	2380      	movs	r3, #128	@ 0x80
 8000ac6:	045b      	lsls	r3, r3, #17
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d301      	bcc.n	8000ad0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000acc:	2301      	movs	r3, #1
 8000ace:	e010      	b.n	8000af2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8000afc <SysTick_Config+0x44>)
 8000ad2:	687a      	ldr	r2, [r7, #4]
 8000ad4:	3a01      	subs	r2, #1
 8000ad6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ad8:	2301      	movs	r3, #1
 8000ada:	425b      	negs	r3, r3
 8000adc:	2103      	movs	r1, #3
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f7ff ff7c 	bl	80009dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ae4:	4b05      	ldr	r3, [pc, #20]	@ (8000afc <SysTick_Config+0x44>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000aea:	4b04      	ldr	r3, [pc, #16]	@ (8000afc <SysTick_Config+0x44>)
 8000aec:	2207      	movs	r2, #7
 8000aee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000af0:	2300      	movs	r3, #0
}
 8000af2:	0018      	movs	r0, r3
 8000af4:	46bd      	mov	sp, r7
 8000af6:	b002      	add	sp, #8
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	46c0      	nop			@ (mov r8, r8)
 8000afc:	e000e010 	.word	0xe000e010

08000b00 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b084      	sub	sp, #16
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	60b9      	str	r1, [r7, #8]
 8000b08:	607a      	str	r2, [r7, #4]
 8000b0a:	210f      	movs	r1, #15
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	1c02      	adds	r2, r0, #0
 8000b10:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000b12:	68ba      	ldr	r2, [r7, #8]
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	b25b      	sxtb	r3, r3
 8000b1a:	0011      	movs	r1, r2
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f7ff ff5d 	bl	80009dc <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000b22:	46c0      	nop			@ (mov r8, r8)
 8000b24:	46bd      	mov	sp, r7
 8000b26:	b004      	add	sp, #16
 8000b28:	bd80      	pop	{r7, pc}

08000b2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b2a:	b580      	push	{r7, lr}
 8000b2c:	b082      	sub	sp, #8
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	0018      	movs	r0, r3
 8000b36:	f7ff ffbf 	bl	8000ab8 <SysTick_Config>
 8000b3a:	0003      	movs	r3, r0
}
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	b002      	add	sp, #8
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b086      	sub	sp, #24
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
 8000b4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b52:	e155      	b.n	8000e00 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	2101      	movs	r1, #1
 8000b5a:	697a      	ldr	r2, [r7, #20]
 8000b5c:	4091      	lsls	r1, r2
 8000b5e:	000a      	movs	r2, r1
 8000b60:	4013      	ands	r3, r2
 8000b62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d100      	bne.n	8000b6c <HAL_GPIO_Init+0x28>
 8000b6a:	e146      	b.n	8000dfa <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	2203      	movs	r2, #3
 8000b72:	4013      	ands	r3, r2
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d005      	beq.n	8000b84 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	2203      	movs	r2, #3
 8000b7e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b80:	2b02      	cmp	r3, #2
 8000b82:	d130      	bne.n	8000be6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	689b      	ldr	r3, [r3, #8]
 8000b88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000b8a:	697b      	ldr	r3, [r7, #20]
 8000b8c:	005b      	lsls	r3, r3, #1
 8000b8e:	2203      	movs	r2, #3
 8000b90:	409a      	lsls	r2, r3
 8000b92:	0013      	movs	r3, r2
 8000b94:	43da      	mvns	r2, r3
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	4013      	ands	r3, r2
 8000b9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	68da      	ldr	r2, [r3, #12]
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	005b      	lsls	r3, r3, #1
 8000ba4:	409a      	lsls	r2, r3
 8000ba6:	0013      	movs	r3, r2
 8000ba8:	693a      	ldr	r2, [r7, #16]
 8000baa:	4313      	orrs	r3, r2
 8000bac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	693a      	ldr	r2, [r7, #16]
 8000bb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000bba:	2201      	movs	r2, #1
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	409a      	lsls	r2, r3
 8000bc0:	0013      	movs	r3, r2
 8000bc2:	43da      	mvns	r2, r3
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	091b      	lsrs	r3, r3, #4
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	401a      	ands	r2, r3
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	409a      	lsls	r2, r3
 8000bd8:	0013      	movs	r3, r2
 8000bda:	693a      	ldr	r2, [r7, #16]
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	693a      	ldr	r2, [r7, #16]
 8000be4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	2203      	movs	r2, #3
 8000bec:	4013      	ands	r3, r2
 8000bee:	2b03      	cmp	r3, #3
 8000bf0:	d017      	beq.n	8000c22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	68db      	ldr	r3, [r3, #12]
 8000bf6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	005b      	lsls	r3, r3, #1
 8000bfc:	2203      	movs	r2, #3
 8000bfe:	409a      	lsls	r2, r3
 8000c00:	0013      	movs	r3, r2
 8000c02:	43da      	mvns	r2, r3
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	4013      	ands	r3, r2
 8000c08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	689a      	ldr	r2, [r3, #8]
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	005b      	lsls	r3, r3, #1
 8000c12:	409a      	lsls	r2, r3
 8000c14:	0013      	movs	r3, r2
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	2203      	movs	r2, #3
 8000c28:	4013      	ands	r3, r2
 8000c2a:	2b02      	cmp	r3, #2
 8000c2c:	d123      	bne.n	8000c76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	08da      	lsrs	r2, r3, #3
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	3208      	adds	r2, #8
 8000c36:	0092      	lsls	r2, r2, #2
 8000c38:	58d3      	ldr	r3, [r2, r3]
 8000c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	2207      	movs	r2, #7
 8000c40:	4013      	ands	r3, r2
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	220f      	movs	r2, #15
 8000c46:	409a      	lsls	r2, r3
 8000c48:	0013      	movs	r3, r2
 8000c4a:	43da      	mvns	r2, r3
 8000c4c:	693b      	ldr	r3, [r7, #16]
 8000c4e:	4013      	ands	r3, r2
 8000c50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	691a      	ldr	r2, [r3, #16]
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	2107      	movs	r1, #7
 8000c5a:	400b      	ands	r3, r1
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	409a      	lsls	r2, r3
 8000c60:	0013      	movs	r3, r2
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	4313      	orrs	r3, r2
 8000c66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	08da      	lsrs	r2, r3, #3
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	3208      	adds	r2, #8
 8000c70:	0092      	lsls	r2, r2, #2
 8000c72:	6939      	ldr	r1, [r7, #16]
 8000c74:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	2203      	movs	r2, #3
 8000c82:	409a      	lsls	r2, r3
 8000c84:	0013      	movs	r3, r2
 8000c86:	43da      	mvns	r2, r3
 8000c88:	693b      	ldr	r3, [r7, #16]
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	2203      	movs	r2, #3
 8000c94:	401a      	ands	r2, r3
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	005b      	lsls	r3, r3, #1
 8000c9a:	409a      	lsls	r2, r3
 8000c9c:	0013      	movs	r3, r2
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685a      	ldr	r2, [r3, #4]
 8000cae:	23c0      	movs	r3, #192	@ 0xc0
 8000cb0:	029b      	lsls	r3, r3, #10
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	d100      	bne.n	8000cb8 <HAL_GPIO_Init+0x174>
 8000cb6:	e0a0      	b.n	8000dfa <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb8:	4b57      	ldr	r3, [pc, #348]	@ (8000e18 <HAL_GPIO_Init+0x2d4>)
 8000cba:	699a      	ldr	r2, [r3, #24]
 8000cbc:	4b56      	ldr	r3, [pc, #344]	@ (8000e18 <HAL_GPIO_Init+0x2d4>)
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	430a      	orrs	r2, r1
 8000cc2:	619a      	str	r2, [r3, #24]
 8000cc4:	4b54      	ldr	r3, [pc, #336]	@ (8000e18 <HAL_GPIO_Init+0x2d4>)
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	2201      	movs	r2, #1
 8000cca:	4013      	ands	r3, r2
 8000ccc:	60bb      	str	r3, [r7, #8]
 8000cce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000cd0:	4a52      	ldr	r2, [pc, #328]	@ (8000e1c <HAL_GPIO_Init+0x2d8>)
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	089b      	lsrs	r3, r3, #2
 8000cd6:	3302      	adds	r3, #2
 8000cd8:	009b      	lsls	r3, r3, #2
 8000cda:	589b      	ldr	r3, [r3, r2]
 8000cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	2203      	movs	r2, #3
 8000ce2:	4013      	ands	r3, r2
 8000ce4:	009b      	lsls	r3, r3, #2
 8000ce6:	220f      	movs	r2, #15
 8000ce8:	409a      	lsls	r2, r3
 8000cea:	0013      	movs	r3, r2
 8000cec:	43da      	mvns	r2, r3
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000cf4:	687a      	ldr	r2, [r7, #4]
 8000cf6:	2390      	movs	r3, #144	@ 0x90
 8000cf8:	05db      	lsls	r3, r3, #23
 8000cfa:	429a      	cmp	r2, r3
 8000cfc:	d019      	beq.n	8000d32 <HAL_GPIO_Init+0x1ee>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	4a47      	ldr	r2, [pc, #284]	@ (8000e20 <HAL_GPIO_Init+0x2dc>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d013      	beq.n	8000d2e <HAL_GPIO_Init+0x1ea>
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4a46      	ldr	r2, [pc, #280]	@ (8000e24 <HAL_GPIO_Init+0x2e0>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d00d      	beq.n	8000d2a <HAL_GPIO_Init+0x1e6>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	4a45      	ldr	r2, [pc, #276]	@ (8000e28 <HAL_GPIO_Init+0x2e4>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d007      	beq.n	8000d26 <HAL_GPIO_Init+0x1e2>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4a44      	ldr	r2, [pc, #272]	@ (8000e2c <HAL_GPIO_Init+0x2e8>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d101      	bne.n	8000d22 <HAL_GPIO_Init+0x1de>
 8000d1e:	2304      	movs	r3, #4
 8000d20:	e008      	b.n	8000d34 <HAL_GPIO_Init+0x1f0>
 8000d22:	2305      	movs	r3, #5
 8000d24:	e006      	b.n	8000d34 <HAL_GPIO_Init+0x1f0>
 8000d26:	2303      	movs	r3, #3
 8000d28:	e004      	b.n	8000d34 <HAL_GPIO_Init+0x1f0>
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	e002      	b.n	8000d34 <HAL_GPIO_Init+0x1f0>
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e000      	b.n	8000d34 <HAL_GPIO_Init+0x1f0>
 8000d32:	2300      	movs	r3, #0
 8000d34:	697a      	ldr	r2, [r7, #20]
 8000d36:	2103      	movs	r1, #3
 8000d38:	400a      	ands	r2, r1
 8000d3a:	0092      	lsls	r2, r2, #2
 8000d3c:	4093      	lsls	r3, r2
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d44:	4935      	ldr	r1, [pc, #212]	@ (8000e1c <HAL_GPIO_Init+0x2d8>)
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	089b      	lsrs	r3, r3, #2
 8000d4a:	3302      	adds	r3, #2
 8000d4c:	009b      	lsls	r3, r3, #2
 8000d4e:	693a      	ldr	r2, [r7, #16]
 8000d50:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d52:	4b37      	ldr	r3, [pc, #220]	@ (8000e30 <HAL_GPIO_Init+0x2ec>)
 8000d54:	689b      	ldr	r3, [r3, #8]
 8000d56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	43da      	mvns	r2, r3
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	685a      	ldr	r2, [r3, #4]
 8000d66:	2380      	movs	r3, #128	@ 0x80
 8000d68:	035b      	lsls	r3, r3, #13
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	d003      	beq.n	8000d76 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	4313      	orrs	r3, r2
 8000d74:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d76:	4b2e      	ldr	r3, [pc, #184]	@ (8000e30 <HAL_GPIO_Init+0x2ec>)
 8000d78:	693a      	ldr	r2, [r7, #16]
 8000d7a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000d7c:	4b2c      	ldr	r3, [pc, #176]	@ (8000e30 <HAL_GPIO_Init+0x2ec>)
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	43da      	mvns	r2, r3
 8000d86:	693b      	ldr	r3, [r7, #16]
 8000d88:	4013      	ands	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	685a      	ldr	r2, [r3, #4]
 8000d90:	2380      	movs	r3, #128	@ 0x80
 8000d92:	039b      	lsls	r3, r3, #14
 8000d94:	4013      	ands	r3, r2
 8000d96:	d003      	beq.n	8000da0 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000da0:	4b23      	ldr	r3, [pc, #140]	@ (8000e30 <HAL_GPIO_Init+0x2ec>)
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000da6:	4b22      	ldr	r3, [pc, #136]	@ (8000e30 <HAL_GPIO_Init+0x2ec>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	43da      	mvns	r2, r3
 8000db0:	693b      	ldr	r3, [r7, #16]
 8000db2:	4013      	ands	r3, r2
 8000db4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	685a      	ldr	r2, [r3, #4]
 8000dba:	2380      	movs	r3, #128	@ 0x80
 8000dbc:	029b      	lsls	r3, r3, #10
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	d003      	beq.n	8000dca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000dca:	4b19      	ldr	r3, [pc, #100]	@ (8000e30 <HAL_GPIO_Init+0x2ec>)
 8000dcc:	693a      	ldr	r2, [r7, #16]
 8000dce:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000dd0:	4b17      	ldr	r3, [pc, #92]	@ (8000e30 <HAL_GPIO_Init+0x2ec>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	43da      	mvns	r2, r3
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	4013      	ands	r3, r2
 8000dde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	685a      	ldr	r2, [r3, #4]
 8000de4:	2380      	movs	r3, #128	@ 0x80
 8000de6:	025b      	lsls	r3, r3, #9
 8000de8:	4013      	ands	r3, r2
 8000dea:	d003      	beq.n	8000df4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000dec:	693a      	ldr	r2, [r7, #16]
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	4313      	orrs	r3, r2
 8000df2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000df4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e30 <HAL_GPIO_Init+0x2ec>)
 8000df6:	693a      	ldr	r2, [r7, #16]
 8000df8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	40da      	lsrs	r2, r3
 8000e08:	1e13      	subs	r3, r2, #0
 8000e0a:	d000      	beq.n	8000e0e <HAL_GPIO_Init+0x2ca>
 8000e0c:	e6a2      	b.n	8000b54 <HAL_GPIO_Init+0x10>
  } 
}
 8000e0e:	46c0      	nop			@ (mov r8, r8)
 8000e10:	46c0      	nop			@ (mov r8, r8)
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b006      	add	sp, #24
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	40010000 	.word	0x40010000
 8000e20:	48000400 	.word	0x48000400
 8000e24:	48000800 	.word	0x48000800
 8000e28:	48000c00 	.word	0x48000c00
 8000e2c:	48001000 	.word	0x48001000
 8000e30:	40010400 	.word	0x40010400

08000e34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b088      	sub	sp, #32
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d102      	bne.n	8000e48 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000e42:	2301      	movs	r3, #1
 8000e44:	f000 fb76 	bl	8001534 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	4013      	ands	r3, r2
 8000e50:	d100      	bne.n	8000e54 <HAL_RCC_OscConfig+0x20>
 8000e52:	e08e      	b.n	8000f72 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e54:	4bc5      	ldr	r3, [pc, #788]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	220c      	movs	r2, #12
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	2b04      	cmp	r3, #4
 8000e5e:	d00e      	beq.n	8000e7e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e60:	4bc2      	ldr	r3, [pc, #776]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	220c      	movs	r2, #12
 8000e66:	4013      	ands	r3, r2
 8000e68:	2b08      	cmp	r3, #8
 8000e6a:	d117      	bne.n	8000e9c <HAL_RCC_OscConfig+0x68>
 8000e6c:	4bbf      	ldr	r3, [pc, #764]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000e6e:	685a      	ldr	r2, [r3, #4]
 8000e70:	23c0      	movs	r3, #192	@ 0xc0
 8000e72:	025b      	lsls	r3, r3, #9
 8000e74:	401a      	ands	r2, r3
 8000e76:	2380      	movs	r3, #128	@ 0x80
 8000e78:	025b      	lsls	r3, r3, #9
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	d10e      	bne.n	8000e9c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e7e:	4bbb      	ldr	r3, [pc, #748]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	2380      	movs	r3, #128	@ 0x80
 8000e84:	029b      	lsls	r3, r3, #10
 8000e86:	4013      	ands	r3, r2
 8000e88:	d100      	bne.n	8000e8c <HAL_RCC_OscConfig+0x58>
 8000e8a:	e071      	b.n	8000f70 <HAL_RCC_OscConfig+0x13c>
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d000      	beq.n	8000e96 <HAL_RCC_OscConfig+0x62>
 8000e94:	e06c      	b.n	8000f70 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	f000 fb4c 	bl	8001534 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d107      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x80>
 8000ea4:	4bb1      	ldr	r3, [pc, #708]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	4bb0      	ldr	r3, [pc, #704]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000eaa:	2180      	movs	r1, #128	@ 0x80
 8000eac:	0249      	lsls	r1, r1, #9
 8000eae:	430a      	orrs	r2, r1
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	e02f      	b.n	8000f14 <HAL_RCC_OscConfig+0xe0>
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d10c      	bne.n	8000ed6 <HAL_RCC_OscConfig+0xa2>
 8000ebc:	4bab      	ldr	r3, [pc, #684]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	4baa      	ldr	r3, [pc, #680]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000ec2:	49ab      	ldr	r1, [pc, #684]	@ (8001170 <HAL_RCC_OscConfig+0x33c>)
 8000ec4:	400a      	ands	r2, r1
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	4ba8      	ldr	r3, [pc, #672]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	4ba7      	ldr	r3, [pc, #668]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000ece:	49a9      	ldr	r1, [pc, #676]	@ (8001174 <HAL_RCC_OscConfig+0x340>)
 8000ed0:	400a      	ands	r2, r1
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	e01e      	b.n	8000f14 <HAL_RCC_OscConfig+0xe0>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	2b05      	cmp	r3, #5
 8000edc:	d10e      	bne.n	8000efc <HAL_RCC_OscConfig+0xc8>
 8000ede:	4ba3      	ldr	r3, [pc, #652]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	4ba2      	ldr	r3, [pc, #648]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000ee4:	2180      	movs	r1, #128	@ 0x80
 8000ee6:	02c9      	lsls	r1, r1, #11
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	4b9f      	ldr	r3, [pc, #636]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	4b9e      	ldr	r3, [pc, #632]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000ef2:	2180      	movs	r1, #128	@ 0x80
 8000ef4:	0249      	lsls	r1, r1, #9
 8000ef6:	430a      	orrs	r2, r1
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	e00b      	b.n	8000f14 <HAL_RCC_OscConfig+0xe0>
 8000efc:	4b9b      	ldr	r3, [pc, #620]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	4b9a      	ldr	r3, [pc, #616]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000f02:	499b      	ldr	r1, [pc, #620]	@ (8001170 <HAL_RCC_OscConfig+0x33c>)
 8000f04:	400a      	ands	r2, r1
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	4b98      	ldr	r3, [pc, #608]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	4b97      	ldr	r3, [pc, #604]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000f0e:	4999      	ldr	r1, [pc, #612]	@ (8001174 <HAL_RCC_OscConfig+0x340>)
 8000f10:	400a      	ands	r2, r1
 8000f12:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d014      	beq.n	8000f46 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f1c:	f7ff fd54 	bl	80009c8 <HAL_GetTick>
 8000f20:	0003      	movs	r3, r0
 8000f22:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f24:	e008      	b.n	8000f38 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f26:	f7ff fd4f 	bl	80009c8 <HAL_GetTick>
 8000f2a:	0002      	movs	r2, r0
 8000f2c:	69bb      	ldr	r3, [r7, #24]
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	2b64      	cmp	r3, #100	@ 0x64
 8000f32:	d901      	bls.n	8000f38 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000f34:	2303      	movs	r3, #3
 8000f36:	e2fd      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f38:	4b8c      	ldr	r3, [pc, #560]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	2380      	movs	r3, #128	@ 0x80
 8000f3e:	029b      	lsls	r3, r3, #10
 8000f40:	4013      	ands	r3, r2
 8000f42:	d0f0      	beq.n	8000f26 <HAL_RCC_OscConfig+0xf2>
 8000f44:	e015      	b.n	8000f72 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f46:	f7ff fd3f 	bl	80009c8 <HAL_GetTick>
 8000f4a:	0003      	movs	r3, r0
 8000f4c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f4e:	e008      	b.n	8000f62 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f50:	f7ff fd3a 	bl	80009c8 <HAL_GetTick>
 8000f54:	0002      	movs	r2, r0
 8000f56:	69bb      	ldr	r3, [r7, #24]
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	2b64      	cmp	r3, #100	@ 0x64
 8000f5c:	d901      	bls.n	8000f62 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	e2e8      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f62:	4b82      	ldr	r3, [pc, #520]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	2380      	movs	r3, #128	@ 0x80
 8000f68:	029b      	lsls	r3, r3, #10
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	d1f0      	bne.n	8000f50 <HAL_RCC_OscConfig+0x11c>
 8000f6e:	e000      	b.n	8000f72 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f70:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	2202      	movs	r2, #2
 8000f78:	4013      	ands	r3, r2
 8000f7a:	d100      	bne.n	8000f7e <HAL_RCC_OscConfig+0x14a>
 8000f7c:	e06c      	b.n	8001058 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f7e:	4b7b      	ldr	r3, [pc, #492]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	220c      	movs	r2, #12
 8000f84:	4013      	ands	r3, r2
 8000f86:	d00e      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f88:	4b78      	ldr	r3, [pc, #480]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	220c      	movs	r2, #12
 8000f8e:	4013      	ands	r3, r2
 8000f90:	2b08      	cmp	r3, #8
 8000f92:	d11f      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x1a0>
 8000f94:	4b75      	ldr	r3, [pc, #468]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000f96:	685a      	ldr	r2, [r3, #4]
 8000f98:	23c0      	movs	r3, #192	@ 0xc0
 8000f9a:	025b      	lsls	r3, r3, #9
 8000f9c:	401a      	ands	r2, r3
 8000f9e:	2380      	movs	r3, #128	@ 0x80
 8000fa0:	021b      	lsls	r3, r3, #8
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d116      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fa6:	4b71      	ldr	r3, [pc, #452]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2202      	movs	r2, #2
 8000fac:	4013      	ands	r3, r2
 8000fae:	d005      	beq.n	8000fbc <HAL_RCC_OscConfig+0x188>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d001      	beq.n	8000fbc <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	e2bb      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fbc:	4b6b      	ldr	r3, [pc, #428]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	22f8      	movs	r2, #248	@ 0xf8
 8000fc2:	4393      	bics	r3, r2
 8000fc4:	0019      	movs	r1, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	691b      	ldr	r3, [r3, #16]
 8000fca:	00da      	lsls	r2, r3, #3
 8000fcc:	4b67      	ldr	r3, [pc, #412]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000fce:	430a      	orrs	r2, r1
 8000fd0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fd2:	e041      	b.n	8001058 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d024      	beq.n	8001026 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fdc:	4b63      	ldr	r3, [pc, #396]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	4b62      	ldr	r3, [pc, #392]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	430a      	orrs	r2, r1
 8000fe6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe8:	f7ff fcee 	bl	80009c8 <HAL_GetTick>
 8000fec:	0003      	movs	r3, r0
 8000fee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ff0:	e008      	b.n	8001004 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ff2:	f7ff fce9 	bl	80009c8 <HAL_GetTick>
 8000ff6:	0002      	movs	r2, r0
 8000ff8:	69bb      	ldr	r3, [r7, #24]
 8000ffa:	1ad3      	subs	r3, r2, r3
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d901      	bls.n	8001004 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001000:	2303      	movs	r3, #3
 8001002:	e297      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001004:	4b59      	ldr	r3, [pc, #356]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2202      	movs	r2, #2
 800100a:	4013      	ands	r3, r2
 800100c:	d0f1      	beq.n	8000ff2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800100e:	4b57      	ldr	r3, [pc, #348]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	22f8      	movs	r2, #248	@ 0xf8
 8001014:	4393      	bics	r3, r2
 8001016:	0019      	movs	r1, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	691b      	ldr	r3, [r3, #16]
 800101c:	00da      	lsls	r2, r3, #3
 800101e:	4b53      	ldr	r3, [pc, #332]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8001020:	430a      	orrs	r2, r1
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	e018      	b.n	8001058 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001026:	4b51      	ldr	r3, [pc, #324]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	4b50      	ldr	r3, [pc, #320]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 800102c:	2101      	movs	r1, #1
 800102e:	438a      	bics	r2, r1
 8001030:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001032:	f7ff fcc9 	bl	80009c8 <HAL_GetTick>
 8001036:	0003      	movs	r3, r0
 8001038:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800103a:	e008      	b.n	800104e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800103c:	f7ff fcc4 	bl	80009c8 <HAL_GetTick>
 8001040:	0002      	movs	r2, r0
 8001042:	69bb      	ldr	r3, [r7, #24]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	2b02      	cmp	r3, #2
 8001048:	d901      	bls.n	800104e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800104a:	2303      	movs	r3, #3
 800104c:	e272      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800104e:	4b47      	ldr	r3, [pc, #284]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2202      	movs	r2, #2
 8001054:	4013      	ands	r3, r2
 8001056:	d1f1      	bne.n	800103c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2208      	movs	r2, #8
 800105e:	4013      	ands	r3, r2
 8001060:	d036      	beq.n	80010d0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	69db      	ldr	r3, [r3, #28]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d019      	beq.n	800109e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800106a:	4b40      	ldr	r3, [pc, #256]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 800106c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800106e:	4b3f      	ldr	r3, [pc, #252]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8001070:	2101      	movs	r1, #1
 8001072:	430a      	orrs	r2, r1
 8001074:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001076:	f7ff fca7 	bl	80009c8 <HAL_GetTick>
 800107a:	0003      	movs	r3, r0
 800107c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800107e:	e008      	b.n	8001092 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001080:	f7ff fca2 	bl	80009c8 <HAL_GetTick>
 8001084:	0002      	movs	r2, r0
 8001086:	69bb      	ldr	r3, [r7, #24]
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	2b02      	cmp	r3, #2
 800108c:	d901      	bls.n	8001092 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800108e:	2303      	movs	r3, #3
 8001090:	e250      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001092:	4b36      	ldr	r3, [pc, #216]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8001094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001096:	2202      	movs	r2, #2
 8001098:	4013      	ands	r3, r2
 800109a:	d0f1      	beq.n	8001080 <HAL_RCC_OscConfig+0x24c>
 800109c:	e018      	b.n	80010d0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800109e:	4b33      	ldr	r3, [pc, #204]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 80010a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80010a2:	4b32      	ldr	r3, [pc, #200]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 80010a4:	2101      	movs	r1, #1
 80010a6:	438a      	bics	r2, r1
 80010a8:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010aa:	f7ff fc8d 	bl	80009c8 <HAL_GetTick>
 80010ae:	0003      	movs	r3, r0
 80010b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010b2:	e008      	b.n	80010c6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010b4:	f7ff fc88 	bl	80009c8 <HAL_GetTick>
 80010b8:	0002      	movs	r2, r0
 80010ba:	69bb      	ldr	r3, [r7, #24]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d901      	bls.n	80010c6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80010c2:	2303      	movs	r3, #3
 80010c4:	e236      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010c6:	4b29      	ldr	r3, [pc, #164]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 80010c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ca:	2202      	movs	r2, #2
 80010cc:	4013      	ands	r3, r2
 80010ce:	d1f1      	bne.n	80010b4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2204      	movs	r2, #4
 80010d6:	4013      	ands	r3, r2
 80010d8:	d100      	bne.n	80010dc <HAL_RCC_OscConfig+0x2a8>
 80010da:	e0b5      	b.n	8001248 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010dc:	201f      	movs	r0, #31
 80010de:	183b      	adds	r3, r7, r0
 80010e0:	2200      	movs	r2, #0
 80010e2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010e4:	4b21      	ldr	r3, [pc, #132]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 80010e6:	69da      	ldr	r2, [r3, #28]
 80010e8:	2380      	movs	r3, #128	@ 0x80
 80010ea:	055b      	lsls	r3, r3, #21
 80010ec:	4013      	ands	r3, r2
 80010ee:	d110      	bne.n	8001112 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010f0:	4b1e      	ldr	r3, [pc, #120]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 80010f2:	69da      	ldr	r2, [r3, #28]
 80010f4:	4b1d      	ldr	r3, [pc, #116]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 80010f6:	2180      	movs	r1, #128	@ 0x80
 80010f8:	0549      	lsls	r1, r1, #21
 80010fa:	430a      	orrs	r2, r1
 80010fc:	61da      	str	r2, [r3, #28]
 80010fe:	4b1b      	ldr	r3, [pc, #108]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8001100:	69da      	ldr	r2, [r3, #28]
 8001102:	2380      	movs	r3, #128	@ 0x80
 8001104:	055b      	lsls	r3, r3, #21
 8001106:	4013      	ands	r3, r2
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800110c:	183b      	adds	r3, r7, r0
 800110e:	2201      	movs	r2, #1
 8001110:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001112:	4b19      	ldr	r3, [pc, #100]	@ (8001178 <HAL_RCC_OscConfig+0x344>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	2380      	movs	r3, #128	@ 0x80
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	4013      	ands	r3, r2
 800111c:	d11a      	bne.n	8001154 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800111e:	4b16      	ldr	r3, [pc, #88]	@ (8001178 <HAL_RCC_OscConfig+0x344>)
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	4b15      	ldr	r3, [pc, #84]	@ (8001178 <HAL_RCC_OscConfig+0x344>)
 8001124:	2180      	movs	r1, #128	@ 0x80
 8001126:	0049      	lsls	r1, r1, #1
 8001128:	430a      	orrs	r2, r1
 800112a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800112c:	f7ff fc4c 	bl	80009c8 <HAL_GetTick>
 8001130:	0003      	movs	r3, r0
 8001132:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001134:	e008      	b.n	8001148 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001136:	f7ff fc47 	bl	80009c8 <HAL_GetTick>
 800113a:	0002      	movs	r2, r0
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	1ad3      	subs	r3, r2, r3
 8001140:	2b64      	cmp	r3, #100	@ 0x64
 8001142:	d901      	bls.n	8001148 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001144:	2303      	movs	r3, #3
 8001146:	e1f5      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001148:	4b0b      	ldr	r3, [pc, #44]	@ (8001178 <HAL_RCC_OscConfig+0x344>)
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	2380      	movs	r3, #128	@ 0x80
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	4013      	ands	r3, r2
 8001152:	d0f0      	beq.n	8001136 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	2b01      	cmp	r3, #1
 800115a:	d10f      	bne.n	800117c <HAL_RCC_OscConfig+0x348>
 800115c:	4b03      	ldr	r3, [pc, #12]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 800115e:	6a1a      	ldr	r2, [r3, #32]
 8001160:	4b02      	ldr	r3, [pc, #8]	@ (800116c <HAL_RCC_OscConfig+0x338>)
 8001162:	2101      	movs	r1, #1
 8001164:	430a      	orrs	r2, r1
 8001166:	621a      	str	r2, [r3, #32]
 8001168:	e036      	b.n	80011d8 <HAL_RCC_OscConfig+0x3a4>
 800116a:	46c0      	nop			@ (mov r8, r8)
 800116c:	40021000 	.word	0x40021000
 8001170:	fffeffff 	.word	0xfffeffff
 8001174:	fffbffff 	.word	0xfffbffff
 8001178:	40007000 	.word	0x40007000
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	689b      	ldr	r3, [r3, #8]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d10c      	bne.n	800119e <HAL_RCC_OscConfig+0x36a>
 8001184:	4bca      	ldr	r3, [pc, #808]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001186:	6a1a      	ldr	r2, [r3, #32]
 8001188:	4bc9      	ldr	r3, [pc, #804]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 800118a:	2101      	movs	r1, #1
 800118c:	438a      	bics	r2, r1
 800118e:	621a      	str	r2, [r3, #32]
 8001190:	4bc7      	ldr	r3, [pc, #796]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001192:	6a1a      	ldr	r2, [r3, #32]
 8001194:	4bc6      	ldr	r3, [pc, #792]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001196:	2104      	movs	r1, #4
 8001198:	438a      	bics	r2, r1
 800119a:	621a      	str	r2, [r3, #32]
 800119c:	e01c      	b.n	80011d8 <HAL_RCC_OscConfig+0x3a4>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	2b05      	cmp	r3, #5
 80011a4:	d10c      	bne.n	80011c0 <HAL_RCC_OscConfig+0x38c>
 80011a6:	4bc2      	ldr	r3, [pc, #776]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80011a8:	6a1a      	ldr	r2, [r3, #32]
 80011aa:	4bc1      	ldr	r3, [pc, #772]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80011ac:	2104      	movs	r1, #4
 80011ae:	430a      	orrs	r2, r1
 80011b0:	621a      	str	r2, [r3, #32]
 80011b2:	4bbf      	ldr	r3, [pc, #764]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80011b4:	6a1a      	ldr	r2, [r3, #32]
 80011b6:	4bbe      	ldr	r3, [pc, #760]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80011b8:	2101      	movs	r1, #1
 80011ba:	430a      	orrs	r2, r1
 80011bc:	621a      	str	r2, [r3, #32]
 80011be:	e00b      	b.n	80011d8 <HAL_RCC_OscConfig+0x3a4>
 80011c0:	4bbb      	ldr	r3, [pc, #748]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80011c2:	6a1a      	ldr	r2, [r3, #32]
 80011c4:	4bba      	ldr	r3, [pc, #744]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80011c6:	2101      	movs	r1, #1
 80011c8:	438a      	bics	r2, r1
 80011ca:	621a      	str	r2, [r3, #32]
 80011cc:	4bb8      	ldr	r3, [pc, #736]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80011ce:	6a1a      	ldr	r2, [r3, #32]
 80011d0:	4bb7      	ldr	r3, [pc, #732]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80011d2:	2104      	movs	r1, #4
 80011d4:	438a      	bics	r2, r1
 80011d6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d014      	beq.n	800120a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011e0:	f7ff fbf2 	bl	80009c8 <HAL_GetTick>
 80011e4:	0003      	movs	r3, r0
 80011e6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011e8:	e009      	b.n	80011fe <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011ea:	f7ff fbed 	bl	80009c8 <HAL_GetTick>
 80011ee:	0002      	movs	r2, r0
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	4aaf      	ldr	r2, [pc, #700]	@ (80014b4 <HAL_RCC_OscConfig+0x680>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d901      	bls.n	80011fe <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80011fa:	2303      	movs	r3, #3
 80011fc:	e19a      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011fe:	4bac      	ldr	r3, [pc, #688]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001200:	6a1b      	ldr	r3, [r3, #32]
 8001202:	2202      	movs	r2, #2
 8001204:	4013      	ands	r3, r2
 8001206:	d0f0      	beq.n	80011ea <HAL_RCC_OscConfig+0x3b6>
 8001208:	e013      	b.n	8001232 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800120a:	f7ff fbdd 	bl	80009c8 <HAL_GetTick>
 800120e:	0003      	movs	r3, r0
 8001210:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001212:	e009      	b.n	8001228 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001214:	f7ff fbd8 	bl	80009c8 <HAL_GetTick>
 8001218:	0002      	movs	r2, r0
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	4aa5      	ldr	r2, [pc, #660]	@ (80014b4 <HAL_RCC_OscConfig+0x680>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d901      	bls.n	8001228 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001224:	2303      	movs	r3, #3
 8001226:	e185      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001228:	4ba1      	ldr	r3, [pc, #644]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 800122a:	6a1b      	ldr	r3, [r3, #32]
 800122c:	2202      	movs	r2, #2
 800122e:	4013      	ands	r3, r2
 8001230:	d1f0      	bne.n	8001214 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001232:	231f      	movs	r3, #31
 8001234:	18fb      	adds	r3, r7, r3
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b01      	cmp	r3, #1
 800123a:	d105      	bne.n	8001248 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800123c:	4b9c      	ldr	r3, [pc, #624]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 800123e:	69da      	ldr	r2, [r3, #28]
 8001240:	4b9b      	ldr	r3, [pc, #620]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001242:	499d      	ldr	r1, [pc, #628]	@ (80014b8 <HAL_RCC_OscConfig+0x684>)
 8001244:	400a      	ands	r2, r1
 8001246:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2210      	movs	r2, #16
 800124e:	4013      	ands	r3, r2
 8001250:	d063      	beq.n	800131a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	2b01      	cmp	r3, #1
 8001258:	d12a      	bne.n	80012b0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800125a:	4b95      	ldr	r3, [pc, #596]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 800125c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800125e:	4b94      	ldr	r3, [pc, #592]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001260:	2104      	movs	r1, #4
 8001262:	430a      	orrs	r2, r1
 8001264:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001266:	4b92      	ldr	r3, [pc, #584]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001268:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800126a:	4b91      	ldr	r3, [pc, #580]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 800126c:	2101      	movs	r1, #1
 800126e:	430a      	orrs	r2, r1
 8001270:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001272:	f7ff fba9 	bl	80009c8 <HAL_GetTick>
 8001276:	0003      	movs	r3, r0
 8001278:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800127a:	e008      	b.n	800128e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800127c:	f7ff fba4 	bl	80009c8 <HAL_GetTick>
 8001280:	0002      	movs	r2, r0
 8001282:	69bb      	ldr	r3, [r7, #24]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	2b02      	cmp	r3, #2
 8001288:	d901      	bls.n	800128e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800128a:	2303      	movs	r3, #3
 800128c:	e152      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800128e:	4b88      	ldr	r3, [pc, #544]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001290:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001292:	2202      	movs	r2, #2
 8001294:	4013      	ands	r3, r2
 8001296:	d0f1      	beq.n	800127c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001298:	4b85      	ldr	r3, [pc, #532]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 800129a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800129c:	22f8      	movs	r2, #248	@ 0xf8
 800129e:	4393      	bics	r3, r2
 80012a0:	0019      	movs	r1, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	00da      	lsls	r2, r3, #3
 80012a8:	4b81      	ldr	r3, [pc, #516]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80012aa:	430a      	orrs	r2, r1
 80012ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80012ae:	e034      	b.n	800131a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	695b      	ldr	r3, [r3, #20]
 80012b4:	3305      	adds	r3, #5
 80012b6:	d111      	bne.n	80012dc <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80012b8:	4b7d      	ldr	r3, [pc, #500]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80012ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012bc:	4b7c      	ldr	r3, [pc, #496]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80012be:	2104      	movs	r1, #4
 80012c0:	438a      	bics	r2, r1
 80012c2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80012c4:	4b7a      	ldr	r3, [pc, #488]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80012c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012c8:	22f8      	movs	r2, #248	@ 0xf8
 80012ca:	4393      	bics	r3, r2
 80012cc:	0019      	movs	r1, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	699b      	ldr	r3, [r3, #24]
 80012d2:	00da      	lsls	r2, r3, #3
 80012d4:	4b76      	ldr	r3, [pc, #472]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80012d6:	430a      	orrs	r2, r1
 80012d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80012da:	e01e      	b.n	800131a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80012dc:	4b74      	ldr	r3, [pc, #464]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80012de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012e0:	4b73      	ldr	r3, [pc, #460]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80012e2:	2104      	movs	r1, #4
 80012e4:	430a      	orrs	r2, r1
 80012e6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80012e8:	4b71      	ldr	r3, [pc, #452]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80012ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012ec:	4b70      	ldr	r3, [pc, #448]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80012ee:	2101      	movs	r1, #1
 80012f0:	438a      	bics	r2, r1
 80012f2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012f4:	f7ff fb68 	bl	80009c8 <HAL_GetTick>
 80012f8:	0003      	movs	r3, r0
 80012fa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80012fc:	e008      	b.n	8001310 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80012fe:	f7ff fb63 	bl	80009c8 <HAL_GetTick>
 8001302:	0002      	movs	r2, r0
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e111      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001310:	4b67      	ldr	r3, [pc, #412]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001312:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001314:	2202      	movs	r2, #2
 8001316:	4013      	ands	r3, r2
 8001318:	d1f1      	bne.n	80012fe <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2220      	movs	r2, #32
 8001320:	4013      	ands	r3, r2
 8001322:	d05c      	beq.n	80013de <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001324:	4b62      	ldr	r3, [pc, #392]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	220c      	movs	r2, #12
 800132a:	4013      	ands	r3, r2
 800132c:	2b0c      	cmp	r3, #12
 800132e:	d00e      	beq.n	800134e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001330:	4b5f      	ldr	r3, [pc, #380]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	220c      	movs	r2, #12
 8001336:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001338:	2b08      	cmp	r3, #8
 800133a:	d114      	bne.n	8001366 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800133c:	4b5c      	ldr	r3, [pc, #368]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 800133e:	685a      	ldr	r2, [r3, #4]
 8001340:	23c0      	movs	r3, #192	@ 0xc0
 8001342:	025b      	lsls	r3, r3, #9
 8001344:	401a      	ands	r2, r3
 8001346:	23c0      	movs	r3, #192	@ 0xc0
 8001348:	025b      	lsls	r3, r3, #9
 800134a:	429a      	cmp	r2, r3
 800134c:	d10b      	bne.n	8001366 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800134e:	4b58      	ldr	r3, [pc, #352]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001350:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001352:	2380      	movs	r3, #128	@ 0x80
 8001354:	029b      	lsls	r3, r3, #10
 8001356:	4013      	ands	r3, r2
 8001358:	d040      	beq.n	80013dc <HAL_RCC_OscConfig+0x5a8>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6a1b      	ldr	r3, [r3, #32]
 800135e:	2b01      	cmp	r3, #1
 8001360:	d03c      	beq.n	80013dc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	e0e6      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6a1b      	ldr	r3, [r3, #32]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d01b      	beq.n	80013a6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800136e:	4b50      	ldr	r3, [pc, #320]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001370:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001372:	4b4f      	ldr	r3, [pc, #316]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001374:	2180      	movs	r1, #128	@ 0x80
 8001376:	0249      	lsls	r1, r1, #9
 8001378:	430a      	orrs	r2, r1
 800137a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800137c:	f7ff fb24 	bl	80009c8 <HAL_GetTick>
 8001380:	0003      	movs	r3, r0
 8001382:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001384:	e008      	b.n	8001398 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001386:	f7ff fb1f 	bl	80009c8 <HAL_GetTick>
 800138a:	0002      	movs	r2, r0
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	2b02      	cmp	r3, #2
 8001392:	d901      	bls.n	8001398 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001394:	2303      	movs	r3, #3
 8001396:	e0cd      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001398:	4b45      	ldr	r3, [pc, #276]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 800139a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800139c:	2380      	movs	r3, #128	@ 0x80
 800139e:	029b      	lsls	r3, r3, #10
 80013a0:	4013      	ands	r3, r2
 80013a2:	d0f0      	beq.n	8001386 <HAL_RCC_OscConfig+0x552>
 80013a4:	e01b      	b.n	80013de <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80013a6:	4b42      	ldr	r3, [pc, #264]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80013a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013aa:	4b41      	ldr	r3, [pc, #260]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80013ac:	4943      	ldr	r1, [pc, #268]	@ (80014bc <HAL_RCC_OscConfig+0x688>)
 80013ae:	400a      	ands	r2, r1
 80013b0:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b2:	f7ff fb09 	bl	80009c8 <HAL_GetTick>
 80013b6:	0003      	movs	r3, r0
 80013b8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80013ba:	e008      	b.n	80013ce <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013bc:	f7ff fb04 	bl	80009c8 <HAL_GetTick>
 80013c0:	0002      	movs	r2, r0
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e0b2      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80013ce:	4b38      	ldr	r3, [pc, #224]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80013d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013d2:	2380      	movs	r3, #128	@ 0x80
 80013d4:	029b      	lsls	r3, r3, #10
 80013d6:	4013      	ands	r3, r2
 80013d8:	d1f0      	bne.n	80013bc <HAL_RCC_OscConfig+0x588>
 80013da:	e000      	b.n	80013de <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80013dc:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d100      	bne.n	80013e8 <HAL_RCC_OscConfig+0x5b4>
 80013e6:	e0a4      	b.n	8001532 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013e8:	4b31      	ldr	r3, [pc, #196]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	220c      	movs	r2, #12
 80013ee:	4013      	ands	r3, r2
 80013f0:	2b08      	cmp	r3, #8
 80013f2:	d100      	bne.n	80013f6 <HAL_RCC_OscConfig+0x5c2>
 80013f4:	e078      	b.n	80014e8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d14c      	bne.n	8001498 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013fe:	4b2c      	ldr	r3, [pc, #176]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	4b2b      	ldr	r3, [pc, #172]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001404:	492e      	ldr	r1, [pc, #184]	@ (80014c0 <HAL_RCC_OscConfig+0x68c>)
 8001406:	400a      	ands	r2, r1
 8001408:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800140a:	f7ff fadd 	bl	80009c8 <HAL_GetTick>
 800140e:	0003      	movs	r3, r0
 8001410:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001412:	e008      	b.n	8001426 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001414:	f7ff fad8 	bl	80009c8 <HAL_GetTick>
 8001418:	0002      	movs	r2, r0
 800141a:	69bb      	ldr	r3, [r7, #24]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b02      	cmp	r3, #2
 8001420:	d901      	bls.n	8001426 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e086      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001426:	4b22      	ldr	r3, [pc, #136]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	2380      	movs	r3, #128	@ 0x80
 800142c:	049b      	lsls	r3, r3, #18
 800142e:	4013      	ands	r3, r2
 8001430:	d1f0      	bne.n	8001414 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001432:	4b1f      	ldr	r3, [pc, #124]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001436:	220f      	movs	r2, #15
 8001438:	4393      	bics	r3, r2
 800143a:	0019      	movs	r1, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001440:	4b1b      	ldr	r3, [pc, #108]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001442:	430a      	orrs	r2, r1
 8001444:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001446:	4b1a      	ldr	r3, [pc, #104]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	4a1e      	ldr	r2, [pc, #120]	@ (80014c4 <HAL_RCC_OscConfig+0x690>)
 800144c:	4013      	ands	r3, r2
 800144e:	0019      	movs	r1, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001458:	431a      	orrs	r2, r3
 800145a:	4b15      	ldr	r3, [pc, #84]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 800145c:	430a      	orrs	r2, r1
 800145e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001460:	4b13      	ldr	r3, [pc, #76]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	4b12      	ldr	r3, [pc, #72]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 8001466:	2180      	movs	r1, #128	@ 0x80
 8001468:	0449      	lsls	r1, r1, #17
 800146a:	430a      	orrs	r2, r1
 800146c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800146e:	f7ff faab 	bl	80009c8 <HAL_GetTick>
 8001472:	0003      	movs	r3, r0
 8001474:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001476:	e008      	b.n	800148a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001478:	f7ff faa6 	bl	80009c8 <HAL_GetTick>
 800147c:	0002      	movs	r2, r0
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	1ad3      	subs	r3, r2, r3
 8001482:	2b02      	cmp	r3, #2
 8001484:	d901      	bls.n	800148a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001486:	2303      	movs	r3, #3
 8001488:	e054      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800148a:	4b09      	ldr	r3, [pc, #36]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	2380      	movs	r3, #128	@ 0x80
 8001490:	049b      	lsls	r3, r3, #18
 8001492:	4013      	ands	r3, r2
 8001494:	d0f0      	beq.n	8001478 <HAL_RCC_OscConfig+0x644>
 8001496:	e04c      	b.n	8001532 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001498:	4b05      	ldr	r3, [pc, #20]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	4b04      	ldr	r3, [pc, #16]	@ (80014b0 <HAL_RCC_OscConfig+0x67c>)
 800149e:	4908      	ldr	r1, [pc, #32]	@ (80014c0 <HAL_RCC_OscConfig+0x68c>)
 80014a0:	400a      	ands	r2, r1
 80014a2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a4:	f7ff fa90 	bl	80009c8 <HAL_GetTick>
 80014a8:	0003      	movs	r3, r0
 80014aa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014ac:	e015      	b.n	80014da <HAL_RCC_OscConfig+0x6a6>
 80014ae:	46c0      	nop			@ (mov r8, r8)
 80014b0:	40021000 	.word	0x40021000
 80014b4:	00001388 	.word	0x00001388
 80014b8:	efffffff 	.word	0xefffffff
 80014bc:	fffeffff 	.word	0xfffeffff
 80014c0:	feffffff 	.word	0xfeffffff
 80014c4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014c8:	f7ff fa7e 	bl	80009c8 <HAL_GetTick>
 80014cc:	0002      	movs	r2, r0
 80014ce:	69bb      	ldr	r3, [r7, #24]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e02c      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014da:	4b18      	ldr	r3, [pc, #96]	@ (800153c <HAL_RCC_OscConfig+0x708>)
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	2380      	movs	r3, #128	@ 0x80
 80014e0:	049b      	lsls	r3, r3, #18
 80014e2:	4013      	ands	r3, r2
 80014e4:	d1f0      	bne.n	80014c8 <HAL_RCC_OscConfig+0x694>
 80014e6:	e024      	b.n	8001532 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d101      	bne.n	80014f4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80014f0:	2301      	movs	r3, #1
 80014f2:	e01f      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80014f4:	4b11      	ldr	r3, [pc, #68]	@ (800153c <HAL_RCC_OscConfig+0x708>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80014fa:	4b10      	ldr	r3, [pc, #64]	@ (800153c <HAL_RCC_OscConfig+0x708>)
 80014fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014fe:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001500:	697a      	ldr	r2, [r7, #20]
 8001502:	23c0      	movs	r3, #192	@ 0xc0
 8001504:	025b      	lsls	r3, r3, #9
 8001506:	401a      	ands	r2, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800150c:	429a      	cmp	r2, r3
 800150e:	d10e      	bne.n	800152e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	220f      	movs	r2, #15
 8001514:	401a      	ands	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800151a:	429a      	cmp	r2, r3
 800151c:	d107      	bne.n	800152e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800151e:	697a      	ldr	r2, [r7, #20]
 8001520:	23f0      	movs	r3, #240	@ 0xf0
 8001522:	039b      	lsls	r3, r3, #14
 8001524:	401a      	ands	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800152a:	429a      	cmp	r2, r3
 800152c:	d001      	beq.n	8001532 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e000      	b.n	8001534 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001532:	2300      	movs	r3, #0
}
 8001534:	0018      	movs	r0, r3
 8001536:	46bd      	mov	sp, r7
 8001538:	b008      	add	sp, #32
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40021000 	.word	0x40021000

08001540 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d101      	bne.n	8001554 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e0bf      	b.n	80016d4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001554:	4b61      	ldr	r3, [pc, #388]	@ (80016dc <HAL_RCC_ClockConfig+0x19c>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2201      	movs	r2, #1
 800155a:	4013      	ands	r3, r2
 800155c:	683a      	ldr	r2, [r7, #0]
 800155e:	429a      	cmp	r2, r3
 8001560:	d911      	bls.n	8001586 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001562:	4b5e      	ldr	r3, [pc, #376]	@ (80016dc <HAL_RCC_ClockConfig+0x19c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2201      	movs	r2, #1
 8001568:	4393      	bics	r3, r2
 800156a:	0019      	movs	r1, r3
 800156c:	4b5b      	ldr	r3, [pc, #364]	@ (80016dc <HAL_RCC_ClockConfig+0x19c>)
 800156e:	683a      	ldr	r2, [r7, #0]
 8001570:	430a      	orrs	r2, r1
 8001572:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001574:	4b59      	ldr	r3, [pc, #356]	@ (80016dc <HAL_RCC_ClockConfig+0x19c>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2201      	movs	r2, #1
 800157a:	4013      	ands	r3, r2
 800157c:	683a      	ldr	r2, [r7, #0]
 800157e:	429a      	cmp	r2, r3
 8001580:	d001      	beq.n	8001586 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e0a6      	b.n	80016d4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2202      	movs	r2, #2
 800158c:	4013      	ands	r3, r2
 800158e:	d015      	beq.n	80015bc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2204      	movs	r2, #4
 8001596:	4013      	ands	r3, r2
 8001598:	d006      	beq.n	80015a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800159a:	4b51      	ldr	r3, [pc, #324]	@ (80016e0 <HAL_RCC_ClockConfig+0x1a0>)
 800159c:	685a      	ldr	r2, [r3, #4]
 800159e:	4b50      	ldr	r3, [pc, #320]	@ (80016e0 <HAL_RCC_ClockConfig+0x1a0>)
 80015a0:	21e0      	movs	r1, #224	@ 0xe0
 80015a2:	00c9      	lsls	r1, r1, #3
 80015a4:	430a      	orrs	r2, r1
 80015a6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015a8:	4b4d      	ldr	r3, [pc, #308]	@ (80016e0 <HAL_RCC_ClockConfig+0x1a0>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	22f0      	movs	r2, #240	@ 0xf0
 80015ae:	4393      	bics	r3, r2
 80015b0:	0019      	movs	r1, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689a      	ldr	r2, [r3, #8]
 80015b6:	4b4a      	ldr	r3, [pc, #296]	@ (80016e0 <HAL_RCC_ClockConfig+0x1a0>)
 80015b8:	430a      	orrs	r2, r1
 80015ba:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2201      	movs	r2, #1
 80015c2:	4013      	ands	r3, r2
 80015c4:	d04c      	beq.n	8001660 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d107      	bne.n	80015de <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ce:	4b44      	ldr	r3, [pc, #272]	@ (80016e0 <HAL_RCC_ClockConfig+0x1a0>)
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	2380      	movs	r3, #128	@ 0x80
 80015d4:	029b      	lsls	r3, r3, #10
 80015d6:	4013      	ands	r3, r2
 80015d8:	d120      	bne.n	800161c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e07a      	b.n	80016d4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d107      	bne.n	80015f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015e6:	4b3e      	ldr	r3, [pc, #248]	@ (80016e0 <HAL_RCC_ClockConfig+0x1a0>)
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	2380      	movs	r3, #128	@ 0x80
 80015ec:	049b      	lsls	r3, r3, #18
 80015ee:	4013      	ands	r3, r2
 80015f0:	d114      	bne.n	800161c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e06e      	b.n	80016d4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	2b03      	cmp	r3, #3
 80015fc:	d107      	bne.n	800160e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80015fe:	4b38      	ldr	r3, [pc, #224]	@ (80016e0 <HAL_RCC_ClockConfig+0x1a0>)
 8001600:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001602:	2380      	movs	r3, #128	@ 0x80
 8001604:	029b      	lsls	r3, r3, #10
 8001606:	4013      	ands	r3, r2
 8001608:	d108      	bne.n	800161c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e062      	b.n	80016d4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800160e:	4b34      	ldr	r3, [pc, #208]	@ (80016e0 <HAL_RCC_ClockConfig+0x1a0>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2202      	movs	r2, #2
 8001614:	4013      	ands	r3, r2
 8001616:	d101      	bne.n	800161c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e05b      	b.n	80016d4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800161c:	4b30      	ldr	r3, [pc, #192]	@ (80016e0 <HAL_RCC_ClockConfig+0x1a0>)
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	2203      	movs	r2, #3
 8001622:	4393      	bics	r3, r2
 8001624:	0019      	movs	r1, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685a      	ldr	r2, [r3, #4]
 800162a:	4b2d      	ldr	r3, [pc, #180]	@ (80016e0 <HAL_RCC_ClockConfig+0x1a0>)
 800162c:	430a      	orrs	r2, r1
 800162e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001630:	f7ff f9ca 	bl	80009c8 <HAL_GetTick>
 8001634:	0003      	movs	r3, r0
 8001636:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001638:	e009      	b.n	800164e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800163a:	f7ff f9c5 	bl	80009c8 <HAL_GetTick>
 800163e:	0002      	movs	r2, r0
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	4a27      	ldr	r2, [pc, #156]	@ (80016e4 <HAL_RCC_ClockConfig+0x1a4>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d901      	bls.n	800164e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e042      	b.n	80016d4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800164e:	4b24      	ldr	r3, [pc, #144]	@ (80016e0 <HAL_RCC_ClockConfig+0x1a0>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	220c      	movs	r2, #12
 8001654:	401a      	ands	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	429a      	cmp	r2, r3
 800165e:	d1ec      	bne.n	800163a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001660:	4b1e      	ldr	r3, [pc, #120]	@ (80016dc <HAL_RCC_ClockConfig+0x19c>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	2201      	movs	r2, #1
 8001666:	4013      	ands	r3, r2
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	429a      	cmp	r2, r3
 800166c:	d211      	bcs.n	8001692 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800166e:	4b1b      	ldr	r3, [pc, #108]	@ (80016dc <HAL_RCC_ClockConfig+0x19c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	2201      	movs	r2, #1
 8001674:	4393      	bics	r3, r2
 8001676:	0019      	movs	r1, r3
 8001678:	4b18      	ldr	r3, [pc, #96]	@ (80016dc <HAL_RCC_ClockConfig+0x19c>)
 800167a:	683a      	ldr	r2, [r7, #0]
 800167c:	430a      	orrs	r2, r1
 800167e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001680:	4b16      	ldr	r3, [pc, #88]	@ (80016dc <HAL_RCC_ClockConfig+0x19c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2201      	movs	r2, #1
 8001686:	4013      	ands	r3, r2
 8001688:	683a      	ldr	r2, [r7, #0]
 800168a:	429a      	cmp	r2, r3
 800168c:	d001      	beq.n	8001692 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e020      	b.n	80016d4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2204      	movs	r2, #4
 8001698:	4013      	ands	r3, r2
 800169a:	d009      	beq.n	80016b0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800169c:	4b10      	ldr	r3, [pc, #64]	@ (80016e0 <HAL_RCC_ClockConfig+0x1a0>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	4a11      	ldr	r2, [pc, #68]	@ (80016e8 <HAL_RCC_ClockConfig+0x1a8>)
 80016a2:	4013      	ands	r3, r2
 80016a4:	0019      	movs	r1, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	68da      	ldr	r2, [r3, #12]
 80016aa:	4b0d      	ldr	r3, [pc, #52]	@ (80016e0 <HAL_RCC_ClockConfig+0x1a0>)
 80016ac:	430a      	orrs	r2, r1
 80016ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80016b0:	f000 f820 	bl	80016f4 <HAL_RCC_GetSysClockFreq>
 80016b4:	0001      	movs	r1, r0
 80016b6:	4b0a      	ldr	r3, [pc, #40]	@ (80016e0 <HAL_RCC_ClockConfig+0x1a0>)
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	091b      	lsrs	r3, r3, #4
 80016bc:	220f      	movs	r2, #15
 80016be:	4013      	ands	r3, r2
 80016c0:	4a0a      	ldr	r2, [pc, #40]	@ (80016ec <HAL_RCC_ClockConfig+0x1ac>)
 80016c2:	5cd3      	ldrb	r3, [r2, r3]
 80016c4:	000a      	movs	r2, r1
 80016c6:	40da      	lsrs	r2, r3
 80016c8:	4b09      	ldr	r3, [pc, #36]	@ (80016f0 <HAL_RCC_ClockConfig+0x1b0>)
 80016ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80016cc:	2003      	movs	r0, #3
 80016ce:	f7ff f935 	bl	800093c <HAL_InitTick>
  
  return HAL_OK;
 80016d2:	2300      	movs	r3, #0
}
 80016d4:	0018      	movs	r0, r3
 80016d6:	46bd      	mov	sp, r7
 80016d8:	b004      	add	sp, #16
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	40022000 	.word	0x40022000
 80016e0:	40021000 	.word	0x40021000
 80016e4:	00001388 	.word	0x00001388
 80016e8:	fffff8ff 	.word	0xfffff8ff
 80016ec:	08002780 	.word	0x08002780
 80016f0:	20000000 	.word	0x20000000

080016f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016fa:	2300      	movs	r3, #0
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	2300      	movs	r3, #0
 8001700:	60bb      	str	r3, [r7, #8]
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]
 8001706:	2300      	movs	r3, #0
 8001708:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800170a:	2300      	movs	r3, #0
 800170c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800170e:	4b2d      	ldr	r3, [pc, #180]	@ (80017c4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	220c      	movs	r2, #12
 8001718:	4013      	ands	r3, r2
 800171a:	2b0c      	cmp	r3, #12
 800171c:	d046      	beq.n	80017ac <HAL_RCC_GetSysClockFreq+0xb8>
 800171e:	d848      	bhi.n	80017b2 <HAL_RCC_GetSysClockFreq+0xbe>
 8001720:	2b04      	cmp	r3, #4
 8001722:	d002      	beq.n	800172a <HAL_RCC_GetSysClockFreq+0x36>
 8001724:	2b08      	cmp	r3, #8
 8001726:	d003      	beq.n	8001730 <HAL_RCC_GetSysClockFreq+0x3c>
 8001728:	e043      	b.n	80017b2 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800172a:	4b27      	ldr	r3, [pc, #156]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0xd4>)
 800172c:	613b      	str	r3, [r7, #16]
      break;
 800172e:	e043      	b.n	80017b8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	0c9b      	lsrs	r3, r3, #18
 8001734:	220f      	movs	r2, #15
 8001736:	4013      	ands	r3, r2
 8001738:	4a24      	ldr	r2, [pc, #144]	@ (80017cc <HAL_RCC_GetSysClockFreq+0xd8>)
 800173a:	5cd3      	ldrb	r3, [r2, r3]
 800173c:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800173e:	4b21      	ldr	r3, [pc, #132]	@ (80017c4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001742:	220f      	movs	r2, #15
 8001744:	4013      	ands	r3, r2
 8001746:	4a22      	ldr	r2, [pc, #136]	@ (80017d0 <HAL_RCC_GetSysClockFreq+0xdc>)
 8001748:	5cd3      	ldrb	r3, [r2, r3]
 800174a:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800174c:	68fa      	ldr	r2, [r7, #12]
 800174e:	23c0      	movs	r3, #192	@ 0xc0
 8001750:	025b      	lsls	r3, r3, #9
 8001752:	401a      	ands	r2, r3
 8001754:	2380      	movs	r3, #128	@ 0x80
 8001756:	025b      	lsls	r3, r3, #9
 8001758:	429a      	cmp	r2, r3
 800175a:	d109      	bne.n	8001770 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800175c:	68b9      	ldr	r1, [r7, #8]
 800175e:	481a      	ldr	r0, [pc, #104]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001760:	f7fe fcd2 	bl	8000108 <__udivsi3>
 8001764:	0003      	movs	r3, r0
 8001766:	001a      	movs	r2, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	4353      	muls	r3, r2
 800176c:	617b      	str	r3, [r7, #20]
 800176e:	e01a      	b.n	80017a6 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001770:	68fa      	ldr	r2, [r7, #12]
 8001772:	23c0      	movs	r3, #192	@ 0xc0
 8001774:	025b      	lsls	r3, r3, #9
 8001776:	401a      	ands	r2, r3
 8001778:	23c0      	movs	r3, #192	@ 0xc0
 800177a:	025b      	lsls	r3, r3, #9
 800177c:	429a      	cmp	r2, r3
 800177e:	d109      	bne.n	8001794 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001780:	68b9      	ldr	r1, [r7, #8]
 8001782:	4814      	ldr	r0, [pc, #80]	@ (80017d4 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001784:	f7fe fcc0 	bl	8000108 <__udivsi3>
 8001788:	0003      	movs	r3, r0
 800178a:	001a      	movs	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	4353      	muls	r3, r2
 8001790:	617b      	str	r3, [r7, #20]
 8001792:	e008      	b.n	80017a6 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001794:	68b9      	ldr	r1, [r7, #8]
 8001796:	480c      	ldr	r0, [pc, #48]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001798:	f7fe fcb6 	bl	8000108 <__udivsi3>
 800179c:	0003      	movs	r3, r0
 800179e:	001a      	movs	r2, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4353      	muls	r3, r2
 80017a4:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	613b      	str	r3, [r7, #16]
      break;
 80017aa:	e005      	b.n	80017b8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80017ac:	4b09      	ldr	r3, [pc, #36]	@ (80017d4 <HAL_RCC_GetSysClockFreq+0xe0>)
 80017ae:	613b      	str	r3, [r7, #16]
      break;
 80017b0:	e002      	b.n	80017b8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80017b2:	4b05      	ldr	r3, [pc, #20]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0xd4>)
 80017b4:	613b      	str	r3, [r7, #16]
      break;
 80017b6:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80017b8:	693b      	ldr	r3, [r7, #16]
}
 80017ba:	0018      	movs	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	b006      	add	sp, #24
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	46c0      	nop			@ (mov r8, r8)
 80017c4:	40021000 	.word	0x40021000
 80017c8:	007a1200 	.word	0x007a1200
 80017cc:	08002790 	.word	0x08002790
 80017d0:	080027a0 	.word	0x080027a0
 80017d4:	02dc6c00 	.word	0x02dc6c00

080017d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d101      	bne.n	80017ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e042      	b.n	8001870 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	223d      	movs	r2, #61	@ 0x3d
 80017ee:	5c9b      	ldrb	r3, [r3, r2]
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d107      	bne.n	8001806 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	223c      	movs	r2, #60	@ 0x3c
 80017fa:	2100      	movs	r1, #0
 80017fc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	0018      	movs	r0, r3
 8001802:	f7fe ffb3 	bl	800076c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	223d      	movs	r2, #61	@ 0x3d
 800180a:	2102      	movs	r1, #2
 800180c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	3304      	adds	r3, #4
 8001816:	0019      	movs	r1, r3
 8001818:	0010      	movs	r0, r2
 800181a:	f000 fb6b 	bl	8001ef4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2246      	movs	r2, #70	@ 0x46
 8001822:	2101      	movs	r1, #1
 8001824:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	223e      	movs	r2, #62	@ 0x3e
 800182a:	2101      	movs	r1, #1
 800182c:	5499      	strb	r1, [r3, r2]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	223f      	movs	r2, #63	@ 0x3f
 8001832:	2101      	movs	r1, #1
 8001834:	5499      	strb	r1, [r3, r2]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2240      	movs	r2, #64	@ 0x40
 800183a:	2101      	movs	r1, #1
 800183c:	5499      	strb	r1, [r3, r2]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2241      	movs	r2, #65	@ 0x41
 8001842:	2101      	movs	r1, #1
 8001844:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2242      	movs	r2, #66	@ 0x42
 800184a:	2101      	movs	r1, #1
 800184c:	5499      	strb	r1, [r3, r2]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2243      	movs	r2, #67	@ 0x43
 8001852:	2101      	movs	r1, #1
 8001854:	5499      	strb	r1, [r3, r2]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2244      	movs	r2, #68	@ 0x44
 800185a:	2101      	movs	r1, #1
 800185c:	5499      	strb	r1, [r3, r2]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2245      	movs	r2, #69	@ 0x45
 8001862:	2101      	movs	r1, #1
 8001864:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	223d      	movs	r2, #61	@ 0x3d
 800186a:	2101      	movs	r1, #1
 800186c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	0018      	movs	r0, r3
 8001872:	46bd      	mov	sp, r7
 8001874:	b002      	add	sp, #8
 8001876:	bd80      	pop	{r7, pc}

08001878 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d101      	bne.n	800188a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e042      	b.n	8001910 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	223d      	movs	r2, #61	@ 0x3d
 800188e:	5c9b      	ldrb	r3, [r3, r2]
 8001890:	b2db      	uxtb	r3, r3
 8001892:	2b00      	cmp	r3, #0
 8001894:	d107      	bne.n	80018a6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	223c      	movs	r2, #60	@ 0x3c
 800189a:	2100      	movs	r1, #0
 800189c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	0018      	movs	r0, r3
 80018a2:	f000 f839 	bl	8001918 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	223d      	movs	r2, #61	@ 0x3d
 80018aa:	2102      	movs	r1, #2
 80018ac:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	3304      	adds	r3, #4
 80018b6:	0019      	movs	r1, r3
 80018b8:	0010      	movs	r0, r2
 80018ba:	f000 fb1b 	bl	8001ef4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2246      	movs	r2, #70	@ 0x46
 80018c2:	2101      	movs	r1, #1
 80018c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	223e      	movs	r2, #62	@ 0x3e
 80018ca:	2101      	movs	r1, #1
 80018cc:	5499      	strb	r1, [r3, r2]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	223f      	movs	r2, #63	@ 0x3f
 80018d2:	2101      	movs	r1, #1
 80018d4:	5499      	strb	r1, [r3, r2]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2240      	movs	r2, #64	@ 0x40
 80018da:	2101      	movs	r1, #1
 80018dc:	5499      	strb	r1, [r3, r2]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2241      	movs	r2, #65	@ 0x41
 80018e2:	2101      	movs	r1, #1
 80018e4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2242      	movs	r2, #66	@ 0x42
 80018ea:	2101      	movs	r1, #1
 80018ec:	5499      	strb	r1, [r3, r2]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2243      	movs	r2, #67	@ 0x43
 80018f2:	2101      	movs	r1, #1
 80018f4:	5499      	strb	r1, [r3, r2]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2244      	movs	r2, #68	@ 0x44
 80018fa:	2101      	movs	r1, #1
 80018fc:	5499      	strb	r1, [r3, r2]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2245      	movs	r2, #69	@ 0x45
 8001902:	2101      	movs	r1, #1
 8001904:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	223d      	movs	r2, #61	@ 0x3d
 800190a:	2101      	movs	r1, #1
 800190c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800190e:	2300      	movs	r3, #0
}
 8001910:	0018      	movs	r0, r3
 8001912:	46bd      	mov	sp, r7
 8001914:	b002      	add	sp, #8
 8001916:	bd80      	pop	{r7, pc}

08001918 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001920:	46c0      	nop			@ (mov r8, r8)
 8001922:	46bd      	mov	sp, r7
 8001924:	b002      	add	sp, #8
 8001926:	bd80      	pop	{r7, pc}

08001928 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b086      	sub	sp, #24
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d101      	bne.n	800193c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e090      	b.n	8001a5e <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	223d      	movs	r2, #61	@ 0x3d
 8001940:	5c9b      	ldrb	r3, [r3, r2]
 8001942:	b2db      	uxtb	r3, r3
 8001944:	2b00      	cmp	r3, #0
 8001946:	d107      	bne.n	8001958 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	223c      	movs	r2, #60	@ 0x3c
 800194c:	2100      	movs	r1, #0
 800194e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	0018      	movs	r0, r3
 8001954:	f7fe ff2a 	bl	80007ac <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	223d      	movs	r2, #61	@ 0x3d
 800195c:	2102      	movs	r1, #2
 800195e:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	689a      	ldr	r2, [r3, #8]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	493f      	ldr	r1, [pc, #252]	@ (8001a68 <HAL_TIM_Encoder_Init+0x140>)
 800196c:	400a      	ands	r2, r1
 800196e:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3304      	adds	r3, #4
 8001978:	0019      	movs	r1, r3
 800197a:	0010      	movs	r0, r2
 800197c:	f000 faba 	bl	8001ef4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	699b      	ldr	r3, [r3, #24]
 800198e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	6a1b      	ldr	r3, [r3, #32]
 8001996:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	697a      	ldr	r2, [r7, #20]
 800199e:	4313      	orrs	r3, r2
 80019a0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	4a31      	ldr	r2, [pc, #196]	@ (8001a6c <HAL_TIM_Encoder_Init+0x144>)
 80019a6:	4013      	ands	r3, r2
 80019a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	689a      	ldr	r2, [r3, #8]
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	021b      	lsls	r3, r3, #8
 80019b4:	4313      	orrs	r3, r2
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	4a2c      	ldr	r2, [pc, #176]	@ (8001a70 <HAL_TIM_Encoder_Init+0x148>)
 80019c0:	4013      	ands	r3, r2
 80019c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	4a2b      	ldr	r2, [pc, #172]	@ (8001a74 <HAL_TIM_Encoder_Init+0x14c>)
 80019c8:	4013      	ands	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	68da      	ldr	r2, [r3, #12]
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	69db      	ldr	r3, [r3, #28]
 80019d4:	021b      	lsls	r3, r3, #8
 80019d6:	4313      	orrs	r3, r2
 80019d8:	693a      	ldr	r2, [r7, #16]
 80019da:	4313      	orrs	r3, r2
 80019dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	011a      	lsls	r2, r3, #4
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	6a1b      	ldr	r3, [r3, #32]
 80019e8:	031b      	lsls	r3, r3, #12
 80019ea:	4313      	orrs	r3, r2
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4313      	orrs	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2222      	movs	r2, #34	@ 0x22
 80019f6:	4393      	bics	r3, r2
 80019f8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2288      	movs	r2, #136	@ 0x88
 80019fe:	4393      	bics	r3, r2
 8001a00:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685a      	ldr	r2, [r3, #4]
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	011b      	lsls	r3, r3, #4
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	68fa      	ldr	r2, [r7, #12]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	697a      	ldr	r2, [r7, #20]
 8001a1a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	68fa      	ldr	r2, [r7, #12]
 8001a2a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2246      	movs	r2, #70	@ 0x46
 8001a30:	2101      	movs	r1, #1
 8001a32:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	223e      	movs	r2, #62	@ 0x3e
 8001a38:	2101      	movs	r1, #1
 8001a3a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	223f      	movs	r2, #63	@ 0x3f
 8001a40:	2101      	movs	r1, #1
 8001a42:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2242      	movs	r2, #66	@ 0x42
 8001a48:	2101      	movs	r1, #1
 8001a4a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2243      	movs	r2, #67	@ 0x43
 8001a50:	2101      	movs	r1, #1
 8001a52:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	223d      	movs	r2, #61	@ 0x3d
 8001a58:	2101      	movs	r1, #1
 8001a5a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	0018      	movs	r0, r3
 8001a60:	46bd      	mov	sp, r7
 8001a62:	b006      	add	sp, #24
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	46c0      	nop			@ (mov r8, r8)
 8001a68:	ffffbff8 	.word	0xffffbff8
 8001a6c:	fffffcfc 	.word	0xfffffcfc
 8001a70:	fffff3f3 	.word	0xfffff3f3
 8001a74:	ffff0f0f 	.word	0xffff0f0f

08001a78 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001a78:	b590      	push	{r4, r7, lr}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8001a82:	200f      	movs	r0, #15
 8001a84:	183b      	adds	r3, r7, r0
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	213e      	movs	r1, #62	@ 0x3e
 8001a8a:	5c52      	ldrb	r2, [r2, r1]
 8001a8c:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8001a8e:	230e      	movs	r3, #14
 8001a90:	18fb      	adds	r3, r7, r3
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	213f      	movs	r1, #63	@ 0x3f
 8001a96:	5c52      	ldrb	r2, [r2, r1]
 8001a98:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8001a9a:	240d      	movs	r4, #13
 8001a9c:	193b      	adds	r3, r7, r4
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	2142      	movs	r1, #66	@ 0x42
 8001aa2:	5c52      	ldrb	r2, [r2, r1]
 8001aa4:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8001aa6:	230c      	movs	r3, #12
 8001aa8:	18fb      	adds	r3, r7, r3
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	2143      	movs	r1, #67	@ 0x43
 8001aae:	5c52      	ldrb	r2, [r2, r1]
 8001ab0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d112      	bne.n	8001ade <HAL_TIM_Encoder_Start+0x66>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8001ab8:	183b      	adds	r3, r7, r0
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d103      	bne.n	8001ac8 <HAL_TIM_Encoder_Start+0x50>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8001ac0:	193b      	adds	r3, r7, r4
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d001      	beq.n	8001acc <HAL_TIM_Encoder_Start+0x54>
    {
      return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e075      	b.n	8001bb8 <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	223e      	movs	r2, #62	@ 0x3e
 8001ad0:	2102      	movs	r1, #2
 8001ad2:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2242      	movs	r2, #66	@ 0x42
 8001ad8:	2102      	movs	r1, #2
 8001ada:	5499      	strb	r1, [r3, r2]
 8001adc:	e03d      	b.n	8001b5a <HAL_TIM_Encoder_Start+0xe2>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	2b04      	cmp	r3, #4
 8001ae2:	d114      	bne.n	8001b0e <HAL_TIM_Encoder_Start+0x96>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8001ae4:	230e      	movs	r3, #14
 8001ae6:	18fb      	adds	r3, r7, r3
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d104      	bne.n	8001af8 <HAL_TIM_Encoder_Start+0x80>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8001aee:	230c      	movs	r3, #12
 8001af0:	18fb      	adds	r3, r7, r3
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d001      	beq.n	8001afc <HAL_TIM_Encoder_Start+0x84>
    {
      return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e05d      	b.n	8001bb8 <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	223f      	movs	r2, #63	@ 0x3f
 8001b00:	2102      	movs	r1, #2
 8001b02:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2243      	movs	r2, #67	@ 0x43
 8001b08:	2102      	movs	r1, #2
 8001b0a:	5499      	strb	r1, [r3, r2]
 8001b0c:	e025      	b.n	8001b5a <HAL_TIM_Encoder_Start+0xe2>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8001b0e:	230f      	movs	r3, #15
 8001b10:	18fb      	adds	r3, r7, r3
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d10e      	bne.n	8001b36 <HAL_TIM_Encoder_Start+0xbe>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8001b18:	230e      	movs	r3, #14
 8001b1a:	18fb      	adds	r3, r7, r3
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d109      	bne.n	8001b36 <HAL_TIM_Encoder_Start+0xbe>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8001b22:	230d      	movs	r3, #13
 8001b24:	18fb      	adds	r3, r7, r3
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d104      	bne.n	8001b36 <HAL_TIM_Encoder_Start+0xbe>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8001b2c:	230c      	movs	r3, #12
 8001b2e:	18fb      	adds	r3, r7, r3
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d001      	beq.n	8001b3a <HAL_TIM_Encoder_Start+0xc2>
    {
      return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e03e      	b.n	8001bb8 <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	223e      	movs	r2, #62	@ 0x3e
 8001b3e:	2102      	movs	r1, #2
 8001b40:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	223f      	movs	r2, #63	@ 0x3f
 8001b46:	2102      	movs	r1, #2
 8001b48:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2242      	movs	r2, #66	@ 0x42
 8001b4e:	2102      	movs	r1, #2
 8001b50:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2243      	movs	r2, #67	@ 0x43
 8001b56:	2102      	movs	r1, #2
 8001b58:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d003      	beq.n	8001b68 <HAL_TIM_Encoder_Start+0xf0>
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	2b04      	cmp	r3, #4
 8001b64:	d008      	beq.n	8001b78 <HAL_TIM_Encoder_Start+0x100>
 8001b66:	e00f      	b.n	8001b88 <HAL_TIM_Encoder_Start+0x110>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	2100      	movs	r1, #0
 8001b70:	0018      	movs	r0, r3
 8001b72:	f000 fce3 	bl	800253c <TIM_CCxChannelCmd>
      break;
 8001b76:	e016      	b.n	8001ba6 <HAL_TIM_Encoder_Start+0x12e>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	2104      	movs	r1, #4
 8001b80:	0018      	movs	r0, r3
 8001b82:	f000 fcdb 	bl	800253c <TIM_CCxChannelCmd>
      break;
 8001b86:	e00e      	b.n	8001ba6 <HAL_TIM_Encoder_Start+0x12e>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	2100      	movs	r1, #0
 8001b90:	0018      	movs	r0, r3
 8001b92:	f000 fcd3 	bl	800253c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	2104      	movs	r1, #4
 8001b9e:	0018      	movs	r0, r3
 8001ba0:	f000 fccc 	bl	800253c <TIM_CCxChannelCmd>
      break;
 8001ba4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2101      	movs	r1, #1
 8001bb2:	430a      	orrs	r2, r1
 8001bb4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001bb6:	2300      	movs	r3, #0
}
 8001bb8:	0018      	movs	r0, r3
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	b005      	add	sp, #20
 8001bbe:	bd90      	pop	{r4, r7, pc}

08001bc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bcc:	2317      	movs	r3, #23
 8001bce:	18fb      	adds	r3, r7, r3
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	223c      	movs	r2, #60	@ 0x3c
 8001bd8:	5c9b      	ldrb	r3, [r3, r2]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d101      	bne.n	8001be2 <HAL_TIM_PWM_ConfigChannel+0x22>
 8001bde:	2302      	movs	r3, #2
 8001be0:	e0ad      	b.n	8001d3e <HAL_TIM_PWM_ConfigChannel+0x17e>
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	223c      	movs	r2, #60	@ 0x3c
 8001be6:	2101      	movs	r1, #1
 8001be8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b0c      	cmp	r3, #12
 8001bee:	d100      	bne.n	8001bf2 <HAL_TIM_PWM_ConfigChannel+0x32>
 8001bf0:	e076      	b.n	8001ce0 <HAL_TIM_PWM_ConfigChannel+0x120>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2b0c      	cmp	r3, #12
 8001bf6:	d900      	bls.n	8001bfa <HAL_TIM_PWM_ConfigChannel+0x3a>
 8001bf8:	e095      	b.n	8001d26 <HAL_TIM_PWM_ConfigChannel+0x166>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b08      	cmp	r3, #8
 8001bfe:	d04e      	beq.n	8001c9e <HAL_TIM_PWM_ConfigChannel+0xde>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2b08      	cmp	r3, #8
 8001c04:	d900      	bls.n	8001c08 <HAL_TIM_PWM_ConfigChannel+0x48>
 8001c06:	e08e      	b.n	8001d26 <HAL_TIM_PWM_ConfigChannel+0x166>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d003      	beq.n	8001c16 <HAL_TIM_PWM_ConfigChannel+0x56>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2b04      	cmp	r3, #4
 8001c12:	d021      	beq.n	8001c58 <HAL_TIM_PWM_ConfigChannel+0x98>
 8001c14:	e087      	b.n	8001d26 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	68ba      	ldr	r2, [r7, #8]
 8001c1c:	0011      	movs	r1, r2
 8001c1e:	0018      	movs	r0, r3
 8001c20:	f000 f9f6 	bl	8002010 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	699a      	ldr	r2, [r3, #24]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2108      	movs	r1, #8
 8001c30:	430a      	orrs	r2, r1
 8001c32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	699a      	ldr	r2, [r3, #24]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2104      	movs	r1, #4
 8001c40:	438a      	bics	r2, r1
 8001c42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	6999      	ldr	r1, [r3, #24]
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	691a      	ldr	r2, [r3, #16]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	430a      	orrs	r2, r1
 8001c54:	619a      	str	r2, [r3, #24]
      break;
 8001c56:	e06b      	b.n	8001d30 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	68ba      	ldr	r2, [r7, #8]
 8001c5e:	0011      	movs	r1, r2
 8001c60:	0018      	movs	r0, r3
 8001c62:	f000 fa5d 	bl	8002120 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	699a      	ldr	r2, [r3, #24]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2180      	movs	r1, #128	@ 0x80
 8001c72:	0109      	lsls	r1, r1, #4
 8001c74:	430a      	orrs	r2, r1
 8001c76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	699a      	ldr	r2, [r3, #24]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4931      	ldr	r1, [pc, #196]	@ (8001d48 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8001c84:	400a      	ands	r2, r1
 8001c86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	6999      	ldr	r1, [r3, #24]
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	021a      	lsls	r2, r3, #8
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	619a      	str	r2, [r3, #24]
      break;
 8001c9c:	e048      	b.n	8001d30 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	68ba      	ldr	r2, [r7, #8]
 8001ca4:	0011      	movs	r1, r2
 8001ca6:	0018      	movs	r0, r3
 8001ca8:	f000 fabe 	bl	8002228 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	69da      	ldr	r2, [r3, #28]
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2108      	movs	r1, #8
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	69da      	ldr	r2, [r3, #28]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2104      	movs	r1, #4
 8001cc8:	438a      	bics	r2, r1
 8001cca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	69d9      	ldr	r1, [r3, #28]
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	691a      	ldr	r2, [r3, #16]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	61da      	str	r2, [r3, #28]
      break;
 8001cde:	e027      	b.n	8001d30 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68ba      	ldr	r2, [r7, #8]
 8001ce6:	0011      	movs	r1, r2
 8001ce8:	0018      	movs	r0, r3
 8001cea:	f000 fb23 	bl	8002334 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	69da      	ldr	r2, [r3, #28]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2180      	movs	r1, #128	@ 0x80
 8001cfa:	0109      	lsls	r1, r1, #4
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	69da      	ldr	r2, [r3, #28]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	490f      	ldr	r1, [pc, #60]	@ (8001d48 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8001d0c:	400a      	ands	r2, r1
 8001d0e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	69d9      	ldr	r1, [r3, #28]
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	691b      	ldr	r3, [r3, #16]
 8001d1a:	021a      	lsls	r2, r3, #8
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	430a      	orrs	r2, r1
 8001d22:	61da      	str	r2, [r3, #28]
      break;
 8001d24:	e004      	b.n	8001d30 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8001d26:	2317      	movs	r3, #23
 8001d28:	18fb      	adds	r3, r7, r3
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	701a      	strb	r2, [r3, #0]
      break;
 8001d2e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	223c      	movs	r2, #60	@ 0x3c
 8001d34:	2100      	movs	r1, #0
 8001d36:	5499      	strb	r1, [r3, r2]

  return status;
 8001d38:	2317      	movs	r3, #23
 8001d3a:	18fb      	adds	r3, r7, r3
 8001d3c:	781b      	ldrb	r3, [r3, #0]
}
 8001d3e:	0018      	movs	r0, r3
 8001d40:	46bd      	mov	sp, r7
 8001d42:	b006      	add	sp, #24
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	46c0      	nop			@ (mov r8, r8)
 8001d48:	fffffbff 	.word	0xfffffbff

08001d4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d56:	230f      	movs	r3, #15
 8001d58:	18fb      	adds	r3, r7, r3
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	223c      	movs	r2, #60	@ 0x3c
 8001d62:	5c9b      	ldrb	r3, [r3, r2]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d101      	bne.n	8001d6c <HAL_TIM_ConfigClockSource+0x20>
 8001d68:	2302      	movs	r3, #2
 8001d6a:	e0bc      	b.n	8001ee6 <HAL_TIM_ConfigClockSource+0x19a>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	223c      	movs	r2, #60	@ 0x3c
 8001d70:	2101      	movs	r1, #1
 8001d72:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	223d      	movs	r2, #61	@ 0x3d
 8001d78:	2102      	movs	r1, #2
 8001d7a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	2277      	movs	r2, #119	@ 0x77
 8001d88:	4393      	bics	r3, r2
 8001d8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	4a58      	ldr	r2, [pc, #352]	@ (8001ef0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	68ba      	ldr	r2, [r7, #8]
 8001d9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2280      	movs	r2, #128	@ 0x80
 8001da2:	0192      	lsls	r2, r2, #6
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d040      	beq.n	8001e2a <HAL_TIM_ConfigClockSource+0xde>
 8001da8:	2280      	movs	r2, #128	@ 0x80
 8001daa:	0192      	lsls	r2, r2, #6
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d900      	bls.n	8001db2 <HAL_TIM_ConfigClockSource+0x66>
 8001db0:	e088      	b.n	8001ec4 <HAL_TIM_ConfigClockSource+0x178>
 8001db2:	2280      	movs	r2, #128	@ 0x80
 8001db4:	0152      	lsls	r2, r2, #5
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d100      	bne.n	8001dbc <HAL_TIM_ConfigClockSource+0x70>
 8001dba:	e088      	b.n	8001ece <HAL_TIM_ConfigClockSource+0x182>
 8001dbc:	2280      	movs	r2, #128	@ 0x80
 8001dbe:	0152      	lsls	r2, r2, #5
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d900      	bls.n	8001dc6 <HAL_TIM_ConfigClockSource+0x7a>
 8001dc4:	e07e      	b.n	8001ec4 <HAL_TIM_ConfigClockSource+0x178>
 8001dc6:	2b70      	cmp	r3, #112	@ 0x70
 8001dc8:	d018      	beq.n	8001dfc <HAL_TIM_ConfigClockSource+0xb0>
 8001dca:	d900      	bls.n	8001dce <HAL_TIM_ConfigClockSource+0x82>
 8001dcc:	e07a      	b.n	8001ec4 <HAL_TIM_ConfigClockSource+0x178>
 8001dce:	2b60      	cmp	r3, #96	@ 0x60
 8001dd0:	d04f      	beq.n	8001e72 <HAL_TIM_ConfigClockSource+0x126>
 8001dd2:	d900      	bls.n	8001dd6 <HAL_TIM_ConfigClockSource+0x8a>
 8001dd4:	e076      	b.n	8001ec4 <HAL_TIM_ConfigClockSource+0x178>
 8001dd6:	2b50      	cmp	r3, #80	@ 0x50
 8001dd8:	d03b      	beq.n	8001e52 <HAL_TIM_ConfigClockSource+0x106>
 8001dda:	d900      	bls.n	8001dde <HAL_TIM_ConfigClockSource+0x92>
 8001ddc:	e072      	b.n	8001ec4 <HAL_TIM_ConfigClockSource+0x178>
 8001dde:	2b40      	cmp	r3, #64	@ 0x40
 8001de0:	d057      	beq.n	8001e92 <HAL_TIM_ConfigClockSource+0x146>
 8001de2:	d900      	bls.n	8001de6 <HAL_TIM_ConfigClockSource+0x9a>
 8001de4:	e06e      	b.n	8001ec4 <HAL_TIM_ConfigClockSource+0x178>
 8001de6:	2b30      	cmp	r3, #48	@ 0x30
 8001de8:	d063      	beq.n	8001eb2 <HAL_TIM_ConfigClockSource+0x166>
 8001dea:	d86b      	bhi.n	8001ec4 <HAL_TIM_ConfigClockSource+0x178>
 8001dec:	2b20      	cmp	r3, #32
 8001dee:	d060      	beq.n	8001eb2 <HAL_TIM_ConfigClockSource+0x166>
 8001df0:	d868      	bhi.n	8001ec4 <HAL_TIM_ConfigClockSource+0x178>
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d05d      	beq.n	8001eb2 <HAL_TIM_ConfigClockSource+0x166>
 8001df6:	2b10      	cmp	r3, #16
 8001df8:	d05b      	beq.n	8001eb2 <HAL_TIM_ConfigClockSource+0x166>
 8001dfa:	e063      	b.n	8001ec4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001e0c:	f000 fb76 	bl	80024fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	2277      	movs	r2, #119	@ 0x77
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	68ba      	ldr	r2, [r7, #8]
 8001e26:	609a      	str	r2, [r3, #8]
      break;
 8001e28:	e052      	b.n	8001ed0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001e3a:	f000 fb5f 	bl	80024fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	689a      	ldr	r2, [r3, #8]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2180      	movs	r1, #128	@ 0x80
 8001e4a:	01c9      	lsls	r1, r1, #7
 8001e4c:	430a      	orrs	r2, r1
 8001e4e:	609a      	str	r2, [r3, #8]
      break;
 8001e50:	e03e      	b.n	8001ed0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e5e:	001a      	movs	r2, r3
 8001e60:	f000 fad2 	bl	8002408 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2150      	movs	r1, #80	@ 0x50
 8001e6a:	0018      	movs	r0, r3
 8001e6c:	f000 fb2c 	bl	80024c8 <TIM_ITRx_SetConfig>
      break;
 8001e70:	e02e      	b.n	8001ed0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e7e:	001a      	movs	r2, r3
 8001e80:	f000 faf0 	bl	8002464 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2160      	movs	r1, #96	@ 0x60
 8001e8a:	0018      	movs	r0, r3
 8001e8c:	f000 fb1c 	bl	80024c8 <TIM_ITRx_SetConfig>
      break;
 8001e90:	e01e      	b.n	8001ed0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e9e:	001a      	movs	r2, r3
 8001ea0:	f000 fab2 	bl	8002408 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2140      	movs	r1, #64	@ 0x40
 8001eaa:	0018      	movs	r0, r3
 8001eac:	f000 fb0c 	bl	80024c8 <TIM_ITRx_SetConfig>
      break;
 8001eb0:	e00e      	b.n	8001ed0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	0019      	movs	r1, r3
 8001ebc:	0010      	movs	r0, r2
 8001ebe:	f000 fb03 	bl	80024c8 <TIM_ITRx_SetConfig>
      break;
 8001ec2:	e005      	b.n	8001ed0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8001ec4:	230f      	movs	r3, #15
 8001ec6:	18fb      	adds	r3, r7, r3
 8001ec8:	2201      	movs	r2, #1
 8001eca:	701a      	strb	r2, [r3, #0]
      break;
 8001ecc:	e000      	b.n	8001ed0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8001ece:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	223d      	movs	r2, #61	@ 0x3d
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	223c      	movs	r2, #60	@ 0x3c
 8001edc:	2100      	movs	r1, #0
 8001ede:	5499      	strb	r1, [r3, r2]

  return status;
 8001ee0:	230f      	movs	r3, #15
 8001ee2:	18fb      	adds	r3, r7, r3
 8001ee4:	781b      	ldrb	r3, [r3, #0]
}
 8001ee6:	0018      	movs	r0, r3
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	b004      	add	sp, #16
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	46c0      	nop			@ (mov r8, r8)
 8001ef0:	ffff00ff 	.word	0xffff00ff

08001ef4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	4a3b      	ldr	r2, [pc, #236]	@ (8001ff4 <TIM_Base_SetConfig+0x100>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d008      	beq.n	8001f1e <TIM_Base_SetConfig+0x2a>
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	2380      	movs	r3, #128	@ 0x80
 8001f10:	05db      	lsls	r3, r3, #23
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d003      	beq.n	8001f1e <TIM_Base_SetConfig+0x2a>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a37      	ldr	r2, [pc, #220]	@ (8001ff8 <TIM_Base_SetConfig+0x104>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d108      	bne.n	8001f30 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2270      	movs	r2, #112	@ 0x70
 8001f22:	4393      	bics	r3, r2
 8001f24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	68fa      	ldr	r2, [r7, #12]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a30      	ldr	r2, [pc, #192]	@ (8001ff4 <TIM_Base_SetConfig+0x100>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d018      	beq.n	8001f6a <TIM_Base_SetConfig+0x76>
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	2380      	movs	r3, #128	@ 0x80
 8001f3c:	05db      	lsls	r3, r3, #23
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d013      	beq.n	8001f6a <TIM_Base_SetConfig+0x76>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a2c      	ldr	r2, [pc, #176]	@ (8001ff8 <TIM_Base_SetConfig+0x104>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d00f      	beq.n	8001f6a <TIM_Base_SetConfig+0x76>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a2b      	ldr	r2, [pc, #172]	@ (8001ffc <TIM_Base_SetConfig+0x108>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d00b      	beq.n	8001f6a <TIM_Base_SetConfig+0x76>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a2a      	ldr	r2, [pc, #168]	@ (8002000 <TIM_Base_SetConfig+0x10c>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d007      	beq.n	8001f6a <TIM_Base_SetConfig+0x76>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a29      	ldr	r2, [pc, #164]	@ (8002004 <TIM_Base_SetConfig+0x110>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d003      	beq.n	8001f6a <TIM_Base_SetConfig+0x76>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a28      	ldr	r2, [pc, #160]	@ (8002008 <TIM_Base_SetConfig+0x114>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d108      	bne.n	8001f7c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	4a27      	ldr	r2, [pc, #156]	@ (800200c <TIM_Base_SetConfig+0x118>)
 8001f6e:	4013      	ands	r3, r2
 8001f70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2280      	movs	r2, #128	@ 0x80
 8001f80:	4393      	bics	r3, r2
 8001f82:	001a      	movs	r2, r3
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	695b      	ldr	r3, [r3, #20]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	689a      	ldr	r2, [r3, #8]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a13      	ldr	r2, [pc, #76]	@ (8001ff4 <TIM_Base_SetConfig+0x100>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d00b      	beq.n	8001fc2 <TIM_Base_SetConfig+0xce>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a14      	ldr	r2, [pc, #80]	@ (8002000 <TIM_Base_SetConfig+0x10c>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d007      	beq.n	8001fc2 <TIM_Base_SetConfig+0xce>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a13      	ldr	r2, [pc, #76]	@ (8002004 <TIM_Base_SetConfig+0x110>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d003      	beq.n	8001fc2 <TIM_Base_SetConfig+0xce>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a12      	ldr	r2, [pc, #72]	@ (8002008 <TIM_Base_SetConfig+0x114>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d103      	bne.n	8001fca <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	691a      	ldr	r2, [r3, #16]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	691b      	ldr	r3, [r3, #16]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d106      	bne.n	8001fea <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	691b      	ldr	r3, [r3, #16]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	4393      	bics	r3, r2
 8001fe4:	001a      	movs	r2, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	611a      	str	r2, [r3, #16]
  }
}
 8001fea:	46c0      	nop			@ (mov r8, r8)
 8001fec:	46bd      	mov	sp, r7
 8001fee:	b004      	add	sp, #16
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	46c0      	nop			@ (mov r8, r8)
 8001ff4:	40012c00 	.word	0x40012c00
 8001ff8:	40000400 	.word	0x40000400
 8001ffc:	40002000 	.word	0x40002000
 8002000:	40014000 	.word	0x40014000
 8002004:	40014400 	.word	0x40014400
 8002008:	40014800 	.word	0x40014800
 800200c:	fffffcff 	.word	0xfffffcff

08002010 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a1b      	ldr	r3, [r3, #32]
 800201e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	2201      	movs	r2, #1
 8002026:	4393      	bics	r3, r2
 8002028:	001a      	movs	r2, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2270      	movs	r2, #112	@ 0x70
 800203e:	4393      	bics	r3, r2
 8002040:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2203      	movs	r2, #3
 8002046:	4393      	bics	r3, r2
 8002048:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	68fa      	ldr	r2, [r7, #12]
 8002050:	4313      	orrs	r3, r2
 8002052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	2202      	movs	r2, #2
 8002058:	4393      	bics	r3, r2
 800205a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	4313      	orrs	r3, r2
 8002064:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a27      	ldr	r2, [pc, #156]	@ (8002108 <TIM_OC1_SetConfig+0xf8>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d00b      	beq.n	8002086 <TIM_OC1_SetConfig+0x76>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a26      	ldr	r2, [pc, #152]	@ (800210c <TIM_OC1_SetConfig+0xfc>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d007      	beq.n	8002086 <TIM_OC1_SetConfig+0x76>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a25      	ldr	r2, [pc, #148]	@ (8002110 <TIM_OC1_SetConfig+0x100>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d003      	beq.n	8002086 <TIM_OC1_SetConfig+0x76>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4a24      	ldr	r2, [pc, #144]	@ (8002114 <TIM_OC1_SetConfig+0x104>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d10c      	bne.n	80020a0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	2208      	movs	r2, #8
 800208a:	4393      	bics	r3, r2
 800208c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	697a      	ldr	r2, [r7, #20]
 8002094:	4313      	orrs	r3, r2
 8002096:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	2204      	movs	r2, #4
 800209c:	4393      	bics	r3, r2
 800209e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a19      	ldr	r2, [pc, #100]	@ (8002108 <TIM_OC1_SetConfig+0xf8>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d00b      	beq.n	80020c0 <TIM_OC1_SetConfig+0xb0>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a18      	ldr	r2, [pc, #96]	@ (800210c <TIM_OC1_SetConfig+0xfc>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d007      	beq.n	80020c0 <TIM_OC1_SetConfig+0xb0>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4a17      	ldr	r2, [pc, #92]	@ (8002110 <TIM_OC1_SetConfig+0x100>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d003      	beq.n	80020c0 <TIM_OC1_SetConfig+0xb0>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a16      	ldr	r2, [pc, #88]	@ (8002114 <TIM_OC1_SetConfig+0x104>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d111      	bne.n	80020e4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	4a15      	ldr	r2, [pc, #84]	@ (8002118 <TIM_OC1_SetConfig+0x108>)
 80020c4:	4013      	ands	r3, r2
 80020c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	4a14      	ldr	r2, [pc, #80]	@ (800211c <TIM_OC1_SetConfig+0x10c>)
 80020cc:	4013      	ands	r3, r2
 80020ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	695b      	ldr	r3, [r3, #20]
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	699b      	ldr	r3, [r3, #24]
 80020de:	693a      	ldr	r2, [r7, #16]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	68fa      	ldr	r2, [r7, #12]
 80020ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685a      	ldr	r2, [r3, #4]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	697a      	ldr	r2, [r7, #20]
 80020fc:	621a      	str	r2, [r3, #32]
}
 80020fe:	46c0      	nop			@ (mov r8, r8)
 8002100:	46bd      	mov	sp, r7
 8002102:	b006      	add	sp, #24
 8002104:	bd80      	pop	{r7, pc}
 8002106:	46c0      	nop			@ (mov r8, r8)
 8002108:	40012c00 	.word	0x40012c00
 800210c:	40014000 	.word	0x40014000
 8002110:	40014400 	.word	0x40014400
 8002114:	40014800 	.word	0x40014800
 8002118:	fffffeff 	.word	0xfffffeff
 800211c:	fffffdff 	.word	0xfffffdff

08002120 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6a1b      	ldr	r3, [r3, #32]
 800212e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	2210      	movs	r2, #16
 8002136:	4393      	bics	r3, r2
 8002138:	001a      	movs	r2, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	699b      	ldr	r3, [r3, #24]
 8002148:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	4a2e      	ldr	r2, [pc, #184]	@ (8002208 <TIM_OC2_SetConfig+0xe8>)
 800214e:	4013      	ands	r3, r2
 8002150:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	4a2d      	ldr	r2, [pc, #180]	@ (800220c <TIM_OC2_SetConfig+0xec>)
 8002156:	4013      	ands	r3, r2
 8002158:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	021b      	lsls	r3, r3, #8
 8002160:	68fa      	ldr	r2, [r7, #12]
 8002162:	4313      	orrs	r3, r2
 8002164:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	2220      	movs	r2, #32
 800216a:	4393      	bics	r3, r2
 800216c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	011b      	lsls	r3, r3, #4
 8002174:	697a      	ldr	r2, [r7, #20]
 8002176:	4313      	orrs	r3, r2
 8002178:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a24      	ldr	r2, [pc, #144]	@ (8002210 <TIM_OC2_SetConfig+0xf0>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d10d      	bne.n	800219e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	2280      	movs	r2, #128	@ 0x80
 8002186:	4393      	bics	r3, r2
 8002188:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	68db      	ldr	r3, [r3, #12]
 800218e:	011b      	lsls	r3, r3, #4
 8002190:	697a      	ldr	r2, [r7, #20]
 8002192:	4313      	orrs	r3, r2
 8002194:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	2240      	movs	r2, #64	@ 0x40
 800219a:	4393      	bics	r3, r2
 800219c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002210 <TIM_OC2_SetConfig+0xf0>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d00b      	beq.n	80021be <TIM_OC2_SetConfig+0x9e>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a1a      	ldr	r2, [pc, #104]	@ (8002214 <TIM_OC2_SetConfig+0xf4>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d007      	beq.n	80021be <TIM_OC2_SetConfig+0x9e>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a19      	ldr	r2, [pc, #100]	@ (8002218 <TIM_OC2_SetConfig+0xf8>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d003      	beq.n	80021be <TIM_OC2_SetConfig+0x9e>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a18      	ldr	r2, [pc, #96]	@ (800221c <TIM_OC2_SetConfig+0xfc>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d113      	bne.n	80021e6 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	4a17      	ldr	r2, [pc, #92]	@ (8002220 <TIM_OC2_SetConfig+0x100>)
 80021c2:	4013      	ands	r3, r2
 80021c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	4a16      	ldr	r2, [pc, #88]	@ (8002224 <TIM_OC2_SetConfig+0x104>)
 80021ca:	4013      	ands	r3, r2
 80021cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	695b      	ldr	r3, [r3, #20]
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685a      	ldr	r2, [r3, #4]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	697a      	ldr	r2, [r7, #20]
 80021fe:	621a      	str	r2, [r3, #32]
}
 8002200:	46c0      	nop			@ (mov r8, r8)
 8002202:	46bd      	mov	sp, r7
 8002204:	b006      	add	sp, #24
 8002206:	bd80      	pop	{r7, pc}
 8002208:	ffff8fff 	.word	0xffff8fff
 800220c:	fffffcff 	.word	0xfffffcff
 8002210:	40012c00 	.word	0x40012c00
 8002214:	40014000 	.word	0x40014000
 8002218:	40014400 	.word	0x40014400
 800221c:	40014800 	.word	0x40014800
 8002220:	fffffbff 	.word	0xfffffbff
 8002224:	fffff7ff 	.word	0xfffff7ff

08002228 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6a1b      	ldr	r3, [r3, #32]
 8002236:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a1b      	ldr	r3, [r3, #32]
 800223c:	4a33      	ldr	r2, [pc, #204]	@ (800230c <TIM_OC3_SetConfig+0xe4>)
 800223e:	401a      	ands	r2, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	69db      	ldr	r3, [r3, #28]
 800224e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2270      	movs	r2, #112	@ 0x70
 8002254:	4393      	bics	r3, r2
 8002256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2203      	movs	r2, #3
 800225c:	4393      	bics	r3, r2
 800225e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	4313      	orrs	r3, r2
 8002268:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	4a28      	ldr	r2, [pc, #160]	@ (8002310 <TIM_OC3_SetConfig+0xe8>)
 800226e:	4013      	ands	r3, r2
 8002270:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	021b      	lsls	r3, r3, #8
 8002278:	697a      	ldr	r2, [r7, #20]
 800227a:	4313      	orrs	r3, r2
 800227c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a24      	ldr	r2, [pc, #144]	@ (8002314 <TIM_OC3_SetConfig+0xec>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d10d      	bne.n	80022a2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	4a23      	ldr	r2, [pc, #140]	@ (8002318 <TIM_OC3_SetConfig+0xf0>)
 800228a:	4013      	ands	r3, r2
 800228c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	021b      	lsls	r3, r3, #8
 8002294:	697a      	ldr	r2, [r7, #20]
 8002296:	4313      	orrs	r3, r2
 8002298:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	4a1f      	ldr	r2, [pc, #124]	@ (800231c <TIM_OC3_SetConfig+0xf4>)
 800229e:	4013      	ands	r3, r2
 80022a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a1b      	ldr	r2, [pc, #108]	@ (8002314 <TIM_OC3_SetConfig+0xec>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d00b      	beq.n	80022c2 <TIM_OC3_SetConfig+0x9a>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a1c      	ldr	r2, [pc, #112]	@ (8002320 <TIM_OC3_SetConfig+0xf8>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d007      	beq.n	80022c2 <TIM_OC3_SetConfig+0x9a>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002324 <TIM_OC3_SetConfig+0xfc>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d003      	beq.n	80022c2 <TIM_OC3_SetConfig+0x9a>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a1a      	ldr	r2, [pc, #104]	@ (8002328 <TIM_OC3_SetConfig+0x100>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d113      	bne.n	80022ea <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	4a19      	ldr	r2, [pc, #100]	@ (800232c <TIM_OC3_SetConfig+0x104>)
 80022c6:	4013      	ands	r3, r2
 80022c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	4a18      	ldr	r2, [pc, #96]	@ (8002330 <TIM_OC3_SetConfig+0x108>)
 80022ce:	4013      	ands	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	695b      	ldr	r3, [r3, #20]
 80022d6:	011b      	lsls	r3, r3, #4
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	4313      	orrs	r3, r2
 80022dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	011b      	lsls	r3, r3, #4
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685a      	ldr	r2, [r3, #4]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	621a      	str	r2, [r3, #32]
}
 8002304:	46c0      	nop			@ (mov r8, r8)
 8002306:	46bd      	mov	sp, r7
 8002308:	b006      	add	sp, #24
 800230a:	bd80      	pop	{r7, pc}
 800230c:	fffffeff 	.word	0xfffffeff
 8002310:	fffffdff 	.word	0xfffffdff
 8002314:	40012c00 	.word	0x40012c00
 8002318:	fffff7ff 	.word	0xfffff7ff
 800231c:	fffffbff 	.word	0xfffffbff
 8002320:	40014000 	.word	0x40014000
 8002324:	40014400 	.word	0x40014400
 8002328:	40014800 	.word	0x40014800
 800232c:	ffffefff 	.word	0xffffefff
 8002330:	ffffdfff 	.word	0xffffdfff

08002334 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b086      	sub	sp, #24
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	4a26      	ldr	r2, [pc, #152]	@ (80023e4 <TIM_OC4_SetConfig+0xb0>)
 800234a:	401a      	ands	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	4a22      	ldr	r2, [pc, #136]	@ (80023e8 <TIM_OC4_SetConfig+0xb4>)
 8002360:	4013      	ands	r3, r2
 8002362:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	4a21      	ldr	r2, [pc, #132]	@ (80023ec <TIM_OC4_SetConfig+0xb8>)
 8002368:	4013      	ands	r3, r2
 800236a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	021b      	lsls	r3, r3, #8
 8002372:	68fa      	ldr	r2, [r7, #12]
 8002374:	4313      	orrs	r3, r2
 8002376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	4a1d      	ldr	r2, [pc, #116]	@ (80023f0 <TIM_OC4_SetConfig+0xbc>)
 800237c:	4013      	ands	r3, r2
 800237e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	031b      	lsls	r3, r3, #12
 8002386:	693a      	ldr	r2, [r7, #16]
 8002388:	4313      	orrs	r3, r2
 800238a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4a19      	ldr	r2, [pc, #100]	@ (80023f4 <TIM_OC4_SetConfig+0xc0>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d00b      	beq.n	80023ac <TIM_OC4_SetConfig+0x78>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	4a18      	ldr	r2, [pc, #96]	@ (80023f8 <TIM_OC4_SetConfig+0xc4>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d007      	beq.n	80023ac <TIM_OC4_SetConfig+0x78>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	4a17      	ldr	r2, [pc, #92]	@ (80023fc <TIM_OC4_SetConfig+0xc8>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d003      	beq.n	80023ac <TIM_OC4_SetConfig+0x78>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4a16      	ldr	r2, [pc, #88]	@ (8002400 <TIM_OC4_SetConfig+0xcc>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d109      	bne.n	80023c0 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	4a15      	ldr	r2, [pc, #84]	@ (8002404 <TIM_OC4_SetConfig+0xd0>)
 80023b0:	4013      	ands	r3, r2
 80023b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	695b      	ldr	r3, [r3, #20]
 80023b8:	019b      	lsls	r3, r3, #6
 80023ba:	697a      	ldr	r2, [r7, #20]
 80023bc:	4313      	orrs	r3, r2
 80023be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	697a      	ldr	r2, [r7, #20]
 80023c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	621a      	str	r2, [r3, #32]
}
 80023da:	46c0      	nop			@ (mov r8, r8)
 80023dc:	46bd      	mov	sp, r7
 80023de:	b006      	add	sp, #24
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	46c0      	nop			@ (mov r8, r8)
 80023e4:	ffffefff 	.word	0xffffefff
 80023e8:	ffff8fff 	.word	0xffff8fff
 80023ec:	fffffcff 	.word	0xfffffcff
 80023f0:	ffffdfff 	.word	0xffffdfff
 80023f4:	40012c00 	.word	0x40012c00
 80023f8:	40014000 	.word	0x40014000
 80023fc:	40014400 	.word	0x40014400
 8002400:	40014800 	.word	0x40014800
 8002404:	ffffbfff 	.word	0xffffbfff

08002408 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b086      	sub	sp, #24
 800240c:	af00      	add	r7, sp, #0
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	60b9      	str	r1, [r7, #8]
 8002412:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6a1b      	ldr	r3, [r3, #32]
 800241e:	2201      	movs	r2, #1
 8002420:	4393      	bics	r3, r2
 8002422:	001a      	movs	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	22f0      	movs	r2, #240	@ 0xf0
 8002432:	4393      	bics	r3, r2
 8002434:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	011b      	lsls	r3, r3, #4
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	4313      	orrs	r3, r2
 800243e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	220a      	movs	r2, #10
 8002444:	4393      	bics	r3, r2
 8002446:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002448:	697a      	ldr	r2, [r7, #20]
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	4313      	orrs	r3, r2
 800244e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	697a      	ldr	r2, [r7, #20]
 800245a:	621a      	str	r2, [r3, #32]
}
 800245c:	46c0      	nop			@ (mov r8, r8)
 800245e:	46bd      	mov	sp, r7
 8002460:	b006      	add	sp, #24
 8002462:	bd80      	pop	{r7, pc}

08002464 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af00      	add	r7, sp, #0
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	60b9      	str	r1, [r7, #8]
 800246e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	6a1b      	ldr	r3, [r3, #32]
 800247a:	2210      	movs	r2, #16
 800247c:	4393      	bics	r3, r2
 800247e:	001a      	movs	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	4a0d      	ldr	r2, [pc, #52]	@ (80024c4 <TIM_TI2_ConfigInputStage+0x60>)
 800248e:	4013      	ands	r3, r2
 8002490:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	031b      	lsls	r3, r3, #12
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	4313      	orrs	r3, r2
 800249a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	22a0      	movs	r2, #160	@ 0xa0
 80024a0:	4393      	bics	r3, r2
 80024a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	011b      	lsls	r3, r3, #4
 80024a8:	697a      	ldr	r2, [r7, #20]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	697a      	ldr	r2, [r7, #20]
 80024b8:	621a      	str	r2, [r3, #32]
}
 80024ba:	46c0      	nop			@ (mov r8, r8)
 80024bc:	46bd      	mov	sp, r7
 80024be:	b006      	add	sp, #24
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	46c0      	nop			@ (mov r8, r8)
 80024c4:	ffff0fff 	.word	0xffff0fff

080024c8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2270      	movs	r2, #112	@ 0x70
 80024dc:	4393      	bics	r3, r2
 80024de:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80024e0:	683a      	ldr	r2, [r7, #0]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	2207      	movs	r2, #7
 80024e8:	4313      	orrs	r3, r2
 80024ea:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	609a      	str	r2, [r3, #8]
}
 80024f2:	46c0      	nop			@ (mov r8, r8)
 80024f4:	46bd      	mov	sp, r7
 80024f6:	b004      	add	sp, #16
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
 8002508:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	4a09      	ldr	r2, [pc, #36]	@ (8002538 <TIM_ETR_SetConfig+0x3c>)
 8002514:	4013      	ands	r3, r2
 8002516:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	021a      	lsls	r2, r3, #8
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	431a      	orrs	r2, r3
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	4313      	orrs	r3, r2
 8002524:	697a      	ldr	r2, [r7, #20]
 8002526:	4313      	orrs	r3, r2
 8002528:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	609a      	str	r2, [r3, #8]
}
 8002530:	46c0      	nop			@ (mov r8, r8)
 8002532:	46bd      	mov	sp, r7
 8002534:	b006      	add	sp, #24
 8002536:	bd80      	pop	{r7, pc}
 8002538:	ffff00ff 	.word	0xffff00ff

0800253c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	221f      	movs	r2, #31
 800254c:	4013      	ands	r3, r2
 800254e:	2201      	movs	r2, #1
 8002550:	409a      	lsls	r2, r3
 8002552:	0013      	movs	r3, r2
 8002554:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6a1b      	ldr	r3, [r3, #32]
 800255a:	697a      	ldr	r2, [r7, #20]
 800255c:	43d2      	mvns	r2, r2
 800255e:	401a      	ands	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6a1a      	ldr	r2, [r3, #32]
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	211f      	movs	r1, #31
 800256c:	400b      	ands	r3, r1
 800256e:	6879      	ldr	r1, [r7, #4]
 8002570:	4099      	lsls	r1, r3
 8002572:	000b      	movs	r3, r1
 8002574:	431a      	orrs	r2, r3
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	621a      	str	r2, [r3, #32]
}
 800257a:	46c0      	nop			@ (mov r8, r8)
 800257c:	46bd      	mov	sp, r7
 800257e:	b006      	add	sp, #24
 8002580:	bd80      	pop	{r7, pc}
	...

08002584 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	223c      	movs	r2, #60	@ 0x3c
 8002592:	5c9b      	ldrb	r3, [r3, r2]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d101      	bne.n	800259c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002598:	2302      	movs	r3, #2
 800259a:	e047      	b.n	800262c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	223c      	movs	r2, #60	@ 0x3c
 80025a0:	2101      	movs	r1, #1
 80025a2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	223d      	movs	r2, #61	@ 0x3d
 80025a8:	2102      	movs	r1, #2
 80025aa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2270      	movs	r2, #112	@ 0x70
 80025c0:	4393      	bics	r3, r2
 80025c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	68fa      	ldr	r2, [r7, #12]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a16      	ldr	r2, [pc, #88]	@ (8002634 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d00f      	beq.n	8002600 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	2380      	movs	r3, #128	@ 0x80
 80025e6:	05db      	lsls	r3, r3, #23
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d009      	beq.n	8002600 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a11      	ldr	r2, [pc, #68]	@ (8002638 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d004      	beq.n	8002600 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a10      	ldr	r2, [pc, #64]	@ (800263c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d10c      	bne.n	800261a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	2280      	movs	r2, #128	@ 0x80
 8002604:	4393      	bics	r3, r2
 8002606:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	68ba      	ldr	r2, [r7, #8]
 800260e:	4313      	orrs	r3, r2
 8002610:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68ba      	ldr	r2, [r7, #8]
 8002618:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	223d      	movs	r2, #61	@ 0x3d
 800261e:	2101      	movs	r1, #1
 8002620:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	223c      	movs	r2, #60	@ 0x3c
 8002626:	2100      	movs	r1, #0
 8002628:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800262a:	2300      	movs	r3, #0
}
 800262c:	0018      	movs	r0, r3
 800262e:	46bd      	mov	sp, r7
 8002630:	b004      	add	sp, #16
 8002632:	bd80      	pop	{r7, pc}
 8002634:	40012c00 	.word	0x40012c00
 8002638:	40000400 	.word	0x40000400
 800263c:	40014000 	.word	0x40014000

08002640 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800264a:	2300      	movs	r3, #0
 800264c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	223c      	movs	r2, #60	@ 0x3c
 8002652:	5c9b      	ldrb	r3, [r3, r2]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d101      	bne.n	800265c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002658:	2302      	movs	r3, #2
 800265a:	e03e      	b.n	80026da <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	223c      	movs	r2, #60	@ 0x3c
 8002660:	2101      	movs	r1, #1
 8002662:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	22ff      	movs	r2, #255	@ 0xff
 8002668:	4393      	bics	r3, r2
 800266a:	001a      	movs	r2, r3
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	4313      	orrs	r3, r2
 8002672:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	4a1b      	ldr	r2, [pc, #108]	@ (80026e4 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8002678:	401a      	ands	r2, r3
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	4313      	orrs	r3, r2
 8002680:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	4a18      	ldr	r2, [pc, #96]	@ (80026e8 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002686:	401a      	ands	r2, r3
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	4313      	orrs	r3, r2
 800268e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	4a16      	ldr	r2, [pc, #88]	@ (80026ec <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002694:	401a      	ands	r2, r3
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4313      	orrs	r3, r2
 800269c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	4a13      	ldr	r2, [pc, #76]	@ (80026f0 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 80026a2:	401a      	ands	r2, r3
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	4a11      	ldr	r2, [pc, #68]	@ (80026f4 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80026b0:	401a      	ands	r2, r3
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	695b      	ldr	r3, [r3, #20]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	4a0e      	ldr	r2, [pc, #56]	@ (80026f8 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 80026be:	401a      	ands	r2, r3
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	69db      	ldr	r3, [r3, #28]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	68fa      	ldr	r2, [r7, #12]
 80026ce:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	223c      	movs	r2, #60	@ 0x3c
 80026d4:	2100      	movs	r1, #0
 80026d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	0018      	movs	r0, r3
 80026dc:	46bd      	mov	sp, r7
 80026de:	b004      	add	sp, #16
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	46c0      	nop			@ (mov r8, r8)
 80026e4:	fffffcff 	.word	0xfffffcff
 80026e8:	fffffbff 	.word	0xfffffbff
 80026ec:	fffff7ff 	.word	0xfffff7ff
 80026f0:	ffffefff 	.word	0xffffefff
 80026f4:	ffffdfff 	.word	0xffffdfff
 80026f8:	ffffbfff 	.word	0xffffbfff

080026fc <memset>:
 80026fc:	0003      	movs	r3, r0
 80026fe:	1882      	adds	r2, r0, r2
 8002700:	4293      	cmp	r3, r2
 8002702:	d100      	bne.n	8002706 <memset+0xa>
 8002704:	4770      	bx	lr
 8002706:	7019      	strb	r1, [r3, #0]
 8002708:	3301      	adds	r3, #1
 800270a:	e7f9      	b.n	8002700 <memset+0x4>

0800270c <__libc_init_array>:
 800270c:	b570      	push	{r4, r5, r6, lr}
 800270e:	2600      	movs	r6, #0
 8002710:	4c0c      	ldr	r4, [pc, #48]	@ (8002744 <__libc_init_array+0x38>)
 8002712:	4d0d      	ldr	r5, [pc, #52]	@ (8002748 <__libc_init_array+0x3c>)
 8002714:	1b64      	subs	r4, r4, r5
 8002716:	10a4      	asrs	r4, r4, #2
 8002718:	42a6      	cmp	r6, r4
 800271a:	d109      	bne.n	8002730 <__libc_init_array+0x24>
 800271c:	2600      	movs	r6, #0
 800271e:	f000 f823 	bl	8002768 <_init>
 8002722:	4c0a      	ldr	r4, [pc, #40]	@ (800274c <__libc_init_array+0x40>)
 8002724:	4d0a      	ldr	r5, [pc, #40]	@ (8002750 <__libc_init_array+0x44>)
 8002726:	1b64      	subs	r4, r4, r5
 8002728:	10a4      	asrs	r4, r4, #2
 800272a:	42a6      	cmp	r6, r4
 800272c:	d105      	bne.n	800273a <__libc_init_array+0x2e>
 800272e:	bd70      	pop	{r4, r5, r6, pc}
 8002730:	00b3      	lsls	r3, r6, #2
 8002732:	58eb      	ldr	r3, [r5, r3]
 8002734:	4798      	blx	r3
 8002736:	3601      	adds	r6, #1
 8002738:	e7ee      	b.n	8002718 <__libc_init_array+0xc>
 800273a:	00b3      	lsls	r3, r6, #2
 800273c:	58eb      	ldr	r3, [r5, r3]
 800273e:	4798      	blx	r3
 8002740:	3601      	adds	r6, #1
 8002742:	e7f2      	b.n	800272a <__libc_init_array+0x1e>
 8002744:	080027b0 	.word	0x080027b0
 8002748:	080027b0 	.word	0x080027b0
 800274c:	080027b4 	.word	0x080027b4
 8002750:	080027b0 	.word	0x080027b0

08002754 <memcpy>:
 8002754:	2300      	movs	r3, #0
 8002756:	b510      	push	{r4, lr}
 8002758:	429a      	cmp	r2, r3
 800275a:	d100      	bne.n	800275e <memcpy+0xa>
 800275c:	bd10      	pop	{r4, pc}
 800275e:	5ccc      	ldrb	r4, [r1, r3]
 8002760:	54c4      	strb	r4, [r0, r3]
 8002762:	3301      	adds	r3, #1
 8002764:	e7f8      	b.n	8002758 <memcpy+0x4>
	...

08002768 <_init>:
 8002768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800276a:	46c0      	nop			@ (mov r8, r8)
 800276c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800276e:	bc08      	pop	{r3}
 8002770:	469e      	mov	lr, r3
 8002772:	4770      	bx	lr

08002774 <_fini>:
 8002774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002776:	46c0      	nop			@ (mov r8, r8)
 8002778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800277a:	bc08      	pop	{r3}
 800277c:	469e      	mov	lr, r3
 800277e:	4770      	bx	lr
