ISim log file
Running: C:\vhdl_stuff\loopback2\loopback_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/vhdl_stuff/loopback2/loopback_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# source final_test1.log
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 766682 ps(5): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/loopback/memory/U0/native_mem_module/mem_module/).
# source final_test1.log
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 766682 ps(5): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/loopback/memory/U0/native_mem_module/mem_module/).
