INFO: [VRFC 10-2263] Analyzing Verilog file "/home/francisco98/Xilinx/Projects/encoder_core/encoder_core.srcs/sources_1/new/encoder_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/francisco98/Xilinx/Projects/encoder_core/encoder_core.srcs/sim_1/new/encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_tb
