

================================================================
== Vitis HLS Report for 'fft_Pipeline_3'
================================================================
* Date:           Fri Oct 21 23:28:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_restructured
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index3 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln36_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln36"   --->   Operation 7 'read' 'sext_ln36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln36_cast = sext i62 %sext_ln36_read"   --->   Operation 8 'sext' 'sext_ln36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %loop_index3"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%loop_index3_load = load i11 %loop_index3"   --->   Operation 12 'load' 'loop_index3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.88ns)   --->   "%exitcond107 = icmp_eq  i11 %loop_index3_load, i11 1024"   --->   Operation 13 'icmp' 'exitcond107' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.63ns)   --->   "%empty_46 = add i11 %loop_index3_load, i11 1"   --->   Operation 14 'add' 'empty_46' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond107, void %load-store-loop2.split, void %memcpy-split1.exitStub"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_47 = trunc i11 %loop_index3_load"   --->   Operation 16 'trunc' 'empty_47' <Predicate = (!exitcond107)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %loop_index3_load, i32 2, i32 9"   --->   Operation 17 'partselect' 'tmp_s' <Predicate = (!exitcond107)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_cast3 = zext i8 %tmp_s"   --->   Operation 18 'zext' 'p_cast3' <Predicate = (!exitcond107)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%OUT_R_o_0_addr = getelementptr i32 %OUT_R_o_0, i64 0, i64 %p_cast3"   --->   Operation 19 'getelementptr' 'OUT_R_o_0_addr' <Predicate = (!exitcond107)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%OUT_R_o_1_addr = getelementptr i32 %OUT_R_o_1, i64 0, i64 %p_cast3"   --->   Operation 20 'getelementptr' 'OUT_R_o_1_addr' <Predicate = (!exitcond107)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%OUT_R_o_2_addr = getelementptr i32 %OUT_R_o_2, i64 0, i64 %p_cast3"   --->   Operation 21 'getelementptr' 'OUT_R_o_2_addr' <Predicate = (!exitcond107)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%OUT_R_o_3_addr = getelementptr i32 %OUT_R_o_3, i64 0, i64 %p_cast3"   --->   Operation 22 'getelementptr' 'OUT_R_o_3_addr' <Predicate = (!exitcond107)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%OUT_R_o_0_load = load i8 %OUT_R_o_0_addr"   --->   Operation 23 'load' 'OUT_R_o_0_load' <Predicate = (!exitcond107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%OUT_R_o_1_load = load i8 %OUT_R_o_1_addr"   --->   Operation 24 'load' 'OUT_R_o_1_load' <Predicate = (!exitcond107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%OUT_R_o_2_load = load i8 %OUT_R_o_2_addr"   --->   Operation 25 'load' 'OUT_R_o_2_load' <Predicate = (!exitcond107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%OUT_R_o_3_load = load i8 %OUT_R_o_3_addr"   --->   Operation 26 'load' 'OUT_R_o_3_load' <Predicate = (!exitcond107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 %empty_46, i11 %loop_index3"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond107)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_1"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 %sext_ln36_cast" [fft.cpp:36]   --->   Operation 29 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%OUT_R_o_0_load = load i8 %OUT_R_o_0_addr"   --->   Operation 32 'load' 'OUT_R_o_0_load' <Predicate = (!exitcond107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 33 [1/2] (3.25ns)   --->   "%OUT_R_o_1_load = load i8 %OUT_R_o_1_addr"   --->   Operation 33 'load' 'OUT_R_o_1_load' <Predicate = (!exitcond107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%OUT_R_o_2_load = load i8 %OUT_R_o_2_addr"   --->   Operation 34 'load' 'OUT_R_o_2_load' <Predicate = (!exitcond107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%OUT_R_o_3_load = load i8 %OUT_R_o_3_addr"   --->   Operation 35 'load' 'OUT_R_o_3_load' <Predicate = (!exitcond107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %OUT_R_o_0_load, i32 %OUT_R_o_1_load, i32 %OUT_R_o_2_load, i32 %OUT_R_o_3_load, i2 %empty_47"   --->   Operation 36 'mux' 'tmp' <Predicate = (!exitcond107)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (exitcond107)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_48 = bitcast i32 %tmp"   --->   Operation 37 'bitcast' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (7.30ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %output_1_addr, i32 %empty_48, i4 15" [fft.cpp:36]   --->   Operation 38 'write' 'write_ln36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	'alloca' operation ('loop_index3') [7]  (0 ns)
	'load' operation ('loop_index3_load') on local variable 'loop_index3' [14]  (0 ns)
	'getelementptr' operation ('OUT_R_o_0_addr') [26]  (0 ns)
	'load' operation ('OUT_R_o_0_load') on array 'OUT_R_o_0' [30]  (3.25 ns)
	blocking operation 0.214 ns on control path)

 <State 2>: 5.08ns
The critical path consists of the following:
	'load' operation ('OUT_R_o_0_load') on array 'OUT_R_o_0' [30]  (3.25 ns)
	'mux' operation ('tmp') [34]  (1.83 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln36', fft.cpp:36) on port 'output_1' (fft.cpp:36) [36]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
