$date
	Wed Nov 13 18:35:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_RAM $end
$var wire 32 ! data_out [31:0] $end
$var reg 8 " addr [7:0] $end
$var reg 1 # clk $end
$var reg 32 $ data_in [31:0] $end
$var reg 1 % we $end
$scope module uut $end
$var wire 8 & addr [7:0] $end
$var wire 1 # clk $end
$var wire 32 ' data_in [31:0] $end
$var wire 1 % we $end
$var reg 32 ( data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0 '
b0 &
0%
b0 $
0#
b0 "
bx !
$end
#5
1#
#10
0#
b11011110101011011011111011101111 $
b11011110101011011011111011101111 '
1%
#15
1#
#20
0#
b11001010111111101011101010111110 $
b11001010111111101011101010111110 '
b1 "
b1 &
#25
1#
#30
0#
b0 "
b0 &
0%
#35
b11011110101011011011111011101111 !
b11011110101011011011111011101111 (
1#
#40
0#
b1 "
b1 &
#45
b11001010111111101011101010111110 !
b11001010111111101011101010111110 (
1#
#50
0#
