// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "07/10/2019 22:23:57"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab_6c (
	CLOCK_50,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[17:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab_6c_v.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[16]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \SW[15]~input_o ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~9_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~4_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~3_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~2_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~1_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~8_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \d0|posCounter~1_combout ;
wire \SW[17]~input_o ;
wire \c0|current_state~18_combout ;
wire \c0|current_state~19_combout ;
wire \c0|current_state.S_LOAD_X~q ;
wire \c0|current_state~16_combout ;
wire \c0|current_state.S_LOAD_X_WAIT~q ;
wire \c0|current_state~17_combout ;
wire \c0|current_state.S_LOAD_Y~feeder_combout ;
wire \c0|current_state.S_LOAD_Y~q ;
wire \c0|current_state~15_combout ;
wire \c0|current_state.S_LOAD_Y_WAIT~q ;
wire \c0|Selector4~0_combout ;
wire \c0|current_state.S_PLOT~q ;
wire \d0|posCounter[0]~0_combout ;
wire \d0|Add0~2_combout ;
wire \d0|Add0~1_combout ;
wire \d0|Add0~0_combout ;
wire \d0|Equal0~0_combout ;
wire \d0|Add1~0_combout ;
wire \d0|Equal1~5_combout ;
wire \d0|Equal1~3_combout ;
wire \d0|Equal1~4_combout ;
wire \d0|Equal1~2_combout ;
wire \d0|Equal1~6_combout ;
wire \c0|WideNor0~0_combout ;
wire \c0|WideNor0~0clkctrl_outclk ;
wire \c0|WideOr10~combout ;
wire \c0|wait_counter~combout ;
wire \d0|wCounter[23]~12_combout ;
wire \d0|wCounter[0]~29_combout ;
wire \d0|Add1~1 ;
wire \d0|Add1~2_combout ;
wire \d0|wCounter[1]~28_combout ;
wire \d0|Add1~3 ;
wire \d0|Add1~4_combout ;
wire \d0|wCounter[2]~27_combout ;
wire \d0|Add1~5 ;
wire \d0|Add1~6_combout ;
wire \d0|wCounter[3]~26_combout ;
wire \d0|Add1~7 ;
wire \d0|Add1~8_combout ;
wire \d0|wCounter[4]~25_combout ;
wire \d0|Add1~9 ;
wire \d0|Add1~10_combout ;
wire \d0|wCounter[5]~24_combout ;
wire \d0|Add1~11 ;
wire \d0|Add1~12_combout ;
wire \d0|wCounter[6]~23_combout ;
wire \d0|Add1~13 ;
wire \d0|Add1~14_combout ;
wire \d0|wCounter[7]~22_combout ;
wire \d0|Add1~15 ;
wire \d0|Add1~16_combout ;
wire \d0|Equal1~7_combout ;
wire \d0|wCounter[10]~42_combout ;
wire \d0|wCounter[8]~21_combout ;
wire \d0|Add1~17 ;
wire \d0|Add1~18_combout ;
wire \d0|wCounter[9]~20_combout ;
wire \d0|Add1~19 ;
wire \d0|Add1~20_combout ;
wire \d0|wCounter[10]~19_combout ;
wire \d0|Add1~21 ;
wire \d0|Add1~22_combout ;
wire \d0|wCounter[11]~18_combout ;
wire \d0|Add1~23 ;
wire \d0|Add1~24_combout ;
wire \d0|wCounter[12]~17_combout ;
wire \d0|Add1~25 ;
wire \d0|Add1~26_combout ;
wire \d0|wCounter[13]~16_combout ;
wire \d0|Add1~27 ;
wire \d0|Add1~28_combout ;
wire \d0|wCounter[14]~15_combout ;
wire \d0|Add1~29 ;
wire \d0|Add1~30_combout ;
wire \d0|wCounter[15]~14_combout ;
wire \d0|Add1~31 ;
wire \d0|Add1~32_combout ;
wire \d0|wCounter[16]~30_combout ;
wire \d0|Add1~33 ;
wire \d0|Add1~34_combout ;
wire \d0|wCounter[17]~31_combout ;
wire \d0|Add1~35 ;
wire \d0|Add1~36_combout ;
wire \d0|wCounter[18]~32_combout ;
wire \d0|Add1~37 ;
wire \d0|Add1~38_combout ;
wire \d0|wCounter[19]~33_combout ;
wire \d0|Add1~39 ;
wire \d0|Add1~41 ;
wire \d0|Add1~42_combout ;
wire \d0|wCounter[21]~35_combout ;
wire \d0|Add1~43 ;
wire \d0|Add1~44_combout ;
wire \d0|wCounter[22]~36_combout ;
wire \d0|Add1~45 ;
wire \d0|Add1~46_combout ;
wire \d0|wCounter[23]~37_combout ;
wire \d0|Add1~47 ;
wire \d0|Add1~48_combout ;
wire \d0|wCounter[24]~38_combout ;
wire \d0|Add1~49 ;
wire \d0|Add1~50_combout ;
wire \d0|wCounter[25]~39_combout ;
wire \d0|Add1~51 ;
wire \d0|Add1~52_combout ;
wire \d0|wCounter[26]~40_combout ;
wire \d0|Add1~53 ;
wire \d0|Add1~54_combout ;
wire \d0|wCounter[27]~41_combout ;
wire \d0|Equal1~9_combout ;
wire \d0|Equal1~10_combout ;
wire \d0|wCounter[15]~13_combout ;
wire \d0|Add1~40_combout ;
wire \d0|wCounter[20]~34_combout ;
wire \d0|Equal1~8_combout ;
wire \d0|Equal1~11_combout ;
wire \c0|Selector5~0_combout ;
wire \c0|current_state.S_WAIT~q ;
wire \c0|Selector6~0_combout ;
wire \c0|current_state.S_DELETE~q ;
wire \c0|ld_y_out~combout ;
wire \c0|ld_y_out~clkctrl_outclk ;
wire \SW[4]~input_o ;
wire \d0|x_reg~2_combout ;
wire \SW[3]~input_o ;
wire \d0|x_reg~3_combout ;
wire \SW[2]~input_o ;
wire \d0|x_reg~4_combout ;
wire \SW[1]~input_o ;
wire \d0|x_reg~5_combout ;
wire \SW[0]~input_o ;
wire \d0|y_reg~0_combout ;
wire \d0|y_out[0]~1 ;
wire \d0|y_out[1]~3 ;
wire \d0|y_out[2]~5 ;
wire \d0|y_out[3]~7 ;
wire \d0|y_out[4]~8_combout ;
wire \SW[5]~input_o ;
wire \d0|x_reg~1_combout ;
wire \d0|y_out[4]~9 ;
wire \d0|y_out[5]~10_combout ;
wire \SW[6]~input_o ;
wire \d0|x_reg~0_combout ;
wire \d0|y_out[5]~11 ;
wire \d0|y_out[6]~12_combout ;
wire \d0|y_out[3]~6_combout ;
wire \VGA|LessThan3~0_combout ;
wire \c0|ld_x_out~combout ;
wire \c0|ld_x_out~clkctrl_outclk ;
wire \d0|x_out[0]~1 ;
wire \d0|x_out[1]~3 ;
wire \d0|x_out[2]~5 ;
wire \d0|x_out[3]~7 ;
wire \d0|x_out[4]~9 ;
wire \d0|x_out[5]~11 ;
wire \d0|x_out[6]~13 ;
wire \d0|x_out[7]~14_combout ;
wire \d0|x_out[5]~10_combout ;
wire \d0|x_out[6]~12_combout ;
wire \VGA|writeEn~0_combout ;
wire \VGA|writeEn~1_combout ;
wire \d0|y_out[2]~4_combout ;
wire \d0|y_out[1]~2_combout ;
wire \d0|y_out[0]~0_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \c0|colour~combout ;
wire \SW[9]~input_o ;
wire \d0|colour_out[2]~0_combout ;
wire \d0|x_out[0]~0_combout ;
wire \d0|x_out[1]~2_combout ;
wire \d0|x_out[2]~4_combout ;
wire \d0|x_out[3]~6_combout ;
wire \d0|x_out[4]~8_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \SW[8]~input_o ;
wire \d0|colour_out[1]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ;
wire \SW[7]~input_o ;
wire \d0|colour_out[0]~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [3:0] \d0|posCounter ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [6:0] \d0|y_reg ;
wire [7:0] \d0|x_reg ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [9:0] \VGA|controller|yCounter ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [9:0] \VGA|controller|xCounter ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [27:0] \d0|wCounter ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y41_N13
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N15
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N17
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N19
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N21
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (\VGA|controller|Add0~16_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~16_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h0C0C;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N31
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|xCounter [9] $ (\VGA|controller|Add0~17 )

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h3C3C;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|Add0~18_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h0F00;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N1
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|xCounter [4] & (\VGA|controller|xCounter [9] & !\VGA|controller|xCounter [7])))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [4]),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0080;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [0] & (\VGA|controller|xCounter [1] & (!\VGA|controller|xCounter [5] & !\VGA|controller|xCounter [6])))

	.dataa(\VGA|controller|xCounter [0]),
	.datab(\VGA|controller|xCounter [1]),
	.datac(\VGA|controller|xCounter [5]),
	.datad(\VGA|controller|xCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0008;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|xCounter [3] & (\VGA|controller|Equal0~1_combout  & \VGA|controller|Equal0~0_combout )))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(\VGA|controller|xCounter [3]),
	.datac(\VGA|controller|Equal0~1_combout ),
	.datad(\VGA|controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|Add0~10_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h00F0;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N5
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N25
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N27
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [0] & \VGA|controller|xCounter [1])))

	.dataa(\VGA|controller|xCounter [0]),
	.datab(\VGA|controller|xCounter [3]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFFEC;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [5] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [4] & \VGA|controller|xCounter [6]))) # (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|VGA_HS1~0_combout ),
	.datab(\VGA|controller|xCounter [4]),
	.datac(\VGA|controller|xCounter [5]),
	.datad(\VGA|controller|xCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8007;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (((\VGA|controller|xCounter [8]) # (\VGA|controller|VGA_HS1~1_combout )) # (!\VGA|controller|xCounter [9])) # (!\VGA|controller|xCounter [7])

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|xCounter [9]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|VGA_HS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFFF7;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N19
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = \VGA|controller|VGA_HS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_HS1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N13
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~0_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [0]) # 
// ((\VGA|controller|Add1~0_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N31
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \VGA|controller|yCounter[1]~9 (
// Equation(s):
// \VGA|controller|yCounter[1]~9_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~2_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [1]) # 
// ((\VGA|controller|Add1~2_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~9 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N25
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~9_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [2]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~4_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [2]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|Add1~4_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N13
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~8_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [4]) # 
// ((\VGA|controller|Add1~8_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~8_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N21
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \VGA|controller|yCounter[5]~4 (
// Equation(s):
// \VGA|controller|yCounter[5]~4_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [5] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~10_combout ) # 
// ((\VGA|controller|yCounter [5] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~10_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~4 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N9
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \VGA|controller|yCounter[6]~3 (
// Equation(s):
// \VGA|controller|yCounter[6]~3_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~12_combout ) # 
// ((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~12_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~3 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N3
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \VGA|controller|yCounter[7]~2 (
// Equation(s):
// \VGA|controller|yCounter[7]~2_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~14_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [7]) # 
// ((\VGA|controller|Add1~14_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~14_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~2 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N23
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \VGA|controller|yCounter[8]~1 (
// Equation(s):
// \VGA|controller|yCounter[8]~1_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~16_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [8]) # 
// ((\VGA|controller|Add1~16_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~16_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~1 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N29
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|yCounter [9] $ (\VGA|controller|Add1~17 )

	.dataa(\VGA|controller|yCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \VGA|controller|yCounter[9]~8 (
// Equation(s):
// \VGA|controller|yCounter[9]~8_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~18_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [9]) # 
// ((\VGA|controller|Add1~18_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~18_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~8 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N27
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~8_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (\VGA|controller|yCounter [3] & (\VGA|controller|yCounter [9] & (\VGA|controller|yCounter [2] & !\VGA|controller|yCounter [4])))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h0080;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [6] & !\VGA|controller|yCounter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h000F;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [0] & !\VGA|controller|yCounter [1])))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|yCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~0_combout  & (\VGA|controller|always1~2_combout  & \VGA|controller|always1~1_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|always1~0_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|always1~1_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'h80FF;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [3] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~6_combout ) # 
// ((\VGA|controller|yCounter [3] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~6_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N7
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\SW[15]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ((\VGA|controller|yCounter [9]) # ((\VGA|controller|yCounter [4]) # (!\VGA|controller|yCounter [2]))) # (!\VGA|controller|yCounter [3])

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hFFDF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [5] & \VGA|controller|yCounter [8])))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|yCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = (\VGA|controller|VGA_VS1~0_combout ) # ((\VGA|controller|yCounter [0] $ (!\VGA|controller|yCounter [1])) # (!\VGA|controller|VGA_VS1~1_combout ))

	.dataa(\VGA|controller|VGA_VS1~0_combout ),
	.datab(\VGA|controller|VGA_VS1~1_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|yCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hFBBF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N1
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N17
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0057;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (\VGA|controller|VGA_BLANK1~0_combout  & !\VGA|controller|VGA_VS1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|VGA_BLANK1~0_combout ),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h00F0;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N25
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N12
cycloneive_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = \VGA|controller|VGA_BLANK1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_BLANK1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N13
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] $ (VCC))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [4] $ (\VGA|controller|yCounter [6] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [6]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [6] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [7] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [7] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [7]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [8] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [2] $ (VCC))) # (!\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [2] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|xCounter [8] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|xCounter [8] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|xCounter [8]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|xCounter [9] $ (\VGA|controller|controller_translator|Add0~0_combout  $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|xCounter [9] & ((\VGA|controller|controller_translator|Add0~0_combout ) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # (!\VGA|controller|xCounter [9] & 
// (\VGA|controller|controller_translator|Add0~0_combout  & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|controller_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(\VGA|controller|controller_translator|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|mem_address[13]~17  $ (\VGA|controller|controller_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|Add0~14_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y41_N31
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N12
cycloneive_lcell_comb \d0|posCounter~1 (
// Equation(s):
// \d0|posCounter~1_combout  = (\SW[15]~input_o  & !\d0|posCounter [0])

	.dataa(gnd),
	.datab(\SW[15]~input_o ),
	.datac(\d0|posCounter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|posCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|posCounter~1 .lut_mask = 16'h0C0C;
defparam \d0|posCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N22
cycloneive_lcell_comb \c0|current_state~18 (
// Equation(s):
// \c0|current_state~18_combout  = ((!\SW[17]~input_o  & !\c0|current_state.S_LOAD_X~q )) # (!\SW[15]~input_o )

	.dataa(\SW[15]~input_o ),
	.datab(\SW[17]~input_o ),
	.datac(\c0|current_state.S_LOAD_X~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c0|current_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~18 .lut_mask = 16'h5757;
defparam \c0|current_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N20
cycloneive_lcell_comb \c0|current_state~19 (
// Equation(s):
// \c0|current_state~19_combout  = (!\c0|current_state~18_combout  & ((!\d0|Equal0~0_combout ) # (!\c0|current_state.S_DELETE~q )))

	.dataa(\c0|current_state.S_DELETE~q ),
	.datab(gnd),
	.datac(\d0|Equal0~0_combout ),
	.datad(\c0|current_state~18_combout ),
	.cin(gnd),
	.combout(\c0|current_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~19 .lut_mask = 16'h005F;
defparam \c0|current_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N23
dffeas \c0|current_state.S_LOAD_X (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\c0|current_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_LOAD_X~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_LOAD_X .is_wysiwyg = "true";
defparam \c0|current_state.S_LOAD_X .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N12
cycloneive_lcell_comb \c0|current_state~16 (
// Equation(s):
// \c0|current_state~16_combout  = (\SW[15]~input_o  & (\SW[17]~input_o  & ((\c0|current_state.S_LOAD_X_WAIT~q ) # (!\c0|current_state.S_LOAD_X~q ))))

	.dataa(\SW[15]~input_o ),
	.datab(\SW[17]~input_o ),
	.datac(\c0|current_state.S_LOAD_X~q ),
	.datad(\c0|current_state.S_LOAD_X_WAIT~q ),
	.cin(gnd),
	.combout(\c0|current_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~16 .lut_mask = 16'h8808;
defparam \c0|current_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N31
dffeas \c0|current_state.S_LOAD_X_WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\c0|current_state~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_LOAD_X_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_LOAD_X_WAIT .is_wysiwyg = "true";
defparam \c0|current_state.S_LOAD_X_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N24
cycloneive_lcell_comb \c0|current_state~17 (
// Equation(s):
// \c0|current_state~17_combout  = (\SW[15]~input_o  & (!\SW[17]~input_o  & ((\c0|current_state.S_LOAD_Y~q ) # (\c0|current_state.S_LOAD_X_WAIT~q ))))

	.dataa(\SW[15]~input_o ),
	.datab(\c0|current_state.S_LOAD_Y~q ),
	.datac(\SW[17]~input_o ),
	.datad(\c0|current_state.S_LOAD_X_WAIT~q ),
	.cin(gnd),
	.combout(\c0|current_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~17 .lut_mask = 16'h0A08;
defparam \c0|current_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N20
cycloneive_lcell_comb \c0|current_state.S_LOAD_Y~feeder (
// Equation(s):
// \c0|current_state.S_LOAD_Y~feeder_combout  = \c0|current_state~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\c0|current_state~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c0|current_state.S_LOAD_Y~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state.S_LOAD_Y~feeder .lut_mask = 16'hF0F0;
defparam \c0|current_state.S_LOAD_Y~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y39_N21
dffeas \c0|current_state.S_LOAD_Y (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|current_state.S_LOAD_Y~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_LOAD_Y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_LOAD_Y .is_wysiwyg = "true";
defparam \c0|current_state.S_LOAD_Y .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N18
cycloneive_lcell_comb \c0|current_state~15 (
// Equation(s):
// \c0|current_state~15_combout  = (\SW[15]~input_o  & (\SW[17]~input_o  & ((\c0|current_state.S_LOAD_Y_WAIT~q ) # (\c0|current_state.S_LOAD_Y~q ))))

	.dataa(\SW[15]~input_o ),
	.datab(\SW[17]~input_o ),
	.datac(\c0|current_state.S_LOAD_Y_WAIT~q ),
	.datad(\c0|current_state.S_LOAD_Y~q ),
	.cin(gnd),
	.combout(\c0|current_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~15 .lut_mask = 16'h8880;
defparam \c0|current_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N19
dffeas \c0|current_state.S_LOAD_Y_WAIT (
	.clk(\CLOCK_50~input_o ),
	.d(\c0|current_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_LOAD_Y_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_LOAD_Y_WAIT .is_wysiwyg = "true";
defparam \c0|current_state.S_LOAD_Y_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N4
cycloneive_lcell_comb \c0|Selector4~0 (
// Equation(s):
// \c0|Selector4~0_combout  = (\c0|current_state.S_LOAD_Y_WAIT~q  & (((\c0|current_state.S_PLOT~q  & !\d0|Equal0~0_combout )) # (!\SW[17]~input_o ))) # (!\c0|current_state.S_LOAD_Y_WAIT~q  & (((\c0|current_state.S_PLOT~q  & !\d0|Equal0~0_combout ))))

	.dataa(\c0|current_state.S_LOAD_Y_WAIT~q ),
	.datab(\SW[17]~input_o ),
	.datac(\c0|current_state.S_PLOT~q ),
	.datad(\d0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector4~0 .lut_mask = 16'h22F2;
defparam \c0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y39_N25
dffeas \c0|current_state.S_PLOT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\c0|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[15]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_PLOT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_PLOT .is_wysiwyg = "true";
defparam \c0|current_state.S_PLOT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N30
cycloneive_lcell_comb \d0|posCounter[0]~0 (
// Equation(s):
// \d0|posCounter[0]~0_combout  = (\c0|current_state.S_PLOT~q ) # ((\c0|current_state.S_DELETE~q ) # (!\SW[15]~input_o ))

	.dataa(\c0|current_state.S_PLOT~q ),
	.datab(\SW[15]~input_o ),
	.datac(\c0|current_state.S_DELETE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|posCounter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|posCounter[0]~0 .lut_mask = 16'hFBFB;
defparam \d0|posCounter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N13
dffeas \d0|posCounter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|posCounter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|posCounter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|posCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|posCounter[0] .is_wysiwyg = "true";
defparam \d0|posCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N28
cycloneive_lcell_comb \d0|Add0~2 (
// Equation(s):
// \d0|Add0~2_combout  = \d0|posCounter [1] $ (\d0|posCounter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|posCounter [1]),
	.datad(\d0|posCounter [0]),
	.cin(gnd),
	.combout(\d0|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Add0~2 .lut_mask = 16'h0FF0;
defparam \d0|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N29
dffeas \d0|posCounter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[15]~input_o ),
	.sload(gnd),
	.ena(\d0|posCounter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|posCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|posCounter[1] .is_wysiwyg = "true";
defparam \d0|posCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N2
cycloneive_lcell_comb \d0|Add0~1 (
// Equation(s):
// \d0|Add0~1_combout  = \d0|posCounter [2] $ (((\d0|posCounter [1] & \d0|posCounter [0])))

	.dataa(gnd),
	.datab(\d0|posCounter [1]),
	.datac(\d0|posCounter [2]),
	.datad(\d0|posCounter [0]),
	.cin(gnd),
	.combout(\d0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Add0~1 .lut_mask = 16'h3CF0;
defparam \d0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N3
dffeas \d0|posCounter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[15]~input_o ),
	.sload(gnd),
	.ena(\d0|posCounter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|posCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|posCounter[2] .is_wysiwyg = "true";
defparam \d0|posCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N0
cycloneive_lcell_comb \d0|Add0~0 (
// Equation(s):
// \d0|Add0~0_combout  = \d0|posCounter [3] $ (((\d0|posCounter [0] & (\d0|posCounter [2] & \d0|posCounter [1]))))

	.dataa(\d0|posCounter [0]),
	.datab(\d0|posCounter [2]),
	.datac(\d0|posCounter [3]),
	.datad(\d0|posCounter [1]),
	.cin(gnd),
	.combout(\d0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Add0~0 .lut_mask = 16'h78F0;
defparam \d0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N1
dffeas \d0|posCounter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[15]~input_o ),
	.sload(gnd),
	.ena(\d0|posCounter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|posCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|posCounter[3] .is_wysiwyg = "true";
defparam \d0|posCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N4
cycloneive_lcell_comb \d0|Equal0~0 (
// Equation(s):
// \d0|Equal0~0_combout  = (\d0|posCounter [0] & (\d0|posCounter [2] & (\d0|posCounter [3] & \d0|posCounter [1])))

	.dataa(\d0|posCounter [0]),
	.datab(\d0|posCounter [2]),
	.datac(\d0|posCounter [3]),
	.datad(\d0|posCounter [1]),
	.cin(gnd),
	.combout(\d0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Equal0~0 .lut_mask = 16'h8000;
defparam \d0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N4
cycloneive_lcell_comb \d0|Add1~0 (
// Equation(s):
// \d0|Add1~0_combout  = \d0|wCounter [0] $ (VCC)
// \d0|Add1~1  = CARRY(\d0|wCounter [0])

	.dataa(gnd),
	.datab(\d0|wCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|Add1~0_combout ),
	.cout(\d0|Add1~1 ));
// synopsys translate_off
defparam \d0|Add1~0 .lut_mask = 16'h33CC;
defparam \d0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N22
cycloneive_lcell_comb \d0|Equal1~5 (
// Equation(s):
// \d0|Equal1~5_combout  = (!\d0|wCounter [3] & (!\d0|wCounter [2] & (!\d0|wCounter [0] & !\d0|wCounter [1])))

	.dataa(\d0|wCounter [3]),
	.datab(\d0|wCounter [2]),
	.datac(\d0|wCounter [0]),
	.datad(\d0|wCounter [1]),
	.cin(gnd),
	.combout(\d0|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Equal1~5 .lut_mask = 16'h0001;
defparam \d0|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N18
cycloneive_lcell_comb \d0|Equal1~3 (
// Equation(s):
// \d0|Equal1~3_combout  = (!\d0|wCounter [8] & (!\d0|wCounter [11] & (!\d0|wCounter [9] & !\d0|wCounter [10])))

	.dataa(\d0|wCounter [8]),
	.datab(\d0|wCounter [11]),
	.datac(\d0|wCounter [9]),
	.datad(\d0|wCounter [10]),
	.cin(gnd),
	.combout(\d0|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Equal1~3 .lut_mask = 16'h0001;
defparam \d0|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N0
cycloneive_lcell_comb \d0|Equal1~4 (
// Equation(s):
// \d0|Equal1~4_combout  = (!\d0|wCounter [5] & (!\d0|wCounter [6] & (!\d0|wCounter [7] & !\d0|wCounter [4])))

	.dataa(\d0|wCounter [5]),
	.datab(\d0|wCounter [6]),
	.datac(\d0|wCounter [7]),
	.datad(\d0|wCounter [4]),
	.cin(gnd),
	.combout(\d0|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Equal1~4 .lut_mask = 16'h0001;
defparam \d0|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N28
cycloneive_lcell_comb \d0|Equal1~2 (
// Equation(s):
// \d0|Equal1~2_combout  = (!\d0|wCounter [12] & (!\d0|wCounter [15] & (!\d0|wCounter [14] & !\d0|wCounter [13])))

	.dataa(\d0|wCounter [12]),
	.datab(\d0|wCounter [15]),
	.datac(\d0|wCounter [14]),
	.datad(\d0|wCounter [13]),
	.cin(gnd),
	.combout(\d0|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Equal1~2 .lut_mask = 16'h0001;
defparam \d0|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N24
cycloneive_lcell_comb \d0|Equal1~6 (
// Equation(s):
// \d0|Equal1~6_combout  = (\d0|Equal1~5_combout  & (\d0|Equal1~3_combout  & (\d0|Equal1~4_combout  & \d0|Equal1~2_combout )))

	.dataa(\d0|Equal1~5_combout ),
	.datab(\d0|Equal1~3_combout ),
	.datac(\d0|Equal1~4_combout ),
	.datad(\d0|Equal1~2_combout ),
	.cin(gnd),
	.combout(\d0|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Equal1~6 .lut_mask = 16'h8000;
defparam \d0|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N14
cycloneive_lcell_comb \c0|WideNor0~0 (
// Equation(s):
// \c0|WideNor0~0_combout  = (\c0|current_state.S_LOAD_X_WAIT~q ) # (\c0|current_state.S_LOAD_Y_WAIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c0|current_state.S_LOAD_X_WAIT~q ),
	.datad(\c0|current_state.S_LOAD_Y_WAIT~q ),
	.cin(gnd),
	.combout(\c0|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|WideNor0~0 .lut_mask = 16'hFFF0;
defparam \c0|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \c0|WideNor0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\c0|WideNor0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c0|WideNor0~0clkctrl_outclk ));
// synopsys translate_off
defparam \c0|WideNor0~0clkctrl .clock_type = "global clock";
defparam \c0|WideNor0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N18
cycloneive_lcell_comb \c0|WideOr10 (
// Equation(s):
// \c0|WideOr10~combout  = (\c0|current_state.S_LOAD_Y~q ) # ((\c0|current_state.S_DELETE~q ) # (\c0|current_state.S_PLOT~q ))

	.dataa(gnd),
	.datab(\c0|current_state.S_LOAD_Y~q ),
	.datac(\c0|current_state.S_DELETE~q ),
	.datad(\c0|current_state.S_PLOT~q ),
	.cin(gnd),
	.combout(\c0|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \c0|WideOr10 .lut_mask = 16'hFFFC;
defparam \c0|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N10
cycloneive_lcell_comb \c0|wait_counter (
// Equation(s):
// \c0|wait_counter~combout  = (GLOBAL(\c0|WideNor0~0clkctrl_outclk ) & (\c0|wait_counter~combout )) # (!GLOBAL(\c0|WideNor0~0clkctrl_outclk ) & ((!\c0|WideOr10~combout )))

	.dataa(\c0|wait_counter~combout ),
	.datab(gnd),
	.datac(\c0|WideNor0~0clkctrl_outclk ),
	.datad(\c0|WideOr10~combout ),
	.cin(gnd),
	.combout(\c0|wait_counter~combout ),
	.cout());
// synopsys translate_off
defparam \c0|wait_counter .lut_mask = 16'hA0AF;
defparam \c0|wait_counter .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N28
cycloneive_lcell_comb \d0|wCounter[23]~12 (
// Equation(s):
// \d0|wCounter[23]~12_combout  = (\c0|wait_counter~combout ) # ((\d0|Equal1~10_combout  & \d0|Equal1~6_combout ))

	.dataa(gnd),
	.datab(\d0|Equal1~10_combout ),
	.datac(\d0|Equal1~6_combout ),
	.datad(\c0|wait_counter~combout ),
	.cin(gnd),
	.combout(\d0|wCounter[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[23]~12 .lut_mask = 16'hFFC0;
defparam \d0|wCounter[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N30
cycloneive_lcell_comb \d0|wCounter[0]~29 (
// Equation(s):
// \d0|wCounter[0]~29_combout  = (\d0|wCounter[15]~13_combout  & (((\d0|wCounter [0]) # (\d0|wCounter[23]~12_combout )))) # (!\d0|wCounter[15]~13_combout  & (\d0|Add1~0_combout  & ((\d0|wCounter [0]) # (\d0|wCounter[23]~12_combout ))))

	.dataa(\d0|wCounter[15]~13_combout ),
	.datab(\d0|Add1~0_combout ),
	.datac(\d0|wCounter [0]),
	.datad(\d0|wCounter[23]~12_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[0]~29 .lut_mask = 16'hEEE0;
defparam \d0|wCounter[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y39_N31
dffeas \d0|wCounter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[0]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[0] .is_wysiwyg = "true";
defparam \d0|wCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N6
cycloneive_lcell_comb \d0|Add1~2 (
// Equation(s):
// \d0|Add1~2_combout  = (\d0|wCounter [1] & (\d0|Add1~1  & VCC)) # (!\d0|wCounter [1] & (!\d0|Add1~1 ))
// \d0|Add1~3  = CARRY((!\d0|wCounter [1] & !\d0|Add1~1 ))

	.dataa(\d0|wCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~1 ),
	.combout(\d0|Add1~2_combout ),
	.cout(\d0|Add1~3 ));
// synopsys translate_off
defparam \d0|Add1~2 .lut_mask = 16'hA505;
defparam \d0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N16
cycloneive_lcell_comb \d0|wCounter[1]~28 (
// Equation(s):
// \d0|wCounter[1]~28_combout  = (\d0|Add1~2_combout  & ((\d0|wCounter[23]~12_combout ) # ((\d0|wCounter [1])))) # (!\d0|Add1~2_combout  & (\d0|wCounter[15]~13_combout  & ((\d0|wCounter[23]~12_combout ) # (\d0|wCounter [1]))))

	.dataa(\d0|Add1~2_combout ),
	.datab(\d0|wCounter[23]~12_combout ),
	.datac(\d0|wCounter [1]),
	.datad(\d0|wCounter[15]~13_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[1]~28 .lut_mask = 16'hFCA8;
defparam \d0|wCounter[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y39_N17
dffeas \d0|wCounter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[1]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[1] .is_wysiwyg = "true";
defparam \d0|wCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N8
cycloneive_lcell_comb \d0|Add1~4 (
// Equation(s):
// \d0|Add1~4_combout  = (\d0|wCounter [2] & ((GND) # (!\d0|Add1~3 ))) # (!\d0|wCounter [2] & (\d0|Add1~3  $ (GND)))
// \d0|Add1~5  = CARRY((\d0|wCounter [2]) # (!\d0|Add1~3 ))

	.dataa(\d0|wCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~3 ),
	.combout(\d0|Add1~4_combout ),
	.cout(\d0|Add1~5 ));
// synopsys translate_off
defparam \d0|Add1~4 .lut_mask = 16'h5AAF;
defparam \d0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N4
cycloneive_lcell_comb \d0|wCounter[2]~27 (
// Equation(s):
// \d0|wCounter[2]~27_combout  = (\d0|wCounter[15]~13_combout  & (((\d0|wCounter [2]) # (\d0|wCounter[23]~12_combout )))) # (!\d0|wCounter[15]~13_combout  & (\d0|Add1~4_combout  & ((\d0|wCounter [2]) # (\d0|wCounter[23]~12_combout ))))

	.dataa(\d0|wCounter[15]~13_combout ),
	.datab(\d0|Add1~4_combout ),
	.datac(\d0|wCounter [2]),
	.datad(\d0|wCounter[23]~12_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[2]~27 .lut_mask = 16'hEEE0;
defparam \d0|wCounter[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y39_N5
dffeas \d0|wCounter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[2]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[2] .is_wysiwyg = "true";
defparam \d0|wCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N10
cycloneive_lcell_comb \d0|Add1~6 (
// Equation(s):
// \d0|Add1~6_combout  = (\d0|wCounter [3] & (\d0|Add1~5  & VCC)) # (!\d0|wCounter [3] & (!\d0|Add1~5 ))
// \d0|Add1~7  = CARRY((!\d0|wCounter [3] & !\d0|Add1~5 ))

	.dataa(gnd),
	.datab(\d0|wCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~5 ),
	.combout(\d0|Add1~6_combout ),
	.cout(\d0|Add1~7 ));
// synopsys translate_off
defparam \d0|Add1~6 .lut_mask = 16'hC303;
defparam \d0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N2
cycloneive_lcell_comb \d0|wCounter[3]~26 (
// Equation(s):
// \d0|wCounter[3]~26_combout  = (\d0|wCounter[15]~13_combout  & (((\d0|wCounter [3]) # (\d0|wCounter[23]~12_combout )))) # (!\d0|wCounter[15]~13_combout  & (\d0|Add1~6_combout  & ((\d0|wCounter [3]) # (\d0|wCounter[23]~12_combout ))))

	.dataa(\d0|wCounter[15]~13_combout ),
	.datab(\d0|Add1~6_combout ),
	.datac(\d0|wCounter [3]),
	.datad(\d0|wCounter[23]~12_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[3]~26 .lut_mask = 16'hEEE0;
defparam \d0|wCounter[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y39_N3
dffeas \d0|wCounter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[3] .is_wysiwyg = "true";
defparam \d0|wCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N12
cycloneive_lcell_comb \d0|Add1~8 (
// Equation(s):
// \d0|Add1~8_combout  = (\d0|wCounter [4] & ((GND) # (!\d0|Add1~7 ))) # (!\d0|wCounter [4] & (\d0|Add1~7  $ (GND)))
// \d0|Add1~9  = CARRY((\d0|wCounter [4]) # (!\d0|Add1~7 ))

	.dataa(\d0|wCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~7 ),
	.combout(\d0|Add1~8_combout ),
	.cout(\d0|Add1~9 ));
// synopsys translate_off
defparam \d0|Add1~8 .lut_mask = 16'h5AAF;
defparam \d0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N16
cycloneive_lcell_comb \d0|wCounter[4]~25 (
// Equation(s):
// \d0|wCounter[4]~25_combout  = (\d0|wCounter[15]~13_combout  & (((\d0|wCounter [4]) # (\d0|wCounter[23]~12_combout )))) # (!\d0|wCounter[15]~13_combout  & (\d0|Add1~8_combout  & ((\d0|wCounter [4]) # (\d0|wCounter[23]~12_combout ))))

	.dataa(\d0|wCounter[15]~13_combout ),
	.datab(\d0|Add1~8_combout ),
	.datac(\d0|wCounter [4]),
	.datad(\d0|wCounter[23]~12_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[4]~25 .lut_mask = 16'hEEE0;
defparam \d0|wCounter[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y39_N17
dffeas \d0|wCounter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[4] .is_wysiwyg = "true";
defparam \d0|wCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N14
cycloneive_lcell_comb \d0|Add1~10 (
// Equation(s):
// \d0|Add1~10_combout  = (\d0|wCounter [5] & (\d0|Add1~9  & VCC)) # (!\d0|wCounter [5] & (!\d0|Add1~9 ))
// \d0|Add1~11  = CARRY((!\d0|wCounter [5] & !\d0|Add1~9 ))

	.dataa(\d0|wCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~9 ),
	.combout(\d0|Add1~10_combout ),
	.cout(\d0|Add1~11 ));
// synopsys translate_off
defparam \d0|Add1~10 .lut_mask = 16'hA505;
defparam \d0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N6
cycloneive_lcell_comb \d0|wCounter[5]~24 (
// Equation(s):
// \d0|wCounter[5]~24_combout  = (\d0|Equal1~11_combout ) # ((\c0|wait_counter~combout  & (\d0|Add1~10_combout )) # (!\c0|wait_counter~combout  & ((\d0|wCounter [5]))))

	.dataa(\d0|Add1~10_combout ),
	.datab(\d0|Equal1~11_combout ),
	.datac(\d0|wCounter [5]),
	.datad(\c0|wait_counter~combout ),
	.cin(gnd),
	.combout(\d0|wCounter[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[5]~24 .lut_mask = 16'hEEFC;
defparam \d0|wCounter[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N7
dffeas \d0|wCounter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[5] .is_wysiwyg = "true";
defparam \d0|wCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N16
cycloneive_lcell_comb \d0|Add1~12 (
// Equation(s):
// \d0|Add1~12_combout  = (\d0|wCounter [6] & ((GND) # (!\d0|Add1~11 ))) # (!\d0|wCounter [6] & (\d0|Add1~11  $ (GND)))
// \d0|Add1~13  = CARRY((\d0|wCounter [6]) # (!\d0|Add1~11 ))

	.dataa(\d0|wCounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~11 ),
	.combout(\d0|Add1~12_combout ),
	.cout(\d0|Add1~13 ));
// synopsys translate_off
defparam \d0|Add1~12 .lut_mask = 16'h5AAF;
defparam \d0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N22
cycloneive_lcell_comb \d0|wCounter[6]~23 (
// Equation(s):
// \d0|wCounter[6]~23_combout  = (\d0|wCounter[15]~13_combout  & (((\d0|wCounter [6]) # (\d0|wCounter[23]~12_combout )))) # (!\d0|wCounter[15]~13_combout  & (\d0|Add1~12_combout  & ((\d0|wCounter [6]) # (\d0|wCounter[23]~12_combout ))))

	.dataa(\d0|wCounter[15]~13_combout ),
	.datab(\d0|Add1~12_combout ),
	.datac(\d0|wCounter [6]),
	.datad(\d0|wCounter[23]~12_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[6]~23 .lut_mask = 16'hEEE0;
defparam \d0|wCounter[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y39_N23
dffeas \d0|wCounter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[6] .is_wysiwyg = "true";
defparam \d0|wCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N18
cycloneive_lcell_comb \d0|Add1~14 (
// Equation(s):
// \d0|Add1~14_combout  = (\d0|wCounter [7] & (\d0|Add1~13  & VCC)) # (!\d0|wCounter [7] & (!\d0|Add1~13 ))
// \d0|Add1~15  = CARRY((!\d0|wCounter [7] & !\d0|Add1~13 ))

	.dataa(\d0|wCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~13 ),
	.combout(\d0|Add1~14_combout ),
	.cout(\d0|Add1~15 ));
// synopsys translate_off
defparam \d0|Add1~14 .lut_mask = 16'hA505;
defparam \d0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N20
cycloneive_lcell_comb \d0|wCounter[7]~22 (
// Equation(s):
// \d0|wCounter[7]~22_combout  = (\d0|wCounter[15]~13_combout  & (((\d0|wCounter [7]) # (\d0|wCounter[23]~12_combout )))) # (!\d0|wCounter[15]~13_combout  & (\d0|Add1~14_combout  & ((\d0|wCounter [7]) # (\d0|wCounter[23]~12_combout ))))

	.dataa(\d0|wCounter[15]~13_combout ),
	.datab(\d0|Add1~14_combout ),
	.datac(\d0|wCounter [7]),
	.datad(\d0|wCounter[23]~12_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[7]~22 .lut_mask = 16'hEEE0;
defparam \d0|wCounter[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y39_N21
dffeas \d0|wCounter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[7] .is_wysiwyg = "true";
defparam \d0|wCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N20
cycloneive_lcell_comb \d0|Add1~16 (
// Equation(s):
// \d0|Add1~16_combout  = (\d0|wCounter [8] & ((GND) # (!\d0|Add1~15 ))) # (!\d0|wCounter [8] & (\d0|Add1~15  $ (GND)))
// \d0|Add1~17  = CARRY((\d0|wCounter [8]) # (!\d0|Add1~15 ))

	.dataa(gnd),
	.datab(\d0|wCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~15 ),
	.combout(\d0|Add1~16_combout ),
	.cout(\d0|Add1~17 ));
// synopsys translate_off
defparam \d0|Add1~16 .lut_mask = 16'h3CCF;
defparam \d0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N28
cycloneive_lcell_comb \d0|Equal1~7 (
// Equation(s):
// \d0|Equal1~7_combout  = (!\d0|wCounter [18] & (!\d0|wCounter [16] & (!\d0|wCounter [17] & !\d0|wCounter [19])))

	.dataa(\d0|wCounter [18]),
	.datab(\d0|wCounter [16]),
	.datac(\d0|wCounter [17]),
	.datad(\d0|wCounter [19]),
	.cin(gnd),
	.combout(\d0|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Equal1~7 .lut_mask = 16'h0001;
defparam \d0|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N14
cycloneive_lcell_comb \d0|wCounter[10]~42 (
// Equation(s):
// \d0|wCounter[10]~42_combout  = (((!\d0|Equal1~6_combout ) # (!\d0|Equal1~7_combout )) # (!\d0|Equal1~9_combout )) # (!\d0|Equal1~8_combout )

	.dataa(\d0|Equal1~8_combout ),
	.datab(\d0|Equal1~9_combout ),
	.datac(\d0|Equal1~7_combout ),
	.datad(\d0|Equal1~6_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[10]~42 .lut_mask = 16'h7FFF;
defparam \d0|wCounter[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N12
cycloneive_lcell_comb \d0|wCounter[8]~21 (
// Equation(s):
// \d0|wCounter[8]~21_combout  = (\d0|wCounter[10]~42_combout  & ((\c0|wait_counter~combout  & (\d0|Add1~16_combout )) # (!\c0|wait_counter~combout  & ((\d0|wCounter [8])))))

	.dataa(\d0|Add1~16_combout ),
	.datab(\c0|wait_counter~combout ),
	.datac(\d0|wCounter [8]),
	.datad(\d0|wCounter[10]~42_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[8]~21 .lut_mask = 16'hB800;
defparam \d0|wCounter[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y39_N13
dffeas \d0|wCounter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[8]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[8] .is_wysiwyg = "true";
defparam \d0|wCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N22
cycloneive_lcell_comb \d0|Add1~18 (
// Equation(s):
// \d0|Add1~18_combout  = (\d0|wCounter [9] & (\d0|Add1~17  & VCC)) # (!\d0|wCounter [9] & (!\d0|Add1~17 ))
// \d0|Add1~19  = CARRY((!\d0|wCounter [9] & !\d0|Add1~17 ))

	.dataa(\d0|wCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~17 ),
	.combout(\d0|Add1~18_combout ),
	.cout(\d0|Add1~19 ));
// synopsys translate_off
defparam \d0|Add1~18 .lut_mask = 16'hA505;
defparam \d0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N26
cycloneive_lcell_comb \d0|wCounter[9]~20 (
// Equation(s):
// \d0|wCounter[9]~20_combout  = (\d0|Add1~18_combout  & (((!\d0|wCounter[23]~12_combout  & \d0|wCounter [9])) # (!\d0|wCounter[15]~13_combout ))) # (!\d0|Add1~18_combout  & (!\d0|wCounter[23]~12_combout  & (\d0|wCounter [9])))

	.dataa(\d0|Add1~18_combout ),
	.datab(\d0|wCounter[23]~12_combout ),
	.datac(\d0|wCounter [9]),
	.datad(\d0|wCounter[15]~13_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[9]~20 .lut_mask = 16'h30BA;
defparam \d0|wCounter[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y39_N27
dffeas \d0|wCounter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[9]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[9] .is_wysiwyg = "true";
defparam \d0|wCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N24
cycloneive_lcell_comb \d0|Add1~20 (
// Equation(s):
// \d0|Add1~20_combout  = (\d0|wCounter [10] & ((GND) # (!\d0|Add1~19 ))) # (!\d0|wCounter [10] & (\d0|Add1~19  $ (GND)))
// \d0|Add1~21  = CARRY((\d0|wCounter [10]) # (!\d0|Add1~19 ))

	.dataa(\d0|wCounter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~19 ),
	.combout(\d0|Add1~20_combout ),
	.cout(\d0|Add1~21 ));
// synopsys translate_off
defparam \d0|Add1~20 .lut_mask = 16'h5AAF;
defparam \d0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N0
cycloneive_lcell_comb \d0|wCounter[10]~19 (
// Equation(s):
// \d0|wCounter[10]~19_combout  = (\d0|wCounter[10]~42_combout  & ((\c0|wait_counter~combout  & (\d0|Add1~20_combout )) # (!\c0|wait_counter~combout  & ((\d0|wCounter [10])))))

	.dataa(\d0|Add1~20_combout ),
	.datab(\c0|wait_counter~combout ),
	.datac(\d0|wCounter [10]),
	.datad(\d0|wCounter[10]~42_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[10]~19 .lut_mask = 16'hB800;
defparam \d0|wCounter[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y39_N1
dffeas \d0|wCounter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[10]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[10] .is_wysiwyg = "true";
defparam \d0|wCounter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N26
cycloneive_lcell_comb \d0|Add1~22 (
// Equation(s):
// \d0|Add1~22_combout  = (\d0|wCounter [11] & (\d0|Add1~21  & VCC)) # (!\d0|wCounter [11] & (!\d0|Add1~21 ))
// \d0|Add1~23  = CARRY((!\d0|wCounter [11] & !\d0|Add1~21 ))

	.dataa(gnd),
	.datab(\d0|wCounter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~21 ),
	.combout(\d0|Add1~22_combout ),
	.cout(\d0|Add1~23 ));
// synopsys translate_off
defparam \d0|Add1~22 .lut_mask = 16'hC303;
defparam \d0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N2
cycloneive_lcell_comb \d0|wCounter[11]~18 (
// Equation(s):
// \d0|wCounter[11]~18_combout  = (\d0|Add1~22_combout  & (((!\d0|wCounter[23]~12_combout  & \d0|wCounter [11])) # (!\d0|wCounter[15]~13_combout ))) # (!\d0|Add1~22_combout  & (!\d0|wCounter[23]~12_combout  & (\d0|wCounter [11])))

	.dataa(\d0|Add1~22_combout ),
	.datab(\d0|wCounter[23]~12_combout ),
	.datac(\d0|wCounter [11]),
	.datad(\d0|wCounter[15]~13_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[11]~18 .lut_mask = 16'h30BA;
defparam \d0|wCounter[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y39_N3
dffeas \d0|wCounter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[11] .is_wysiwyg = "true";
defparam \d0|wCounter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N28
cycloneive_lcell_comb \d0|Add1~24 (
// Equation(s):
// \d0|Add1~24_combout  = (\d0|wCounter [12] & ((GND) # (!\d0|Add1~23 ))) # (!\d0|wCounter [12] & (\d0|Add1~23  $ (GND)))
// \d0|Add1~25  = CARRY((\d0|wCounter [12]) # (!\d0|Add1~23 ))

	.dataa(\d0|wCounter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~23 ),
	.combout(\d0|Add1~24_combout ),
	.cout(\d0|Add1~25 ));
// synopsys translate_off
defparam \d0|Add1~24 .lut_mask = 16'h5AAF;
defparam \d0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N6
cycloneive_lcell_comb \d0|wCounter[12]~17 (
// Equation(s):
// \d0|wCounter[12]~17_combout  = (\d0|Add1~24_combout  & (((!\d0|wCounter[23]~12_combout  & \d0|wCounter [12])) # (!\d0|wCounter[15]~13_combout ))) # (!\d0|Add1~24_combout  & (!\d0|wCounter[23]~12_combout  & (\d0|wCounter [12])))

	.dataa(\d0|Add1~24_combout ),
	.datab(\d0|wCounter[23]~12_combout ),
	.datac(\d0|wCounter [12]),
	.datad(\d0|wCounter[15]~13_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[12]~17 .lut_mask = 16'h30BA;
defparam \d0|wCounter[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y39_N7
dffeas \d0|wCounter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[12] .is_wysiwyg = "true";
defparam \d0|wCounter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N30
cycloneive_lcell_comb \d0|Add1~26 (
// Equation(s):
// \d0|Add1~26_combout  = (\d0|wCounter [13] & (\d0|Add1~25  & VCC)) # (!\d0|wCounter [13] & (!\d0|Add1~25 ))
// \d0|Add1~27  = CARRY((!\d0|wCounter [13] & !\d0|Add1~25 ))

	.dataa(\d0|wCounter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~25 ),
	.combout(\d0|Add1~26_combout ),
	.cout(\d0|Add1~27 ));
// synopsys translate_off
defparam \d0|Add1~26 .lut_mask = 16'hA505;
defparam \d0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N20
cycloneive_lcell_comb \d0|wCounter[13]~16 (
// Equation(s):
// \d0|wCounter[13]~16_combout  = (\d0|Add1~26_combout  & ((\d0|wCounter[23]~12_combout ) # ((\d0|wCounter [13])))) # (!\d0|Add1~26_combout  & (\d0|wCounter[15]~13_combout  & ((\d0|wCounter[23]~12_combout ) # (\d0|wCounter [13]))))

	.dataa(\d0|Add1~26_combout ),
	.datab(\d0|wCounter[23]~12_combout ),
	.datac(\d0|wCounter [13]),
	.datad(\d0|wCounter[15]~13_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[13]~16 .lut_mask = 16'hFCA8;
defparam \d0|wCounter[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y39_N21
dffeas \d0|wCounter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[13] .is_wysiwyg = "true";
defparam \d0|wCounter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N0
cycloneive_lcell_comb \d0|Add1~28 (
// Equation(s):
// \d0|Add1~28_combout  = (\d0|wCounter [14] & ((GND) # (!\d0|Add1~27 ))) # (!\d0|wCounter [14] & (\d0|Add1~27  $ (GND)))
// \d0|Add1~29  = CARRY((\d0|wCounter [14]) # (!\d0|Add1~27 ))

	.dataa(\d0|wCounter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~27 ),
	.combout(\d0|Add1~28_combout ),
	.cout(\d0|Add1~29 ));
// synopsys translate_off
defparam \d0|Add1~28 .lut_mask = 16'h5AAF;
defparam \d0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N30
cycloneive_lcell_comb \d0|wCounter[14]~15 (
// Equation(s):
// \d0|wCounter[14]~15_combout  = (\d0|Add1~28_combout  & ((\d0|wCounter[23]~12_combout ) # ((\d0|wCounter [14])))) # (!\d0|Add1~28_combout  & (\d0|wCounter[15]~13_combout  & ((\d0|wCounter[23]~12_combout ) # (\d0|wCounter [14]))))

	.dataa(\d0|Add1~28_combout ),
	.datab(\d0|wCounter[23]~12_combout ),
	.datac(\d0|wCounter [14]),
	.datad(\d0|wCounter[15]~13_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[14]~15 .lut_mask = 16'hFCA8;
defparam \d0|wCounter[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y39_N31
dffeas \d0|wCounter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[14]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[14] .is_wysiwyg = "true";
defparam \d0|wCounter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N2
cycloneive_lcell_comb \d0|Add1~30 (
// Equation(s):
// \d0|Add1~30_combout  = (\d0|wCounter [15] & (\d0|Add1~29  & VCC)) # (!\d0|wCounter [15] & (!\d0|Add1~29 ))
// \d0|Add1~31  = CARRY((!\d0|wCounter [15] & !\d0|Add1~29 ))

	.dataa(\d0|wCounter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~29 ),
	.combout(\d0|Add1~30_combout ),
	.cout(\d0|Add1~31 ));
// synopsys translate_off
defparam \d0|Add1~30 .lut_mask = 16'hA505;
defparam \d0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N8
cycloneive_lcell_comb \d0|wCounter[15]~14 (
// Equation(s):
// \d0|wCounter[15]~14_combout  = (\d0|Add1~30_combout  & ((\d0|wCounter[23]~12_combout ) # ((\d0|wCounter [15])))) # (!\d0|Add1~30_combout  & (\d0|wCounter[15]~13_combout  & ((\d0|wCounter[23]~12_combout ) # (\d0|wCounter [15]))))

	.dataa(\d0|Add1~30_combout ),
	.datab(\d0|wCounter[23]~12_combout ),
	.datac(\d0|wCounter [15]),
	.datad(\d0|wCounter[15]~13_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[15]~14 .lut_mask = 16'hFCA8;
defparam \d0|wCounter[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y39_N9
dffeas \d0|wCounter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[15]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[15] .is_wysiwyg = "true";
defparam \d0|wCounter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N4
cycloneive_lcell_comb \d0|Add1~32 (
// Equation(s):
// \d0|Add1~32_combout  = (\d0|wCounter [16] & ((GND) # (!\d0|Add1~31 ))) # (!\d0|wCounter [16] & (\d0|Add1~31  $ (GND)))
// \d0|Add1~33  = CARRY((\d0|wCounter [16]) # (!\d0|Add1~31 ))

	.dataa(gnd),
	.datab(\d0|wCounter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~31 ),
	.combout(\d0|Add1~32_combout ),
	.cout(\d0|Add1~33 ));
// synopsys translate_off
defparam \d0|Add1~32 .lut_mask = 16'h3CCF;
defparam \d0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N16
cycloneive_lcell_comb \d0|wCounter[16]~30 (
// Equation(s):
// \d0|wCounter[16]~30_combout  = (\d0|Equal1~11_combout ) # ((\c0|wait_counter~combout  & (\d0|Add1~32_combout )) # (!\c0|wait_counter~combout  & ((\d0|wCounter [16]))))

	.dataa(\d0|Add1~32_combout ),
	.datab(\d0|Equal1~11_combout ),
	.datac(\d0|wCounter [16]),
	.datad(\c0|wait_counter~combout ),
	.cin(gnd),
	.combout(\d0|wCounter[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[16]~30 .lut_mask = 16'hEEFC;
defparam \d0|wCounter[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N17
dffeas \d0|wCounter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[16]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[16] .is_wysiwyg = "true";
defparam \d0|wCounter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N6
cycloneive_lcell_comb \d0|Add1~34 (
// Equation(s):
// \d0|Add1~34_combout  = (\d0|wCounter [17] & (\d0|Add1~33  & VCC)) # (!\d0|wCounter [17] & (!\d0|Add1~33 ))
// \d0|Add1~35  = CARRY((!\d0|wCounter [17] & !\d0|Add1~33 ))

	.dataa(gnd),
	.datab(\d0|wCounter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~33 ),
	.combout(\d0|Add1~34_combout ),
	.cout(\d0|Add1~35 ));
// synopsys translate_off
defparam \d0|Add1~34 .lut_mask = 16'hC303;
defparam \d0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N22
cycloneive_lcell_comb \d0|wCounter[17]~31 (
// Equation(s):
// \d0|wCounter[17]~31_combout  = (\d0|Add1~34_combout  & (((!\d0|wCounter[23]~12_combout  & \d0|wCounter [17])) # (!\d0|wCounter[15]~13_combout ))) # (!\d0|Add1~34_combout  & (!\d0|wCounter[23]~12_combout  & (\d0|wCounter [17])))

	.dataa(\d0|Add1~34_combout ),
	.datab(\d0|wCounter[23]~12_combout ),
	.datac(\d0|wCounter [17]),
	.datad(\d0|wCounter[15]~13_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[17]~31_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[17]~31 .lut_mask = 16'h30BA;
defparam \d0|wCounter[17]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N23
dffeas \d0|wCounter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[17]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[17] .is_wysiwyg = "true";
defparam \d0|wCounter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N8
cycloneive_lcell_comb \d0|Add1~36 (
// Equation(s):
// \d0|Add1~36_combout  = (\d0|wCounter [18] & ((GND) # (!\d0|Add1~35 ))) # (!\d0|wCounter [18] & (\d0|Add1~35  $ (GND)))
// \d0|Add1~37  = CARRY((\d0|wCounter [18]) # (!\d0|Add1~35 ))

	.dataa(\d0|wCounter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~35 ),
	.combout(\d0|Add1~36_combout ),
	.cout(\d0|Add1~37 ));
// synopsys translate_off
defparam \d0|Add1~36 .lut_mask = 16'h5AAF;
defparam \d0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N12
cycloneive_lcell_comb \d0|wCounter[18]~32 (
// Equation(s):
// \d0|wCounter[18]~32_combout  = (\d0|wCounter[15]~13_combout  & (((\d0|wCounter [18]) # (\d0|wCounter[23]~12_combout )))) # (!\d0|wCounter[15]~13_combout  & (\d0|Add1~36_combout  & ((\d0|wCounter [18]) # (\d0|wCounter[23]~12_combout ))))

	.dataa(\d0|wCounter[15]~13_combout ),
	.datab(\d0|Add1~36_combout ),
	.datac(\d0|wCounter [18]),
	.datad(\d0|wCounter[23]~12_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[18]~32_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[18]~32 .lut_mask = 16'hEEE0;
defparam \d0|wCounter[18]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y39_N13
dffeas \d0|wCounter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[18]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[18] .is_wysiwyg = "true";
defparam \d0|wCounter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N10
cycloneive_lcell_comb \d0|Add1~38 (
// Equation(s):
// \d0|Add1~38_combout  = (\d0|wCounter [19] & (\d0|Add1~37  & VCC)) # (!\d0|wCounter [19] & (!\d0|Add1~37 ))
// \d0|Add1~39  = CARRY((!\d0|wCounter [19] & !\d0|Add1~37 ))

	.dataa(\d0|wCounter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~37 ),
	.combout(\d0|Add1~38_combout ),
	.cout(\d0|Add1~39 ));
// synopsys translate_off
defparam \d0|Add1~38 .lut_mask = 16'hA505;
defparam \d0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N20
cycloneive_lcell_comb \d0|wCounter[19]~33 (
// Equation(s):
// \d0|wCounter[19]~33_combout  = (\d0|Add1~38_combout  & (((!\d0|wCounter[23]~12_combout  & \d0|wCounter [19])) # (!\d0|wCounter[15]~13_combout ))) # (!\d0|Add1~38_combout  & (!\d0|wCounter[23]~12_combout  & (\d0|wCounter [19])))

	.dataa(\d0|Add1~38_combout ),
	.datab(\d0|wCounter[23]~12_combout ),
	.datac(\d0|wCounter [19]),
	.datad(\d0|wCounter[15]~13_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[19]~33_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[19]~33 .lut_mask = 16'h30BA;
defparam \d0|wCounter[19]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N21
dffeas \d0|wCounter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[19]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[19] .is_wysiwyg = "true";
defparam \d0|wCounter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N12
cycloneive_lcell_comb \d0|Add1~40 (
// Equation(s):
// \d0|Add1~40_combout  = (\d0|wCounter [20] & ((GND) # (!\d0|Add1~39 ))) # (!\d0|wCounter [20] & (\d0|Add1~39  $ (GND)))
// \d0|Add1~41  = CARRY((\d0|wCounter [20]) # (!\d0|Add1~39 ))

	.dataa(\d0|wCounter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~39 ),
	.combout(\d0|Add1~40_combout ),
	.cout(\d0|Add1~41 ));
// synopsys translate_off
defparam \d0|Add1~40 .lut_mask = 16'h5AAF;
defparam \d0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N14
cycloneive_lcell_comb \d0|Add1~42 (
// Equation(s):
// \d0|Add1~42_combout  = (\d0|wCounter [21] & (\d0|Add1~41  & VCC)) # (!\d0|wCounter [21] & (!\d0|Add1~41 ))
// \d0|Add1~43  = CARRY((!\d0|wCounter [21] & !\d0|Add1~41 ))

	.dataa(\d0|wCounter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~41 ),
	.combout(\d0|Add1~42_combout ),
	.cout(\d0|Add1~43 ));
// synopsys translate_off
defparam \d0|Add1~42 .lut_mask = 16'hA505;
defparam \d0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N14
cycloneive_lcell_comb \d0|wCounter[21]~35 (
// Equation(s):
// \d0|wCounter[21]~35_combout  = (\d0|Equal1~11_combout ) # ((\c0|wait_counter~combout  & (\d0|Add1~42_combout )) # (!\c0|wait_counter~combout  & ((\d0|wCounter [21]))))

	.dataa(\d0|Add1~42_combout ),
	.datab(\d0|Equal1~11_combout ),
	.datac(\d0|wCounter [21]),
	.datad(\c0|wait_counter~combout ),
	.cin(gnd),
	.combout(\d0|wCounter[21]~35_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[21]~35 .lut_mask = 16'hEEFC;
defparam \d0|wCounter[21]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N15
dffeas \d0|wCounter[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[21]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[21] .is_wysiwyg = "true";
defparam \d0|wCounter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N16
cycloneive_lcell_comb \d0|Add1~44 (
// Equation(s):
// \d0|Add1~44_combout  = (\d0|wCounter [22] & ((GND) # (!\d0|Add1~43 ))) # (!\d0|wCounter [22] & (\d0|Add1~43  $ (GND)))
// \d0|Add1~45  = CARRY((\d0|wCounter [22]) # (!\d0|Add1~43 ))

	.dataa(gnd),
	.datab(\d0|wCounter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~43 ),
	.combout(\d0|Add1~44_combout ),
	.cout(\d0|Add1~45 ));
// synopsys translate_off
defparam \d0|Add1~44 .lut_mask = 16'h3CCF;
defparam \d0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N8
cycloneive_lcell_comb \d0|wCounter[22]~36 (
// Equation(s):
// \d0|wCounter[22]~36_combout  = (\d0|wCounter[15]~13_combout  & (((\d0|wCounter [22]) # (\d0|wCounter[23]~12_combout )))) # (!\d0|wCounter[15]~13_combout  & (\d0|Add1~44_combout  & ((\d0|wCounter [22]) # (\d0|wCounter[23]~12_combout ))))

	.dataa(\d0|wCounter[15]~13_combout ),
	.datab(\d0|Add1~44_combout ),
	.datac(\d0|wCounter [22]),
	.datad(\d0|wCounter[23]~12_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[22]~36_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[22]~36 .lut_mask = 16'hEEE0;
defparam \d0|wCounter[22]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y39_N9
dffeas \d0|wCounter[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[22]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[22] .is_wysiwyg = "true";
defparam \d0|wCounter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N18
cycloneive_lcell_comb \d0|Add1~46 (
// Equation(s):
// \d0|Add1~46_combout  = (\d0|wCounter [23] & (\d0|Add1~45  & VCC)) # (!\d0|wCounter [23] & (!\d0|Add1~45 ))
// \d0|Add1~47  = CARRY((!\d0|wCounter [23] & !\d0|Add1~45 ))

	.dataa(\d0|wCounter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~45 ),
	.combout(\d0|Add1~46_combout ),
	.cout(\d0|Add1~47 ));
// synopsys translate_off
defparam \d0|Add1~46 .lut_mask = 16'hA505;
defparam \d0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N14
cycloneive_lcell_comb \d0|wCounter[23]~37 (
// Equation(s):
// \d0|wCounter[23]~37_combout  = (\d0|wCounter[15]~13_combout  & (((\d0|wCounter [23]) # (\d0|wCounter[23]~12_combout )))) # (!\d0|wCounter[15]~13_combout  & (\d0|Add1~46_combout  & ((\d0|wCounter [23]) # (\d0|wCounter[23]~12_combout ))))

	.dataa(\d0|wCounter[15]~13_combout ),
	.datab(\d0|Add1~46_combout ),
	.datac(\d0|wCounter [23]),
	.datad(\d0|wCounter[23]~12_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[23]~37_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[23]~37 .lut_mask = 16'hEEE0;
defparam \d0|wCounter[23]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y39_N15
dffeas \d0|wCounter[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[23]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[23] .is_wysiwyg = "true";
defparam \d0|wCounter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N20
cycloneive_lcell_comb \d0|Add1~48 (
// Equation(s):
// \d0|Add1~48_combout  = (\d0|wCounter [24] & ((GND) # (!\d0|Add1~47 ))) # (!\d0|wCounter [24] & (\d0|Add1~47  $ (GND)))
// \d0|Add1~49  = CARRY((\d0|wCounter [24]) # (!\d0|Add1~47 ))

	.dataa(\d0|wCounter [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~47 ),
	.combout(\d0|Add1~48_combout ),
	.cout(\d0|Add1~49 ));
// synopsys translate_off
defparam \d0|Add1~48 .lut_mask = 16'h5AAF;
defparam \d0|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N0
cycloneive_lcell_comb \d0|wCounter[24]~38 (
// Equation(s):
// \d0|wCounter[24]~38_combout  = (\d0|wCounter[15]~13_combout  & (((\d0|wCounter [24]) # (\d0|wCounter[23]~12_combout )))) # (!\d0|wCounter[15]~13_combout  & (\d0|Add1~48_combout  & ((\d0|wCounter [24]) # (\d0|wCounter[23]~12_combout ))))

	.dataa(\d0|wCounter[15]~13_combout ),
	.datab(\d0|Add1~48_combout ),
	.datac(\d0|wCounter [24]),
	.datad(\d0|wCounter[23]~12_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[24]~38_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[24]~38 .lut_mask = 16'hEEE0;
defparam \d0|wCounter[24]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y39_N1
dffeas \d0|wCounter[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[24]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[24] .is_wysiwyg = "true";
defparam \d0|wCounter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N22
cycloneive_lcell_comb \d0|Add1~50 (
// Equation(s):
// \d0|Add1~50_combout  = (\d0|wCounter [25] & (\d0|Add1~49  & VCC)) # (!\d0|wCounter [25] & (!\d0|Add1~49 ))
// \d0|Add1~51  = CARRY((!\d0|wCounter [25] & !\d0|Add1~49 ))

	.dataa(\d0|wCounter [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~49 ),
	.combout(\d0|Add1~50_combout ),
	.cout(\d0|Add1~51 ));
// synopsys translate_off
defparam \d0|Add1~50 .lut_mask = 16'hA505;
defparam \d0|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N26
cycloneive_lcell_comb \d0|wCounter[25]~39 (
// Equation(s):
// \d0|wCounter[25]~39_combout  = (\d0|wCounter[15]~13_combout  & (!\d0|wCounter[23]~12_combout  & (\d0|wCounter [25]))) # (!\d0|wCounter[15]~13_combout  & ((\d0|Add1~50_combout ) # ((!\d0|wCounter[23]~12_combout  & \d0|wCounter [25]))))

	.dataa(\d0|wCounter[15]~13_combout ),
	.datab(\d0|wCounter[23]~12_combout ),
	.datac(\d0|wCounter [25]),
	.datad(\d0|Add1~50_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[25]~39_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[25]~39 .lut_mask = 16'h7530;
defparam \d0|wCounter[25]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y39_N27
dffeas \d0|wCounter[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[25]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[25] .is_wysiwyg = "true";
defparam \d0|wCounter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N24
cycloneive_lcell_comb \d0|Add1~52 (
// Equation(s):
// \d0|Add1~52_combout  = (\d0|wCounter [26] & ((GND) # (!\d0|Add1~51 ))) # (!\d0|wCounter [26] & (\d0|Add1~51  $ (GND)))
// \d0|Add1~53  = CARRY((\d0|wCounter [26]) # (!\d0|Add1~51 ))

	.dataa(\d0|wCounter [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add1~51 ),
	.combout(\d0|Add1~52_combout ),
	.cout(\d0|Add1~53 ));
// synopsys translate_off
defparam \d0|Add1~52 .lut_mask = 16'h5AAF;
defparam \d0|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N24
cycloneive_lcell_comb \d0|wCounter[26]~40 (
// Equation(s):
// \d0|wCounter[26]~40_combout  = (\d0|Equal1~11_combout ) # ((\c0|wait_counter~combout  & (\d0|Add1~52_combout )) # (!\c0|wait_counter~combout  & ((\d0|wCounter [26]))))

	.dataa(\d0|Add1~52_combout ),
	.datab(\d0|Equal1~11_combout ),
	.datac(\d0|wCounter [26]),
	.datad(\c0|wait_counter~combout ),
	.cin(gnd),
	.combout(\d0|wCounter[26]~40_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[26]~40 .lut_mask = 16'hEEFC;
defparam \d0|wCounter[26]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N25
dffeas \d0|wCounter[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[26]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[26] .is_wysiwyg = "true";
defparam \d0|wCounter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N26
cycloneive_lcell_comb \d0|Add1~54 (
// Equation(s):
// \d0|Add1~54_combout  = \d0|wCounter [27] $ (!\d0|Add1~53 )

	.dataa(gnd),
	.datab(\d0|wCounter [27]),
	.datac(gnd),
	.datad(gnd),
	.cin(\d0|Add1~53 ),
	.combout(\d0|Add1~54_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Add1~54 .lut_mask = 16'hC3C3;
defparam \d0|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N18
cycloneive_lcell_comb \d0|wCounter[27]~41 (
// Equation(s):
// \d0|wCounter[27]~41_combout  = (\d0|Add1~54_combout  & (((!\d0|wCounter[23]~12_combout  & \d0|wCounter [27])) # (!\d0|wCounter[15]~13_combout ))) # (!\d0|Add1~54_combout  & (!\d0|wCounter[23]~12_combout  & (\d0|wCounter [27])))

	.dataa(\d0|Add1~54_combout ),
	.datab(\d0|wCounter[23]~12_combout ),
	.datac(\d0|wCounter [27]),
	.datad(\d0|wCounter[15]~13_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[27]~41_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[27]~41 .lut_mask = 16'h30BA;
defparam \d0|wCounter[27]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N19
dffeas \d0|wCounter[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[27]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[27] .is_wysiwyg = "true";
defparam \d0|wCounter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N8
cycloneive_lcell_comb \d0|Equal1~9 (
// Equation(s):
// \d0|Equal1~9_combout  = (!\d0|wCounter [24] & (!\d0|wCounter [27] & (!\d0|wCounter [25] & !\d0|wCounter [26])))

	.dataa(\d0|wCounter [24]),
	.datab(\d0|wCounter [27]),
	.datac(\d0|wCounter [25]),
	.datad(\d0|wCounter [26]),
	.cin(gnd),
	.combout(\d0|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Equal1~9 .lut_mask = 16'h0001;
defparam \d0|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N10
cycloneive_lcell_comb \d0|Equal1~10 (
// Equation(s):
// \d0|Equal1~10_combout  = (\d0|Equal1~9_combout  & (\d0|Equal1~7_combout  & \d0|Equal1~8_combout ))

	.dataa(gnd),
	.datab(\d0|Equal1~9_combout ),
	.datac(\d0|Equal1~7_combout ),
	.datad(\d0|Equal1~8_combout ),
	.cin(gnd),
	.combout(\d0|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Equal1~10 .lut_mask = 16'hC000;
defparam \d0|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N24
cycloneive_lcell_comb \d0|wCounter[15]~13 (
// Equation(s):
// \d0|wCounter[15]~13_combout  = ((\d0|Equal1~10_combout  & \d0|Equal1~6_combout )) # (!\c0|wait_counter~combout )

	.dataa(\d0|Equal1~10_combout ),
	.datab(\d0|Equal1~6_combout ),
	.datac(gnd),
	.datad(\c0|wait_counter~combout ),
	.cin(gnd),
	.combout(\d0|wCounter[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[15]~13 .lut_mask = 16'h88FF;
defparam \d0|wCounter[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N6
cycloneive_lcell_comb \d0|wCounter[20]~34 (
// Equation(s):
// \d0|wCounter[20]~34_combout  = (\d0|wCounter[15]~13_combout  & (((\d0|wCounter [20]) # (\d0|wCounter[23]~12_combout )))) # (!\d0|wCounter[15]~13_combout  & (\d0|Add1~40_combout  & ((\d0|wCounter [20]) # (\d0|wCounter[23]~12_combout ))))

	.dataa(\d0|wCounter[15]~13_combout ),
	.datab(\d0|Add1~40_combout ),
	.datac(\d0|wCounter [20]),
	.datad(\d0|wCounter[23]~12_combout ),
	.cin(gnd),
	.combout(\d0|wCounter[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wCounter[20]~34 .lut_mask = 16'hEEE0;
defparam \d0|wCounter[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y39_N7
dffeas \d0|wCounter[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|wCounter[20]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|wCounter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|wCounter[20] .is_wysiwyg = "true";
defparam \d0|wCounter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N30
cycloneive_lcell_comb \d0|Equal1~8 (
// Equation(s):
// \d0|Equal1~8_combout  = (!\d0|wCounter [20] & (!\d0|wCounter [22] & (!\d0|wCounter [21] & !\d0|wCounter [23])))

	.dataa(\d0|wCounter [20]),
	.datab(\d0|wCounter [22]),
	.datac(\d0|wCounter [21]),
	.datad(\d0|wCounter [23]),
	.cin(gnd),
	.combout(\d0|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Equal1~8 .lut_mask = 16'h0001;
defparam \d0|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N4
cycloneive_lcell_comb \d0|Equal1~11 (
// Equation(s):
// \d0|Equal1~11_combout  = (\d0|Equal1~8_combout  & (\d0|Equal1~9_combout  & (\d0|Equal1~7_combout  & \d0|Equal1~6_combout )))

	.dataa(\d0|Equal1~8_combout ),
	.datab(\d0|Equal1~9_combout ),
	.datac(\d0|Equal1~7_combout ),
	.datad(\d0|Equal1~6_combout ),
	.cin(gnd),
	.combout(\d0|Equal1~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Equal1~11 .lut_mask = 16'h8000;
defparam \d0|Equal1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N26
cycloneive_lcell_comb \c0|Selector5~0 (
// Equation(s):
// \c0|Selector5~0_combout  = (\d0|Equal0~0_combout  & ((\c0|current_state.S_PLOT~q ) # ((!\d0|Equal1~11_combout  & \c0|current_state.S_WAIT~q )))) # (!\d0|Equal0~0_combout  & (!\d0|Equal1~11_combout  & (\c0|current_state.S_WAIT~q )))

	.dataa(\d0|Equal0~0_combout ),
	.datab(\d0|Equal1~11_combout ),
	.datac(\c0|current_state.S_WAIT~q ),
	.datad(\c0|current_state.S_PLOT~q ),
	.cin(gnd),
	.combout(\c0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector5~0 .lut_mask = 16'hBA30;
defparam \c0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N27
dffeas \c0|current_state.S_WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[15]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_WAIT .is_wysiwyg = "true";
defparam \c0|current_state.S_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N10
cycloneive_lcell_comb \c0|Selector6~0 (
// Equation(s):
// \c0|Selector6~0_combout  = (\c0|current_state.S_WAIT~q  & ((\d0|Equal1~11_combout ) # ((\c0|current_state.S_DELETE~q  & !\d0|Equal0~0_combout )))) # (!\c0|current_state.S_WAIT~q  & (((\c0|current_state.S_DELETE~q  & !\d0|Equal0~0_combout ))))

	.dataa(\c0|current_state.S_WAIT~q ),
	.datab(\d0|Equal1~11_combout ),
	.datac(\c0|current_state.S_DELETE~q ),
	.datad(\d0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector6~0 .lut_mask = 16'h88F8;
defparam \c0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y39_N19
dffeas \c0|current_state.S_DELETE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\c0|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[15]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_DELETE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_DELETE .is_wysiwyg = "true";
defparam \c0|current_state.S_DELETE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N10
cycloneive_lcell_comb \c0|ld_y_out (
// Equation(s):
// \c0|ld_y_out~combout  = (GLOBAL(\c0|WideNor0~0clkctrl_outclk ) & (\c0|ld_y_out~combout )) # (!GLOBAL(\c0|WideNor0~0clkctrl_outclk ) & ((\c0|current_state.S_LOAD_Y~q )))

	.dataa(\c0|ld_y_out~combout ),
	.datab(gnd),
	.datac(\c0|WideNor0~0clkctrl_outclk ),
	.datad(\c0|current_state.S_LOAD_Y~q ),
	.cin(gnd),
	.combout(\c0|ld_y_out~combout ),
	.cout());
// synopsys translate_off
defparam \c0|ld_y_out .lut_mask = 16'hAFA0;
defparam \c0|ld_y_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \c0|ld_y_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\c0|ld_y_out~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c0|ld_y_out~clkctrl_outclk ));
// synopsys translate_off
defparam \c0|ld_y_out~clkctrl .clock_type = "global clock";
defparam \c0|ld_y_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \d0|x_reg~2 (
// Equation(s):
// \d0|x_reg~2_combout  = (\SW[4]~input_o  & \SW[15]~input_o )

	.dataa(\SW[4]~input_o ),
	.datab(gnd),
	.datac(\SW[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|x_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x_reg~2 .lut_mask = 16'hA0A0;
defparam \d0|x_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N9
dffeas \d0|y_reg[4] (
	.clk(\c0|ld_y_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|x_reg~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_reg[4] .is_wysiwyg = "true";
defparam \d0|y_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \d0|x_reg~3 (
// Equation(s):
// \d0|x_reg~3_combout  = (\SW[15]~input_o  & \SW[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[15]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\d0|x_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x_reg~3 .lut_mask = 16'hF000;
defparam \d0|x_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N7
dffeas \d0|y_reg[3] (
	.clk(\c0|ld_y_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|x_reg~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_reg[3] .is_wysiwyg = "true";
defparam \d0|y_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \d0|x_reg~4 (
// Equation(s):
// \d0|x_reg~4_combout  = (\SW[15]~input_o  & \SW[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[15]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\d0|x_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x_reg~4 .lut_mask = 16'hF000;
defparam \d0|x_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N5
dffeas \d0|y_reg[2] (
	.clk(\c0|ld_y_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|x_reg~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_reg[2] .is_wysiwyg = "true";
defparam \d0|y_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \d0|x_reg~5 (
// Equation(s):
// \d0|x_reg~5_combout  = (\SW[15]~input_o  & \SW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[15]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\d0|x_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x_reg~5 .lut_mask = 16'hF000;
defparam \d0|x_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N3
dffeas \d0|y_reg[1] (
	.clk(\c0|ld_y_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|x_reg~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_reg[1] .is_wysiwyg = "true";
defparam \d0|y_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \d0|y_reg~0 (
// Equation(s):
// \d0|y_reg~0_combout  = (\SW[15]~input_o  & \SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[15]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|y_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y_reg~0 .lut_mask = 16'hF000;
defparam \d0|y_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N1
dffeas \d0|y_reg[0] (
	.clk(\c0|ld_y_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|y_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_reg[0] .is_wysiwyg = "true";
defparam \d0|y_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \d0|y_out[0]~0 (
// Equation(s):
// \d0|y_out[0]~0_combout  = (\d0|posCounter [2] & (\d0|y_reg [0] $ (VCC))) # (!\d0|posCounter [2] & (\d0|y_reg [0] & VCC))
// \d0|y_out[0]~1  = CARRY((\d0|posCounter [2] & \d0|y_reg [0]))

	.dataa(\d0|posCounter [2]),
	.datab(\d0|y_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|y_out[0]~0_combout ),
	.cout(\d0|y_out[0]~1 ));
// synopsys translate_off
defparam \d0|y_out[0]~0 .lut_mask = 16'h6688;
defparam \d0|y_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \d0|y_out[1]~2 (
// Equation(s):
// \d0|y_out[1]~2_combout  = (\d0|posCounter [3] & ((\d0|y_reg [1] & (\d0|y_out[0]~1  & VCC)) # (!\d0|y_reg [1] & (!\d0|y_out[0]~1 )))) # (!\d0|posCounter [3] & ((\d0|y_reg [1] & (!\d0|y_out[0]~1 )) # (!\d0|y_reg [1] & ((\d0|y_out[0]~1 ) # (GND)))))
// \d0|y_out[1]~3  = CARRY((\d0|posCounter [3] & (!\d0|y_reg [1] & !\d0|y_out[0]~1 )) # (!\d0|posCounter [3] & ((!\d0|y_out[0]~1 ) # (!\d0|y_reg [1]))))

	.dataa(\d0|posCounter [3]),
	.datab(\d0|y_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_out[0]~1 ),
	.combout(\d0|y_out[1]~2_combout ),
	.cout(\d0|y_out[1]~3 ));
// synopsys translate_off
defparam \d0|y_out[1]~2 .lut_mask = 16'h9617;
defparam \d0|y_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \d0|y_out[2]~4 (
// Equation(s):
// \d0|y_out[2]~4_combout  = (\d0|y_reg [2] & (\d0|y_out[1]~3  $ (GND))) # (!\d0|y_reg [2] & (!\d0|y_out[1]~3  & VCC))
// \d0|y_out[2]~5  = CARRY((\d0|y_reg [2] & !\d0|y_out[1]~3 ))

	.dataa(gnd),
	.datab(\d0|y_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_out[1]~3 ),
	.combout(\d0|y_out[2]~4_combout ),
	.cout(\d0|y_out[2]~5 ));
// synopsys translate_off
defparam \d0|y_out[2]~4 .lut_mask = 16'hC30C;
defparam \d0|y_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \d0|y_out[3]~6 (
// Equation(s):
// \d0|y_out[3]~6_combout  = (\d0|y_reg [3] & (!\d0|y_out[2]~5 )) # (!\d0|y_reg [3] & ((\d0|y_out[2]~5 ) # (GND)))
// \d0|y_out[3]~7  = CARRY((!\d0|y_out[2]~5 ) # (!\d0|y_reg [3]))

	.dataa(gnd),
	.datab(\d0|y_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_out[2]~5 ),
	.combout(\d0|y_out[3]~6_combout ),
	.cout(\d0|y_out[3]~7 ));
// synopsys translate_off
defparam \d0|y_out[3]~6 .lut_mask = 16'h3C3F;
defparam \d0|y_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneive_lcell_comb \d0|y_out[4]~8 (
// Equation(s):
// \d0|y_out[4]~8_combout  = (\d0|y_reg [4] & (\d0|y_out[3]~7  $ (GND))) # (!\d0|y_reg [4] & (!\d0|y_out[3]~7  & VCC))
// \d0|y_out[4]~9  = CARRY((\d0|y_reg [4] & !\d0|y_out[3]~7 ))

	.dataa(\d0|y_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_out[3]~7 ),
	.combout(\d0|y_out[4]~8_combout ),
	.cout(\d0|y_out[4]~9 ));
// synopsys translate_off
defparam \d0|y_out[4]~8 .lut_mask = 16'hA50A;
defparam \d0|y_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \d0|x_reg~1 (
// Equation(s):
// \d0|x_reg~1_combout  = (\SW[15]~input_o  & \SW[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[15]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\d0|x_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x_reg~1 .lut_mask = 16'hF000;
defparam \d0|x_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N11
dffeas \d0|y_reg[5] (
	.clk(\c0|ld_y_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|x_reg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_reg[5] .is_wysiwyg = "true";
defparam \d0|y_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \d0|y_out[5]~10 (
// Equation(s):
// \d0|y_out[5]~10_combout  = (\d0|y_reg [5] & (!\d0|y_out[4]~9 )) # (!\d0|y_reg [5] & ((\d0|y_out[4]~9 ) # (GND)))
// \d0|y_out[5]~11  = CARRY((!\d0|y_out[4]~9 ) # (!\d0|y_reg [5]))

	.dataa(\d0|y_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_out[4]~9 ),
	.combout(\d0|y_out[5]~10_combout ),
	.cout(\d0|y_out[5]~11 ));
// synopsys translate_off
defparam \d0|y_out[5]~10 .lut_mask = 16'h5A5F;
defparam \d0|y_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \d0|x_reg~0 (
// Equation(s):
// \d0|x_reg~0_combout  = (\SW[15]~input_o  & \SW[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[15]~input_o ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\d0|x_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x_reg~0 .lut_mask = 16'hF000;
defparam \d0|x_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N13
dffeas \d0|y_reg[6] (
	.clk(\c0|ld_y_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|x_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_reg[6] .is_wysiwyg = "true";
defparam \d0|y_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \d0|y_out[6]~12 (
// Equation(s):
// \d0|y_out[6]~12_combout  = \d0|y_reg [6] $ (!\d0|y_out[5]~11 )

	.dataa(gnd),
	.datab(\d0|y_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\d0|y_out[5]~11 ),
	.combout(\d0|y_out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y_out[6]~12 .lut_mask = 16'hC3C3;
defparam \d0|y_out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneive_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = (((!\d0|y_out[3]~6_combout ) # (!\d0|y_out[6]~12_combout )) # (!\d0|y_out[5]~10_combout )) # (!\d0|y_out[4]~8_combout )

	.dataa(\d0|y_out[4]~8_combout ),
	.datab(\d0|y_out[5]~10_combout ),
	.datac(\d0|y_out[6]~12_combout ),
	.datad(\d0|y_out[3]~6_combout ),
	.cin(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .lut_mask = 16'h7FFF;
defparam \VGA|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N16
cycloneive_lcell_comb \c0|ld_x_out (
// Equation(s):
// \c0|ld_x_out~combout  = (GLOBAL(\c0|WideNor0~0clkctrl_outclk ) & (\c0|ld_x_out~combout )) # (!GLOBAL(\c0|WideNor0~0clkctrl_outclk ) & ((!\c0|current_state.S_LOAD_X~q )))

	.dataa(gnd),
	.datab(\c0|ld_x_out~combout ),
	.datac(\c0|current_state.S_LOAD_X~q ),
	.datad(\c0|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\c0|ld_x_out~combout ),
	.cout());
// synopsys translate_off
defparam \c0|ld_x_out .lut_mask = 16'hCC0F;
defparam \c0|ld_x_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \c0|ld_x_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\c0|ld_x_out~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c0|ld_x_out~clkctrl_outclk ));
// synopsys translate_off
defparam \c0|ld_x_out~clkctrl .clock_type = "global clock";
defparam \c0|ld_x_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X49_Y40_N23
dffeas \d0|x_reg[6] (
	.clk(\c0|ld_x_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|x_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_reg[6] .is_wysiwyg = "true";
defparam \d0|x_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N21
dffeas \d0|x_reg[5] (
	.clk(\c0|ld_x_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|x_reg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_reg[5] .is_wysiwyg = "true";
defparam \d0|x_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N19
dffeas \d0|x_reg[4] (
	.clk(\c0|ld_x_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|x_reg~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_reg[4] .is_wysiwyg = "true";
defparam \d0|x_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N17
dffeas \d0|x_reg[3] (
	.clk(\c0|ld_x_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|x_reg~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_reg[3] .is_wysiwyg = "true";
defparam \d0|x_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N15
dffeas \d0|x_reg[2] (
	.clk(\c0|ld_x_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|x_reg~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_reg[2] .is_wysiwyg = "true";
defparam \d0|x_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N13
dffeas \d0|x_reg[1] (
	.clk(\c0|ld_x_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|x_reg~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_reg[1] .is_wysiwyg = "true";
defparam \d0|x_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N11
dffeas \d0|x_reg[0] (
	.clk(\c0|ld_x_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|y_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_reg[0] .is_wysiwyg = "true";
defparam \d0|x_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \d0|x_out[0]~0 (
// Equation(s):
// \d0|x_out[0]~0_combout  = (\d0|x_reg [0] & (\d0|posCounter [0] $ (VCC))) # (!\d0|x_reg [0] & (\d0|posCounter [0] & VCC))
// \d0|x_out[0]~1  = CARRY((\d0|x_reg [0] & \d0|posCounter [0]))

	.dataa(\d0|x_reg [0]),
	.datab(\d0|posCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|x_out[0]~0_combout ),
	.cout(\d0|x_out[0]~1 ));
// synopsys translate_off
defparam \d0|x_out[0]~0 .lut_mask = 16'h6688;
defparam \d0|x_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \d0|x_out[1]~2 (
// Equation(s):
// \d0|x_out[1]~2_combout  = (\d0|x_reg [1] & ((\d0|posCounter [1] & (\d0|x_out[0]~1  & VCC)) # (!\d0|posCounter [1] & (!\d0|x_out[0]~1 )))) # (!\d0|x_reg [1] & ((\d0|posCounter [1] & (!\d0|x_out[0]~1 )) # (!\d0|posCounter [1] & ((\d0|x_out[0]~1 ) # 
// (GND)))))
// \d0|x_out[1]~3  = CARRY((\d0|x_reg [1] & (!\d0|posCounter [1] & !\d0|x_out[0]~1 )) # (!\d0|x_reg [1] & ((!\d0|x_out[0]~1 ) # (!\d0|posCounter [1]))))

	.dataa(\d0|x_reg [1]),
	.datab(\d0|posCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_out[0]~1 ),
	.combout(\d0|x_out[1]~2_combout ),
	.cout(\d0|x_out[1]~3 ));
// synopsys translate_off
defparam \d0|x_out[1]~2 .lut_mask = 16'h9617;
defparam \d0|x_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \d0|x_out[2]~4 (
// Equation(s):
// \d0|x_out[2]~4_combout  = (\d0|x_reg [2] & (\d0|x_out[1]~3  $ (GND))) # (!\d0|x_reg [2] & (!\d0|x_out[1]~3  & VCC))
// \d0|x_out[2]~5  = CARRY((\d0|x_reg [2] & !\d0|x_out[1]~3 ))

	.dataa(gnd),
	.datab(\d0|x_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_out[1]~3 ),
	.combout(\d0|x_out[2]~4_combout ),
	.cout(\d0|x_out[2]~5 ));
// synopsys translate_off
defparam \d0|x_out[2]~4 .lut_mask = 16'hC30C;
defparam \d0|x_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \d0|x_out[3]~6 (
// Equation(s):
// \d0|x_out[3]~6_combout  = (\d0|x_reg [3] & (!\d0|x_out[2]~5 )) # (!\d0|x_reg [3] & ((\d0|x_out[2]~5 ) # (GND)))
// \d0|x_out[3]~7  = CARRY((!\d0|x_out[2]~5 ) # (!\d0|x_reg [3]))

	.dataa(gnd),
	.datab(\d0|x_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_out[2]~5 ),
	.combout(\d0|x_out[3]~6_combout ),
	.cout(\d0|x_out[3]~7 ));
// synopsys translate_off
defparam \d0|x_out[3]~6 .lut_mask = 16'h3C3F;
defparam \d0|x_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \d0|x_out[4]~8 (
// Equation(s):
// \d0|x_out[4]~8_combout  = (\d0|x_reg [4] & (\d0|x_out[3]~7  $ (GND))) # (!\d0|x_reg [4] & (!\d0|x_out[3]~7  & VCC))
// \d0|x_out[4]~9  = CARRY((\d0|x_reg [4] & !\d0|x_out[3]~7 ))

	.dataa(gnd),
	.datab(\d0|x_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_out[3]~7 ),
	.combout(\d0|x_out[4]~8_combout ),
	.cout(\d0|x_out[4]~9 ));
// synopsys translate_off
defparam \d0|x_out[4]~8 .lut_mask = 16'hC30C;
defparam \d0|x_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \d0|x_out[5]~10 (
// Equation(s):
// \d0|x_out[5]~10_combout  = (\d0|x_reg [5] & (!\d0|x_out[4]~9 )) # (!\d0|x_reg [5] & ((\d0|x_out[4]~9 ) # (GND)))
// \d0|x_out[5]~11  = CARRY((!\d0|x_out[4]~9 ) # (!\d0|x_reg [5]))

	.dataa(gnd),
	.datab(\d0|x_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_out[4]~9 ),
	.combout(\d0|x_out[5]~10_combout ),
	.cout(\d0|x_out[5]~11 ));
// synopsys translate_off
defparam \d0|x_out[5]~10 .lut_mask = 16'h3C3F;
defparam \d0|x_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneive_lcell_comb \d0|x_out[6]~12 (
// Equation(s):
// \d0|x_out[6]~12_combout  = (\d0|x_reg [6] & (\d0|x_out[5]~11  $ (GND))) # (!\d0|x_reg [6] & (!\d0|x_out[5]~11  & VCC))
// \d0|x_out[6]~13  = CARRY((\d0|x_reg [6] & !\d0|x_out[5]~11 ))

	.dataa(\d0|x_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_out[5]~11 ),
	.combout(\d0|x_out[6]~12_combout ),
	.cout(\d0|x_out[6]~13 ));
// synopsys translate_off
defparam \d0|x_out[6]~12 .lut_mask = 16'hA50A;
defparam \d0|x_out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \d0|x_out[7]~14 (
// Equation(s):
// \d0|x_out[7]~14_combout  = \d0|x_out[6]~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\d0|x_out[6]~13 ),
	.combout(\d0|x_out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x_out[7]~14 .lut_mask = 16'hF0F0;
defparam \d0|x_out[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ((!\d0|x_out[5]~10_combout  & !\d0|x_out[6]~12_combout )) # (!\d0|x_out[7]~14_combout )

	.dataa(gnd),
	.datab(\d0|x_out[7]~14_combout ),
	.datac(\d0|x_out[5]~10_combout ),
	.datad(\d0|x_out[6]~12_combout ),
	.cin(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|writeEn~0 .lut_mask = 16'h333F;
defparam \VGA|writeEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \VGA|writeEn~1 (
// Equation(s):
// \VGA|writeEn~1_combout  = (\VGA|LessThan3~0_combout  & (\VGA|writeEn~0_combout  & ((\c0|current_state.S_DELETE~q ) # (\c0|current_state.S_PLOT~q ))))

	.dataa(\c0|current_state.S_DELETE~q ),
	.datab(\c0|current_state.S_PLOT~q ),
	.datac(\VGA|LessThan3~0_combout ),
	.datad(\VGA|writeEn~0_combout ),
	.cin(gnd),
	.combout(\VGA|writeEn~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|writeEn~1 .lut_mask = 16'hE000;
defparam \VGA|writeEn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\d0|y_out[0]~0_combout  & (\d0|y_out[2]~4_combout  $ (VCC))) # (!\d0|y_out[0]~0_combout  & (\d0|y_out[2]~4_combout  & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\d0|y_out[0]~0_combout  & \d0|y_out[2]~4_combout ))

	.dataa(\d0|y_out[0]~0_combout ),
	.datab(\d0|y_out[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\d0|y_out[3]~6_combout  & ((\d0|y_out[1]~2_combout  & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\d0|y_out[1]~2_combout  & (!\VGA|user_input_translator|Add0~1 )))) # (!\d0|y_out[3]~6_combout  & 
// ((\d0|y_out[1]~2_combout  & (!\VGA|user_input_translator|Add0~1 )) # (!\d0|y_out[1]~2_combout  & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\d0|y_out[3]~6_combout  & (!\d0|y_out[1]~2_combout  & !\VGA|user_input_translator|Add0~1 )) # (!\d0|y_out[3]~6_combout  & ((!\VGA|user_input_translator|Add0~1 ) # (!\d0|y_out[1]~2_combout ))))

	.dataa(\d0|y_out[3]~6_combout ),
	.datab(\d0|y_out[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\d0|y_out[2]~4_combout  $ (\d0|y_out[4]~8_combout  $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\d0|y_out[2]~4_combout  & ((\d0|y_out[4]~8_combout ) # (!\VGA|user_input_translator|Add0~3 ))) # (!\d0|y_out[2]~4_combout  & (\d0|y_out[4]~8_combout  & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\d0|y_out[2]~4_combout ),
	.datab(\d0|y_out[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\d0|y_out[3]~6_combout  & ((\d0|y_out[5]~10_combout  & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\d0|y_out[5]~10_combout  & (!\VGA|user_input_translator|Add0~5 )))) # (!\d0|y_out[3]~6_combout  & 
// ((\d0|y_out[5]~10_combout  & (!\VGA|user_input_translator|Add0~5 )) # (!\d0|y_out[5]~10_combout  & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\d0|y_out[3]~6_combout  & (!\d0|y_out[5]~10_combout  & !\VGA|user_input_translator|Add0~5 )) # (!\d0|y_out[3]~6_combout  & ((!\VGA|user_input_translator|Add0~5 ) # (!\d0|y_out[5]~10_combout ))))

	.dataa(\d0|y_out[3]~6_combout ),
	.datab(\d0|y_out[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\d0|y_out[6]~12_combout  $ (\d0|y_out[4]~8_combout  $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\d0|y_out[6]~12_combout  & ((\d0|y_out[4]~8_combout ) # (!\VGA|user_input_translator|Add0~7 ))) # (!\d0|y_out[6]~12_combout  & (\d0|y_out[4]~8_combout  & !\VGA|user_input_translator|Add0~7 )))

	.dataa(\d0|y_out[6]~12_combout ),
	.datab(\d0|y_out[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\d0|y_out[5]~10_combout  & (!\VGA|user_input_translator|Add0~9 )) # (!\d0|y_out[5]~10_combout  & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\d0|y_out[5]~10_combout ))

	.dataa(gnd),
	.datab(\d0|y_out[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\d0|y_out[6]~12_combout  & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!\d0|y_out[6]~12_combout  & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((\d0|y_out[6]~12_combout  & !\VGA|user_input_translator|Add0~11 ))

	.dataa(\d0|y_out[6]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (\d0|x_out[5]~10_combout  & (\d0|y_out[0]~0_combout  $ (VCC))) # (!\d0|x_out[5]~10_combout  & (\d0|y_out[0]~0_combout  & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((\d0|x_out[5]~10_combout  & \d0|y_out[0]~0_combout ))

	.dataa(\d0|x_out[5]~10_combout ),
	.datab(\d0|y_out[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (\d0|x_out[6]~12_combout  & ((\d0|y_out[1]~2_combout  & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!\d0|y_out[1]~2_combout  & (!\VGA|user_input_translator|mem_address[5]~1 )))) # 
// (!\d0|x_out[6]~12_combout  & ((\d0|y_out[1]~2_combout  & (!\VGA|user_input_translator|mem_address[5]~1 )) # (!\d0|y_out[1]~2_combout  & ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((\d0|x_out[6]~12_combout  & (!\d0|y_out[1]~2_combout  & !\VGA|user_input_translator|mem_address[5]~1 )) # (!\d0|x_out[6]~12_combout  & ((!\VGA|user_input_translator|mem_address[5]~1 ) # 
// (!\d0|y_out[1]~2_combout ))))

	.dataa(\d0|x_out[6]~12_combout ),
	.datab(\d0|y_out[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = ((\d0|x_out[7]~14_combout  $ (\VGA|user_input_translator|Add0~0_combout  $ (!\VGA|user_input_translator|mem_address[6]~3 )))) # (GND)
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\d0|x_out[7]~14_combout  & ((\VGA|user_input_translator|Add0~0_combout ) # (!\VGA|user_input_translator|mem_address[6]~3 ))) # (!\d0|x_out[7]~14_combout  & (\VGA|user_input_translator|Add0~0_combout  & 
// !\VGA|user_input_translator|mem_address[6]~3 )))

	.dataa(\d0|x_out[7]~14_combout ),
	.datab(\VGA|user_input_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(\VGA|user_input_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|mem_address[13]~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = (\VGA|writeEn~1_combout  & (\VGA|user_input_translator|mem_address[13]~16_combout  & !\VGA|user_input_translator|mem_address[14]~18_combout ))

	.dataa(gnd),
	.datab(\VGA|writeEn~1_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 16'h00C0;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & \VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h0F00;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneive_lcell_comb \c0|colour (
// Equation(s):
// \c0|colour~combout  = (GLOBAL(\c0|WideNor0~0clkctrl_outclk ) & (\c0|colour~combout )) # (!GLOBAL(\c0|WideNor0~0clkctrl_outclk ) & ((\c0|current_state.S_DELETE~q )))

	.dataa(\c0|colour~combout ),
	.datab(gnd),
	.datac(\c0|current_state.S_DELETE~q ),
	.datad(\c0|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\c0|colour~combout ),
	.cout());
// synopsys translate_off
defparam \c0|colour .lut_mask = 16'hAAF0;
defparam \c0|colour .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneive_lcell_comb \d0|colour_out[2]~0 (
// Equation(s):
// \d0|colour_out[2]~0_combout  = (!\c0|colour~combout  & \SW[9]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c0|colour~combout ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\d0|colour_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|colour_out[2]~0 .lut_mask = 16'h0F00;
defparam \d0|colour_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour_out[2]~0_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,
\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X52_Y41_N29
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N5
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = (\VGA|writeEn~1_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & !\VGA|user_input_translator|mem_address[14]~18_combout ))

	.dataa(gnd),
	.datab(\VGA|writeEn~1_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 16'h000C;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 16'h000F;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour_out[2]~0_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,
\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 16'h4540;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = (\VGA|writeEn~1_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & \VGA|user_input_translator|mem_address[14]~18_combout ))

	.dataa(gnd),
	.datab(\VGA|writeEn~1_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 16'h0C00;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h00F0;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
cycloneive_lcell_comb \d0|colour_out[1]~1 (
// Equation(s):
// \d0|colour_out[1]~1_combout  = (\SW[8]~input_o  & !\c0|colour~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[8]~input_o ),
	.datad(\c0|colour~combout ),
	.cin(gnd),
	.combout(\d0|colour_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|colour_out[1]~1 .lut_mask = 16'h00F0;
defparam \d0|colour_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour_out[2]~0_combout ,\d0|colour_out[1]~1_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,
\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a8 ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .lut_mask = 16'hEECC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour_out[1]~1_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,
\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour_out[1]~1_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,
\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h4540;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hFAF0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \d0|colour_out[0]~2 (
// Equation(s):
// \d0|colour_out[0]~2_combout  = (!\c0|colour~combout  & \SW[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c0|colour~combout ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\d0|colour_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|colour_out[0]~2 .lut_mask = 16'h0F00;
defparam \d0|colour_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\d0|colour_out[0]~2_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,
\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour_out[0]~2_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,
\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour_out[0]~2_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,
\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h4540;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFFA0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
