// Seed: 1471775616
module module_0 ();
  reg id_1;
  initial begin
    if (1) begin
      `define pp_2 0
      `pp_2 <= id_1;
      $display("", 1'b0);
      force id_1 = (0);
    end
  end
  supply0 id_3;
  assign id_3 = 1'b0;
endmodule
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    output logic id_2,
    input wand id_3,
    input tri module_1,
    output wor id_5
);
  initial begin
    if (id_1) begin
      if (1) assert (id_4 - id_3);
      disable id_7;
    end
    begin
      if (1) begin
        if (!id_4) id_2 <= 1'b0;
      end else disable id_8;
    end
  end
  module_0();
endmodule
