<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6200/ip/hpm_bcfg_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6200_2ip_2hpm__bcfg__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_bcfg_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6200_2ip_2hpm__bcfg__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_BCFG_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_BCFG_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structBCFG__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structBCFG__Type.html#a7004b8762105d1b0a5bc0a7544689ce7">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structBCFG__Type.html#a7004b8762105d1b0a5bc0a7544689ce7">VBG_CFG</a>;                     <span class="comment">/* 0x0: Bandgap config */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structBCFG__Type.html#a04577d65ae4d5ab17b19b599210ef08a">   14</a></span>    __R  uint8_t  <a class="code hl_variable" href="structBCFG__Type.html#a04577d65ae4d5ab17b19b599210ef08a">RESERVED0</a>[4];                <span class="comment">/* 0x4 - 0x7: Reserved */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structBCFG__Type.html#a360c5ec43917a18e9f8aa2977c2a2d2b">   15</a></span>    __RW uint32_t <a class="code hl_variable" href="structBCFG__Type.html#a360c5ec43917a18e9f8aa2977c2a2d2b">IRC32K_CFG</a>;                  <span class="comment">/* 0x8: On-chip 32k oscillator config */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structBCFG__Type.html#ab123e0436214c643074556c8737e9206">   16</a></span>    __RW uint32_t <a class="code hl_variable" href="structBCFG__Type.html#ab123e0436214c643074556c8737e9206">XTAL32K_CFG</a>;                 <span class="comment">/* 0xC: XTAL 32K config */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structBCFG__Type.html#ad7706868c11523eed18aad2030a26b9c">   17</a></span>    __RW uint32_t <a class="code hl_variable" href="structBCFG__Type.html#ad7706868c11523eed18aad2030a26b9c">CLK_CFG</a>;                     <span class="comment">/* 0x10: Clock config */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>} <a class="code hl_struct" href="structBCFG__Type.html">BCFG_Type</a>;</div>
</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/* Bitfield definition for register: VBG_CFG */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/*</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * VBG_TRIMMED (RW)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> *</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * Bandgap trim happened, this bit set by hardware after trim value loaded, and stop load, write 0 will clear this bit and reload trim value</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * 0: bandgap is not trimmed</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * 1: bandgap is trimmed</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#aacf0679bf0fbec2f568aba49edfd12fb">   29</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_TRIMMED_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a0cc750a840a6cded23171f2bd69445ea">   30</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_TRIMMED_SHIFT (31U)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#aeb51b142c75095b173df50c537593d74">   31</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_TRIMMED_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_VBG_CFG_VBG_TRIMMED_SHIFT) &amp; BCFG_VBG_CFG_VBG_TRIMMED_MASK)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#adc6077f60d6ba7149e103e166949e788">   32</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_TRIMMED_GET(x) (((uint32_t)(x) &amp; BCFG_VBG_CFG_VBG_TRIMMED_MASK) &gt;&gt; BCFG_VBG_CFG_VBG_TRIMMED_SHIFT)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/*</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> * LP_MODE (RW)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> *</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * Bandgap works in low power  mode</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * 0: not in low power mode</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> * 1: bandgap work in low power mode</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#abfc0691b998d0f64ab9d5b854158a988">   41</a></span><span class="preprocessor">#define BCFG_VBG_CFG_LP_MODE_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a60c1666f77fb08eaf22cef13c4153d6b">   42</a></span><span class="preprocessor">#define BCFG_VBG_CFG_LP_MODE_SHIFT (25U)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a6947664961100d96c876443a34bc98d2">   43</a></span><span class="preprocessor">#define BCFG_VBG_CFG_LP_MODE_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_VBG_CFG_LP_MODE_SHIFT) &amp; BCFG_VBG_CFG_LP_MODE_MASK)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a38497a27d1092393b57690d869d5bb4b">   44</a></span><span class="preprocessor">#define BCFG_VBG_CFG_LP_MODE_GET(x) (((uint32_t)(x) &amp; BCFG_VBG_CFG_LP_MODE_MASK) &gt;&gt; BCFG_VBG_CFG_LP_MODE_SHIFT)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/*</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> * POWER_SAVE (RW)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> *</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> * Bandgap works in power save mode</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> * 0: not in power save mode</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> * 1: bandgap work in power save mode</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a50f8835d5a25719f625701025954a98f">   53</a></span><span class="preprocessor">#define BCFG_VBG_CFG_POWER_SAVE_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#ab429dce2492fb4d60e0bd20e0c061751">   54</a></span><span class="preprocessor">#define BCFG_VBG_CFG_POWER_SAVE_SHIFT (24U)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a05e2d1136ef1357e9ab8293599f394bf">   55</a></span><span class="preprocessor">#define BCFG_VBG_CFG_POWER_SAVE_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_VBG_CFG_POWER_SAVE_SHIFT) &amp; BCFG_VBG_CFG_POWER_SAVE_MASK)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a6936b2b0a4f73e75a38291d0b98686bb">   56</a></span><span class="preprocessor">#define BCFG_VBG_CFG_POWER_SAVE_GET(x) (((uint32_t)(x) &amp; BCFG_VBG_CFG_POWER_SAVE_MASK) &gt;&gt; BCFG_VBG_CFG_POWER_SAVE_SHIFT)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/*</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> * VBG_1P0 (RW)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> *</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> * Bandgap 1.0V output trim</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#abe5070d259457dd614c99bd5a557afb0">   63</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_1P0_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a1a29efbd9fdac1eb20599bfd80429943">   64</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_1P0_SHIFT (16U)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a6d1d1e9389342ca44d1e9d5325f5bcd4">   65</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_1P0_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_VBG_CFG_VBG_1P0_SHIFT) &amp; BCFG_VBG_CFG_VBG_1P0_MASK)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a5ca8700df283bc1f7027e803cc8c259e">   66</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_1P0_GET(x) (((uint32_t)(x) &amp; BCFG_VBG_CFG_VBG_1P0_MASK) &gt;&gt; BCFG_VBG_CFG_VBG_1P0_SHIFT)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/*</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * VBG_P65 (RW)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> *</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * Bandgap 0.65V output trim</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a37d461e51cbe1933b86e47f103f49de0">   73</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_P65_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a778b0f388febdcebb202240d53b4018f">   74</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_P65_SHIFT (8U)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a9cf3399c28eeac91dfc2a5c4a29121c3">   75</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_P65_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_VBG_CFG_VBG_P65_SHIFT) &amp; BCFG_VBG_CFG_VBG_P65_MASK)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#ad3c195602b7531b97dd2a76d2428c7ca">   76</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_P65_GET(x) (((uint32_t)(x) &amp; BCFG_VBG_CFG_VBG_P65_MASK) &gt;&gt; BCFG_VBG_CFG_VBG_P65_SHIFT)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/*</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * VBG_P50 (RW)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> *</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * Bandgap 0.50V output trim</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a1f1b42044c4f207214b0a9666418a095">   83</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_P50_MASK (0x1FU)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#ad8b97ba40cbc73b7753e1cdea4b570d4">   84</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_P50_SHIFT (0U)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#aa63a2b04a4243d0d127906974df3cd95">   85</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_P50_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_VBG_CFG_VBG_P50_SHIFT) &amp; BCFG_VBG_CFG_VBG_P50_MASK)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a496f1f7d6d80869e22e540c9d662ff1d">   86</a></span><span class="preprocessor">#define BCFG_VBG_CFG_VBG_P50_GET(x) (((uint32_t)(x) &amp; BCFG_VBG_CFG_VBG_P50_MASK) &gt;&gt; BCFG_VBG_CFG_VBG_P50_SHIFT)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/* Bitfield definition for register: IRC32K_CFG */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/*</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> * IRC_TRIMMED (RW)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> *</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * IRC32K trim happened, this bit set by hardware after trim value loaded, and stop load, write 0 will clear this bit and reload trim value</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * 0: irc is not trimmed</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * 1: irc is trimmed</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a0755096042889c7dcea7101e1f7e1ffa">   96</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_IRC_TRIMMED_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a9074465297e02f4f1972e4d0ffd58175">   97</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_IRC_TRIMMED_SHIFT (31U)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a2030345f92e0132bafde59ecdfd4bf6c">   98</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_IRC_TRIMMED_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_IRC32K_CFG_IRC_TRIMMED_SHIFT) &amp; BCFG_IRC32K_CFG_IRC_TRIMMED_MASK)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a4b138f8830932e5335f28c12f1e45b94">   99</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_IRC_TRIMMED_GET(x) (((uint32_t)(x) &amp; BCFG_IRC32K_CFG_IRC_TRIMMED_MASK) &gt;&gt; BCFG_IRC32K_CFG_IRC_TRIMMED_SHIFT)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/*</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * CAPEX7_TRIM (RW)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> *</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> * IRC32K bit 7</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a353be6373b025ef64f0559ed96a83eb1">  106</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_CAPEX7_TRIM_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#aa2fc53e9829e00318f928a7d0889db16">  107</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_CAPEX7_TRIM_SHIFT (23U)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a2b80c77d1301d1916746b44c21466a13">  108</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_CAPEX7_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_IRC32K_CFG_CAPEX7_TRIM_SHIFT) &amp; BCFG_IRC32K_CFG_CAPEX7_TRIM_MASK)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a6ffbff8f290338afaadde7e8778426c4">  109</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_CAPEX7_TRIM_GET(x) (((uint32_t)(x) &amp; BCFG_IRC32K_CFG_CAPEX7_TRIM_MASK) &gt;&gt; BCFG_IRC32K_CFG_CAPEX7_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">/*</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * CAPEX6_TRIM (RW)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> *</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> * IRC32K bit 6</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a5ba346b15dfb64982109faf86e735c67">  116</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_CAPEX6_TRIM_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#ac306b2732284c4151e9961367f551301">  117</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_CAPEX6_TRIM_SHIFT (22U)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a9d9612efec6e2ce3efd8129a4312695b">  118</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_CAPEX6_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_IRC32K_CFG_CAPEX6_TRIM_SHIFT) &amp; BCFG_IRC32K_CFG_CAPEX6_TRIM_MASK)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#ad16e27a67ddc177985f273b23404625c">  119</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_CAPEX6_TRIM_GET(x) (((uint32_t)(x) &amp; BCFG_IRC32K_CFG_CAPEX6_TRIM_MASK) &gt;&gt; BCFG_IRC32K_CFG_CAPEX6_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/*</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * CAP_TRIM (RW)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> *</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * capacitor trim bits</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a0c126b8c574b76046e57a85eb1a67bc2">  126</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_CAP_TRIM_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#ab404cf5ea5e107f0aaa4f54de1b28066">  127</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_CAP_TRIM_SHIFT (0U)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a0499a744cdbfc9f653eb8bcbe7f5493e">  128</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_CAP_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_IRC32K_CFG_CAP_TRIM_SHIFT) &amp; BCFG_IRC32K_CFG_CAP_TRIM_MASK)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a1300688eb9c04a21d89cbf28cc1e9616">  129</a></span><span class="preprocessor">#define BCFG_IRC32K_CFG_CAP_TRIM_GET(x) (((uint32_t)(x) &amp; BCFG_IRC32K_CFG_CAP_TRIM_MASK) &gt;&gt; BCFG_IRC32K_CFG_CAP_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/* Bitfield definition for register: XTAL32K_CFG */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/*</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> * HYST_EN (RW)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> *</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * crystal 32k hysteres enable</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a3e0aa2ed035951bcad0e14a7e0ed546d">  137</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_HYST_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a2c2912b1f93f1c8cc700e7504970f137">  138</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_HYST_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a9947d1932bcf32512c3410b2bb8e71d8">  139</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_HYST_EN_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_XTAL32K_CFG_HYST_EN_SHIFT) &amp; BCFG_XTAL32K_CFG_HYST_EN_MASK)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#aba61e14a445b70a85b0a2dcef81e1a2e">  140</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_HYST_EN_GET(x) (((uint32_t)(x) &amp; BCFG_XTAL32K_CFG_HYST_EN_MASK) &gt;&gt; BCFG_XTAL32K_CFG_HYST_EN_SHIFT)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/*</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * GMSEL (RW)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> *</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * crystal 32k gm selection</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#ad176fe5df97f4548224612df50bcfbd2">  147</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_GMSEL_MASK (0x300U)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a272c5b05beea6438372a73671a92ab8e">  148</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_GMSEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#aadd6b9430e5be30481693f49849eaaf6">  149</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_GMSEL_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_XTAL32K_CFG_GMSEL_SHIFT) &amp; BCFG_XTAL32K_CFG_GMSEL_MASK)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a7918dddf067d3eb023a9391df76b2d09">  150</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_GMSEL_GET(x) (((uint32_t)(x) &amp; BCFG_XTAL32K_CFG_GMSEL_MASK) &gt;&gt; BCFG_XTAL32K_CFG_GMSEL_SHIFT)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/*</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> * CFG (RW)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> *</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * crystal 32k config</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a542ba9faae56b3dda398585f16430698">  157</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_CFG_MASK (0x10U)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a0fd045cb3c80f5eeb54e9a530674bd04">  158</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_CFG_SHIFT (4U)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#afff564b51ca3d0d6cfe4e4e1961ac9e1">  159</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_CFG_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_XTAL32K_CFG_CFG_SHIFT) &amp; BCFG_XTAL32K_CFG_CFG_MASK)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a85bec2a9ac36e12c30dab64fdd5e380a">  160</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_CFG_GET(x) (((uint32_t)(x) &amp; BCFG_XTAL32K_CFG_CFG_MASK) &gt;&gt; BCFG_XTAL32K_CFG_CFG_SHIFT)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/*</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * AMP (RW)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> *</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * crystal 32k amplifier</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a6a0576e8ed536548ceed755e00680c15">  167</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_AMP_MASK (0x3U)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#ad391dfb23bbc90e65dfc80d621958c21">  168</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_AMP_SHIFT (0U)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a503395aa00f964502a468e8824fde467">  169</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_AMP_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_XTAL32K_CFG_AMP_SHIFT) &amp; BCFG_XTAL32K_CFG_AMP_MASK)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a9233a12c78fee79308fec27b9ec2320a">  170</a></span><span class="preprocessor">#define BCFG_XTAL32K_CFG_AMP_GET(x) (((uint32_t)(x) &amp; BCFG_XTAL32K_CFG_AMP_MASK) &gt;&gt; BCFG_XTAL32K_CFG_AMP_SHIFT)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/* Bitfield definition for register: CLK_CFG */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/*</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * XTAL_SEL (RO)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> *</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * crystal selected</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#ac7568237c082c789f0cbb80e2badb93a">  178</a></span><span class="preprocessor">#define BCFG_CLK_CFG_XTAL_SEL_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a8bca980644080d71ed6c069bf4f28b91">  179</a></span><span class="preprocessor">#define BCFG_CLK_CFG_XTAL_SEL_SHIFT (28U)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a96fa886ed0df23cc3657058618bdb834">  180</a></span><span class="preprocessor">#define BCFG_CLK_CFG_XTAL_SEL_GET(x) (((uint32_t)(x) &amp; BCFG_CLK_CFG_XTAL_SEL_MASK) &gt;&gt; BCFG_CLK_CFG_XTAL_SEL_SHIFT)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/*</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * KEEP_IRC (RW)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> *</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * force irc32k run</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a003c980a6288aa3a3a7767a6c90c85a8">  187</a></span><span class="preprocessor">#define BCFG_CLK_CFG_KEEP_IRC_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a9b49af4fd17900db440eb955b0bf7f0e">  188</a></span><span class="preprocessor">#define BCFG_CLK_CFG_KEEP_IRC_SHIFT (16U)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a4890dc4ca63abcc5dc776f91f92fd7e0">  189</a></span><span class="preprocessor">#define BCFG_CLK_CFG_KEEP_IRC_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_CLK_CFG_KEEP_IRC_SHIFT) &amp; BCFG_CLK_CFG_KEEP_IRC_MASK)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a67cf02295237484287760be893d3499f">  190</a></span><span class="preprocessor">#define BCFG_CLK_CFG_KEEP_IRC_GET(x) (((uint32_t)(x) &amp; BCFG_CLK_CFG_KEEP_IRC_MASK) &gt;&gt; BCFG_CLK_CFG_KEEP_IRC_SHIFT)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/*</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * FORCE_XTAL (RW)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> *</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * force switch to crystal</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a2c2fdb544ee2222f4292b37bdb672f7b">  197</a></span><span class="preprocessor">#define BCFG_CLK_CFG_FORCE_XTAL_MASK (0x10U)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a621aa8d0be0dc998cd950d35fd5ad7ac">  198</a></span><span class="preprocessor">#define BCFG_CLK_CFG_FORCE_XTAL_SHIFT (4U)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#af254fd1fae13ad6998c6043b0bc9c283">  199</a></span><span class="preprocessor">#define BCFG_CLK_CFG_FORCE_XTAL_SET(x) (((uint32_t)(x) &lt;&lt; BCFG_CLK_CFG_FORCE_XTAL_SHIFT) &amp; BCFG_CLK_CFG_FORCE_XTAL_MASK)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html#a6e29abf8febfc0114f3ebd908e3e7a06">  200</a></span><span class="preprocessor">#define BCFG_CLK_CFG_FORCE_XTAL_GET(x) (((uint32_t)(x) &amp; BCFG_CLK_CFG_FORCE_XTAL_MASK) &gt;&gt; BCFG_CLK_CFG_FORCE_XTAL_SHIFT)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_BCFG_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructBCFG__Type_html"><div class="ttname"><a href="structBCFG__Type.html">BCFG_Type</a></div><div class="ttdef"><b>Definition</b> hpm_bcfg_regs.h:12</div></div>
<div class="ttc" id="astructBCFG__Type_html_a04577d65ae4d5ab17b19b599210ef08a"><div class="ttname"><a href="structBCFG__Type.html#a04577d65ae4d5ab17b19b599210ef08a">BCFG_Type::RESERVED0</a></div><div class="ttdeci">__R uint8_t RESERVED0[4]</div><div class="ttdef"><b>Definition</b> hpm_bcfg_regs.h:14</div></div>
<div class="ttc" id="astructBCFG__Type_html_a360c5ec43917a18e9f8aa2977c2a2d2b"><div class="ttname"><a href="structBCFG__Type.html#a360c5ec43917a18e9f8aa2977c2a2d2b">BCFG_Type::IRC32K_CFG</a></div><div class="ttdeci">__RW uint32_t IRC32K_CFG</div><div class="ttdef"><b>Definition</b> hpm_bcfg_regs.h:15</div></div>
<div class="ttc" id="astructBCFG__Type_html_a7004b8762105d1b0a5bc0a7544689ce7"><div class="ttname"><a href="structBCFG__Type.html#a7004b8762105d1b0a5bc0a7544689ce7">BCFG_Type::VBG_CFG</a></div><div class="ttdeci">__RW uint32_t VBG_CFG</div><div class="ttdef"><b>Definition</b> hpm_bcfg_regs.h:13</div></div>
<div class="ttc" id="astructBCFG__Type_html_ab123e0436214c643074556c8737e9206"><div class="ttname"><a href="structBCFG__Type.html#ab123e0436214c643074556c8737e9206">BCFG_Type::XTAL32K_CFG</a></div><div class="ttdeci">__RW uint32_t XTAL32K_CFG</div><div class="ttdef"><b>Definition</b> hpm_bcfg_regs.h:16</div></div>
<div class="ttc" id="astructBCFG__Type_html_ad7706868c11523eed18aad2030a26b9c"><div class="ttname"><a href="structBCFG__Type.html#ad7706868c11523eed18aad2030a26b9c">BCFG_Type::CLK_CFG</a></div><div class="ttdeci">__RW uint32_t CLK_CFG</div><div class="ttdef"><b>Definition</b> hpm_bcfg_regs.h:17</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_b1f6e209b3e7a8ad8b03e7e44b8c87cc.html">HPM6200</a></li><li class="navelem"><a class="el" href="dir_cfbad3d5d31696dd53abe2950846551d.html">ip</a></li><li class="navelem"><a class="el" href="HPM6200_2ip_2hpm__bcfg__regs_8h.html">hpm_bcfg_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:17 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
