{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/goal_counter.v " "Source file: C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/goal_counter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1442410376123 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v " "Source file: C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1442410376123 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1442410376123 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/goal_counter.v " "Source file: C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/goal_counter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1442410376140 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v " "Source file: C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1442410376140 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1442410376140 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/goal_counter.v " "Source file: C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/goal_counter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1442410376157 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v " "Source file: C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1442410376157 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1442410376157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442410380776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442410380777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 16 09:33:00 2015 " "Processing started: Wed Sep 16 09:33:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442410380777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442410380777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab2 -c eecs301_lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab2 -c eecs301_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442410380777 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442410382263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/slow_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/slow_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 slow_counter " "Found entity 1: slow_counter" {  } { { "V/slow_counter.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/slow_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442410395087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442410395087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/speed_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/speed_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_counter " "Found entity 1: speed_counter" {  } { { "V/speed_counter.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/speed_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442410395090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442410395090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "V/pwm.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442410395092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442410395092 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"assign\";  expecting \";\" goal_counter.v(8) " "Verilog HDL syntax error at goal_counter.v(8) near text \"assign\";  expecting \";\"" {  } { { "V/goal_counter.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/goal_counter.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1442410395119 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "goal_counter goal_counter.v(1) " "Ignored design unit \"goal_counter\" at goal_counter.v(1) due to previous errors" {  } { { "V/goal_counter.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/goal_counter.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1442410395119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/goal_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file v/goal_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442410395120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file v/flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "V/flipflop.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442410395121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442410395121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "V/counter.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442410395123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442410395123 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" eecs301_lab2.v(94) " "Verilog HDL syntax error at eecs301_lab2.v(94) near text \".\";  expecting \")\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 94 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1442410395124 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "eecs301_lab2 eecs301_lab2.v(5) " "Ignored design unit \"eecs301_lab2\" at eecs301_lab2.v(5) due to previous errors" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1442410395124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs301_lab2.v 0 0 " "Found 0 design units, including 0 entities, in source file eecs301_lab2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442410395125 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442410395629 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 16 09:33:15 2015 " "Processing ended: Wed Sep 16 09:33:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442410395629 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442410395629 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442410395629 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442410395629 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442410397516 ""}
