

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Apr 28 16:18:09 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        matrixmul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
	4  / (exitcond4)
3 --> 
	3  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lm) nounwind, !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ln) nounwind, !map !13"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lp) nounwind, !map !17"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %A) nounwind, !map !21"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %B) nounwind, !map !27"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %AB) nounwind, !map !31"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lp_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lp) nounwind"   --->   Operation 16 'read' 'lp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ln_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ln) nounwind"   --->   Operation 17 'read' 'ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lm_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lm) nounwind"   --->   Operation 18 'read' 'lm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (4.42ns)   --->   "%m = shl i32 1, %lm_read" [matrixmul/matrixmul.cpp:7]   --->   Operation 19 'shl' 'm' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (4.42ns)   --->   "%n = shl i32 1, %ln_read" [matrixmul/matrixmul.cpp:8]   --->   Operation 20 'shl' 'n' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (4.42ns)   --->   "%p = shl i32 1, %lp_read" [matrixmul/matrixmul.cpp:9]   --->   Operation 21 'shl' 'p' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %.loopexit" [matrixmul/matrixmul.cpp:13]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i1 = phi i32 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 23 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.47ns)   --->   "%exitcond4 = icmp eq i32 %i1, %n" [matrixmul/matrixmul.cpp:13]   --->   Operation 24 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%i_1 = add nsw i32 %i1, 1" [matrixmul/matrixmul.cpp:13]   --->   Operation 25 'add' 'i_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader6.preheader, label %.preheader7.preheader" [matrixmul/matrixmul.cpp:13]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %i1 to i7" [matrixmul/matrixmul.cpp:13]   --->   Operation 27 'trunc' 'tmp' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp, i5 0)" [matrixmul/matrixmul.cpp:14]   --->   Operation 28 'bitconcatenate' 'tmp_1_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader7" [matrixmul/matrixmul.cpp:14]   --->   Operation 29 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader6" [matrixmul/matrixmul.cpp:19]   --->   Operation 30 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j2 = phi i32 [ %j, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 31 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.47ns)   --->   "%exitcond3 = icmp eq i32 %j2, %p" [matrixmul/matrixmul.cpp:14]   --->   Operation 32 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.55ns)   --->   "%j = add nsw i32 %j2, 1" [matrixmul/matrixmul.cpp:14]   --->   Operation 33 'add' 'j' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %1" [matrixmul/matrixmul.cpp:14]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %j2 to i12" [matrixmul/matrixmul.cpp:15]   --->   Operation 35 'trunc' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.54ns)   --->   "%tmp_9 = add i12 %tmp_1_cast, %tmp_3" [matrixmul/matrixmul.cpp:15]   --->   Operation 36 'add' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_9_cast1 = sext i12 %tmp_9 to i64" [matrixmul/matrixmul.cpp:15]   --->   Operation 37 'sext' 'tmp_9_cast1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_9_cast1" [matrixmul/matrixmul.cpp:15]   --->   Operation 38 'getelementptr' 'AB_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.25ns)   --->   "store i32 0, i32* %AB_addr, align 4" [matrixmul/matrixmul.cpp:15]   --->   Operation 39 'store' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader7" [matrixmul/matrixmul.cpp:14]   --->   Operation 40 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.55>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%i = phi i32 [ %i_2, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 42 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.47ns)   --->   "%exitcond2 = icmp eq i32 %i, %n" [matrixmul/matrixmul.cpp:19]   --->   Operation 43 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (2.55ns)   --->   "%i_2 = add nsw i32 %i, 1" [matrixmul/matrixmul.cpp:19]   --->   Operation 44 'add' 'i_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %.preheader5.preheader" [matrixmul/matrixmul.cpp:19]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %i to i7" [matrixmul/matrixmul.cpp:19]   --->   Operation 46 'trunc' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_1, i5 0)" [matrixmul/matrixmul.cpp:20]   --->   Operation 47 'bitconcatenate' 'tmp_7_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader5" [matrixmul/matrixmul.cpp:20]   --->   Operation 48 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "ret void" [matrixmul/matrixmul.cpp:26]   --->   Operation 49 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.55>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%j1 = phi i32 [ 0, %.preheader5.preheader ], [ %j_1, %.preheader5.loopexit ]"   --->   Operation 50 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.47ns)   --->   "%exitcond1 = icmp eq i32 %j1, %p" [matrixmul/matrixmul.cpp:20]   --->   Operation 51 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (2.55ns)   --->   "%j_1 = add nsw i32 %j1, 1" [matrixmul/matrixmul.cpp:20]   --->   Operation 52 'add' 'j_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader6.loopexit, label %.preheader.preheader" [matrixmul/matrixmul.cpp:20]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i32 %j1 to i12" [matrixmul/matrixmul.cpp:22]   --->   Operation 54 'trunc' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.54ns)   --->   "%tmp_s = add i12 %tmp_7_cast, %tmp_5" [matrixmul/matrixmul.cpp:22]   --->   Operation 55 'add' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i12 %tmp_s to i64" [matrixmul/matrixmul.cpp:22]   --->   Operation 56 'sext' 'tmp_10_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%AB_addr_1 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_10_cast" [matrixmul/matrixmul.cpp:22]   --->   Operation 57 'getelementptr' 'AB_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.76ns)   --->   "br label %.preheader" [matrixmul/matrixmul.cpp:21]   --->   Operation 58 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 59 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.80>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%k = phi i32 [ %k_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 60 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %k, %m" [matrixmul/matrixmul.cpp:21]   --->   Operation 61 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.55ns)   --->   "%k_1 = add nsw i32 %k, 1" [matrixmul/matrixmul.cpp:21]   --->   Operation 62 'add' 'k_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader5.loopexit, label %2" [matrixmul/matrixmul.cpp:21]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i32 %k to i12" [matrixmul/matrixmul.cpp:22]   --->   Operation 64 'trunc' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.54ns)   --->   "%tmp_7 = add i12 %tmp_7_cast, %tmp_6" [matrixmul/matrixmul.cpp:22]   --->   Operation 65 'add' 'tmp_7' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i12 %tmp_7 to i64" [matrixmul/matrixmul.cpp:22]   --->   Operation 66 'sext' 'tmp_11_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1024 x i8]* %A, i64 0, i64 %tmp_11_cast" [matrixmul/matrixmul.cpp:22]   --->   Operation 67 'getelementptr' 'A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i32 %k to i7" [matrixmul/matrixmul.cpp:21]   --->   Operation 68 'trunc' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_13_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_8, i5 0)" [matrixmul/matrixmul.cpp:22]   --->   Operation 69 'bitconcatenate' 'tmp_13_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.54ns)   --->   "%tmp_10 = add i12 %tmp_13_cast, %tmp_5" [matrixmul/matrixmul.cpp:22]   --->   Operation 70 'add' 'tmp_10' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i12 %tmp_10 to i64" [matrixmul/matrixmul.cpp:22]   --->   Operation 71 'sext' 'tmp_14_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [1024 x i8]* %B, i64 0, i64 %tmp_14_cast" [matrixmul/matrixmul.cpp:22]   --->   Operation 72 'getelementptr' 'B_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (3.25ns)   --->   "%A_load = load i8* %A_addr, align 1" [matrixmul/matrixmul.cpp:22]   --->   Operation 73 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 74 [2/2] (3.25ns)   --->   "%B_load = load i8* %B_addr, align 1" [matrixmul/matrixmul.cpp:22]   --->   Operation 74 'load' 'B_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 75 [2/2] (3.25ns)   --->   "%AB_load = load i32* %AB_addr_1, align 4" [matrixmul/matrixmul.cpp:22]   --->   Operation 75 'load' 'AB_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 76 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 77 [1/2] (3.25ns)   --->   "%A_load = load i8* %A_addr, align 1" [matrixmul/matrixmul.cpp:22]   --->   Operation 77 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 78 [1/2] (3.25ns)   --->   "%B_load = load i8* %B_addr, align 1" [matrixmul/matrixmul.cpp:22]   --->   Operation 78 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 79 [1/2] (3.25ns)   --->   "%AB_load = load i32* %AB_addr_1, align 4" [matrixmul/matrixmul.cpp:22]   --->   Operation 79 'load' 'AB_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 6> <Delay = 9.63>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i8 %A_load to i16" [matrixmul/matrixmul.cpp:22]   --->   Operation 80 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %B_load to i16" [matrixmul/matrixmul.cpp:22]   --->   Operation 81 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (3.36ns)   --->   "%tmp_2 = mul i16 %tmp_9_cast, %tmp_cast" [matrixmul/matrixmul.cpp:22]   --->   Operation 82 'mul' 'tmp_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i16 %tmp_2 to i32" [matrixmul/matrixmul.cpp:22]   --->   Operation 83 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (3.02ns)   --->   "%tmp_4 = add i32 %tmp_2_cast, %AB_load" [matrixmul/matrixmul.cpp:22]   --->   Operation 84 'add' 'tmp_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 85 [1/1] (3.25ns)   --->   "store i32 %tmp_4, i32* %AB_addr_1, align 4" [matrixmul/matrixmul.cpp:22]   --->   Operation 85 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader" [matrixmul/matrixmul.cpp:21]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9  (specbitsmap   ) [ 000000000]
StgValue_10 (specbitsmap   ) [ 000000000]
StgValue_11 (specbitsmap   ) [ 000000000]
StgValue_12 (specbitsmap   ) [ 000000000]
StgValue_13 (specbitsmap   ) [ 000000000]
StgValue_14 (specbitsmap   ) [ 000000000]
StgValue_15 (spectopmodule ) [ 000000000]
lp_read     (read          ) [ 000000000]
ln_read     (read          ) [ 000000000]
lm_read     (read          ) [ 000000000]
m           (shl           ) [ 001111111]
n           (shl           ) [ 001111111]
p           (shl           ) [ 001111111]
StgValue_22 (br            ) [ 011100000]
i1          (phi           ) [ 001000000]
exitcond4   (icmp          ) [ 001100000]
i_1         (add           ) [ 011100000]
StgValue_26 (br            ) [ 000000000]
tmp         (trunc         ) [ 000000000]
tmp_1_cast  (bitconcatenate) [ 000100000]
StgValue_29 (br            ) [ 001100000]
StgValue_30 (br            ) [ 001111111]
j2          (phi           ) [ 000100000]
exitcond3   (icmp          ) [ 001100000]
j           (add           ) [ 001100000]
StgValue_34 (br            ) [ 000000000]
tmp_3       (trunc         ) [ 000000000]
tmp_9       (add           ) [ 000000000]
tmp_9_cast1 (sext          ) [ 000000000]
AB_addr     (getelementptr ) [ 000000000]
StgValue_39 (store         ) [ 000000000]
StgValue_40 (br            ) [ 001100000]
StgValue_41 (br            ) [ 011100000]
i           (phi           ) [ 000010000]
exitcond2   (icmp          ) [ 000011111]
i_2         (add           ) [ 001011111]
StgValue_45 (br            ) [ 000000000]
tmp_1       (trunc         ) [ 000000000]
tmp_7_cast  (bitconcatenate) [ 000001111]
StgValue_48 (br            ) [ 000011111]
StgValue_49 (ret           ) [ 000000000]
j1          (phi           ) [ 000001000]
exitcond1   (icmp          ) [ 000011111]
j_1         (add           ) [ 000011111]
StgValue_53 (br            ) [ 000000000]
tmp_5       (trunc         ) [ 000000111]
tmp_s       (add           ) [ 000000000]
tmp_10_cast (sext          ) [ 000000000]
AB_addr_1   (getelementptr ) [ 000000111]
StgValue_58 (br            ) [ 000011111]
StgValue_59 (br            ) [ 001011111]
k           (phi           ) [ 000000100]
exitcond    (icmp          ) [ 000011111]
k_1         (add           ) [ 000011111]
StgValue_63 (br            ) [ 000000000]
tmp_6       (trunc         ) [ 000000000]
tmp_7       (add           ) [ 000000000]
tmp_11_cast (sext          ) [ 000000000]
A_addr      (getelementptr ) [ 000000010]
tmp_8       (trunc         ) [ 000000000]
tmp_13_cast (bitconcatenate) [ 000000000]
tmp_10      (add           ) [ 000000000]
tmp_14_cast (sext          ) [ 000000000]
B_addr      (getelementptr ) [ 000000010]
StgValue_76 (br            ) [ 000011111]
A_load      (load          ) [ 000000001]
B_load      (load          ) [ 000000001]
AB_load     (load          ) [ 000000001]
tmp_9_cast  (zext          ) [ 000000000]
tmp_cast    (zext          ) [ 000000000]
tmp_2       (mul           ) [ 000000000]
tmp_2_cast  (zext          ) [ 000000000]
tmp_4       (add           ) [ 000000000]
StgValue_85 (store         ) [ 000000000]
StgValue_86 (br            ) [ 000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="lp_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lp_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="ln_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ln_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="lm_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lm_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="AB_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="12" slack="0"/>
<pin id="52" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="10" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="0"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_39/3 AB_load/6 StgValue_85/8 "/>
</bind>
</comp>

<comp id="62" class="1004" name="AB_addr_1_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="12" slack="0"/>
<pin id="66" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_1/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="A_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="12" slack="0"/>
<pin id="73" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/6 "/>
</bind>
</comp>

<comp id="76" class="1004" name="B_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="12" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/6 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/6 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/6 "/>
</bind>
</comp>

<comp id="95" class="1005" name="i1_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="i1_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="j2_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="j2_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="1" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/3 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="128" class="1005" name="j1_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j1 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="j1_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1/5 "/>
</bind>
</comp>

<comp id="139" class="1005" name="k_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="k_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="m_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="n_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exitcond4_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_1_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="0"/>
<pin id="185" dir="0" index="1" bw="7" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="exitcond3_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="j_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_9_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="1"/>
<pin id="208" dir="0" index="1" bw="12" slack="0"/>
<pin id="209" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_9_cast1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="exitcond2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_7_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="0" index="1" bw="7" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="exitcond1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="3"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_5_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_s_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="1"/>
<pin id="256" dir="0" index="1" bw="12" slack="0"/>
<pin id="257" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_10_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="exitcond_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="4"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="k_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_6_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_7_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="2"/>
<pin id="281" dir="0" index="1" bw="12" slack="0"/>
<pin id="282" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_11_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_8_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_13_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_cast/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_10_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="0"/>
<pin id="303" dir="0" index="1" bw="12" slack="1"/>
<pin id="304" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_14_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_cast/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_9_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="317" class="1007" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_2/8 tmp_2_cast/8 tmp_4/8 "/>
</bind>
</comp>

<comp id="325" class="1005" name="m_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="4"/>
<pin id="327" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="330" class="1005" name="n_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="336" class="1005" name="p_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2"/>
<pin id="338" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="345" class="1005" name="i_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_1_cast_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="1"/>
<pin id="352" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="358" class="1005" name="j_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="366" class="1005" name="i_2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_7_cast_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="1"/>
<pin id="373" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="380" class="1005" name="j_1_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_5_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="1"/>
<pin id="387" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="390" class="1005" name="AB_addr_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="1"/>
<pin id="392" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="k_1_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="403" class="1005" name="A_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="1"/>
<pin id="405" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="408" class="1005" name="B_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="1"/>
<pin id="410" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="413" class="1005" name="A_load_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="1"/>
<pin id="415" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="418" class="1005" name="B_load_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="1"/>
<pin id="420" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="423" class="1005" name="AB_load_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AB_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="18" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="18" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="61"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="69" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="76" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="42" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="36" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="30" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="99" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="99" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="99" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="110" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="110" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="110" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="206" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="220"><net_src comp="121" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="121" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="121" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="132" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="132" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="132" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="268"><net_src comp="143" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="143" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="20" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="143" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="292"><net_src comp="143" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="24" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="322"><net_src comp="311" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="317" pin="3"/><net_sink comp="55" pin=1"/></net>

<net id="328"><net_src comp="150" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="333"><net_src comp="156" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="339"><net_src comp="162" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="348"><net_src comp="173" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="353"><net_src comp="183" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="361"><net_src comp="196" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="369"><net_src comp="221" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="374"><net_src comp="231" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="383"><net_src comp="244" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="388"><net_src comp="250" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="393"><net_src comp="62" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="401"><net_src comp="269" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="406"><net_src comp="69" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="411"><net_src comp="76" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="416"><net_src comp="83" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="421"><net_src comp="89" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="426"><net_src comp="55" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="317" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {3 8 }
 - Input state : 
	Port: matrixmul : lm | {1 }
	Port: matrixmul : ln | {1 }
	Port: matrixmul : lp | {1 }
	Port: matrixmul : A | {6 7 }
	Port: matrixmul : B | {6 7 }
	Port: matrixmul : AB | {6 7 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		i_1 : 1
		StgValue_26 : 2
		tmp : 1
		tmp_1_cast : 2
	State 3
		exitcond3 : 1
		j : 1
		StgValue_34 : 2
		tmp_3 : 1
		tmp_9 : 2
		tmp_9_cast1 : 3
		AB_addr : 4
		StgValue_39 : 5
	State 4
		exitcond2 : 1
		i_2 : 1
		StgValue_45 : 2
		tmp_1 : 1
		tmp_7_cast : 2
	State 5
		exitcond1 : 1
		j_1 : 1
		StgValue_53 : 2
		tmp_5 : 1
		tmp_s : 2
		tmp_10_cast : 3
		AB_addr_1 : 4
	State 6
		exitcond : 1
		k_1 : 1
		StgValue_63 : 2
		tmp_6 : 1
		tmp_7 : 2
		tmp_11_cast : 3
		A_addr : 4
		tmp_8 : 1
		tmp_13_cast : 2
		tmp_10 : 3
		tmp_14_cast : 4
		B_addr : 5
		A_load : 5
		B_load : 6
	State 7
	State 8
		tmp_2 : 1
		tmp_2_cast : 2
		tmp_4 : 3
		StgValue_85 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      m_fu_150      |    0    |    0    |   101   |
|    shl   |      n_fu_156      |    0    |    0    |   101   |
|          |      p_fu_162      |    0    |    0    |   101   |
|----------|--------------------|---------|---------|---------|
|          |     i_1_fu_173     |    0    |    0    |    39   |
|          |      j_fu_196      |    0    |    0    |    39   |
|          |    tmp_9_fu_206    |    0    |    0    |    12   |
|          |     i_2_fu_221     |    0    |    0    |    39   |
|    add   |     j_1_fu_244     |    0    |    0    |    39   |
|          |    tmp_s_fu_254    |    0    |    0    |    12   |
|          |     k_1_fu_269     |    0    |    0    |    39   |
|          |    tmp_7_fu_279    |    0    |    0    |    12   |
|          |    tmp_10_fu_301   |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond4_fu_168  |    0    |    0    |    18   |
|          |  exitcond3_fu_191  |    0    |    0    |    18   |
|   icmp   |  exitcond2_fu_216  |    0    |    0    |    18   |
|          |  exitcond1_fu_239  |    0    |    0    |    18   |
|          |   exitcond_fu_264  |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_317     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | lp_read_read_fu_30 |    0    |    0    |    0    |
|   read   | ln_read_read_fu_36 |    0    |    0    |    0    |
|          | lm_read_read_fu_42 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_179     |    0    |    0    |    0    |
|          |    tmp_3_fu_202    |    0    |    0    |    0    |
|   trunc  |    tmp_1_fu_227    |    0    |    0    |    0    |
|          |    tmp_5_fu_250    |    0    |    0    |    0    |
|          |    tmp_6_fu_275    |    0    |    0    |    0    |
|          |    tmp_8_fu_289    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  tmp_1_cast_fu_183 |    0    |    0    |    0    |
|bitconcatenate|  tmp_7_cast_fu_231 |    0    |    0    |    0    |
|          | tmp_13_cast_fu_293 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_9_cast1_fu_211 |    0    |    0    |    0    |
|   sext   | tmp_10_cast_fu_259 |    0    |    0    |    0    |
|          | tmp_11_cast_fu_284 |    0    |    0    |    0    |
|          | tmp_14_cast_fu_306 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  tmp_9_cast_fu_311 |    0    |    0    |    0    |
|          |   tmp_cast_fu_314  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   636   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| AB_addr_1_reg_390|   10   |
|  AB_load_reg_423 |   32   |
|  A_addr_reg_403  |   10   |
|  A_load_reg_413  |    8   |
|  B_addr_reg_408  |   10   |
|  B_load_reg_418  |    8   |
|     i1_reg_95    |   32   |
|    i_1_reg_345   |   32   |
|    i_2_reg_366   |   32   |
|     i_reg_117    |   32   |
|    j1_reg_128    |   32   |
|    j2_reg_106    |   32   |
|    j_1_reg_380   |   32   |
|     j_reg_358    |   32   |
|    k_1_reg_398   |   32   |
|     k_reg_139    |   32   |
|     m_reg_325    |   32   |
|     n_reg_330    |   32   |
|     p_reg_336    |   32   |
|tmp_1_cast_reg_350|   12   |
|   tmp_5_reg_385  |   12   |
|tmp_7_cast_reg_371|   12   |
+------------------+--------+
|       Total      |   530  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_55 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_83 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_89 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_317    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   140  ||  8.845  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   636  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   530  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   530  |   681  |
+-----------+--------+--------+--------+--------+
