INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/usr/local/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_DCT.cpp
   Compiling (apcc) dct.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/usr/local/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'psc' on host 'PSC-Home-Linux' (Linux_x86_64 version 5.15.114-2-MANJARO) on Mon Jun 19 20:05:30 CST 2023
INFO: [HLS 200-10] On os "Manjaro Linux"
INFO: [HLS 200-10] In directory '/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_psc/1295081687176330236101
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) tb_DCT.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/usr/local/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'psc' on host 'PSC-Home-Linux' (Linux_x86_64 version 5.15.114-2-MANJARO) on Mon Jun 19 20:05:32 CST 2023
INFO: [HLS 200-10] On os "Manjaro Linux"
INFO: [HLS 200-10] In directory '/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_psc/1295711687176332977100
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Test passed !
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/usr/local/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_DCT_top glbl -prj DCT.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /usr/local/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s DCT 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16rcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16rcU_DSP48_16
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16rcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_output_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_1D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_output_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16wdI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16wdI_DSP48_21
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16wdI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_output_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_input_buf_2d_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_input_buf_2d_0_ram
INFO: [VRFC 10-311] analyzing module DCT_input_buf_2d_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_output_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_input_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16tde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16tde_DSP48_18
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16tde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_input_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16jbC_DSP48_8
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mul_mul_16s_1eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mul_mul_16s_1eOg_DSP48_3
INFO: [VRFC 10-311] analyzing module DCT_mul_mul_16s_1eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_2D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_DCT_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16fYi_DSP48_4
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16fYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16qcK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16qcK_DSP48_15
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16qcK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_output_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/transpose_matrix_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transpose_matrix_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mul_mul_16s_1mb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mul_mul_16s_1mb6_DSP48_11
INFO: [VRFC 10-311] analyzing module DCT_mul_mul_16s_1mb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16lbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16lbW_DSP48_10
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16lbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16ncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16ncg_DSP48_12
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16ncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_input_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16ibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16ibs_DSP48_7
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16ibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16pcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16pcA_DSP48_14
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16pcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_2D_DCT_1D_outGfk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_2D_DCT_1D_outGfk_ram
INFO: [VRFC 10-311] analyzing module DCT_2D_DCT_1D_outGfk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16sc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16sc4_DSP48_17
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16sc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16vdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16vdy_DSP48_20
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16vdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_1D_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_1D_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16xdS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16xdS_DSP48_22
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16xdS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_output_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16udo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16udo_DSP48_19
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16udo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16cud_DSP48_1
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_input_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/read_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_matrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_input_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_ama_addmuladdbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_ama_addmuladdbkb_DSP48_0
INFO: [VRFC 10-311] analyzing module DCT_ama_addmuladdbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16ocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16ocq_DSP48_13
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16ocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_output_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_output_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_input_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/write_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_matrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16kbM_DSP48_9
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16kbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_2D_DCT_1D_in_yd2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_2D_DCT_1D_in_yd2_ram
INFO: [VRFC 10-311] analyzing module DCT_2D_DCT_1D_in_yd2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mul_mul_16s_1dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mul_mul_16s_1dEe_DSP48_2
INFO: [VRFC 10-311] analyzing module DCT_mul_mul_16s_1dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_2D_DCT_1D_outOgC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_2D_DCT_1D_outOgC_ram
INFO: [VRFC 10-311] analyzing module DCT_2D_DCT_1D_outOgC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mul_mul_16s_1hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mul_mul_16s_1hbi_DSP48_6
INFO: [VRFC 10-311] analyzing module DCT_mul_mul_16s_1hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT_mac_muladd_16g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16g8j_DSP48_5
INFO: [VRFC 10-311] analyzing module DCT_mac_muladd_16g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/transpose_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transpose_matrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_input_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/AESL_automem_input_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_2
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DCT_input_buf_2d_0_ram
Compiling module xil_defaultlib.DCT_input_buf_2d_0(DataWidth=16,...
Compiling module xil_defaultlib.DCT_2D_DCT_1D_outOgC_ram
Compiling module xil_defaultlib.DCT_2D_DCT_1D_outOgC(DataWidth=1...
Compiling module xil_defaultlib.DCT_2D_DCT_1D_in_yd2_ram
Compiling module xil_defaultlib.DCT_2D_DCT_1D_in_yd2(DataWidth=1...
Compiling module xil_defaultlib.DCT_2D_DCT_1D_outGfk_ram
Compiling module xil_defaultlib.DCT_2D_DCT_1D_outGfk(DataWidth=1...
Compiling module xil_defaultlib.transpose_matrix_1
Compiling module xil_defaultlib.transpose_matrix
Compiling module xil_defaultlib.DCT_ama_addmuladdbkb_DSP48_0
Compiling module xil_defaultlib.DCT_ama_addmuladdbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16cud_DSP48_1
Compiling module xil_defaultlib.DCT_mac_muladd_16cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mul_mul_16s_1dEe_DSP48_2
Compiling module xil_defaultlib.DCT_mul_mul_16s_1dEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mul_mul_16s_1eOg_DSP48_3
Compiling module xil_defaultlib.DCT_mul_mul_16s_1eOg(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16fYi_DSP48_4
Compiling module xil_defaultlib.DCT_mac_muladd_16fYi(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16g8j_DSP48_5
Compiling module xil_defaultlib.DCT_mac_muladd_16g8j(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mul_mul_16s_1hbi_DSP48_6
Compiling module xil_defaultlib.DCT_mul_mul_16s_1hbi(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16ibs_DSP48_7
Compiling module xil_defaultlib.DCT_mac_muladd_16ibs(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16jbC_DSP48_8
Compiling module xil_defaultlib.DCT_mac_muladd_16jbC(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16kbM_DSP48_9
Compiling module xil_defaultlib.DCT_mac_muladd_16kbM(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16lbW_DSP48_10
Compiling module xil_defaultlib.DCT_mac_muladd_16lbW(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mul_mul_16s_1mb6_DSP48_11
Compiling module xil_defaultlib.DCT_mul_mul_16s_1mb6(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16ncg_DSP48_12
Compiling module xil_defaultlib.DCT_mac_muladd_16ncg(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16ocq_DSP48_13
Compiling module xil_defaultlib.DCT_mac_muladd_16ocq(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16pcA_DSP48_14
Compiling module xil_defaultlib.DCT_mac_muladd_16pcA(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16qcK_DSP48_15
Compiling module xil_defaultlib.DCT_mac_muladd_16qcK(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16rcU_DSP48_16
Compiling module xil_defaultlib.DCT_mac_muladd_16rcU(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16sc4_DSP48_17
Compiling module xil_defaultlib.DCT_mac_muladd_16sc4(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16tde_DSP48_18
Compiling module xil_defaultlib.DCT_mac_muladd_16tde(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16udo_DSP48_19
Compiling module xil_defaultlib.DCT_mac_muladd_16udo(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16vdy_DSP48_20
Compiling module xil_defaultlib.DCT_mac_muladd_16vdy(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16wdI_DSP48_21
Compiling module xil_defaultlib.DCT_mac_muladd_16wdI(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_mac_muladd_16xdS_DSP48_22
Compiling module xil_defaultlib.DCT_mac_muladd_16xdS(ID=1,NUM_ST...
Compiling module xil_defaultlib.DCT_1D_1
Compiling module xil_defaultlib.DCT_1D
Compiling module xil_defaultlib.DCT_2D
Compiling module xil_defaultlib.read_matrix
Compiling module xil_defaultlib.write_matrix
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.AESL_automem_input_0
Compiling module xil_defaultlib.AESL_automem_input_1
Compiling module xil_defaultlib.AESL_automem_input_2
Compiling module xil_defaultlib.AESL_automem_input_3
Compiling module xil_defaultlib.AESL_automem_input_4
Compiling module xil_defaultlib.AESL_automem_input_5
Compiling module xil_defaultlib.AESL_automem_input_6
Compiling module xil_defaultlib.AESL_automem_input_7
Compiling module xil_defaultlib.AESL_automem_output_0
Compiling module xil_defaultlib.AESL_automem_output_1
Compiling module xil_defaultlib.AESL_automem_output_2
Compiling module xil_defaultlib.AESL_automem_output_3
Compiling module xil_defaultlib.AESL_automem_output_4
Compiling module xil_defaultlib.AESL_automem_output_5
Compiling module xil_defaultlib.AESL_automem_output_6
Compiling module xil_defaultlib.AESL_automem_output_7
Compiling module xil_defaultlib.apatb_DCT_top
Compiling module work.glbl
Built simulation snapshot DCT

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/xsim.dir/DCT/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/xsim.dir/DCT/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jun 19 20:05:42 2023. For additional details about this file, please refer to the WebTalk help file at /usr/local/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 19 20:05:42 2023...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/DCT/xsim_script.tcl
# xsim {DCT} -autoloadwcfg -tclbatch {DCT.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source DCT.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 100 [0.00%] @ "125000"
// RTL Simulation : 1 / 100 [100.00%] @ "2385000"
// RTL Simulation : 2 / 100 [100.00%] @ "4635000"
// RTL Simulation : 3 / 100 [100.00%] @ "6885000"
// RTL Simulation : 4 / 100 [100.00%] @ "9135000"
// RTL Simulation : 5 / 100 [100.00%] @ "11385000"
// RTL Simulation : 6 / 100 [100.00%] @ "13635000"
// RTL Simulation : 7 / 100 [100.00%] @ "15885000"
// RTL Simulation : 8 / 100 [100.00%] @ "18135000"
// RTL Simulation : 9 / 100 [100.00%] @ "20385000"
// RTL Simulation : 10 / 100 [100.00%] @ "22635000"
// RTL Simulation : 11 / 100 [100.00%] @ "24885000"
// RTL Simulation : 12 / 100 [100.00%] @ "27135000"
// RTL Simulation : 13 / 100 [100.00%] @ "29385000"
// RTL Simulation : 14 / 100 [100.00%] @ "31635000"
// RTL Simulation : 15 / 100 [100.00%] @ "33885000"
// RTL Simulation : 16 / 100 [100.00%] @ "36135000"
// RTL Simulation : 17 / 100 [100.00%] @ "38385000"
// RTL Simulation : 18 / 100 [100.00%] @ "40635000"
// RTL Simulation : 19 / 100 [100.00%] @ "42885000"
// RTL Simulation : 20 / 100 [100.00%] @ "45135000"
// RTL Simulation : 21 / 100 [100.00%] @ "47385000"
// RTL Simulation : 22 / 100 [100.00%] @ "49635000"
// RTL Simulation : 23 / 100 [100.00%] @ "51885000"
// RTL Simulation : 24 / 100 [100.00%] @ "54135000"
// RTL Simulation : 25 / 100 [100.00%] @ "56385000"
// RTL Simulation : 26 / 100 [100.00%] @ "58635000"
// RTL Simulation : 27 / 100 [100.00%] @ "60885000"
// RTL Simulation : 28 / 100 [100.00%] @ "63135000"
// RTL Simulation : 29 / 100 [100.00%] @ "65385000"
// RTL Simulation : 30 / 100 [100.00%] @ "67635000"
// RTL Simulation : 31 / 100 [100.00%] @ "69885000"
// RTL Simulation : 32 / 100 [100.00%] @ "72135000"
// RTL Simulation : 33 / 100 [100.00%] @ "74385000"
// RTL Simulation : 34 / 100 [100.00%] @ "76635000"
// RTL Simulation : 35 / 100 [100.00%] @ "78885000"
// RTL Simulation : 36 / 100 [100.00%] @ "81135000"
// RTL Simulation : 37 / 100 [100.00%] @ "83385000"
// RTL Simulation : 38 / 100 [100.00%] @ "85635000"
// RTL Simulation : 39 / 100 [100.00%] @ "87885000"
// RTL Simulation : 40 / 100 [100.00%] @ "90135000"
// RTL Simulation : 41 / 100 [100.00%] @ "92385000"
// RTL Simulation : 42 / 100 [100.00%] @ "94635000"
// RTL Simulation : 43 / 100 [100.00%] @ "96885000"
// RTL Simulation : 44 / 100 [100.00%] @ "99135000"
// RTL Simulation : 45 / 100 [100.00%] @ "101385000"
// RTL Simulation : 46 / 100 [100.00%] @ "103635000"
// RTL Simulation : 47 / 100 [100.00%] @ "105885000"
// RTL Simulation : 48 / 100 [100.00%] @ "108135000"
// RTL Simulation : 49 / 100 [100.00%] @ "110385000"
// RTL Simulation : 50 / 100 [100.00%] @ "112635000"
// RTL Simulation : 51 / 100 [100.00%] @ "114885000"
// RTL Simulation : 52 / 100 [100.00%] @ "117135000"
// RTL Simulation : 53 / 100 [100.00%] @ "119385000"
// RTL Simulation : 54 / 100 [100.00%] @ "121635000"
// RTL Simulation : 55 / 100 [100.00%] @ "123885000"
// RTL Simulation : 56 / 100 [100.00%] @ "126135000"
// RTL Simulation : 57 / 100 [100.00%] @ "128385000"
// RTL Simulation : 58 / 100 [100.00%] @ "130635000"
// RTL Simulation : 59 / 100 [100.00%] @ "132885000"
// RTL Simulation : 60 / 100 [100.00%] @ "135135000"
// RTL Simulation : 61 / 100 [100.00%] @ "137385000"
// RTL Simulation : 62 / 100 [100.00%] @ "139635000"
// RTL Simulation : 63 / 100 [100.00%] @ "141885000"
// RTL Simulation : 64 / 100 [100.00%] @ "144135000"
// RTL Simulation : 65 / 100 [100.00%] @ "146385000"
// RTL Simulation : 66 / 100 [100.00%] @ "148635000"
// RTL Simulation : 67 / 100 [100.00%] @ "150885000"
// RTL Simulation : 68 / 100 [100.00%] @ "153135000"
// RTL Simulation : 69 / 100 [100.00%] @ "155385000"
// RTL Simulation : 70 / 100 [100.00%] @ "157635000"
// RTL Simulation : 71 / 100 [100.00%] @ "159885000"
// RTL Simulation : 72 / 100 [100.00%] @ "162135000"
// RTL Simulation : 73 / 100 [100.00%] @ "164385000"
// RTL Simulation : 74 / 100 [100.00%] @ "166635000"
// RTL Simulation : 75 / 100 [100.00%] @ "168885000"
// RTL Simulation : 76 / 100 [100.00%] @ "171135000"
// RTL Simulation : 77 / 100 [100.00%] @ "173385000"
// RTL Simulation : 78 / 100 [100.00%] @ "175635000"
// RTL Simulation : 79 / 100 [100.00%] @ "177885000"
// RTL Simulation : 80 / 100 [100.00%] @ "180135000"
// RTL Simulation : 81 / 100 [100.00%] @ "182385000"
// RTL Simulation : 82 / 100 [100.00%] @ "184635000"
// RTL Simulation : 83 / 100 [100.00%] @ "186885000"
// RTL Simulation : 84 / 100 [100.00%] @ "189135000"
// RTL Simulation : 85 / 100 [100.00%] @ "191385000"
// RTL Simulation : 86 / 100 [100.00%] @ "193635000"
// RTL Simulation : 87 / 100 [100.00%] @ "195885000"
// RTL Simulation : 88 / 100 [100.00%] @ "198135000"
// RTL Simulation : 89 / 100 [100.00%] @ "200385000"
// RTL Simulation : 90 / 100 [100.00%] @ "202635000"
// RTL Simulation : 91 / 100 [100.00%] @ "204885000"
// RTL Simulation : 92 / 100 [100.00%] @ "207135000"
// RTL Simulation : 93 / 100 [100.00%] @ "209385000"
// RTL Simulation : 94 / 100 [100.00%] @ "211635000"
// RTL Simulation : 95 / 100 [100.00%] @ "213885000"
// RTL Simulation : 96 / 100 [100.00%] @ "216135000"
// RTL Simulation : 97 / 100 [100.00%] @ "218385000"
// RTL Simulation : 98 / 100 [100.00%] @ "220635000"
// RTL Simulation : 99 / 100 [100.00%] @ "222885000"
// RTL Simulation : 100 / 100 [100.00%] @ "225135000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 225175 ns : File "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/sim/verilog/DCT.autotb.v" Line 1152
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jun 19 20:05:51 2023...
Test passed !
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
