0.7
2020.2
Nov  8 2024
22:36:57
C:/Design RTL/project_16 4_bit_down_counter/project_16 4_bit_down_counter.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Design RTL/project_16 4_bit_down_counter/project_16 4_bit_down_counter.srcs/sim_1/new/down_4_tb.v,1751283195,verilog,,,,down_4_tb,,,,,,,,
C:/Design RTL/project_16 4_bit_down_counter/project_16 4_bit_down_counter.srcs/sources_1/new/down_4.v,1751283008,verilog,,C:/Design RTL/project_16 4_bit_down_counter/project_16 4_bit_down_counter.srcs/sim_1/new/down_4_tb.v,,down_4,,,,,,,,
