{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538090388184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538090388184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 20:19:48 2018 " "Processing started: Thu Sep 27 20:19:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538090388184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538090388184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAMINHO_CONTROLE -c CAMINHO_CONTROLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAMINHO_CONTROLE -c CAMINHO_CONTROLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538090388184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1538090388512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-BEHAVIORAL " "Found design unit 1: ULA-BEHAVIORAL" {  } { { "../ULA/ULA.vhd" "" { Text "D:/VHDL/projects/processador/ULA/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090388856 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA/ULA.vhd" "" { Text "D:/VHDL/projects/processador/ULA/ULA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090388856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538090388856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/registradores/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/registradores/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR-BEHAVIORAL " "Found design unit 1: REGISTRADOR-BEHAVIORAL" {  } { { "../registradores/REGISTRADOR.vhd" "" { Text "D:/VHDL/projects/processador/registradores/REGISTRADOR.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090388856 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR " "Found entity 1: REGISTRADOR" {  } { { "../registradores/REGISTRADOR.vhd" "" { Text "D:/VHDL/projects/processador/registradores/REGISTRADOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090388856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538090388856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/mux/multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/mux/multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTIPLEXADOR-behavioral " "Found design unit 1: MULTIPLEXADOR-behavioral" {  } { { "../mux/MULTIPLEXADOR.vhd" "" { Text "D:/VHDL/projects/processador/mux/MULTIPLEXADOR.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090388856 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXADOR " "Found entity 1: MULTIPLEXADOR" {  } { { "../mux/MULTIPLEXADOR.vhd" "" { Text "D:/VHDL/projects/processador/mux/MULTIPLEXADOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090388856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538090388856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/caminho_dados/caminho_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/caminho_dados/caminho_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_DADOS-BEHAVIORAL " "Found design unit 1: CAMINHO_DADOS-BEHAVIORAL" {  } { { "../caminho_dados/CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090388866 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_DADOS " "Found entity 1: CAMINHO_DADOS" {  } { { "../caminho_dados/CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090388866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538090388866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/banco_de_registradores/banco_de_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/banco_de_registradores/banco_de_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BANCO_DE_REGISTRADORES-BEHAVIORAL " "Found design unit 1: BANCO_DE_REGISTRADORES-BEHAVIORAL" {  } { { "../banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" "" { Text "D:/VHDL/projects/processador/banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090388866 ""} { "Info" "ISGN_ENTITY_NAME" "1 BANCO_DE_REGISTRADORES " "Found entity 1: BANCO_DE_REGISTRADORES" {  } { { "../banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" "" { Text "D:/VHDL/projects/processador/banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090388866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538090388866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_CONTROLE-BEHAVIORAL " "Found design unit 1: CAMINHO_CONTROLE-BEHAVIORAL" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090388866 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_CONTROLE " "Found entity 1: CAMINHO_CONTROLE" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090388866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538090388866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CAMINHO_CONTROLE " "Elaborating entity \"CAMINHO_CONTROLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538090388904 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_LED CAMINHO_CONTROLE.vhd(25) " "VHDL Signal Declaration warning at CAMINHO_CONTROLE.vhd(25): used implicit default value for signal \"O_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O_DATA CAMINHO_CONTROLE.vhd(80) " "VHDL Process Statement warning at CAMINHO_CONTROLE.vhd(80): inferring latch(es) for signal or variable \"O_DATA\", which holds its previous value in one or more paths through the process" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[0\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[0\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[1\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[1\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[2\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[2\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[3\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[3\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[4\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[4\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[5\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[5\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[6\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[6\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[7\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[7\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[8\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[8\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[9\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[9\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[10\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[10\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[11\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[11\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[12\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[12\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[13\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[13\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[14\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[14\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[15\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[15\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090388906 "|CAMINHO_CONTROLE"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 -1 0 } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1538090389712 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1538090389712 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[0\] GND " "Pin \"O_DATA\[0\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[1\] GND " "Pin \"O_DATA\[1\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[2\] GND " "Pin \"O_DATA\[2\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[3\] GND " "Pin \"O_DATA\[3\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[4\] GND " "Pin \"O_DATA\[4\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[5\] GND " "Pin \"O_DATA\[5\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[6\] GND " "Pin \"O_DATA\[6\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[7\] GND " "Pin \"O_DATA\[7\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[8\] GND " "Pin \"O_DATA\[8\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[9\] GND " "Pin \"O_DATA\[9\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[10\] GND " "Pin \"O_DATA\[10\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[11\] GND " "Pin \"O_DATA\[11\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[12\] GND " "Pin \"O_DATA\[12\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[13\] GND " "Pin \"O_DATA\[13\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[14\] GND " "Pin \"O_DATA\[14\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[15\] GND " "Pin \"O_DATA\[15\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_DATA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_SEL_ULA\[1\] GND " "Pin \"O_SEL_ULA\[1\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_SEL_ULA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_SEL_ULA\[2\] GND " "Pin \"O_SEL_ULA\[2\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_SEL_ULA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[0\] GND " "Pin \"O_LED\[0\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[1\] GND " "Pin \"O_LED\[1\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[2\] GND " "Pin \"O_LED\[2\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[3\] GND " "Pin \"O_LED\[3\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[4\] GND " "Pin \"O_LED\[4\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[5\] GND " "Pin \"O_LED\[5\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[6\] GND " "Pin \"O_LED\[6\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[7\] GND " "Pin \"O_LED\[7\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[8\] GND " "Pin \"O_LED\[8\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[9\] GND " "Pin \"O_LED\[9\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[10\] GND " "Pin \"O_LED\[10\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[11\] GND " "Pin \"O_LED\[11\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[12\] GND " "Pin \"O_LED\[12\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[13\] GND " "Pin \"O_LED\[13\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[14\] GND " "Pin \"O_LED\[14\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[15\] GND " "Pin \"O_LED\[15\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090389743 "|CAMINHO_CONTROLE|O_LED[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1538090389743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1538090389844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538090390129 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538090390129 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_INST\[0\] " "No output dependent on input pin \"I_INST\[0\]\"" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538090390198 "|CAMINHO_CONTROLE|I_INST[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_INST\[1\] " "No output dependent on input pin \"I_INST\[1\]\"" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538090390198 "|CAMINHO_CONTROLE|I_INST[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_INST\[2\] " "No output dependent on input pin \"I_INST\[2\]\"" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538090390198 "|CAMINHO_CONTROLE|I_INST[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_INST\[3\] " "No output dependent on input pin \"I_INST\[3\]\"" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538090390198 "|CAMINHO_CONTROLE|I_INST[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_INST\[4\] " "No output dependent on input pin \"I_INST\[4\]\"" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538090390198 "|CAMINHO_CONTROLE|I_INST[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_INST\[5\] " "No output dependent on input pin \"I_INST\[5\]\"" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538090390198 "|CAMINHO_CONTROLE|I_INST[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1538090390198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538090390198 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538090390198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538090390198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538090390198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538090390234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 20:19:50 2018 " "Processing ended: Thu Sep 27 20:19:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538090390234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538090390234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538090390234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538090390234 ""}
