	component system is
		port (
			clk_clk                 : in  std_logic := 'X'; -- clk
			reset_reset_n           : in  std_logic := 'X'; -- reset_n
			customuart_0_trx_out_rx : in  std_logic := 'X'; -- rx
			customuart_0_trx_out_tx : out std_logic         -- tx
		);
	end component system;

