Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun May 15 20:15:28 2022
| Host         : MihaiPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vgaDriver_timing_summary_routed.rpt -pb vgaDriver_timing_summary_routed.pb -rpx vgaDriver_timing_summary_routed.rpx -warn_on_violation
| Design       : vgaDriver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  143         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (143)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (312)
5. checking no_input_delay (9)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (143)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)

 There are 141 register/latch pins with no clock driven by root clock pin: clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (312)
--------------------------------------------------
 There are 312 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  317          inf        0.000                      0                  317           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           317 Endpoints
Min Delay           317 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.228ns  (logic 3.265ns (31.922%)  route 6.963ns (68.078%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE                         0.000     0.000 r  y_reg[1]/C
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  y_reg[1]/Q
                         net (fo=23, routed)          2.736     3.254    y_reg[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.910 r  r_reg_i_1224/CO[3]
                         net (fo=1, routed)           0.000     3.910    r_reg_i_1224_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.024 r  r_reg_i_1206/CO[3]
                         net (fo=1, routed)           0.000     4.024    r_reg_i_1206_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.358 r  r_reg_i_1164/O[1]
                         net (fo=1, routed)           1.089     5.447    r_reg_i_1164_n_6
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.303     5.750 r  r_i_1161/O
                         net (fo=1, routed)           0.000     5.750    r_i_1161_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.148 r  r_reg_i_1067/CO[3]
                         net (fo=1, routed)           0.000     6.148    r_reg_i_1067_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  r_reg_i_876/CO[3]
                         net (fo=1, routed)           0.000     6.262    r_reg_i_876_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.376 r  r_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000     6.376    r_reg_i_610_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.490 r  r_reg_i_355/CO[3]
                         net (fo=1, routed)           0.000     6.490    r_reg_i_355_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.604 r  r_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000     6.604    r_reg_i_143_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.718 f  r_reg_i_43/CO[3]
                         net (fo=1, routed)           1.096     7.813    r_reg_i_43_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.937 r  r_i_8/O
                         net (fo=2, routed)           0.881     8.818    r_i_8_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I0_O)        0.124     8.942 f  r_i_4/O
                         net (fo=3, routed)           1.162    10.104    r_i_4_n_0
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124    10.228 r  r_i_1/O
                         net (fo=1, routed)           0.000    10.228    r_i_1_n_0
    SLICE_X3Y44          FDCE                                         r  r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.056ns  (logic 3.293ns (32.748%)  route 6.763ns (67.252%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE                         0.000     0.000 r  y_reg[1]/C
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  y_reg[1]/Q
                         net (fo=23, routed)          2.736     3.254    y_reg[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.910 r  r_reg_i_1224/CO[3]
                         net (fo=1, routed)           0.000     3.910    r_reg_i_1224_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.024 r  r_reg_i_1206/CO[3]
                         net (fo=1, routed)           0.000     4.024    r_reg_i_1206_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.358 r  r_reg_i_1164/O[1]
                         net (fo=1, routed)           1.089     5.447    r_reg_i_1164_n_6
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.303     5.750 r  r_i_1161/O
                         net (fo=1, routed)           0.000     5.750    r_i_1161_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.148 r  r_reg_i_1067/CO[3]
                         net (fo=1, routed)           0.000     6.148    r_reg_i_1067_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  r_reg_i_876/CO[3]
                         net (fo=1, routed)           0.000     6.262    r_reg_i_876_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.376 r  r_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000     6.376    r_reg_i_610_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.490 r  r_reg_i_355/CO[3]
                         net (fo=1, routed)           0.000     6.490    r_reg_i_355_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.604 r  r_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000     6.604    r_reg_i_143_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.718 f  r_reg_i_43/CO[3]
                         net (fo=1, routed)           1.096     7.813    r_reg_i_43_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.937 r  r_i_8/O
                         net (fo=2, routed)           0.881     8.818    r_i_8_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I0_O)        0.124     8.942 f  r_i_4/O
                         net (fo=3, routed)           0.961     9.904    r_i_4_n_0
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.152    10.056 r  g_i_1/O
                         net (fo=1, routed)           0.000    10.056    g_i_1_n_0
    SLICE_X3Y44          FDCE                                         r  g_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.028ns  (logic 3.265ns (32.560%)  route 6.763ns (67.440%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE                         0.000     0.000 r  y_reg[1]/C
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  y_reg[1]/Q
                         net (fo=23, routed)          2.736     3.254    y_reg[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.910 r  r_reg_i_1224/CO[3]
                         net (fo=1, routed)           0.000     3.910    r_reg_i_1224_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.024 r  r_reg_i_1206/CO[3]
                         net (fo=1, routed)           0.000     4.024    r_reg_i_1206_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.358 r  r_reg_i_1164/O[1]
                         net (fo=1, routed)           1.089     5.447    r_reg_i_1164_n_6
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.303     5.750 r  r_i_1161/O
                         net (fo=1, routed)           0.000     5.750    r_i_1161_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.148 r  r_reg_i_1067/CO[3]
                         net (fo=1, routed)           0.000     6.148    r_reg_i_1067_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  r_reg_i_876/CO[3]
                         net (fo=1, routed)           0.000     6.262    r_reg_i_876_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.376 r  r_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000     6.376    r_reg_i_610_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.490 r  r_reg_i_355/CO[3]
                         net (fo=1, routed)           0.000     6.490    r_reg_i_355_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.604 r  r_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000     6.604    r_reg_i_143_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.718 f  r_reg_i_43/CO[3]
                         net (fo=1, routed)           1.096     7.813    r_reg_i_43_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.937 r  r_i_8/O
                         net (fo=2, routed)           0.881     8.818    r_i_8_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I0_O)        0.124     8.942 f  r_i_4/O
                         net (fo=3, routed)           0.961     9.904    r_i_4_n_0
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124    10.028 r  b_i_1/O
                         net (fo=1, routed)           0.000    10.028    b_i_1_n_0
    SLICE_X3Y44          FDCE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vPos_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vPos_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.942ns  (logic 1.118ns (16.104%)  route 5.824ns (83.896%))
  Logic Levels:           5  (FDCE=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE                         0.000     0.000 r  vPos_reg[23]/C
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vPos_reg[23]/Q
                         net (fo=24, routed)          2.896     3.315    vPos_reg_n_0_[23]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.299     3.614 r  vPos[31]_i_20/O
                         net (fo=1, routed)           0.590     4.204    vPos[31]_i_20_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.328 f  vPos[31]_i_17/O
                         net (fo=1, routed)           0.452     4.780    vPos[31]_i_17_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.904 f  vPos[31]_i_10/O
                         net (fo=32, routed)          1.886     6.790    vPos[31]_i_10_n_0
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.152     6.942 r  vPos[11]_i_1/O
                         net (fo=1, routed)           0.000     6.942    vPos[11]_i_1_n_0
    SLICE_X0Y34          FDCE                                         r  vPos_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vPos_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vPos_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 1.120ns (16.153%)  route 5.814ns (83.847%))
  Logic Levels:           5  (FDCE=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE                         0.000     0.000 r  vPos_reg[23]/C
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vPos_reg[23]/Q
                         net (fo=24, routed)          2.896     3.315    vPos_reg_n_0_[23]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.299     3.614 r  vPos[31]_i_20/O
                         net (fo=1, routed)           0.590     4.204    vPos[31]_i_20_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.328 f  vPos[31]_i_17/O
                         net (fo=1, routed)           0.452     4.780    vPos[31]_i_17_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.904 f  vPos[31]_i_10/O
                         net (fo=32, routed)          1.875     6.780    vPos[31]_i_10_n_0
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.154     6.934 r  vPos[7]_i_1/O
                         net (fo=1, routed)           0.000     6.934    vPos[7]_i_1_n_0
    SLICE_X0Y34          FDCE                                         r  vPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vPos_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vPos_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 1.116ns (16.117%)  route 5.808ns (83.883%))
  Logic Levels:           5  (FDCE=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE                         0.000     0.000 r  vPos_reg[23]/C
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vPos_reg[23]/Q
                         net (fo=24, routed)          2.896     3.315    vPos_reg_n_0_[23]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.299     3.614 r  vPos[31]_i_20/O
                         net (fo=1, routed)           0.590     4.204    vPos[31]_i_20_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.328 f  vPos[31]_i_17/O
                         net (fo=1, routed)           0.452     4.780    vPos[31]_i_17_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.904 f  vPos[31]_i_10/O
                         net (fo=32, routed)          1.870     6.774    vPos[31]_i_10_n_0
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.150     6.924 r  vPos[9]_i_1/O
                         net (fo=1, routed)           0.000     6.924    vPos[9]_i_1_n_0
    SLICE_X0Y34          FDCE                                         r  vPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vPos_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vPos_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 1.090ns (15.764%)  route 5.824ns (84.236%))
  Logic Levels:           5  (FDCE=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE                         0.000     0.000 r  vPos_reg[23]/C
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vPos_reg[23]/Q
                         net (fo=24, routed)          2.896     3.315    vPos_reg_n_0_[23]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.299     3.614 r  vPos[31]_i_20/O
                         net (fo=1, routed)           0.590     4.204    vPos[31]_i_20_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.328 f  vPos[31]_i_17/O
                         net (fo=1, routed)           0.452     4.780    vPos[31]_i_17_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.904 f  vPos[31]_i_10/O
                         net (fo=32, routed)          1.886     6.790    vPos[31]_i_10_n_0
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  vPos[10]_i_1/O
                         net (fo=1, routed)           0.000     6.914    vPos[10]_i_1_n_0
    SLICE_X0Y34          FDCE                                         r  vPos_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vPos_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vPos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 1.090ns (15.789%)  route 5.814ns (84.211%))
  Logic Levels:           5  (FDCE=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE                         0.000     0.000 r  vPos_reg[23]/C
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vPos_reg[23]/Q
                         net (fo=24, routed)          2.896     3.315    vPos_reg_n_0_[23]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.299     3.614 r  vPos[31]_i_20/O
                         net (fo=1, routed)           0.590     4.204    vPos[31]_i_20_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.328 f  vPos[31]_i_17/O
                         net (fo=1, routed)           0.452     4.780    vPos[31]_i_17_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.904 f  vPos[31]_i_10/O
                         net (fo=32, routed)          1.875     6.780    vPos[31]_i_10_n_0
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.124     6.904 r  vPos[6]_i_1/O
                         net (fo=1, routed)           0.000     6.904    vPos[6]_i_1_n_0
    SLICE_X0Y34          FDCE                                         r  vPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vPos_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vPos_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.898ns  (logic 1.090ns (15.801%)  route 5.808ns (84.199%))
  Logic Levels:           5  (FDCE=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE                         0.000     0.000 r  vPos_reg[23]/C
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vPos_reg[23]/Q
                         net (fo=24, routed)          2.896     3.315    vPos_reg_n_0_[23]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.299     3.614 r  vPos[31]_i_20/O
                         net (fo=1, routed)           0.590     4.204    vPos[31]_i_20_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.328 f  vPos[31]_i_17/O
                         net (fo=1, routed)           0.452     4.780    vPos[31]_i_17_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.904 f  vPos[31]_i_10/O
                         net (fo=32, routed)          1.870     6.774    vPos[31]_i_10_n_0
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.124     6.898 r  vPos[8]_i_1/O
                         net (fo=1, routed)           0.000     6.898    vPos[8]_i_1_n_0
    SLICE_X0Y34          FDCE                                         r  vPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hPos_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vPos_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.879ns  (logic 0.890ns (12.938%)  route 5.989ns (87.062%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE                         0.000     0.000 r  hPos_reg[21]/C
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  hPos_reg[21]/Q
                         net (fo=30, routed)          2.436     2.954    hPos_reg_n_0_[21]
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.124     3.078 f  vPos[31]_i_11/O
                         net (fo=1, routed)           0.739     3.817    vPos[31]_i_11_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.124     3.941 r  vPos[31]_i_3/O
                         net (fo=2, routed)           1.138     5.079    vPos[31]_i_3_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.203 r  vPos[31]_i_1/O
                         net (fo=32, routed)          1.676     6.879    vPos
    SLICE_X0Y37          FDCE                                         r  vPos_reg[26]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.189ns (56.852%)  route 0.143ns (43.148%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE                         0.000     0.000 r  G1_reg/C
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G1_reg/Q
                         net (fo=1, routed)           0.143     0.284    G1
    SLICE_X3Y44          LUT4 (Prop_lut4_I0_O)        0.048     0.332 r  g_i_1/O
                         net (fo=1, routed)           0.000     0.332    g_i_1_n_0
    SLICE_X3Y44          FDCE                                         r  g_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.834%)  route 0.147ns (44.166%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE                         0.000     0.000 r  R1_reg/C
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  R1_reg/Q
                         net (fo=1, routed)           0.147     0.288    R1
    SLICE_X3Y44          LUT4 (Prop_lut4_I0_O)        0.045     0.333 r  r_i_1/O
                         net (fo=1, routed)           0.000     0.333    r_i_1_n_0
    SLICE_X3Y44          FDCE                                         r  r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk50_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk50_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE                         0.000     0.000 r  clk50_reg/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clk50_reg/Q
                         net (fo=2, routed)           0.168     0.309    clk50
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clk50_i_1/O
                         net (fo=1, routed)           0.000     0.354    clk50_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clk50_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk25_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk25_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE                         0.000     0.000 r  clk25_reg/C
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clk25_reg/Q
                         net (fo=2, routed)           0.185     0.326    clk25_reg_n_0_BUFG_inst_n_0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  clk25_i_1/O
                         net (fo=1, routed)           0.000     0.371    clk25_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk25_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vPos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vPos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDCE                         0.000     0.000 r  vPos_reg[0]/C
    SLICE_X7Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  vPos_reg[0]/Q
                         net (fo=25, routed)          0.193     0.334    vPos_reg_n_0_[0]
    SLICE_X7Y31          LUT2 (Prop_lut2_I0_O)        0.045     0.379 r  vPos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    vPos[0]_i_1_n_0
    SLICE_X7Y31          FDCE                                         r  vPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE                         0.000     0.000 r  x_reg[2]/C
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  x_reg[2]/Q
                         net (fo=13, routed)          0.091     0.255    x_reg[2]
    SLICE_X2Y36          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.384 r  x_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.384    x_reg[0]_i_2_n_4
    SLICE_X2Y36          FDRE                                         r  x_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.293ns (73.914%)  route 0.103ns (26.086%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE                         0.000     0.000 r  y_reg[2]/C
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  y_reg[2]/Q
                         net (fo=20, routed)          0.103     0.267    y_reg[2]
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.396 r  y_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.396    y_reg[0]_i_2_n_4
    SLICE_X2Y20          FDRE                                         r  y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE                         0.000     0.000 r  x_reg[19]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  x_reg[19]/Q
                         net (fo=13, routed)          0.149     0.313    x_reg[19]
    SLICE_X2Y40          LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  x[16]_i_6/O
                         net (fo=1, routed)           0.000     0.358    x[16]_i_6_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  x_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    x_reg[16]_i_1_n_4
    SLICE_X2Y40          FDRE                                         r  x_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.336ns (78.627%)  route 0.091ns (21.373%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE                         0.000     0.000 r  x_reg[2]/C
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  x_reg[2]/Q
                         net (fo=13, routed)          0.091     0.255    x_reg[2]
    SLICE_X2Y36          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     0.374 r  x_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.374    x_reg[0]_i_2_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.427 r  x_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.427    x_reg[4]_i_1_n_7
    SLICE_X2Y37          FDRE                                         r  x_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 videoOn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.141ns (32.712%)  route 0.290ns (67.288%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE                         0.000     0.000 r  videoOn_reg/C
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  videoOn_reg/Q
                         net (fo=3, routed)           0.290     0.431    videoOn
    SLICE_X3Y44          FDCE                                         r  b_reg/CE
  -------------------------------------------------------------------    -------------------





