

================================================================
== Vivado HLS Report for 'divide'
================================================================
* Date:           Sun Jul  9 16:42:04 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.462|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   17|    1|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         2|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    104|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     90|
|Register         |        -|      -|      33|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      33|    194|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |i_1_fu_185_p2    |     +    |      0|  0|  13|           4|           2|
    |tmp_6_fu_159_p2  |     -    |      0|  0|  15|           8|           8|
    |tmp_5_fu_123_p2  |    and   |      0|  0|   8|           8|           8|
    |tmp_fu_86_p2     |   icmp   |      0|  0|  11|           8|           1|
    |tmp_s_fu_151_p2  |   icmp   |      0|  0|  11|           8|           8|
    |iBitN_fu_128_p2  |   lshr   |      0|  0|  19|           8|           8|
    |tmp_7_fu_164_p2  |    or    |      0|  0|   8|           8|           8|
    |tmp_4_fu_117_p2  |    shl   |      0|  0|  19|           1|           8|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0| 104|          53|          51|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |Q             |  15|          3|    8|         24|
    |Q_load_fu_42  |   9|          2|    8|         16|
    |R             |  21|          4|    8|         32|
    |R_load_fu_38  |  15|          3|    8|         24|
    |ap_NS_fsm     |  21|          4|    1|          4|
    |i_reg_74      |   9|          2|    4|          8|
    +--------------+----+-----------+-----+-----------+
    |Total         |  90|         18|   37|        108|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |Q_load_fu_42   |  8|   0|    8|          0|
    |R_load_fu_38   |  8|   0|    8|          0|
    |ap_CS_fsm      |  3|   0|    3|          0|
    |i_reg_74       |  4|   0|    4|          0|
    |tmp_6_reg_228  |  8|   0|    8|          0|
    |tmp_reg_202    |  1|   0|    1|          0|
    |tmp_s_reg_224  |  1|   0|    1|          0|
    +---------------+---+----+-----+-----------+
    |Total          | 33|   0|   33|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_done   | out |    1| ap_ctrl_hs |    divide    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |    divide    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |    divide    | return value |
|N         |  in |    8|   ap_none  |       N      |    scalar    |
|D         |  in |    8|   ap_none  |       D      |    scalar    |
|Q         | out |    8|   ap_vld   |       Q      |    pointer   |
|Q_ap_vld  | out |    1|   ap_vld   |       Q      |    pointer   |
|R         | out |    8|   ap_vld   |       R      |    pointer   |
|R_ap_vld  | out |    1|   ap_vld   |       R      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp & !tmp_1)
3 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %N) nounwind, !map !7"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %D) nounwind, !map !13"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Q) nounwind, !map !17"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %R) nounwind, !map !23"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @divide_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%D_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %D) nounwind"   --->   Operation 9 'read' 'D_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%N_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %N) nounwind"   --->   Operation 10 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %D_read, 0" [Lab_1/core.cpp:2]   --->   Operation 11 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.loopexit, label %1" [Lab_1/core.cpp:2]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%R_load = alloca i8"   --->   Operation 13 'alloca' 'R_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%Q_load = alloca i8"   --->   Operation 14 'alloca' 'Q_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %Q, i8 0) nounwind" [Lab_1/core.cpp:3]   --->   Operation 15 'write' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %R, i8 0) nounwind" [Lab_1/core.cpp:4]   --->   Operation 16 'write' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "store i8 0, i8* %Q_load"   --->   Operation 17 'store' <Predicate = (!tmp)> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (1.81ns)   --->   "store i8 0, i8* %R_load"   --->   Operation 18 'store' <Predicate = (!tmp)> <Delay = 1.81>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %2" [Lab_1/core.cpp:5]   --->   Operation 19 'br' <Predicate = (!tmp)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.46>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i4 [ 7, %1 ], [ %i_1, %._crit_edge ]"   --->   Operation 20 'phi' 'i' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_cast = sext i4 %i to i8" [Lab_1/core.cpp:5]   --->   Operation 21 'sext' 'i_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %i, i32 3)" [Lab_1/core.cpp:5]   --->   Operation 22 'bitselect' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.loopexit.loopexit, label %3" [Lab_1/core.cpp:5]   --->   Operation 24 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%R_load_1 = load i8* %R_load"   --->   Operation 25 'load' 'R_load_1' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.39ns)   --->   "%tmp_4 = shl i8 1, %i_cast" [Lab_1/core.cpp:7]   --->   Operation 26 'shl' 'tmp_4' <Predicate = (!tmp & !tmp_1)> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node iBitN)   --->   "%tmp_5 = and i8 %tmp_4, %N_read" [Lab_1/core.cpp:7]   --->   Operation 27 'and' 'tmp_5' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (3.14ns) (out node of the LUT)   --->   "%iBitN = lshr i8 %tmp_5, %i_cast" [Lab_1/core.cpp:7]   --->   Operation 28 'lshr' 'iBitN' <Predicate = (!tmp & !tmp_1)> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i8 %iBitN to i1" [Lab_1/core.cpp:8]   --->   Operation 29 'trunc' 'tmp_2' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i8 %R_load_1 to i7"   --->   Operation 30 'trunc' 'tmp_3' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_3, i1 %tmp_2)" [Lab_1/core.cpp:8]   --->   Operation 31 'bitconcatenate' 'tmp_9' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %R, i8 %tmp_9) nounwind" [Lab_1/core.cpp:8]   --->   Operation 32 'write' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.55ns)   --->   "%tmp_s = icmp ult i8 %tmp_9, %D_read" [Lab_1/core.cpp:9]   --->   Operation 33 'icmp' 'tmp_s' <Predicate = (!tmp & !tmp_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.._crit_edge_crit_edge, label %4" [Lab_1/core.cpp:9]   --->   Operation 34 'br' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%Q_load_1 = load i8* %Q_load" [Lab_1/core.cpp:11]   --->   Operation 35 'load' 'Q_load_1' <Predicate = (!tmp & !tmp_1 & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.91ns)   --->   "%tmp_6 = sub i8 %tmp_9, %D_read" [Lab_1/core.cpp:10]   --->   Operation 36 'sub' 'tmp_6' <Predicate = (!tmp & !tmp_1 & !tmp_s)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.99ns)   --->   "%tmp_7 = or i8 %Q_load_1, %tmp_4" [Lab_1/core.cpp:11]   --->   Operation 37 'or' 'tmp_7' <Predicate = (!tmp & !tmp_1 & !tmp_s)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %Q, i8 %tmp_7) nounwind" [Lab_1/core.cpp:11]   --->   Operation 38 'write' <Predicate = (!tmp & !tmp_1 & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.76ns)   --->   "store i8 %tmp_7, i8* %Q_load" [Lab_1/core.cpp:11]   --->   Operation 39 'store' <Predicate = (!tmp & !tmp_1 & !tmp_s)> <Delay = 1.76>
ST_2 : Operation 40 [1/1] (1.81ns)   --->   "store i8 %tmp_9, i8* %R_load" [Lab_1/core.cpp:8]   --->   Operation 40 'store' <Predicate = (!tmp & !tmp_1 & tmp_s)> <Delay = 1.81>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Lab_1/core.cpp:9]   --->   Operation 41 'br' <Predicate = (!tmp & !tmp_1 & tmp_s)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 42 'br' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [Lab_1/core.cpp:15]   --->   Operation 43 'ret' <Predicate = (tmp) | (tmp_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %R, i8 %tmp_6) nounwind" [Lab_1/core.cpp:10]   --->   Operation 44 'write' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.81ns)   --->   "store i8 %tmp_6, i8* %R_load" [Lab_1/core.cpp:10]   --->   Operation 45 'store' <Predicate = (!tmp_s)> <Delay = 1.81>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Lab_1/core.cpp:12]   --->   Operation 46 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i, -1" [Lab_1/core.cpp:5]   --->   Operation 47 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %2" [Lab_1/core.cpp:5]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ R]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4  (specbitsmap      ) [ 0000]
StgValue_5  (specbitsmap      ) [ 0000]
StgValue_6  (specbitsmap      ) [ 0000]
StgValue_7  (specbitsmap      ) [ 0000]
StgValue_8  (spectopmodule    ) [ 0000]
D_read      (read             ) [ 0011]
N_read      (read             ) [ 0011]
tmp         (icmp             ) [ 0111]
StgValue_12 (br               ) [ 0000]
R_load      (alloca           ) [ 0111]
Q_load      (alloca           ) [ 0111]
StgValue_15 (write            ) [ 0000]
StgValue_16 (write            ) [ 0000]
StgValue_17 (store            ) [ 0000]
StgValue_18 (store            ) [ 0000]
StgValue_19 (br               ) [ 0111]
i           (phi              ) [ 0011]
i_cast      (sext             ) [ 0000]
tmp_1       (bitselect        ) [ 0011]
empty       (speclooptripcount) [ 0000]
StgValue_24 (br               ) [ 0000]
R_load_1    (load             ) [ 0000]
tmp_4       (shl              ) [ 0000]
tmp_5       (and              ) [ 0000]
iBitN       (lshr             ) [ 0000]
tmp_2       (trunc            ) [ 0000]
tmp_3       (trunc            ) [ 0000]
tmp_9       (bitconcatenate   ) [ 0000]
StgValue_32 (write            ) [ 0000]
tmp_s       (icmp             ) [ 0011]
StgValue_34 (br               ) [ 0000]
Q_load_1    (load             ) [ 0000]
tmp_6       (sub              ) [ 0001]
tmp_7       (or               ) [ 0000]
StgValue_38 (write            ) [ 0000]
StgValue_39 (store            ) [ 0000]
StgValue_40 (store            ) [ 0000]
StgValue_41 (br               ) [ 0000]
StgValue_42 (br               ) [ 0000]
StgValue_43 (ret              ) [ 0000]
StgValue_44 (write            ) [ 0000]
StgValue_45 (store            ) [ 0000]
StgValue_46 (br               ) [ 0000]
i_1         (add              ) [ 0111]
StgValue_48 (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="N">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="D">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Q">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="R">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="divide_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="R_load_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="R_load/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="Q_load_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_load/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="D_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="N_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_15/1 StgValue_38/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_16/1 StgValue_32/2 StgValue_44/3 "/>
</bind>
</comp>

<comp id="74" class="1005" name="i_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="1"/>
<pin id="76" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="4" slack="1"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="StgValue_17_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="StgValue_18_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="R_load_1_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="1"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_load_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_4_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_5_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="1"/>
<pin id="126" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="iBitN_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="iBitN/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_9_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_s_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="1"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="Q_load_1_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Q_load_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_6_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="1"/>
<pin id="162" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_7_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="StgValue_39_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="1"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="StgValue_40_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="StgValue_45_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="0" index="1" bw="8" slack="2"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="191" class="1005" name="D_read_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="1"/>
<pin id="193" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="D_read "/>
</bind>
</comp>

<comp id="197" class="1005" name="N_read_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="202" class="1005" name="tmp_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="206" class="1005" name="R_load_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="R_load "/>
</bind>
</comp>

<comp id="214" class="1005" name="Q_load_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="Q_load "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_s_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmp_6_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="78" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="90"><net_src comp="46" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="78" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="78" pin="4"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="102" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="123" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="102" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="114" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="134" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="155"><net_src comp="142" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="142" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="156" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="117" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="164" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="175"><net_src comp="164" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="142" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="189"><net_src comp="74" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="46" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="200"><net_src comp="52" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="205"><net_src comp="86" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="38" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="217"><net_src comp="42" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="227"><net_src comp="151" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="159" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="237"><net_src comp="185" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Q | {1 2 }
	Port: R | {1 2 3 }
 - Input state : 
	Port: divide : N | {1 }
	Port: divide : D | {1 }
  - Chain level:
	State 1
		StgValue_12 : 1
		StgValue_17 : 1
		StgValue_18 : 1
	State 2
		i_cast : 1
		tmp_1 : 1
		StgValue_24 : 2
		tmp_4 : 2
		tmp_5 : 3
		iBitN : 3
		tmp_2 : 4
		tmp_3 : 1
		tmp_9 : 5
		StgValue_32 : 6
		tmp_s : 6
		StgValue_34 : 7
		tmp_6 : 6
		tmp_7 : 3
		StgValue_38 : 3
		StgValue_39 : 3
		StgValue_40 : 6
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   |     tmp_fu_86     |    0    |    11   |
|          |    tmp_s_fu_151   |    0    |    11   |
|----------|-------------------|---------|---------|
|   lshr   |    iBitN_fu_128   |    0    |    19   |
|----------|-------------------|---------|---------|
|    sub   |    tmp_6_fu_159   |    0    |    15   |
|----------|-------------------|---------|---------|
|    add   |     i_1_fu_185    |    0    |    13   |
|----------|-------------------|---------|---------|
|    shl   |    tmp_4_fu_117   |    0    |    11   |
|----------|-------------------|---------|---------|
|    and   |    tmp_5_fu_123   |    0    |    8    |
|----------|-------------------|---------|---------|
|    or    |    tmp_7_fu_164   |    0    |    8    |
|----------|-------------------|---------|---------|
|   read   | D_read_read_fu_46 |    0    |    0    |
|          | N_read_read_fu_52 |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_58  |    0    |    0    |
|          |  grp_write_fu_66  |    0    |    0    |
|----------|-------------------|---------|---------|
|   sext   |   i_cast_fu_102   |    0    |    0    |
|----------|-------------------|---------|---------|
| bitselect|    tmp_1_fu_106   |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |    tmp_2_fu_134   |    0    |    0    |
|          |    tmp_3_fu_138   |    0    |    0    |
|----------|-------------------|---------|---------|
|bitconcatenate|    tmp_9_fu_142   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    96   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|D_read_reg_191|    8   |
|N_read_reg_197|    8   |
|Q_load_reg_214|    8   |
|R_load_reg_206|    8   |
|  i_1_reg_234 |    4   |
|   i_reg_74   |    4   |
| tmp_6_reg_228|    8   |
|  tmp_reg_202 |    1   |
| tmp_s_reg_224|    1   |
+--------------+--------+
|     Total    |   50   |
+--------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_58 |  p2  |   2  |   8  |   16   ||    9    |
| grp_write_fu_66 |  p2  |   3  |   8  |   24   ||    15   |
|     i_reg_74    |  p0  |   2  |   4  |    8   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   48   || 5.35275 ||    33   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   96   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   33   |
|  Register |    -   |   50   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   50   |   129  |
+-----------+--------+--------+--------+
