|sf2
CLOCK_50 => Clk.IN1
KEY[0] => Reset_h.DATAIN
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
PS2_CLK => keyboard:kas.psClk
PS2_DAT => keyboard:kas.psData
SRAM_ADDR[0] <= color_mapper:color_instance.addr[0]
SRAM_ADDR[1] <= color_mapper:color_instance.addr[1]
SRAM_ADDR[2] <= color_mapper:color_instance.addr[2]
SRAM_ADDR[3] <= color_mapper:color_instance.addr[3]
SRAM_ADDR[4] <= color_mapper:color_instance.addr[4]
SRAM_ADDR[5] <= color_mapper:color_instance.addr[5]
SRAM_ADDR[6] <= color_mapper:color_instance.addr[6]
SRAM_ADDR[7] <= color_mapper:color_instance.addr[7]
SRAM_ADDR[8] <= color_mapper:color_instance.addr[8]
SRAM_ADDR[9] <= color_mapper:color_instance.addr[9]
SRAM_ADDR[10] <= color_mapper:color_instance.addr[10]
SRAM_ADDR[11] <= color_mapper:color_instance.addr[11]
SRAM_ADDR[12] <= color_mapper:color_instance.addr[12]
SRAM_ADDR[13] <= color_mapper:color_instance.addr[13]
SRAM_ADDR[14] <= color_mapper:color_instance.addr[14]
SRAM_ADDR[15] <= color_mapper:color_instance.addr[15]
SRAM_ADDR[16] <= color_mapper:color_instance.addr[16]
SRAM_ADDR[17] <= color_mapper:color_instance.addr[17]
SRAM_ADDR[18] <= color_mapper:color_instance.addr[18]
SRAM_ADDR[19] <= color_mapper:color_instance.addr[19]
SRAM_WE_N <= <VCC>
SRAM_UB_N <= <GND>
SRAM_LB_N <= <GND>
SRAM_CE_N <= <GND>
SRAM_OE_N <= <GND>
HEX0[0] <= HexDriver:hex_inst_0.port1
HEX0[1] <= HexDriver:hex_inst_0.port1
HEX0[2] <= HexDriver:hex_inst_0.port1
HEX0[3] <= HexDriver:hex_inst_0.port1
HEX0[4] <= HexDriver:hex_inst_0.port1
HEX0[5] <= HexDriver:hex_inst_0.port1
HEX0[6] <= HexDriver:hex_inst_0.port1
HEX1[0] <= HexDriver:hex_inst_1.port1
HEX1[1] <= HexDriver:hex_inst_1.port1
HEX1[2] <= HexDriver:hex_inst_1.port1
HEX1[3] <= HexDriver:hex_inst_1.port1
HEX1[4] <= HexDriver:hex_inst_1.port1
HEX1[5] <= HexDriver:hex_inst_1.port1
HEX1[6] <= HexDriver:hex_inst_1.port1
HEX2[0] <= HexDriver:hex_inst_2.port1
HEX2[1] <= HexDriver:hex_inst_2.port1
HEX2[2] <= HexDriver:hex_inst_2.port1
HEX2[3] <= HexDriver:hex_inst_2.port1
HEX2[4] <= HexDriver:hex_inst_2.port1
HEX2[5] <= HexDriver:hex_inst_2.port1
HEX2[6] <= HexDriver:hex_inst_2.port1
HEX3[0] <= HexDriver:hex_inst_3.port1
HEX3[1] <= HexDriver:hex_inst_3.port1
HEX3[2] <= HexDriver:hex_inst_3.port1
HEX3[3] <= HexDriver:hex_inst_3.port1
HEX3[4] <= HexDriver:hex_inst_3.port1
HEX3[5] <= HexDriver:hex_inst_3.port1
HEX3[6] <= HexDriver:hex_inst_3.port1
VGA_R[0] <= color_mapper:color_instance.VGA_R[0]
VGA_R[1] <= color_mapper:color_instance.VGA_R[1]
VGA_R[2] <= color_mapper:color_instance.VGA_R[2]
VGA_R[3] <= color_mapper:color_instance.VGA_R[3]
VGA_R[4] <= color_mapper:color_instance.VGA_R[4]
VGA_R[5] <= color_mapper:color_instance.VGA_R[5]
VGA_R[6] <= color_mapper:color_instance.VGA_R[6]
VGA_R[7] <= color_mapper:color_instance.VGA_R[7]
VGA_G[0] <= color_mapper:color_instance.VGA_G[0]
VGA_G[1] <= color_mapper:color_instance.VGA_G[1]
VGA_G[2] <= color_mapper:color_instance.VGA_G[2]
VGA_G[3] <= color_mapper:color_instance.VGA_G[3]
VGA_G[4] <= color_mapper:color_instance.VGA_G[4]
VGA_G[5] <= color_mapper:color_instance.VGA_G[5]
VGA_G[6] <= color_mapper:color_instance.VGA_G[6]
VGA_G[7] <= color_mapper:color_instance.VGA_G[7]
VGA_B[0] <= color_mapper:color_instance.VGA_B[0]
VGA_B[1] <= color_mapper:color_instance.VGA_B[1]
VGA_B[2] <= color_mapper:color_instance.VGA_B[2]
VGA_B[3] <= color_mapper:color_instance.VGA_B[3]
VGA_B[4] <= color_mapper:color_instance.VGA_B[4]
VGA_B[5] <= color_mapper:color_instance.VGA_B[5]
VGA_B[6] <= color_mapper:color_instance.VGA_B[6]
VGA_B[7] <= color_mapper:color_instance.VGA_B[7]
VGA_CLK <= vga_clk:vga_clk_instance.c0
VGA_SYNC_N <= VGA_controller:vga_controller_instance.VGA_SYNC_N
VGA_BLANK_N <= VGA_controller:vga_controller_instance.VGA_BLANK_N
VGA_VS <= VGA_controller:vga_controller_instance.VGA_VS
VGA_HS <= VGA_controller:vga_controller_instance.VGA_HS
SRAM_DQ[0] <> color_mapper:color_instance.SRAM_DQ[0]
SRAM_DQ[1] <> color_mapper:color_instance.SRAM_DQ[1]
SRAM_DQ[2] <> color_mapper:color_instance.SRAM_DQ[2]
SRAM_DQ[3] <> color_mapper:color_instance.SRAM_DQ[3]
SRAM_DQ[4] <> color_mapper:color_instance.SRAM_DQ[4]
SRAM_DQ[5] <> color_mapper:color_instance.SRAM_DQ[5]
SRAM_DQ[6] <> color_mapper:color_instance.SRAM_DQ[6]
SRAM_DQ[7] <> color_mapper:color_instance.SRAM_DQ[7]
SRAM_DQ[8] <> color_mapper:color_instance.SRAM_DQ[8]
SRAM_DQ[9] <> color_mapper:color_instance.SRAM_DQ[9]
SRAM_DQ[10] <> color_mapper:color_instance.SRAM_DQ[10]
SRAM_DQ[11] <> color_mapper:color_instance.SRAM_DQ[11]
SRAM_DQ[12] <> color_mapper:color_instance.SRAM_DQ[12]
SRAM_DQ[13] <> color_mapper:color_instance.SRAM_DQ[13]
SRAM_DQ[14] <> color_mapper:color_instance.SRAM_DQ[14]
SRAM_DQ[15] <> color_mapper:color_instance.SRAM_DQ[15]


|sf2|vga_clk:vga_clk_instance
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|sf2|vga_clk:vga_clk_instance|altpll:altpll_component
inclk[0] => vga_clk_altpll:auto_generated.inclk[0]
inclk[1] => vga_clk_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|sf2|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|sf2|VGA_controller:vga_controller_instance
Clk => ~NO_FANOUT~
Reset => VGA_HS.OUTPUTSELECT
Reset => VGA_VS.OUTPUTSELECT
Reset => VGA_BLANK_N.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => h_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
Reset => v_counter.OUTPUTSELECT
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK => v_counter[0].CLK
VGA_CLK => v_counter[1].CLK
VGA_CLK => v_counter[2].CLK
VGA_CLK => v_counter[3].CLK
VGA_CLK => v_counter[4].CLK
VGA_CLK => v_counter[5].CLK
VGA_CLK => v_counter[6].CLK
VGA_CLK => v_counter[7].CLK
VGA_CLK => v_counter[8].CLK
VGA_CLK => v_counter[9].CLK
VGA_CLK => h_counter[0].CLK
VGA_CLK => h_counter[1].CLK
VGA_CLK => h_counter[2].CLK
VGA_CLK => h_counter[3].CLK
VGA_CLK => h_counter[4].CLK
VGA_CLK => h_counter[5].CLK
VGA_CLK => h_counter[6].CLK
VGA_CLK => h_counter[7].CLK
VGA_CLK => h_counter[8].CLK
VGA_CLK => h_counter[9].CLK
VGA_CLK => VGA_BLANK_N~reg0.CLK
VGA_CLK => VGA_VS~reg0.CLK
VGA_CLK => VGA_HS~reg0.CLK
VGA_BLANK_N <= VGA_BLANK_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= <GND>
DrawX[0] <= h_counter[0].DB_MAX_OUTPUT_PORT_TYPE
DrawX[1] <= h_counter[1].DB_MAX_OUTPUT_PORT_TYPE
DrawX[2] <= h_counter[2].DB_MAX_OUTPUT_PORT_TYPE
DrawX[3] <= h_counter[3].DB_MAX_OUTPUT_PORT_TYPE
DrawX[4] <= h_counter[4].DB_MAX_OUTPUT_PORT_TYPE
DrawX[5] <= h_counter[5].DB_MAX_OUTPUT_PORT_TYPE
DrawX[6] <= h_counter[6].DB_MAX_OUTPUT_PORT_TYPE
DrawX[7] <= h_counter[7].DB_MAX_OUTPUT_PORT_TYPE
DrawX[8] <= h_counter[8].DB_MAX_OUTPUT_PORT_TYPE
DrawX[9] <= h_counter[9].DB_MAX_OUTPUT_PORT_TYPE
DrawY[0] <= v_counter[0].DB_MAX_OUTPUT_PORT_TYPE
DrawY[1] <= v_counter[1].DB_MAX_OUTPUT_PORT_TYPE
DrawY[2] <= v_counter[2].DB_MAX_OUTPUT_PORT_TYPE
DrawY[3] <= v_counter[3].DB_MAX_OUTPUT_PORT_TYPE
DrawY[4] <= v_counter[4].DB_MAX_OUTPUT_PORT_TYPE
DrawY[5] <= v_counter[5].DB_MAX_OUTPUT_PORT_TYPE
DrawY[6] <= v_counter[6].DB_MAX_OUTPUT_PORT_TYPE
DrawY[7] <= v_counter[7].DB_MAX_OUTPUT_PORT_TYPE
DrawY[8] <= v_counter[8].DB_MAX_OUTPUT_PORT_TYPE
DrawY[9] <= v_counter[9].DB_MAX_OUTPUT_PORT_TYPE


|sf2|ball:ball_instance
Clk => backX[0].CLK
Clk => backX[1].CLK
Clk => backX[2].CLK
Clk => backX[3].CLK
Clk => backX[4].CLK
Clk => backX[5].CLK
Clk => backX[6].CLK
Clk => backX[7].CLK
Clk => backX[8].CLK
Clk => backX[9].CLK
Clk => BatSpecial[0].CLK
Clk => BatSpecial[1].CLK
Clk => BatSpecial[2].CLK
Clk => BatSpecial[3].CLK
Clk => BatSpecial[4].CLK
Clk => BatSpecial[5].CLK
Clk => BatSpecial[6].CLK
Clk => BatSpecial[7].CLK
Clk => BatSpecial[8].CLK
Clk => BatSpecial[9].CLK
Clk => KenSpecial[0].CLK
Clk => KenSpecial[1].CLK
Clk => KenSpecial[2].CLK
Clk => KenSpecial[3].CLK
Clk => KenSpecial[4].CLK
Clk => KenSpecial[5].CLK
Clk => KenSpecial[6].CLK
Clk => KenSpecial[7].CLK
Clk => KenSpecial[8].CLK
Clk => KenSpecial[9].CLK
Clk => bsp.CLK
Clk => ksp.CLK
Clk => Bat_Sp[0].CLK
Clk => Bat_Sp[1].CLK
Clk => Bat_Sp[2].CLK
Clk => Bat_Sp[3].CLK
Clk => Bat_Sp[4].CLK
Clk => Bat_Sp[5].CLK
Clk => Bat_Sp[6].CLK
Clk => Bat_Sp[7].CLK
Clk => Bat_Sp[8].CLK
Clk => Bat_Sp[9].CLK
Clk => Ken_Sp[0].CLK
Clk => Ken_Sp[1].CLK
Clk => Ken_Sp[2].CLK
Clk => Ken_Sp[3].CLK
Clk => Ken_Sp[4].CLK
Clk => Ken_Sp[5].CLK
Clk => Ken_Sp[6].CLK
Clk => Ken_Sp[7].CLK
Clk => Ken_Sp[8].CLK
Clk => Ken_Sp[9].CLK
Clk => bathealth[0].CLK
Clk => bathealth[1].CLK
Clk => bathealth[2].CLK
Clk => bathealth[3].CLK
Clk => bathealth[4].CLK
Clk => bathealth[5].CLK
Clk => bathealth[6].CLK
Clk => bathealth[7].CLK
Clk => bathealth[8].CLK
Clk => bathealth[9].CLK
Clk => kenhealth[0].CLK
Clk => kenhealth[1].CLK
Clk => kenhealth[2].CLK
Clk => kenhealth[3].CLK
Clk => kenhealth[4].CLK
Clk => kenhealth[5].CLK
Clk => kenhealth[6].CLK
Clk => kenhealth[7].CLK
Clk => kenhealth[8].CLK
Clk => kenhealth[9].CLK
Clk => Bat_X_Motion[0].CLK
Clk => Bat_X_Motion[1].CLK
Clk => Bat_X_Motion[2].CLK
Clk => Bat_X_Motion[3].CLK
Clk => Bat_X_Motion[4].CLK
Clk => Bat_X_Motion[5].CLK
Clk => Bat_X_Motion[6].CLK
Clk => Bat_X_Motion[7].CLK
Clk => Bat_X_Motion[8].CLK
Clk => Bat_X_Motion[9].CLK
Clk => Bat_Y_Pos[0].CLK
Clk => Bat_Y_Pos[1].CLK
Clk => Bat_Y_Pos[2].CLK
Clk => Bat_Y_Pos[3].CLK
Clk => Bat_Y_Pos[4].CLK
Clk => Bat_Y_Pos[5].CLK
Clk => Bat_Y_Pos[6].CLK
Clk => Bat_Y_Pos[7].CLK
Clk => Bat_Y_Pos[8].CLK
Clk => Bat_Y_Pos[9].CLK
Clk => Bat_X_Pos[0].CLK
Clk => Bat_X_Pos[1].CLK
Clk => Bat_X_Pos[2].CLK
Clk => Bat_X_Pos[3].CLK
Clk => Bat_X_Pos[4].CLK
Clk => Bat_X_Pos[5].CLK
Clk => Bat_X_Pos[6].CLK
Clk => Bat_X_Pos[7].CLK
Clk => Bat_X_Pos[8].CLK
Clk => Bat_X_Pos[9].CLK
Clk => Ryu_X_Motion[0].CLK
Clk => Ryu_X_Motion[1].CLK
Clk => Ryu_X_Motion[2].CLK
Clk => Ryu_X_Motion[3].CLK
Clk => Ryu_X_Motion[4].CLK
Clk => Ryu_X_Motion[5].CLK
Clk => Ryu_X_Motion[6].CLK
Clk => Ryu_X_Motion[7].CLK
Clk => Ryu_X_Motion[8].CLK
Clk => Ryu_X_Motion[9].CLK
Clk => Ryu_Y_Pos[0].CLK
Clk => Ryu_Y_Pos[1].CLK
Clk => Ryu_Y_Pos[2].CLK
Clk => Ryu_Y_Pos[3].CLK
Clk => Ryu_Y_Pos[4].CLK
Clk => Ryu_Y_Pos[5].CLK
Clk => Ryu_Y_Pos[6].CLK
Clk => Ryu_Y_Pos[7].CLK
Clk => Ryu_Y_Pos[8].CLK
Clk => Ryu_Y_Pos[9].CLK
Clk => Ryu_X_Pos[0].CLK
Clk => Ryu_X_Pos[1].CLK
Clk => Ryu_X_Pos[2].CLK
Clk => Ryu_X_Pos[3].CLK
Clk => Ryu_X_Pos[4].CLK
Clk => Ryu_X_Pos[5].CLK
Clk => Ryu_X_Pos[6].CLK
Clk => Ryu_X_Pos[7].CLK
Clk => Ryu_X_Pos[8].CLK
Clk => Ryu_X_Pos[9].CLK
Clk => frame_clk_rising_edge.CLK
Clk => frame_clk_delayed.CLK
Reset => Ryu_X_Pos.OUTPUTSELECT
Reset => Ryu_X_Pos.OUTPUTSELECT
Reset => Ryu_X_Pos.OUTPUTSELECT
Reset => Ryu_X_Pos.OUTPUTSELECT
Reset => Ryu_X_Pos.OUTPUTSELECT
Reset => Ryu_X_Pos.OUTPUTSELECT
Reset => Ryu_X_Pos.OUTPUTSELECT
Reset => Ryu_X_Pos.OUTPUTSELECT
Reset => Ryu_X_Pos.OUTPUTSELECT
Reset => Ryu_X_Pos.OUTPUTSELECT
Reset => Ryu_Y_Pos.OUTPUTSELECT
Reset => Ryu_Y_Pos.OUTPUTSELECT
Reset => Ryu_Y_Pos.OUTPUTSELECT
Reset => Ryu_Y_Pos.OUTPUTSELECT
Reset => Ryu_Y_Pos.OUTPUTSELECT
Reset => Ryu_Y_Pos.OUTPUTSELECT
Reset => Ryu_Y_Pos.OUTPUTSELECT
Reset => Ryu_Y_Pos.OUTPUTSELECT
Reset => Ryu_Y_Pos.OUTPUTSELECT
Reset => Ryu_Y_Pos.OUTPUTSELECT
Reset => Ryu_X_Motion.OUTPUTSELECT
Reset => Ryu_X_Motion.OUTPUTSELECT
Reset => Ryu_X_Motion.OUTPUTSELECT
Reset => Ryu_X_Motion.OUTPUTSELECT
Reset => Ryu_X_Motion.OUTPUTSELECT
Reset => Ryu_X_Motion.OUTPUTSELECT
Reset => Ryu_X_Motion.OUTPUTSELECT
Reset => Ryu_X_Motion.OUTPUTSELECT
Reset => Ryu_X_Motion.OUTPUTSELECT
Reset => Ryu_X_Motion.OUTPUTSELECT
Reset => Bat_X_Pos.OUTPUTSELECT
Reset => Bat_X_Pos.OUTPUTSELECT
Reset => Bat_X_Pos.OUTPUTSELECT
Reset => Bat_X_Pos.OUTPUTSELECT
Reset => Bat_X_Pos.OUTPUTSELECT
Reset => Bat_X_Pos.OUTPUTSELECT
Reset => Bat_X_Pos.OUTPUTSELECT
Reset => Bat_X_Pos.OUTPUTSELECT
Reset => Bat_X_Pos.OUTPUTSELECT
Reset => Bat_X_Pos.OUTPUTSELECT
Reset => Bat_Y_Pos.OUTPUTSELECT
Reset => Bat_Y_Pos.OUTPUTSELECT
Reset => Bat_Y_Pos.OUTPUTSELECT
Reset => Bat_Y_Pos.OUTPUTSELECT
Reset => Bat_Y_Pos.OUTPUTSELECT
Reset => Bat_Y_Pos.OUTPUTSELECT
Reset => Bat_Y_Pos.OUTPUTSELECT
Reset => Bat_Y_Pos.OUTPUTSELECT
Reset => Bat_Y_Pos.OUTPUTSELECT
Reset => Bat_Y_Pos.OUTPUTSELECT
Reset => Bat_X_Motion.OUTPUTSELECT
Reset => Bat_X_Motion.OUTPUTSELECT
Reset => Bat_X_Motion.OUTPUTSELECT
Reset => Bat_X_Motion.OUTPUTSELECT
Reset => Bat_X_Motion.OUTPUTSELECT
Reset => Bat_X_Motion.OUTPUTSELECT
Reset => Bat_X_Motion.OUTPUTSELECT
Reset => Bat_X_Motion.OUTPUTSELECT
Reset => Bat_X_Motion.OUTPUTSELECT
Reset => Bat_X_Motion.OUTPUTSELECT
Reset => kenhealth.OUTPUTSELECT
Reset => kenhealth.OUTPUTSELECT
Reset => kenhealth.OUTPUTSELECT
Reset => kenhealth.OUTPUTSELECT
Reset => kenhealth.OUTPUTSELECT
Reset => kenhealth.OUTPUTSELECT
Reset => kenhealth.OUTPUTSELECT
Reset => kenhealth.OUTPUTSELECT
Reset => kenhealth.OUTPUTSELECT
Reset => kenhealth.OUTPUTSELECT
Reset => bathealth.OUTPUTSELECT
Reset => bathealth.OUTPUTSELECT
Reset => bathealth.OUTPUTSELECT
Reset => bathealth.OUTPUTSELECT
Reset => bathealth.OUTPUTSELECT
Reset => bathealth.OUTPUTSELECT
Reset => bathealth.OUTPUTSELECT
Reset => bathealth.OUTPUTSELECT
Reset => bathealth.OUTPUTSELECT
Reset => bathealth.OUTPUTSELECT
Reset => Ken_Sp.OUTPUTSELECT
Reset => Ken_Sp.OUTPUTSELECT
Reset => Ken_Sp.OUTPUTSELECT
Reset => Ken_Sp.OUTPUTSELECT
Reset => Ken_Sp.OUTPUTSELECT
Reset => Ken_Sp.OUTPUTSELECT
Reset => Ken_Sp.OUTPUTSELECT
Reset => Ken_Sp.OUTPUTSELECT
Reset => Ken_Sp.OUTPUTSELECT
Reset => Ken_Sp.OUTPUTSELECT
Reset => Bat_Sp.OUTPUTSELECT
Reset => Bat_Sp.OUTPUTSELECT
Reset => Bat_Sp.OUTPUTSELECT
Reset => Bat_Sp.OUTPUTSELECT
Reset => Bat_Sp.OUTPUTSELECT
Reset => Bat_Sp.OUTPUTSELECT
Reset => Bat_Sp.OUTPUTSELECT
Reset => Bat_Sp.OUTPUTSELECT
Reset => Bat_Sp.OUTPUTSELECT
Reset => Bat_Sp.OUTPUTSELECT
Reset => ksp.OUTPUTSELECT
Reset => bsp.OUTPUTSELECT
Reset => KenSpecial[9].ENA
Reset => KenSpecial[8].ENA
Reset => KenSpecial[7].ENA
Reset => KenSpecial[6].ENA
Reset => KenSpecial[5].ENA
Reset => KenSpecial[4].ENA
Reset => KenSpecial[3].ENA
Reset => KenSpecial[2].ENA
Reset => KenSpecial[1].ENA
Reset => KenSpecial[0].ENA
Reset => BatSpecial[9].ENA
Reset => BatSpecial[8].ENA
Reset => BatSpecial[7].ENA
Reset => BatSpecial[6].ENA
Reset => BatSpecial[5].ENA
Reset => BatSpecial[4].ENA
Reset => BatSpecial[3].ENA
Reset => BatSpecial[2].ENA
Reset => BatSpecial[1].ENA
Reset => BatSpecial[0].ENA
frame_clk => frame_clk_rising_edge.IN1
frame_clk => frame_clk_delayed.DATAIN
DrawX[0] => LessThan22.IN20
DrawX[0] => Add42.IN10
DrawX[0] => LessThan26.IN20
DrawX[0] => LessThan27.IN20
DrawX[0] => LessThan28.IN20
DrawX[0] => LessThan29.IN20
DrawX[0] => LessThan32.IN20
DrawX[0] => LessThan33.IN20
DrawX[0] => Add44.IN10
DrawX[0] => LessThan35.IN20
DrawX[0] => LessThan38.IN20
DrawX[0] => LessThan39.IN20
DrawX[0] => LessThan40.IN20
DrawX[0] => LessThan41.IN20
DrawX[0] => LessThan42.IN20
DrawX[0] => LessThan43.IN20
DrawX[0] => LessThan46.IN10
DrawX[0] => LessThan47.IN20
DrawX[0] => LessThan48.IN20
DrawX[0] => LessThan49.IN10
DrawX[0] => LessThan50.IN10
DrawX[0] => LessThan51.IN19
DrawX[0] => LessThan54.IN10
DrawX[0] => LessThan55.IN10
DrawX[0] => Equal36.IN9
DrawX[0] => Equal37.IN9
DrawX[0] => Equal38.IN4
DrawX[0] => Equal39.IN3
DrawX[1] => LessThan22.IN19
DrawX[1] => Add42.IN9
DrawX[1] => LessThan26.IN19
DrawX[1] => LessThan27.IN19
DrawX[1] => LessThan28.IN19
DrawX[1] => LessThan29.IN19
DrawX[1] => LessThan32.IN19
DrawX[1] => LessThan33.IN19
DrawX[1] => Add44.IN9
DrawX[1] => LessThan35.IN19
DrawX[1] => LessThan38.IN19
DrawX[1] => LessThan39.IN19
DrawX[1] => LessThan40.IN19
DrawX[1] => LessThan41.IN19
DrawX[1] => LessThan42.IN19
DrawX[1] => LessThan43.IN19
DrawX[1] => LessThan46.IN9
DrawX[1] => LessThan47.IN19
DrawX[1] => LessThan48.IN19
DrawX[1] => LessThan49.IN9
DrawX[1] => LessThan50.IN9
DrawX[1] => LessThan51.IN18
DrawX[1] => Add48.IN18
DrawX[1] => LessThan55.IN9
DrawX[1] => Equal36.IN7
DrawX[1] => Equal37.IN4
DrawX[1] => Equal38.IN9
DrawX[1] => Equal39.IN9
DrawX[2] => LessThan22.IN18
DrawX[2] => Add42.IN8
DrawX[2] => LessThan26.IN18
DrawX[2] => LessThan27.IN18
DrawX[2] => LessThan28.IN18
DrawX[2] => LessThan29.IN18
DrawX[2] => LessThan32.IN18
DrawX[2] => LessThan33.IN18
DrawX[2] => Add44.IN8
DrawX[2] => LessThan35.IN18
DrawX[2] => LessThan38.IN18
DrawX[2] => LessThan39.IN18
DrawX[2] => LessThan40.IN18
DrawX[2] => LessThan41.IN18
DrawX[2] => LessThan42.IN18
DrawX[2] => LessThan43.IN18
DrawX[2] => LessThan46.IN8
DrawX[2] => LessThan47.IN18
DrawX[2] => LessThan48.IN18
DrawX[2] => LessThan49.IN8
DrawX[2] => LessThan50.IN8
DrawX[2] => LessThan51.IN17
DrawX[2] => Add48.IN17
DrawX[2] => LessThan55.IN8
DrawX[2] => Equal36.IN8
DrawX[2] => Equal37.IN8
DrawX[2] => Equal38.IN3
DrawX[2] => Equal39.IN2
DrawX[3] => LessThan22.IN17
DrawX[3] => Add42.IN7
DrawX[3] => LessThan26.IN17
DrawX[3] => LessThan27.IN17
DrawX[3] => LessThan28.IN17
DrawX[3] => LessThan29.IN17
DrawX[3] => LessThan32.IN17
DrawX[3] => LessThan33.IN17
DrawX[3] => Add44.IN7
DrawX[3] => LessThan35.IN17
DrawX[3] => LessThan38.IN17
DrawX[3] => LessThan39.IN17
DrawX[3] => LessThan40.IN17
DrawX[3] => LessThan41.IN17
DrawX[3] => LessThan42.IN17
DrawX[3] => LessThan43.IN17
DrawX[3] => LessThan46.IN7
DrawX[3] => LessThan47.IN17
DrawX[3] => LessThan48.IN17
DrawX[3] => LessThan49.IN7
DrawX[3] => LessThan50.IN7
DrawX[3] => LessThan51.IN16
DrawX[3] => Add48.IN16
DrawX[3] => LessThan55.IN7
DrawX[3] => Equal36.IN6
DrawX[3] => Equal37.IN7
DrawX[3] => Equal38.IN2
DrawX[3] => Equal39.IN8
DrawX[4] => LessThan22.IN16
DrawX[4] => Add42.IN6
DrawX[4] => LessThan26.IN16
DrawX[4] => LessThan27.IN16
DrawX[4] => LessThan28.IN16
DrawX[4] => LessThan29.IN16
DrawX[4] => LessThan32.IN16
DrawX[4] => LessThan33.IN16
DrawX[4] => Add44.IN6
DrawX[4] => LessThan35.IN16
DrawX[4] => LessThan38.IN16
DrawX[4] => LessThan39.IN16
DrawX[4] => LessThan40.IN16
DrawX[4] => LessThan41.IN16
DrawX[4] => LessThan42.IN16
DrawX[4] => LessThan43.IN16
DrawX[4] => LessThan46.IN6
DrawX[4] => LessThan47.IN16
DrawX[4] => LessThan48.IN16
DrawX[4] => LessThan49.IN6
DrawX[4] => LessThan50.IN6
DrawX[4] => LessThan51.IN15
DrawX[4] => Add48.IN15
DrawX[4] => LessThan55.IN6
DrawX[4] => Equal36.IN5
DrawX[4] => Equal37.IN3
DrawX[4] => Equal38.IN8
DrawX[4] => Equal39.IN7
DrawX[5] => LessThan22.IN15
DrawX[5] => Add42.IN5
DrawX[5] => LessThan26.IN15
DrawX[5] => LessThan27.IN15
DrawX[5] => LessThan28.IN15
DrawX[5] => LessThan29.IN15
DrawX[5] => LessThan32.IN15
DrawX[5] => LessThan33.IN15
DrawX[5] => Add44.IN5
DrawX[5] => LessThan35.IN15
DrawX[5] => LessThan38.IN15
DrawX[5] => LessThan39.IN15
DrawX[5] => LessThan40.IN15
DrawX[5] => LessThan41.IN15
DrawX[5] => LessThan42.IN15
DrawX[5] => LessThan43.IN15
DrawX[5] => LessThan46.IN5
DrawX[5] => LessThan47.IN15
DrawX[5] => LessThan48.IN15
DrawX[5] => LessThan49.IN5
DrawX[5] => LessThan50.IN5
DrawX[5] => LessThan51.IN14
DrawX[5] => Add48.IN14
DrawX[5] => LessThan55.IN5
DrawX[5] => Equal36.IN4
DrawX[5] => Equal37.IN2
DrawX[5] => Equal38.IN7
DrawX[5] => Equal39.IN6
DrawX[6] => LessThan22.IN14
DrawX[6] => Add42.IN4
DrawX[6] => LessThan26.IN14
DrawX[6] => LessThan27.IN14
DrawX[6] => LessThan28.IN14
DrawX[6] => LessThan29.IN14
DrawX[6] => LessThan32.IN14
DrawX[6] => LessThan33.IN14
DrawX[6] => Add44.IN4
DrawX[6] => LessThan35.IN14
DrawX[6] => LessThan38.IN14
DrawX[6] => LessThan39.IN14
DrawX[6] => LessThan40.IN14
DrawX[6] => LessThan41.IN14
DrawX[6] => LessThan42.IN14
DrawX[6] => LessThan43.IN14
DrawX[6] => LessThan46.IN4
DrawX[6] => LessThan47.IN14
DrawX[6] => LessThan48.IN14
DrawX[6] => LessThan49.IN4
DrawX[6] => LessThan50.IN4
DrawX[6] => LessThan51.IN13
DrawX[6] => Add48.IN13
DrawX[6] => LessThan55.IN4
DrawX[6] => Equal36.IN3
DrawX[6] => Equal37.IN6
DrawX[6] => Equal38.IN1
DrawX[6] => Equal39.IN5
DrawX[7] => LessThan22.IN13
DrawX[7] => Add42.IN3
DrawX[7] => LessThan26.IN13
DrawX[7] => LessThan27.IN13
DrawX[7] => LessThan28.IN13
DrawX[7] => LessThan29.IN13
DrawX[7] => LessThan32.IN13
DrawX[7] => LessThan33.IN13
DrawX[7] => Add44.IN3
DrawX[7] => LessThan35.IN13
DrawX[7] => LessThan38.IN13
DrawX[7] => LessThan39.IN13
DrawX[7] => LessThan40.IN13
DrawX[7] => LessThan41.IN13
DrawX[7] => LessThan42.IN13
DrawX[7] => LessThan43.IN13
DrawX[7] => LessThan46.IN3
DrawX[7] => LessThan47.IN13
DrawX[7] => LessThan48.IN13
DrawX[7] => LessThan49.IN3
DrawX[7] => LessThan50.IN3
DrawX[7] => LessThan51.IN12
DrawX[7] => Add48.IN12
DrawX[7] => LessThan55.IN3
DrawX[7] => Equal36.IN2
DrawX[7] => Equal37.IN5
DrawX[7] => Equal38.IN6
DrawX[7] => Equal39.IN1
DrawX[8] => LessThan22.IN12
DrawX[8] => Add42.IN2
DrawX[8] => LessThan26.IN12
DrawX[8] => LessThan27.IN12
DrawX[8] => LessThan28.IN12
DrawX[8] => LessThan29.IN12
DrawX[8] => LessThan32.IN12
DrawX[8] => LessThan33.IN12
DrawX[8] => Add44.IN2
DrawX[8] => LessThan35.IN12
DrawX[8] => LessThan38.IN12
DrawX[8] => LessThan39.IN12
DrawX[8] => LessThan40.IN12
DrawX[8] => LessThan41.IN12
DrawX[8] => LessThan42.IN12
DrawX[8] => LessThan43.IN12
DrawX[8] => LessThan46.IN2
DrawX[8] => LessThan47.IN12
DrawX[8] => LessThan48.IN12
DrawX[8] => LessThan49.IN2
DrawX[8] => LessThan50.IN2
DrawX[8] => LessThan51.IN11
DrawX[8] => Add48.IN11
DrawX[8] => LessThan55.IN2
DrawX[8] => Equal36.IN1
DrawX[8] => Equal37.IN1
DrawX[8] => Equal38.IN5
DrawX[8] => Equal39.IN0
DrawX[9] => LessThan22.IN11
DrawX[9] => Add42.IN1
DrawX[9] => LessThan26.IN11
DrawX[9] => LessThan27.IN11
DrawX[9] => LessThan28.IN11
DrawX[9] => LessThan29.IN11
DrawX[9] => LessThan32.IN11
DrawX[9] => LessThan33.IN11
DrawX[9] => Add44.IN1
DrawX[9] => LessThan35.IN11
DrawX[9] => LessThan38.IN11
DrawX[9] => LessThan39.IN11
DrawX[9] => LessThan40.IN11
DrawX[9] => LessThan41.IN11
DrawX[9] => LessThan42.IN11
DrawX[9] => LessThan43.IN11
DrawX[9] => LessThan46.IN1
DrawX[9] => LessThan47.IN11
DrawX[9] => LessThan48.IN11
DrawX[9] => LessThan49.IN1
DrawX[9] => LessThan50.IN1
DrawX[9] => LessThan51.IN10
DrawX[9] => Add48.IN10
DrawX[9] => LessThan55.IN1
DrawX[9] => Equal36.IN0
DrawX[9] => Equal37.IN0
DrawX[9] => Equal38.IN0
DrawX[9] => Equal39.IN4
DrawY[0] => LessThan24.IN20
DrawY[0] => LessThan25.IN20
DrawY[0] => LessThan30.IN20
DrawY[0] => LessThan31.IN20
DrawY[0] => LessThan36.IN20
DrawY[0] => LessThan37.IN20
DrawY[0] => LessThan44.IN20
DrawY[0] => LessThan45.IN20
DrawY[0] => LessThan52.IN20
DrawY[0] => LessThan53.IN20
DrawY[0] => LessThan58.IN10
DrawY[0] => LessThan59.IN20
DrawY[0] => LessThan62.IN10
DrawY[0] => LessThan63.IN20
DrawY[0] => Equal34.IN9
DrawY[0] => Equal35.IN9
DrawY[1] => LessThan24.IN19
DrawY[1] => LessThan25.IN19
DrawY[1] => LessThan30.IN19
DrawY[1] => LessThan31.IN19
DrawY[1] => LessThan36.IN19
DrawY[1] => LessThan37.IN19
DrawY[1] => LessThan44.IN19
DrawY[1] => LessThan45.IN19
DrawY[1] => LessThan52.IN19
DrawY[1] => LessThan53.IN19
DrawY[1] => LessThan58.IN9
DrawY[1] => LessThan59.IN19
DrawY[1] => LessThan62.IN9
DrawY[1] => LessThan63.IN19
DrawY[1] => Equal34.IN7
DrawY[1] => Equal35.IN6
DrawY[2] => LessThan24.IN18
DrawY[2] => LessThan25.IN18
DrawY[2] => LessThan30.IN18
DrawY[2] => LessThan31.IN18
DrawY[2] => LessThan36.IN18
DrawY[2] => LessThan37.IN18
DrawY[2] => LessThan44.IN18
DrawY[2] => LessThan45.IN18
DrawY[2] => LessThan52.IN18
DrawY[2] => LessThan53.IN18
DrawY[2] => LessThan58.IN8
DrawY[2] => LessThan59.IN18
DrawY[2] => LessThan62.IN8
DrawY[2] => LessThan63.IN18
DrawY[2] => Equal34.IN8
DrawY[2] => Equal35.IN5
DrawY[3] => LessThan24.IN17
DrawY[3] => LessThan25.IN17
DrawY[3] => LessThan30.IN17
DrawY[3] => LessThan31.IN17
DrawY[3] => LessThan36.IN17
DrawY[3] => LessThan37.IN17
DrawY[3] => LessThan44.IN17
DrawY[3] => LessThan45.IN17
DrawY[3] => LessThan52.IN17
DrawY[3] => LessThan53.IN17
DrawY[3] => LessThan58.IN7
DrawY[3] => LessThan59.IN17
DrawY[3] => LessThan62.IN7
DrawY[3] => LessThan63.IN17
DrawY[3] => Equal34.IN6
DrawY[3] => Equal35.IN8
DrawY[4] => LessThan24.IN16
DrawY[4] => LessThan25.IN16
DrawY[4] => LessThan30.IN16
DrawY[4] => LessThan31.IN16
DrawY[4] => LessThan36.IN16
DrawY[4] => LessThan37.IN16
DrawY[4] => LessThan44.IN16
DrawY[4] => LessThan45.IN16
DrawY[4] => LessThan52.IN16
DrawY[4] => LessThan53.IN16
DrawY[4] => LessThan58.IN6
DrawY[4] => LessThan59.IN16
DrawY[4] => LessThan62.IN6
DrawY[4] => LessThan63.IN16
DrawY[4] => Equal34.IN5
DrawY[4] => Equal35.IN7
DrawY[5] => LessThan24.IN15
DrawY[5] => LessThan25.IN15
DrawY[5] => LessThan30.IN15
DrawY[5] => LessThan31.IN15
DrawY[5] => LessThan36.IN15
DrawY[5] => LessThan37.IN15
DrawY[5] => LessThan44.IN15
DrawY[5] => LessThan45.IN15
DrawY[5] => LessThan52.IN15
DrawY[5] => LessThan53.IN15
DrawY[5] => LessThan58.IN5
DrawY[5] => LessThan59.IN15
DrawY[5] => LessThan62.IN5
DrawY[5] => LessThan63.IN15
DrawY[5] => Equal34.IN4
DrawY[5] => Equal35.IN4
DrawY[6] => LessThan24.IN14
DrawY[6] => LessThan25.IN14
DrawY[6] => LessThan30.IN14
DrawY[6] => LessThan31.IN14
DrawY[6] => LessThan36.IN14
DrawY[6] => LessThan37.IN14
DrawY[6] => LessThan44.IN14
DrawY[6] => LessThan45.IN14
DrawY[6] => LessThan52.IN14
DrawY[6] => LessThan53.IN14
DrawY[6] => LessThan58.IN4
DrawY[6] => LessThan59.IN14
DrawY[6] => LessThan62.IN4
DrawY[6] => LessThan63.IN14
DrawY[6] => Equal34.IN3
DrawY[6] => Equal35.IN3
DrawY[7] => LessThan24.IN13
DrawY[7] => LessThan25.IN13
DrawY[7] => LessThan30.IN13
DrawY[7] => LessThan31.IN13
DrawY[7] => LessThan36.IN13
DrawY[7] => LessThan37.IN13
DrawY[7] => LessThan44.IN13
DrawY[7] => LessThan45.IN13
DrawY[7] => LessThan52.IN13
DrawY[7] => LessThan53.IN13
DrawY[7] => LessThan58.IN3
DrawY[7] => LessThan59.IN13
DrawY[7] => LessThan62.IN3
DrawY[7] => LessThan63.IN13
DrawY[7] => Equal34.IN2
DrawY[7] => Equal35.IN2
DrawY[8] => LessThan24.IN12
DrawY[8] => LessThan25.IN12
DrawY[8] => LessThan30.IN12
DrawY[8] => LessThan31.IN12
DrawY[8] => LessThan36.IN12
DrawY[8] => LessThan37.IN12
DrawY[8] => LessThan44.IN12
DrawY[8] => LessThan45.IN12
DrawY[8] => LessThan52.IN12
DrawY[8] => LessThan53.IN12
DrawY[8] => LessThan58.IN2
DrawY[8] => LessThan59.IN12
DrawY[8] => LessThan62.IN2
DrawY[8] => LessThan63.IN12
DrawY[8] => Equal34.IN1
DrawY[8] => Equal35.IN1
DrawY[9] => LessThan24.IN11
DrawY[9] => LessThan25.IN11
DrawY[9] => LessThan30.IN11
DrawY[9] => LessThan31.IN11
DrawY[9] => LessThan36.IN11
DrawY[9] => LessThan37.IN11
DrawY[9] => LessThan44.IN11
DrawY[9] => LessThan45.IN11
DrawY[9] => LessThan52.IN11
DrawY[9] => LessThan53.IN11
DrawY[9] => LessThan58.IN1
DrawY[9] => LessThan59.IN11
DrawY[9] => LessThan62.IN1
DrawY[9] => LessThan63.IN11
DrawY[9] => Equal34.IN0
DrawY[9] => Equal35.IN0
keycode[0] => ~NO_FANOUT~
keycode[1] => ~NO_FANOUT~
keycode[2] => ~NO_FANOUT~
keycode[3] => ~NO_FANOUT~
keycode[4] => ~NO_FANOUT~
keycode[5] => ~NO_FANOUT~
keycode[6] => ~NO_FANOUT~
keycode[7] => ~NO_FANOUT~
keycode[8] => ~NO_FANOUT~
keycode[9] => ~NO_FANOUT~
keycode[10] => ~NO_FANOUT~
keycode[11] => ~NO_FANOUT~
keycode[12] => ~NO_FANOUT~
keycode[13] => ~NO_FANOUT~
ken[0] => Decoder0.IN5
ken[0] => Equal2.IN3
ken[0] => Equal4.IN3
ken[0] => Equal5.IN2
ken[0] => Equal7.IN3
ken[0] => Equal10.IN5
ken[0] => Equal11.IN5
ken[0] => Equal12.IN4
ken[0] => Equal13.IN4
ken[0] => Equal14.IN5
ken[0] => Equal15.IN5
ken[0] => Equal16.IN5
ken[0] => Equal17.IN5
ken[0] => Equal18.IN5
ken[0] => Equal19.IN1
ken[0] => Equal20.IN5
ken[0] => Equal21.IN4
ken[1] => Decoder0.IN4
ken[1] => Equal2.IN5
ken[1] => Equal4.IN5
ken[1] => Equal5.IN5
ken[1] => Equal7.IN2
ken[1] => Equal10.IN3
ken[1] => Equal11.IN4
ken[1] => Equal12.IN3
ken[1] => Equal13.IN3
ken[1] => Equal14.IN3
ken[1] => Equal15.IN4
ken[1] => Equal16.IN2
ken[1] => Equal17.IN4
ken[1] => Equal18.IN1
ken[1] => Equal19.IN5
ken[1] => Equal20.IN4
ken[1] => Equal21.IN3
ken[2] => Decoder0.IN3
ken[2] => Equal2.IN2
ken[2] => Equal4.IN2
ken[2] => Equal5.IN4
ken[2] => Equal7.IN5
ken[2] => Equal10.IN2
ken[2] => Equal11.IN2
ken[2] => Equal12.IN2
ken[2] => Equal13.IN2
ken[2] => Equal14.IN2
ken[2] => Equal15.IN2
ken[2] => Equal16.IN4
ken[2] => Equal17.IN3
ken[2] => Equal18.IN4
ken[2] => Equal19.IN4
ken[2] => Equal20.IN3
ken[2] => Equal21.IN2
ken[3] => Decoder0.IN2
ken[3] => Equal2.IN1
ken[3] => Equal4.IN4
ken[3] => Equal5.IN1
ken[3] => Equal7.IN1
ken[3] => Equal10.IN4
ken[3] => Equal11.IN3
ken[3] => Equal12.IN5
ken[3] => Equal13.IN1
ken[3] => Equal14.IN1
ken[3] => Equal15.IN1
ken[3] => Equal16.IN1
ken[3] => Equal17.IN1
ken[3] => Equal18.IN3
ken[3] => Equal19.IN3
ken[3] => Equal20.IN2
ken[3] => Equal21.IN1
ken[4] => Decoder0.IN1
ken[4] => Equal2.IN4
ken[4] => Equal4.IN1
ken[4] => Equal5.IN3
ken[4] => Equal7.IN4
ken[4] => Equal10.IN1
ken[4] => Equal11.IN1
ken[4] => Equal12.IN1
ken[4] => Equal13.IN5
ken[4] => Equal14.IN4
ken[4] => Equal15.IN3
ken[4] => Equal16.IN3
ken[4] => Equal17.IN2
ken[4] => Equal18.IN2
ken[4] => Equal19.IN2
ken[4] => Equal20.IN1
ken[4] => Equal21.IN0
ken[5] => Decoder0.IN0
ken[5] => Equal2.IN0
ken[5] => Equal4.IN0
ken[5] => Equal5.IN0
ken[5] => Equal7.IN0
ken[5] => Equal10.IN0
ken[5] => Equal11.IN0
ken[5] => Equal12.IN0
ken[5] => Equal13.IN0
ken[5] => Equal14.IN0
ken[5] => Equal15.IN0
ken[5] => Equal16.IN0
ken[5] => Equal17.IN0
ken[5] => Equal18.IN0
ken[5] => Equal19.IN0
ken[5] => Equal20.IN0
ken[5] => Equal21.IN5
bat[0] => Decoder1.IN5
bat[0] => Equal3.IN3
bat[0] => Equal6.IN3
bat[0] => Equal8.IN2
bat[0] => Equal9.IN3
bat[0] => Equal22.IN5
bat[0] => Equal23.IN5
bat[0] => Equal24.IN4
bat[0] => Equal25.IN4
bat[0] => Equal26.IN5
bat[0] => Equal27.IN5
bat[0] => Equal28.IN5
bat[0] => Equal29.IN5
bat[0] => Equal30.IN5
bat[0] => Equal31.IN1
bat[0] => Equal32.IN5
bat[0] => Equal33.IN4
bat[1] => Decoder1.IN4
bat[1] => Equal3.IN2
bat[1] => Equal6.IN5
bat[1] => Equal8.IN5
bat[1] => Equal9.IN5
bat[1] => Equal22.IN3
bat[1] => Equal23.IN4
bat[1] => Equal24.IN3
bat[1] => Equal25.IN3
bat[1] => Equal26.IN3
bat[1] => Equal27.IN4
bat[1] => Equal28.IN2
bat[1] => Equal29.IN4
bat[1] => Equal30.IN1
bat[1] => Equal31.IN5
bat[1] => Equal32.IN4
bat[1] => Equal33.IN3
bat[2] => Decoder1.IN3
bat[2] => Equal3.IN5
bat[2] => Equal6.IN2
bat[2] => Equal8.IN4
bat[2] => Equal9.IN2
bat[2] => Equal22.IN2
bat[2] => Equal23.IN2
bat[2] => Equal24.IN2
bat[2] => Equal25.IN2
bat[2] => Equal26.IN2
bat[2] => Equal27.IN2
bat[2] => Equal28.IN4
bat[2] => Equal29.IN3
bat[2] => Equal30.IN4
bat[2] => Equal31.IN4
bat[2] => Equal32.IN3
bat[2] => Equal33.IN2
bat[3] => Decoder1.IN2
bat[3] => Equal3.IN1
bat[3] => Equal6.IN1
bat[3] => Equal8.IN1
bat[3] => Equal9.IN4
bat[3] => Equal22.IN4
bat[3] => Equal23.IN3
bat[3] => Equal24.IN5
bat[3] => Equal25.IN1
bat[3] => Equal26.IN1
bat[3] => Equal27.IN1
bat[3] => Equal28.IN1
bat[3] => Equal29.IN1
bat[3] => Equal30.IN3
bat[3] => Equal31.IN3
bat[3] => Equal32.IN2
bat[3] => Equal33.IN1
bat[4] => Decoder1.IN1
bat[4] => Equal3.IN4
bat[4] => Equal6.IN4
bat[4] => Equal8.IN3
bat[4] => Equal9.IN1
bat[4] => Equal22.IN1
bat[4] => Equal23.IN1
bat[4] => Equal24.IN1
bat[4] => Equal25.IN5
bat[4] => Equal26.IN4
bat[4] => Equal27.IN3
bat[4] => Equal28.IN3
bat[4] => Equal29.IN2
bat[4] => Equal30.IN2
bat[4] => Equal31.IN2
bat[4] => Equal32.IN1
bat[4] => Equal33.IN0
bat[5] => Decoder1.IN0
bat[5] => Equal3.IN0
bat[5] => Equal6.IN0
bat[5] => Equal8.IN0
bat[5] => Equal9.IN0
bat[5] => Equal22.IN0
bat[5] => Equal23.IN0
bat[5] => Equal24.IN0
bat[5] => Equal25.IN0
bat[5] => Equal26.IN0
bat[5] => Equal27.IN0
bat[5] => Equal28.IN0
bat[5] => Equal29.IN0
bat[5] => Equal30.IN0
bat[5] => Equal31.IN0
bat[5] => Equal32.IN0
bat[5] => Equal33.IN5
key[0] => ~NO_FANOUT~
key[1] => ~NO_FANOUT~
key[2] => ~NO_FANOUT~
key[3] => Bat_X_Motion_in.DATAA
key[3] => Bat_X_Motion_in.DATAA
key[4] => Bat_X_Motion_in.OUTPUTSELECT
key[4] => Bat_X_Motion_in.OUTPUTSELECT
key[4] => Bat_X_Motion_in.DATAA
key[5] => ~NO_FANOUT~
key[6] => ~NO_FANOUT~
key[7] => ~NO_FANOUT~
key[8] => ~NO_FANOUT~
key[9] => ~NO_FANOUT~
key[10] => Ryu_X_Motion_in.DATAA
key[10] => Ryu_X_Motion_in.DATAA
key[11] => ~NO_FANOUT~
key[12] => Ryu_X_Motion_in.OUTPUTSELECT
key[12] => Ryu_X_Motion_in.OUTPUTSELECT
key[12] => Ryu_X_Motion_in.DATAA
key[13] => ~NO_FANOUT~
jc[0] => Add0.IN16
jc[0] => Add3.IN16
jc[0] => Add1.IN4
jc[1] => Add0.IN14
jc[1] => Add0.IN15
jc[1] => Add3.IN15
jc[2] => Add0.IN12
jc[2] => Add0.IN13
jc[2] => Add3.IN14
jc[3] => Add0.IN10
jc[3] => Add0.IN11
jc[3] => Add3.IN13
jc[4] => Add0.IN8
jc[4] => Add0.IN9
jc[4] => Add3.IN12
jc[5] => Add0.IN6
jc[5] => Add0.IN7
jc[5] => Add3.IN11
jc[6] => Add0.IN4
jc[6] => Add0.IN5
jc[6] => Add3.IN10
jc[7] => Add0.IN2
jc[7] => Add0.IN3
jc[7] => Add3.IN9
jc2[0] => Add8.IN16
jc2[0] => Add11.IN16
jc2[0] => Add7.IN11
jc2[1] => Add8.IN15
jc2[1] => Add11.IN15
jc2[1] => Add7.IN10
jc2[2] => Add8.IN14
jc2[2] => Add11.IN14
jc2[2] => Add7.IN9
jc2[3] => Add8.IN13
jc2[3] => Add11.IN13
jc2[3] => Add7.IN8
jc2[4] => Add8.IN12
jc2[4] => Add11.IN12
jc2[4] => Add7.IN7
jc2[5] => Add8.IN11
jc2[5] => Add11.IN11
jc2[5] => Add7.IN6
jc2[6] => Add8.IN10
jc2[6] => Add11.IN10
jc2[6] => Add7.IN5
jc2[7] => Add8.IN9
jc2[7] => Add11.IN9
jc2[7] => Add7.IN4
is_ryu <= always9.DB_MAX_OUTPUT_PORT_TYPE
is_bat <= always9.DB_MAX_OUTPUT_PORT_TYPE
Ryu_X[0] <= Ryu_X_Pos[0].DB_MAX_OUTPUT_PORT_TYPE
Ryu_X[1] <= Ryu_X_Pos[1].DB_MAX_OUTPUT_PORT_TYPE
Ryu_X[2] <= Ryu_X_Pos[2].DB_MAX_OUTPUT_PORT_TYPE
Ryu_X[3] <= Ryu_X_Pos[3].DB_MAX_OUTPUT_PORT_TYPE
Ryu_X[4] <= Ryu_X_Pos[4].DB_MAX_OUTPUT_PORT_TYPE
Ryu_X[5] <= Ryu_X_Pos[5].DB_MAX_OUTPUT_PORT_TYPE
Ryu_X[6] <= Ryu_X_Pos[6].DB_MAX_OUTPUT_PORT_TYPE
Ryu_X[7] <= Ryu_X_Pos[7].DB_MAX_OUTPUT_PORT_TYPE
Ryu_X[8] <= Ryu_X_Pos[8].DB_MAX_OUTPUT_PORT_TYPE
Ryu_X[9] <= Ryu_X_Pos[9].DB_MAX_OUTPUT_PORT_TYPE
Ryu_Y[0] <= Ryu_Y_Pos[0].DB_MAX_OUTPUT_PORT_TYPE
Ryu_Y[1] <= Ryu_Y_Pos[1].DB_MAX_OUTPUT_PORT_TYPE
Ryu_Y[2] <= Ryu_Y_Pos[2].DB_MAX_OUTPUT_PORT_TYPE
Ryu_Y[3] <= Ryu_Y_Pos[3].DB_MAX_OUTPUT_PORT_TYPE
Ryu_Y[4] <= Ryu_Y_Pos[4].DB_MAX_OUTPUT_PORT_TYPE
Ryu_Y[5] <= Ryu_Y_Pos[5].DB_MAX_OUTPUT_PORT_TYPE
Ryu_Y[6] <= Ryu_Y_Pos[6].DB_MAX_OUTPUT_PORT_TYPE
Ryu_Y[7] <= Ryu_Y_Pos[7].DB_MAX_OUTPUT_PORT_TYPE
Ryu_Y[8] <= Ryu_Y_Pos[8].DB_MAX_OUTPUT_PORT_TYPE
Ryu_Y[9] <= Ryu_Y_Pos[9].DB_MAX_OUTPUT_PORT_TYPE
Bat_X[0] <= Bat_X_Pos[0].DB_MAX_OUTPUT_PORT_TYPE
Bat_X[1] <= Bat_X_Pos[1].DB_MAX_OUTPUT_PORT_TYPE
Bat_X[2] <= Bat_X_Pos[2].DB_MAX_OUTPUT_PORT_TYPE
Bat_X[3] <= Bat_X_Pos[3].DB_MAX_OUTPUT_PORT_TYPE
Bat_X[4] <= Bat_X_Pos[4].DB_MAX_OUTPUT_PORT_TYPE
Bat_X[5] <= Bat_X_Pos[5].DB_MAX_OUTPUT_PORT_TYPE
Bat_X[6] <= Bat_X_Pos[6].DB_MAX_OUTPUT_PORT_TYPE
Bat_X[7] <= Bat_X_Pos[7].DB_MAX_OUTPUT_PORT_TYPE
Bat_X[8] <= Bat_X_Pos[8].DB_MAX_OUTPUT_PORT_TYPE
Bat_X[9] <= Bat_X_Pos[9].DB_MAX_OUTPUT_PORT_TYPE
Bat_Y[0] <= Bat_Y_Pos[0].DB_MAX_OUTPUT_PORT_TYPE
Bat_Y[1] <= Bat_Y_Pos[1].DB_MAX_OUTPUT_PORT_TYPE
Bat_Y[2] <= Bat_Y_Pos[2].DB_MAX_OUTPUT_PORT_TYPE
Bat_Y[3] <= Bat_Y_Pos[3].DB_MAX_OUTPUT_PORT_TYPE
Bat_Y[4] <= Bat_Y_Pos[4].DB_MAX_OUTPUT_PORT_TYPE
Bat_Y[5] <= Bat_Y_Pos[5].DB_MAX_OUTPUT_PORT_TYPE
Bat_Y[6] <= Bat_Y_Pos[6].DB_MAX_OUTPUT_PORT_TYPE
Bat_Y[7] <= Bat_Y_Pos[7].DB_MAX_OUTPUT_PORT_TYPE
Bat_Y[8] <= Bat_Y_Pos[8].DB_MAX_OUTPUT_PORT_TYPE
Bat_Y[9] <= Bat_Y_Pos[9].DB_MAX_OUTPUT_PORT_TYPE
bato <= <GND>
keno <= <VCC>
ishealth <= ishealth.DB_MAX_OUTPUT_PORT_TYPE
isLetter <= isLetter.DB_MAX_OUTPUT_PORT_TYPE
bhit => always4.IN1
khit => always4.IN1
Kengen => Ken_Sp.OUTPUTSELECT
Kengen => Ken_Sp.OUTPUTSELECT
Kengen => Ken_Sp.OUTPUTSELECT
Kengen => Ken_Sp.OUTPUTSELECT
Kengen => Ken_Sp.OUTPUTSELECT
Kengen => Ken_Sp.OUTPUTSELECT
Kengen => Ken_Sp.OUTPUTSELECT
Kengen => Ken_Sp.OUTPUTSELECT
Kengen => Ken_Sp.OUTPUTSELECT
Kengen => Ken_Sp.OUTPUTSELECT
Kengen => ksp.OUTPUTSELECT
Batgen => Bat_Sp.OUTPUTSELECT
Batgen => Bat_Sp.OUTPUTSELECT
Batgen => Bat_Sp.OUTPUTSELECT
Batgen => Bat_Sp.OUTPUTSELECT
Batgen => Bat_Sp.OUTPUTSELECT
Batgen => Bat_Sp.OUTPUTSELECT
Batgen => Bat_Sp.OUTPUTSELECT
Batgen => Bat_Sp.OUTPUTSELECT
Batgen => Bat_Sp.OUTPUTSELECT
Batgen => Bat_Sp.OUTPUTSELECT
Batgen => bsp.OUTPUTSELECT
isoutline <= always8.DB_MAX_OUTPUT_PORT_TYPE
isSp <= always7.DB_MAX_OUTPUT_PORT_TYPE
batdead <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
kendead <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
KS[0] <= Ken_Sp[0].DB_MAX_OUTPUT_PORT_TYPE
KS[1] <= Ken_Sp[1].DB_MAX_OUTPUT_PORT_TYPE
KS[2] <= Ken_Sp[2].DB_MAX_OUTPUT_PORT_TYPE
KS[3] <= Ken_Sp[3].DB_MAX_OUTPUT_PORT_TYPE
KS[4] <= Ken_Sp[4].DB_MAX_OUTPUT_PORT_TYPE
KS[5] <= Ken_Sp[5].DB_MAX_OUTPUT_PORT_TYPE
KS[6] <= Ken_Sp[6].DB_MAX_OUTPUT_PORT_TYPE
KS[7] <= Ken_Sp[7].DB_MAX_OUTPUT_PORT_TYPE
KS[8] <= Ken_Sp[8].DB_MAX_OUTPUT_PORT_TYPE
KS[9] <= Ken_Sp[9].DB_MAX_OUTPUT_PORT_TYPE
BS[0] <= Bat_Sp[0].DB_MAX_OUTPUT_PORT_TYPE
BS[1] <= Bat_Sp[1].DB_MAX_OUTPUT_PORT_TYPE
BS[2] <= Bat_Sp[2].DB_MAX_OUTPUT_PORT_TYPE
BS[3] <= Bat_Sp[3].DB_MAX_OUTPUT_PORT_TYPE
BS[4] <= Bat_Sp[4].DB_MAX_OUTPUT_PORT_TYPE
BS[5] <= Bat_Sp[5].DB_MAX_OUTPUT_PORT_TYPE
BS[6] <= Bat_Sp[6].DB_MAX_OUTPUT_PORT_TYPE
BS[7] <= Bat_Sp[7].DB_MAX_OUTPUT_PORT_TYPE
BS[8] <= Bat_Sp[8].DB_MAX_OUTPUT_PORT_TYPE
BS[9] <= Bat_Sp[9].DB_MAX_OUTPUT_PORT_TYPE
isKenSpecial <= always9.DB_MAX_OUTPUT_PORT_TYPE
isBatSpecial <= always9.DB_MAX_OUTPUT_PORT_TYPE
gamestate[0] => Equal40.IN2
gamestate[0] => Equal41.IN3
gamestate[0] => Equal42.IN2
gamestate[0] => Equal43.IN3
gamestate[0] => Equal44.IN3
gamestate[1] => Equal40.IN3
gamestate[1] => Equal41.IN2
gamestate[1] => Equal42.IN1
gamestate[1] => Equal43.IN2
gamestate[1] => Equal44.IN1
gamestate[2] => Equal40.IN1
gamestate[2] => Equal41.IN1
gamestate[2] => Equal42.IN3
gamestate[2] => Equal43.IN1
gamestate[2] => Equal44.IN2
gamestate[3] => Equal40.IN0
gamestate[3] => Equal41.IN0
gamestate[3] => Equal42.IN0
gamestate[3] => Equal43.IN0
gamestate[3] => Equal44.IN0
KSP[0] <= KenSpecial[0].DB_MAX_OUTPUT_PORT_TYPE
KSP[1] <= KenSpecial[1].DB_MAX_OUTPUT_PORT_TYPE
KSP[2] <= KenSpecial[2].DB_MAX_OUTPUT_PORT_TYPE
KSP[3] <= KenSpecial[3].DB_MAX_OUTPUT_PORT_TYPE
KSP[4] <= KenSpecial[4].DB_MAX_OUTPUT_PORT_TYPE
KSP[5] <= KenSpecial[5].DB_MAX_OUTPUT_PORT_TYPE
KSP[6] <= KenSpecial[6].DB_MAX_OUTPUT_PORT_TYPE
KSP[7] <= KenSpecial[7].DB_MAX_OUTPUT_PORT_TYPE
KSP[8] <= KenSpecial[8].DB_MAX_OUTPUT_PORT_TYPE
KSP[9] <= KenSpecial[9].DB_MAX_OUTPUT_PORT_TYPE
BSP[0] <= BatSpecial[0].DB_MAX_OUTPUT_PORT_TYPE
BSP[1] <= BatSpecial[1].DB_MAX_OUTPUT_PORT_TYPE
BSP[2] <= BatSpecial[2].DB_MAX_OUTPUT_PORT_TYPE
BSP[3] <= BatSpecial[3].DB_MAX_OUTPUT_PORT_TYPE
BSP[4] <= BatSpecial[4].DB_MAX_OUTPUT_PORT_TYPE
BSP[5] <= BatSpecial[5].DB_MAX_OUTPUT_PORT_TYPE
BSP[6] <= BatSpecial[6].DB_MAX_OUTPUT_PORT_TYPE
BSP[7] <= BatSpecial[7].DB_MAX_OUTPUT_PORT_TYPE
BSP[8] <= BatSpecial[8].DB_MAX_OUTPUT_PORT_TYPE
BSP[9] <= BatSpecial[9].DB_MAX_OUTPUT_PORT_TYPE
bX[0] <= backX[0].DB_MAX_OUTPUT_PORT_TYPE
bX[1] <= backX[1].DB_MAX_OUTPUT_PORT_TYPE
bX[2] <= backX[2].DB_MAX_OUTPUT_PORT_TYPE
bX[3] <= backX[3].DB_MAX_OUTPUT_PORT_TYPE
bX[4] <= backX[4].DB_MAX_OUTPUT_PORT_TYPE
bX[5] <= backX[5].DB_MAX_OUTPUT_PORT_TYPE
bX[6] <= backX[6].DB_MAX_OUTPUT_PORT_TYPE
bX[7] <= backX[7].DB_MAX_OUTPUT_PORT_TYPE
bX[8] <= backX[8].DB_MAX_OUTPUT_PORT_TYPE
bX[9] <= backX[9].DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance
Clk => Ken_color_mapper:kennen.Clk
Clk => Bat_color_mapper:batman.Clk
Clk => BatSp_mapper:bmapper.Clk
Clk => KenSp_mapper:kmapper.Clk
Clk => letter_mapper:lmapper.Clk
Clk => background_color_mapper:bg.Clk
Clk => Green[0].CLK
Clk => Green[1].CLK
Clk => Green[2].CLK
Clk => Green[3].CLK
Clk => Green[4].CLK
Clk => Green[5].CLK
Clk => Green[6].CLK
Clk => Green[7].CLK
Clk => Blue[0].CLK
Clk => Blue[1].CLK
Clk => Blue[2].CLK
Clk => Blue[3].CLK
Clk => Blue[4].CLK
Clk => Blue[5].CLK
Clk => Blue[6].CLK
Clk => Blue[7].CLK
Clk => Red[0].CLK
Clk => Red[1].CLK
Clk => Red[2].CLK
Clk => Red[3].CLK
Clk => Red[4].CLK
Clk => Red[5].CLK
Clk => Red[6].CLK
Clk => Red[7].CLK
ken[0] => Ken_color_mapper:kennen.ken[0]
ken[0] => Equal5.IN5
ken[0] => Equal6.IN5
ken[0] => Equal7.IN5
ken[0] => Equal8.IN3
ken[0] => Equal9.IN5
ken[0] => Equal10.IN4
ken[0] => Equal11.IN5
ken[0] => Equal12.IN1
ken[0] => Equal13.IN5
ken[0] => Equal14.IN2
ken[1] => Ken_color_mapper:kennen.ken[1]
ken[1] => Equal5.IN1
ken[1] => Equal6.IN1
ken[1] => Equal7.IN2
ken[1] => Equal8.IN5
ken[1] => Equal9.IN3
ken[1] => Equal10.IN3
ken[1] => Equal11.IN4
ken[1] => Equal12.IN5
ken[1] => Equal13.IN1
ken[1] => Equal14.IN1
ken[2] => Ken_color_mapper:kennen.ken[2]
ken[2] => Equal5.IN4
ken[2] => Equal6.IN4
ken[2] => Equal7.IN1
ken[2] => Equal8.IN2
ken[2] => Equal9.IN2
ken[2] => Equal10.IN2
ken[2] => Equal11.IN3
ken[2] => Equal12.IN4
ken[2] => Equal13.IN4
ken[2] => Equal14.IN5
ken[3] => Ken_color_mapper:kennen.ken[3]
ken[3] => Equal5.IN0
ken[3] => Equal6.IN3
ken[3] => Equal7.IN4
ken[3] => Equal8.IN1
ken[3] => Equal9.IN1
ken[3] => Equal10.IN1
ken[3] => Equal11.IN2
ken[3] => Equal12.IN3
ken[3] => Equal13.IN3
ken[3] => Equal14.IN4
ken[4] => Ken_color_mapper:kennen.ken[4]
ken[4] => Equal5.IN3
ken[4] => Equal6.IN0
ken[4] => Equal7.IN0
ken[4] => Equal8.IN0
ken[4] => Equal9.IN0
ken[4] => Equal10.IN0
ken[4] => Equal11.IN1
ken[4] => Equal12.IN2
ken[4] => Equal13.IN2
ken[4] => Equal14.IN3
ken[5] => Ken_color_mapper:kennen.ken[5]
ken[5] => Equal5.IN2
ken[5] => Equal6.IN2
ken[5] => Equal7.IN3
ken[5] => Equal8.IN4
ken[5] => Equal9.IN4
ken[5] => Equal10.IN5
ken[5] => Equal11.IN0
ken[5] => Equal12.IN0
ken[5] => Equal13.IN0
ken[5] => Equal14.IN0
bat[0] => Bat_color_mapper:batman.bat[0]
bat[0] => Equal15.IN5
bat[0] => Equal16.IN5
bat[0] => Equal17.IN5
bat[0] => Equal18.IN4
bat[0] => Equal19.IN1
bat[0] => Equal20.IN5
bat[0] => Equal21.IN2
bat[1] => Bat_color_mapper:batman.bat[1]
bat[1] => Equal15.IN1
bat[1] => Equal16.IN1
bat[1] => Equal17.IN2
bat[1] => Equal18.IN3
bat[1] => Equal19.IN5
bat[1] => Equal20.IN1
bat[1] => Equal21.IN1
bat[2] => Bat_color_mapper:batman.bat[2]
bat[2] => Equal15.IN4
bat[2] => Equal16.IN4
bat[2] => Equal17.IN1
bat[2] => Equal18.IN2
bat[2] => Equal19.IN4
bat[2] => Equal20.IN4
bat[2] => Equal21.IN5
bat[3] => Bat_color_mapper:batman.bat[3]
bat[3] => Equal15.IN0
bat[3] => Equal16.IN3
bat[3] => Equal17.IN4
bat[3] => Equal18.IN1
bat[3] => Equal19.IN3
bat[3] => Equal20.IN3
bat[3] => Equal21.IN4
bat[4] => Bat_color_mapper:batman.bat[4]
bat[4] => Equal15.IN3
bat[4] => Equal16.IN0
bat[4] => Equal17.IN0
bat[4] => Equal18.IN0
bat[4] => Equal19.IN2
bat[4] => Equal20.IN2
bat[4] => Equal21.IN3
bat[5] => Bat_color_mapper:batman.bat[5]
bat[5] => Equal15.IN2
bat[5] => Equal16.IN2
bat[5] => Equal17.IN3
bat[5] => Equal18.IN5
bat[5] => Equal19.IN0
bat[5] => Equal20.IN0
bat[5] => Equal21.IN0
is_ryu => bat_address[18].OUTPUTSELECT
is_ryu => bat_address[17].OUTPUTSELECT
is_ryu => bat_address[16].OUTPUTSELECT
is_ryu => bat_address[15].OUTPUTSELECT
is_ryu => bat_address[14].OUTPUTSELECT
is_ryu => bat_address[13].OUTPUTSELECT
is_ryu => bat_address[12].OUTPUTSELECT
is_ryu => bat_address[11].OUTPUTSELECT
is_ryu => bat_address[10].OUTPUTSELECT
is_ryu => bat_address[9].OUTPUTSELECT
is_ryu => bat_address[8].OUTPUTSELECT
is_ryu => bat_address[7].OUTPUTSELECT
is_ryu => bat_address[6].OUTPUTSELECT
is_ryu => bat_address[5].OUTPUTSELECT
is_ryu => bat_address[4].OUTPUTSELECT
is_ryu => bat_address[3].OUTPUTSELECT
is_ryu => bat_address[2].OUTPUTSELECT
is_ryu => bat_address[1].OUTPUTSELECT
is_ryu => bat_address[0].OUTPUTSELECT
is_ryu => ken_address[18].OUTPUTSELECT
is_ryu => ken_address[17].OUTPUTSELECT
is_ryu => ken_address[16].OUTPUTSELECT
is_ryu => ken_address[15].OUTPUTSELECT
is_ryu => ken_address[14].OUTPUTSELECT
is_ryu => ken_address[13].OUTPUTSELECT
is_ryu => ken_address[12].OUTPUTSELECT
is_ryu => ken_address[11].OUTPUTSELECT
is_ryu => ken_address[10].OUTPUTSELECT
is_ryu => ken_address[9].OUTPUTSELECT
is_ryu => ken_address[8].OUTPUTSELECT
is_ryu => ken_address[7].OUTPUTSELECT
is_ryu => ken_address[6].OUTPUTSELECT
is_ryu => ken_address[5].OUTPUTSELECT
is_ryu => ken_address[4].OUTPUTSELECT
is_ryu => ken_address[3].OUTPUTSELECT
is_ryu => ken_address[2].OUTPUTSELECT
is_ryu => ken_address[1].OUTPUTSELECT
is_ryu => ken_address[0].OUTPUTSELECT
is_ryu => always3.IN1
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => bat_address.OUTPUTSELECT
is_bat => always3.IN1
Ryu_X_Pos[0] => Add25.IN38
Ryu_X_Pos[0] => Add32.IN38
Ryu_X_Pos[0] => Add39.IN38
Ryu_X_Pos[0] => Add21.IN10
Ryu_X_Pos[0] => Add28.IN10
Ryu_X_Pos[0] => Add35.IN10
Ryu_X_Pos[1] => Add25.IN37
Ryu_X_Pos[1] => Add32.IN37
Ryu_X_Pos[1] => Add39.IN37
Ryu_X_Pos[1] => Add21.IN9
Ryu_X_Pos[1] => Add28.IN9
Ryu_X_Pos[1] => Add35.IN9
Ryu_X_Pos[2] => Add25.IN36
Ryu_X_Pos[2] => Add32.IN36
Ryu_X_Pos[2] => Add39.IN36
Ryu_X_Pos[2] => Add21.IN8
Ryu_X_Pos[2] => Add28.IN8
Ryu_X_Pos[2] => Add35.IN8
Ryu_X_Pos[3] => Add25.IN35
Ryu_X_Pos[3] => Add32.IN35
Ryu_X_Pos[3] => Add39.IN35
Ryu_X_Pos[3] => Add21.IN7
Ryu_X_Pos[3] => Add28.IN7
Ryu_X_Pos[3] => Add35.IN7
Ryu_X_Pos[4] => Add25.IN34
Ryu_X_Pos[4] => Add32.IN34
Ryu_X_Pos[4] => Add39.IN34
Ryu_X_Pos[4] => Add21.IN6
Ryu_X_Pos[4] => Add28.IN6
Ryu_X_Pos[4] => Add35.IN6
Ryu_X_Pos[5] => Add25.IN33
Ryu_X_Pos[5] => Add32.IN33
Ryu_X_Pos[5] => Add39.IN33
Ryu_X_Pos[5] => Add21.IN5
Ryu_X_Pos[5] => Add28.IN5
Ryu_X_Pos[5] => Add35.IN5
Ryu_X_Pos[6] => Add25.IN32
Ryu_X_Pos[6] => Add32.IN32
Ryu_X_Pos[6] => Add39.IN32
Ryu_X_Pos[6] => Add21.IN4
Ryu_X_Pos[6] => Add28.IN4
Ryu_X_Pos[6] => Add35.IN4
Ryu_X_Pos[7] => Add25.IN31
Ryu_X_Pos[7] => Add32.IN31
Ryu_X_Pos[7] => Add39.IN31
Ryu_X_Pos[7] => Add21.IN3
Ryu_X_Pos[7] => Add28.IN3
Ryu_X_Pos[7] => Add35.IN3
Ryu_X_Pos[8] => Add25.IN30
Ryu_X_Pos[8] => Add32.IN30
Ryu_X_Pos[8] => Add39.IN30
Ryu_X_Pos[8] => Add21.IN2
Ryu_X_Pos[8] => Add28.IN2
Ryu_X_Pos[8] => Add35.IN2
Ryu_X_Pos[9] => Add25.IN29
Ryu_X_Pos[9] => Add32.IN29
Ryu_X_Pos[9] => Add39.IN29
Ryu_X_Pos[9] => Add21.IN1
Ryu_X_Pos[9] => Add28.IN1
Ryu_X_Pos[9] => Add35.IN1
Ryu_Y_Pos[0] => Add22.IN10
Ryu_Y_Pos[0] => Add26.IN10
Ryu_Y_Pos[0] => Add29.IN10
Ryu_Y_Pos[0] => Add33.IN10
Ryu_Y_Pos[0] => Add36.IN10
Ryu_Y_Pos[0] => Add40.IN10
Ryu_Y_Pos[1] => Add22.IN9
Ryu_Y_Pos[1] => Add26.IN9
Ryu_Y_Pos[1] => Add29.IN9
Ryu_Y_Pos[1] => Add33.IN9
Ryu_Y_Pos[1] => Add36.IN9
Ryu_Y_Pos[1] => Add40.IN9
Ryu_Y_Pos[2] => Add22.IN8
Ryu_Y_Pos[2] => Add26.IN8
Ryu_Y_Pos[2] => Add29.IN8
Ryu_Y_Pos[2] => Add33.IN8
Ryu_Y_Pos[2] => Add36.IN8
Ryu_Y_Pos[2] => Add40.IN8
Ryu_Y_Pos[3] => Add22.IN7
Ryu_Y_Pos[3] => Add26.IN7
Ryu_Y_Pos[3] => Add29.IN7
Ryu_Y_Pos[3] => Add33.IN7
Ryu_Y_Pos[3] => Add36.IN7
Ryu_Y_Pos[3] => Add40.IN7
Ryu_Y_Pos[4] => Add22.IN6
Ryu_Y_Pos[4] => Add26.IN6
Ryu_Y_Pos[4] => Add29.IN6
Ryu_Y_Pos[4] => Add33.IN6
Ryu_Y_Pos[4] => Add36.IN6
Ryu_Y_Pos[4] => Add40.IN6
Ryu_Y_Pos[5] => Add22.IN5
Ryu_Y_Pos[5] => Add26.IN5
Ryu_Y_Pos[5] => Add29.IN5
Ryu_Y_Pos[5] => Add33.IN5
Ryu_Y_Pos[5] => Add36.IN5
Ryu_Y_Pos[5] => Add40.IN5
Ryu_Y_Pos[6] => Add22.IN4
Ryu_Y_Pos[6] => Add26.IN4
Ryu_Y_Pos[6] => Add29.IN4
Ryu_Y_Pos[6] => Add33.IN4
Ryu_Y_Pos[6] => Add36.IN4
Ryu_Y_Pos[6] => Add40.IN4
Ryu_Y_Pos[7] => Add22.IN3
Ryu_Y_Pos[7] => Add26.IN3
Ryu_Y_Pos[7] => Add29.IN3
Ryu_Y_Pos[7] => Add33.IN3
Ryu_Y_Pos[7] => Add36.IN3
Ryu_Y_Pos[7] => Add40.IN3
Ryu_Y_Pos[8] => Add22.IN2
Ryu_Y_Pos[8] => Add26.IN2
Ryu_Y_Pos[8] => Add29.IN2
Ryu_Y_Pos[8] => Add33.IN2
Ryu_Y_Pos[8] => Add36.IN2
Ryu_Y_Pos[8] => Add40.IN2
Ryu_Y_Pos[9] => Add22.IN1
Ryu_Y_Pos[9] => Add26.IN1
Ryu_Y_Pos[9] => Add29.IN1
Ryu_Y_Pos[9] => Add33.IN1
Ryu_Y_Pos[9] => Add36.IN1
Ryu_Y_Pos[9] => Add40.IN1
Bat_X_Pos[0] => Add46.IN38
Bat_X_Pos[0] => Add53.IN38
Bat_X_Pos[0] => Add60.IN38
Bat_X_Pos[0] => Add42.IN10
Bat_X_Pos[0] => Add49.IN10
Bat_X_Pos[0] => Add56.IN10
Bat_X_Pos[1] => Add46.IN37
Bat_X_Pos[1] => Add53.IN37
Bat_X_Pos[1] => Add60.IN37
Bat_X_Pos[1] => Add42.IN9
Bat_X_Pos[1] => Add49.IN9
Bat_X_Pos[1] => Add56.IN9
Bat_X_Pos[2] => Add46.IN36
Bat_X_Pos[2] => Add53.IN36
Bat_X_Pos[2] => Add60.IN36
Bat_X_Pos[2] => Add42.IN8
Bat_X_Pos[2] => Add49.IN8
Bat_X_Pos[2] => Add56.IN8
Bat_X_Pos[3] => Add46.IN35
Bat_X_Pos[3] => Add53.IN35
Bat_X_Pos[3] => Add60.IN35
Bat_X_Pos[3] => Add42.IN7
Bat_X_Pos[3] => Add49.IN7
Bat_X_Pos[3] => Add56.IN7
Bat_X_Pos[4] => Add46.IN34
Bat_X_Pos[4] => Add53.IN34
Bat_X_Pos[4] => Add60.IN34
Bat_X_Pos[4] => Add42.IN6
Bat_X_Pos[4] => Add49.IN6
Bat_X_Pos[4] => Add56.IN6
Bat_X_Pos[5] => Add46.IN33
Bat_X_Pos[5] => Add53.IN33
Bat_X_Pos[5] => Add60.IN33
Bat_X_Pos[5] => Add42.IN5
Bat_X_Pos[5] => Add49.IN5
Bat_X_Pos[5] => Add56.IN5
Bat_X_Pos[6] => Add46.IN32
Bat_X_Pos[6] => Add53.IN32
Bat_X_Pos[6] => Add60.IN32
Bat_X_Pos[6] => Add42.IN4
Bat_X_Pos[6] => Add49.IN4
Bat_X_Pos[6] => Add56.IN4
Bat_X_Pos[7] => Add46.IN31
Bat_X_Pos[7] => Add53.IN31
Bat_X_Pos[7] => Add60.IN31
Bat_X_Pos[7] => Add42.IN3
Bat_X_Pos[7] => Add49.IN3
Bat_X_Pos[7] => Add56.IN3
Bat_X_Pos[8] => Add46.IN30
Bat_X_Pos[8] => Add53.IN30
Bat_X_Pos[8] => Add60.IN30
Bat_X_Pos[8] => Add42.IN2
Bat_X_Pos[8] => Add49.IN2
Bat_X_Pos[8] => Add56.IN2
Bat_X_Pos[9] => Add46.IN29
Bat_X_Pos[9] => Add53.IN29
Bat_X_Pos[9] => Add60.IN29
Bat_X_Pos[9] => Add42.IN1
Bat_X_Pos[9] => Add49.IN1
Bat_X_Pos[9] => Add56.IN1
Bat_Y_Pos[0] => Add43.IN10
Bat_Y_Pos[0] => Add47.IN10
Bat_Y_Pos[0] => Add50.IN10
Bat_Y_Pos[0] => Add54.IN10
Bat_Y_Pos[0] => Add57.IN10
Bat_Y_Pos[0] => Add61.IN10
Bat_Y_Pos[1] => Add43.IN9
Bat_Y_Pos[1] => Add47.IN9
Bat_Y_Pos[1] => Add50.IN9
Bat_Y_Pos[1] => Add54.IN9
Bat_Y_Pos[1] => Add57.IN9
Bat_Y_Pos[1] => Add61.IN9
Bat_Y_Pos[2] => Add43.IN8
Bat_Y_Pos[2] => Add47.IN8
Bat_Y_Pos[2] => Add50.IN8
Bat_Y_Pos[2] => Add54.IN8
Bat_Y_Pos[2] => Add57.IN8
Bat_Y_Pos[2] => Add61.IN8
Bat_Y_Pos[3] => Add43.IN7
Bat_Y_Pos[3] => Add47.IN7
Bat_Y_Pos[3] => Add50.IN7
Bat_Y_Pos[3] => Add54.IN7
Bat_Y_Pos[3] => Add57.IN7
Bat_Y_Pos[3] => Add61.IN7
Bat_Y_Pos[4] => Add43.IN6
Bat_Y_Pos[4] => Add47.IN6
Bat_Y_Pos[4] => Add50.IN6
Bat_Y_Pos[4] => Add54.IN6
Bat_Y_Pos[4] => Add57.IN6
Bat_Y_Pos[4] => Add61.IN6
Bat_Y_Pos[5] => Add43.IN5
Bat_Y_Pos[5] => Add47.IN5
Bat_Y_Pos[5] => Add50.IN5
Bat_Y_Pos[5] => Add54.IN5
Bat_Y_Pos[5] => Add57.IN5
Bat_Y_Pos[5] => Add61.IN5
Bat_Y_Pos[6] => Add43.IN4
Bat_Y_Pos[6] => Add47.IN4
Bat_Y_Pos[6] => Add50.IN4
Bat_Y_Pos[6] => Add54.IN4
Bat_Y_Pos[6] => Add57.IN4
Bat_Y_Pos[6] => Add61.IN4
Bat_Y_Pos[7] => Add43.IN3
Bat_Y_Pos[7] => Add47.IN3
Bat_Y_Pos[7] => Add50.IN3
Bat_Y_Pos[7] => Add54.IN3
Bat_Y_Pos[7] => Add57.IN3
Bat_Y_Pos[7] => Add61.IN3
Bat_Y_Pos[8] => Add43.IN2
Bat_Y_Pos[8] => Add47.IN2
Bat_Y_Pos[8] => Add50.IN2
Bat_Y_Pos[8] => Add54.IN2
Bat_Y_Pos[8] => Add57.IN2
Bat_Y_Pos[8] => Add61.IN2
Bat_Y_Pos[9] => Add43.IN1
Bat_Y_Pos[9] => Add47.IN1
Bat_Y_Pos[9] => Add50.IN1
Bat_Y_Pos[9] => Add54.IN1
Bat_Y_Pos[9] => Add57.IN1
Bat_Y_Pos[9] => Add61.IN1
DrawX[0] => Add0.IN10
DrawX[0] => Add5.IN20
DrawX[0] => Add10.IN38
DrawX[0] => Add13.IN38
DrawX[0] => Add14.IN20
DrawX[0] => Add21.IN20
DrawX[0] => Add28.IN20
DrawX[0] => Add35.IN20
DrawX[0] => Add42.IN20
DrawX[0] => Add49.IN20
DrawX[0] => Add56.IN20
DrawX[0] => background_color_mapper:bg.ublb
DrawX[0] => Add17.IN10
DrawX[0] => Add24.IN10
DrawX[0] => Add31.IN10
DrawX[0] => Add38.IN10
DrawX[0] => Add45.IN10
DrawX[0] => Add52.IN10
DrawX[0] => Add59.IN10
DrawX[1] => Add0.IN9
DrawX[1] => Add5.IN19
DrawX[1] => Add10.IN37
DrawX[1] => Add11.IN18
DrawX[1] => Add14.IN19
DrawX[1] => Add21.IN19
DrawX[1] => Add28.IN19
DrawX[1] => Add35.IN19
DrawX[1] => Add42.IN19
DrawX[1] => Add49.IN19
DrawX[1] => Add56.IN19
DrawX[1] => Add1.IN8
DrawX[1] => Add17.IN3
DrawX[1] => Add24.IN4
DrawX[1] => Add31.IN9
DrawX[1] => Add38.IN9
DrawX[1] => Add45.IN4
DrawX[1] => Add52.IN9
DrawX[1] => Add59.IN9
DrawX[2] => Add0.IN8
DrawX[2] => Add5.IN18
DrawX[2] => Add8.IN16
DrawX[2] => Add11.IN17
DrawX[2] => Add14.IN18
DrawX[2] => Add21.IN18
DrawX[2] => Add28.IN18
DrawX[2] => Add35.IN18
DrawX[2] => Add42.IN18
DrawX[2] => Add49.IN18
DrawX[2] => Add56.IN18
DrawX[2] => Add1.IN7
DrawX[2] => Add17.IN9
DrawX[2] => Add24.IN3
DrawX[2] => Add31.IN8
DrawX[2] => Add38.IN3
DrawX[2] => Add45.IN3
DrawX[2] => Add52.IN8
DrawX[2] => Add59.IN3
DrawX[3] => Add0.IN7
DrawX[3] => Add5.IN17
DrawX[3] => Add8.IN15
DrawX[3] => Add11.IN16
DrawX[3] => Add14.IN17
DrawX[3] => Add21.IN17
DrawX[3] => Add28.IN17
DrawX[3] => Add35.IN17
DrawX[3] => Add42.IN17
DrawX[3] => Add49.IN17
DrawX[3] => Add56.IN17
DrawX[3] => Add1.IN6
DrawX[3] => Add17.IN8
DrawX[3] => Add24.IN9
DrawX[3] => Add31.IN3
DrawX[3] => Add38.IN8
DrawX[3] => Add45.IN9
DrawX[3] => Add52.IN3
DrawX[3] => Add59.IN8
DrawX[4] => Add0.IN6
DrawX[4] => Add5.IN16
DrawX[4] => Add8.IN14
DrawX[4] => Add11.IN15
DrawX[4] => Add14.IN16
DrawX[4] => Add21.IN16
DrawX[4] => Add28.IN16
DrawX[4] => Add35.IN16
DrawX[4] => Add42.IN16
DrawX[4] => Add49.IN16
DrawX[4] => Add56.IN16
DrawX[4] => Add1.IN5
DrawX[4] => Add17.IN2
DrawX[4] => Add24.IN2
DrawX[4] => Add31.IN7
DrawX[4] => Add38.IN7
DrawX[4] => Add45.IN2
DrawX[4] => Add52.IN7
DrawX[4] => Add59.IN7
DrawX[5] => Add0.IN5
DrawX[5] => Add5.IN15
DrawX[5] => Add8.IN13
DrawX[5] => Add11.IN14
DrawX[5] => Add14.IN15
DrawX[5] => Add21.IN15
DrawX[5] => Add28.IN15
DrawX[5] => Add35.IN15
DrawX[5] => Add42.IN15
DrawX[5] => Add49.IN15
DrawX[5] => Add56.IN15
DrawX[5] => Add1.IN4
DrawX[5] => Add17.IN1
DrawX[5] => Add24.IN8
DrawX[5] => Add31.IN6
DrawX[5] => Add38.IN2
DrawX[5] => Add45.IN8
DrawX[5] => Add52.IN6
DrawX[5] => Add59.IN2
DrawX[6] => Add0.IN4
DrawX[6] => Add5.IN14
DrawX[6] => Add8.IN12
DrawX[6] => Add11.IN13
DrawX[6] => Add14.IN14
DrawX[6] => Add21.IN14
DrawX[6] => Add28.IN14
DrawX[6] => Add35.IN14
DrawX[6] => Add42.IN14
DrawX[6] => Add49.IN14
DrawX[6] => Add56.IN14
DrawX[6] => Add1.IN19
DrawX[6] => Add17.IN7
DrawX[6] => Add24.IN7
DrawX[6] => Add31.IN2
DrawX[6] => Add38.IN1
DrawX[6] => Add45.IN7
DrawX[6] => Add52.IN2
DrawX[6] => Add59.IN1
DrawX[7] => Add0.IN3
DrawX[7] => Add5.IN13
DrawX[7] => Add8.IN11
DrawX[7] => Add11.IN12
DrawX[7] => Add14.IN13
DrawX[7] => Add21.IN13
DrawX[7] => Add28.IN13
DrawX[7] => Add35.IN13
DrawX[7] => Add42.IN13
DrawX[7] => Add49.IN13
DrawX[7] => Add56.IN13
DrawX[7] => Add1.IN18
DrawX[7] => Add17.IN6
DrawX[7] => Add24.IN1
DrawX[7] => Add31.IN1
DrawX[7] => Add38.IN6
DrawX[7] => Add45.IN1
DrawX[7] => Add52.IN1
DrawX[7] => Add59.IN6
DrawX[8] => Add0.IN2
DrawX[8] => Add5.IN12
DrawX[8] => Add8.IN10
DrawX[8] => Add11.IN11
DrawX[8] => Add14.IN12
DrawX[8] => Add21.IN12
DrawX[8] => Add28.IN12
DrawX[8] => Add35.IN12
DrawX[8] => Add42.IN12
DrawX[8] => Add49.IN12
DrawX[8] => Add56.IN12
DrawX[8] => Add1.IN3
DrawX[8] => Add17.IN5
DrawX[8] => Add24.IN6
DrawX[8] => Add31.IN5
DrawX[8] => Add38.IN5
DrawX[8] => Add45.IN6
DrawX[8] => Add52.IN5
DrawX[8] => Add59.IN5
DrawX[9] => Add0.IN1
DrawX[9] => Add5.IN11
DrawX[9] => Add8.IN9
DrawX[9] => Add11.IN10
DrawX[9] => Add14.IN11
DrawX[9] => Add21.IN11
DrawX[9] => Add28.IN11
DrawX[9] => Add35.IN11
DrawX[9] => Add42.IN11
DrawX[9] => Add49.IN11
DrawX[9] => Add56.IN11
DrawX[9] => Add1.IN17
DrawX[9] => Add17.IN4
DrawX[9] => Add24.IN5
DrawX[9] => Add31.IN4
DrawX[9] => Add38.IN4
DrawX[9] => Add45.IN5
DrawX[9] => Add52.IN4
DrawX[9] => Add59.IN4
DrawY[0] => Add2.IN20
DrawY[0] => Add3.IN28
DrawY[0] => Mult0.IN18
DrawY[0] => Add6.IN20
DrawY[0] => Add9.IN20
DrawY[0] => Add12.IN20
DrawY[0] => Add15.IN20
DrawY[0] => Add19.IN20
DrawY[0] => Add22.IN20
DrawY[0] => Add26.IN20
DrawY[0] => Add29.IN20
DrawY[0] => Add33.IN20
DrawY[0] => Add36.IN20
DrawY[0] => Add40.IN20
DrawY[0] => Add43.IN20
DrawY[0] => Add47.IN20
DrawY[0] => Add50.IN20
DrawY[0] => Add54.IN20
DrawY[0] => Add57.IN20
DrawY[0] => Add61.IN20
DrawY[1] => Add2.IN19
DrawY[1] => Add3.IN27
DrawY[1] => Mult0.IN17
DrawY[1] => Add6.IN19
DrawY[1] => Add9.IN19
DrawY[1] => Add12.IN19
DrawY[1] => Add15.IN19
DrawY[1] => Add19.IN19
DrawY[1] => Add22.IN19
DrawY[1] => Add26.IN19
DrawY[1] => Add29.IN19
DrawY[1] => Add33.IN19
DrawY[1] => Add36.IN19
DrawY[1] => Add40.IN19
DrawY[1] => Add43.IN19
DrawY[1] => Add47.IN19
DrawY[1] => Add50.IN19
DrawY[1] => Add54.IN19
DrawY[1] => Add57.IN19
DrawY[1] => Add61.IN19
DrawY[2] => Add2.IN17
DrawY[2] => Add2.IN18
DrawY[2] => Mult0.IN16
DrawY[2] => Add6.IN18
DrawY[2] => Add9.IN18
DrawY[2] => Add12.IN18
DrawY[2] => Add15.IN18
DrawY[2] => Add19.IN18
DrawY[2] => Add22.IN18
DrawY[2] => Add26.IN18
DrawY[2] => Add29.IN18
DrawY[2] => Add33.IN18
DrawY[2] => Add36.IN18
DrawY[2] => Add40.IN18
DrawY[2] => Add43.IN18
DrawY[2] => Add47.IN18
DrawY[2] => Add50.IN18
DrawY[2] => Add54.IN18
DrawY[2] => Add57.IN18
DrawY[2] => Add61.IN18
DrawY[3] => Add2.IN15
DrawY[3] => Add2.IN16
DrawY[3] => Mult0.IN15
DrawY[3] => Add6.IN17
DrawY[3] => Add9.IN17
DrawY[3] => Add12.IN17
DrawY[3] => Add15.IN17
DrawY[3] => Add19.IN17
DrawY[3] => Add22.IN17
DrawY[3] => Add26.IN17
DrawY[3] => Add29.IN17
DrawY[3] => Add33.IN17
DrawY[3] => Add36.IN17
DrawY[3] => Add40.IN17
DrawY[3] => Add43.IN17
DrawY[3] => Add47.IN17
DrawY[3] => Add50.IN17
DrawY[3] => Add54.IN17
DrawY[3] => Add57.IN17
DrawY[3] => Add61.IN17
DrawY[4] => Add2.IN13
DrawY[4] => Add2.IN14
DrawY[4] => Mult0.IN14
DrawY[4] => Add6.IN16
DrawY[4] => Add9.IN16
DrawY[4] => Add12.IN16
DrawY[4] => Add15.IN16
DrawY[4] => Add19.IN16
DrawY[4] => Add22.IN16
DrawY[4] => Add26.IN16
DrawY[4] => Add29.IN16
DrawY[4] => Add33.IN16
DrawY[4] => Add36.IN16
DrawY[4] => Add40.IN16
DrawY[4] => Add43.IN16
DrawY[4] => Add47.IN16
DrawY[4] => Add50.IN16
DrawY[4] => Add54.IN16
DrawY[4] => Add57.IN16
DrawY[4] => Add61.IN16
DrawY[5] => Add2.IN11
DrawY[5] => Add2.IN12
DrawY[5] => Mult0.IN13
DrawY[5] => Add6.IN15
DrawY[5] => Add9.IN15
DrawY[5] => Add12.IN15
DrawY[5] => Add15.IN15
DrawY[5] => Add19.IN15
DrawY[5] => Add22.IN15
DrawY[5] => Add26.IN15
DrawY[5] => Add29.IN15
DrawY[5] => Add33.IN15
DrawY[5] => Add36.IN15
DrawY[5] => Add40.IN15
DrawY[5] => Add43.IN15
DrawY[5] => Add47.IN15
DrawY[5] => Add50.IN15
DrawY[5] => Add54.IN15
DrawY[5] => Add57.IN15
DrawY[5] => Add61.IN15
DrawY[6] => Add2.IN9
DrawY[6] => Add2.IN10
DrawY[6] => Mult0.IN12
DrawY[6] => Add6.IN14
DrawY[6] => Add9.IN14
DrawY[6] => Add12.IN14
DrawY[6] => Add15.IN14
DrawY[6] => Add19.IN14
DrawY[6] => Add22.IN14
DrawY[6] => Add26.IN14
DrawY[6] => Add29.IN14
DrawY[6] => Add33.IN14
DrawY[6] => Add36.IN14
DrawY[6] => Add40.IN14
DrawY[6] => Add43.IN14
DrawY[6] => Add47.IN14
DrawY[6] => Add50.IN14
DrawY[6] => Add54.IN14
DrawY[6] => Add57.IN14
DrawY[6] => Add61.IN14
DrawY[7] => Add2.IN7
DrawY[7] => Add2.IN8
DrawY[7] => Mult0.IN11
DrawY[7] => Add6.IN13
DrawY[7] => Add9.IN13
DrawY[7] => Add12.IN13
DrawY[7] => Add15.IN13
DrawY[7] => Add19.IN13
DrawY[7] => Add22.IN13
DrawY[7] => Add26.IN13
DrawY[7] => Add29.IN13
DrawY[7] => Add33.IN13
DrawY[7] => Add36.IN13
DrawY[7] => Add40.IN13
DrawY[7] => Add43.IN13
DrawY[7] => Add47.IN13
DrawY[7] => Add50.IN13
DrawY[7] => Add54.IN13
DrawY[7] => Add57.IN13
DrawY[7] => Add61.IN13
DrawY[8] => Add2.IN5
DrawY[8] => Add2.IN6
DrawY[8] => Mult0.IN10
DrawY[8] => Add6.IN12
DrawY[8] => Add9.IN12
DrawY[8] => Add12.IN12
DrawY[8] => Add15.IN12
DrawY[8] => Add19.IN12
DrawY[8] => Add22.IN12
DrawY[8] => Add26.IN12
DrawY[8] => Add29.IN12
DrawY[8] => Add33.IN12
DrawY[8] => Add36.IN12
DrawY[8] => Add40.IN12
DrawY[8] => Add43.IN12
DrawY[8] => Add47.IN12
DrawY[8] => Add50.IN12
DrawY[8] => Add54.IN12
DrawY[8] => Add57.IN12
DrawY[8] => Add61.IN12
DrawY[9] => Add2.IN3
DrawY[9] => Add2.IN4
DrawY[9] => Mult0.IN9
DrawY[9] => Add6.IN11
DrawY[9] => Add9.IN11
DrawY[9] => Add12.IN11
DrawY[9] => Add15.IN11
DrawY[9] => Add19.IN11
DrawY[9] => Add22.IN11
DrawY[9] => Add26.IN11
DrawY[9] => Add29.IN11
DrawY[9] => Add33.IN11
DrawY[9] => Add36.IN11
DrawY[9] => Add40.IN11
DrawY[9] => Add43.IN11
DrawY[9] => Add47.IN11
DrawY[9] => Add50.IN11
DrawY[9] => Add54.IN11
DrawY[9] => Add57.IN11
DrawY[9] => Add61.IN11
VGA_R[0] <= Red[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= Red[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= Red[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= Red[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= Red[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= Red[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= Red[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= Red[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= Green[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= Green[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= Green[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= Green[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= Green[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= Green[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= Green[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= Green[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= Blue[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= Blue[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= Blue[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= Blue[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= Blue[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= Blue[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= Blue[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= Blue[7].DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[18] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[19] <= sram_addr.DB_MAX_OUTPUT_PORT_TYPE
test[0] <= background_color_mapper:bg.data[0]
test[1] <= background_color_mapper:bg.data[1]
test[2] <= background_color_mapper:bg.data[2]
test[3] <= background_color_mapper:bg.data[3]
test[4] <= background_color_mapper:bg.data[4]
test[5] <= background_color_mapper:bg.data[5]
test[6] <= background_color_mapper:bg.data[6]
test[7] <= background_color_mapper:bg.data[7]
test[8] <= background_color_mapper:bg.data[8]
test[9] <= background_color_mapper:bg.data[9]
test[10] <= background_color_mapper:bg.data[10]
test[11] <= background_color_mapper:bg.data[11]
test[12] <= background_color_mapper:bg.data[12]
test[13] <= background_color_mapper:bg.data[13]
test[14] <= background_color_mapper:bg.data[14]
test[15] <= background_color_mapper:bg.data[15]
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
keno => ken_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
bato => bat_address.OUTPUTSELECT
is_health => Red.OUTPUTSELECT
is_health => Red.OUTPUTSELECT
is_health => Red.OUTPUTSELECT
is_health => Red.OUTPUTSELECT
is_health => Red.OUTPUTSELECT
is_health => Red.OUTPUTSELECT
is_health => Red.OUTPUTSELECT
is_health => Red.OUTPUTSELECT
is_health => Green.OUTPUTSELECT
is_health => Green.OUTPUTSELECT
is_health => Green.OUTPUTSELECT
is_health => Green.OUTPUTSELECT
is_health => Green.OUTPUTSELECT
is_health => Green.OUTPUTSELECT
is_health => Green.OUTPUTSELECT
is_health => Green.OUTPUTSELECT
is_health => Blue.OUTPUTSELECT
is_health => Blue.OUTPUTSELECT
is_health => Blue.OUTPUTSELECT
is_health => Blue.OUTPUTSELECT
is_health => Blue.OUTPUTSELECT
is_health => Blue.OUTPUTSELECT
is_health => Blue.OUTPUTSELECT
is_health => Blue.OUTPUTSELECT
is_outline => Red.OUTPUTSELECT
is_outline => Red.OUTPUTSELECT
is_outline => Red.OUTPUTSELECT
is_outline => Red.OUTPUTSELECT
is_outline => Red.OUTPUTSELECT
is_outline => Red.OUTPUTSELECT
is_outline => Red.OUTPUTSELECT
is_outline => Red.OUTPUTSELECT
is_outline => Green.OUTPUTSELECT
is_outline => Green.OUTPUTSELECT
is_outline => Green.OUTPUTSELECT
is_outline => Green.OUTPUTSELECT
is_outline => Green.OUTPUTSELECT
is_outline => Green.OUTPUTSELECT
is_outline => Green.OUTPUTSELECT
is_outline => Green.OUTPUTSELECT
is_outline => Blue.OUTPUTSELECT
is_outline => Blue.OUTPUTSELECT
is_outline => Blue.OUTPUTSELECT
is_outline => Blue.OUTPUTSELECT
is_outline => Blue.OUTPUTSELECT
is_outline => Blue.OUTPUTSELECT
is_outline => Blue.OUTPUTSELECT
is_outline => Blue.OUTPUTSELECT
bX[0] => Add0.IN20
bX[1] => Add0.IN19
bX[2] => Add0.IN18
bX[3] => Add0.IN17
bX[4] => Add0.IN16
bX[5] => Add0.IN15
bX[6] => Add0.IN14
bX[7] => Add0.IN13
bX[8] => Add0.IN12
bX[9] => Add0.IN11
isSpesh => Red.OUTPUTSELECT
isSpesh => Red.OUTPUTSELECT
isSpesh => Red.OUTPUTSELECT
isSpesh => Red.OUTPUTSELECT
isSpesh => Red.OUTPUTSELECT
isSpesh => Red.OUTPUTSELECT
isSpesh => Red.OUTPUTSELECT
isSpesh => Red.OUTPUTSELECT
isSpesh => Green.OUTPUTSELECT
isSpesh => Green.OUTPUTSELECT
isSpesh => Green.OUTPUTSELECT
isSpesh => Green.OUTPUTSELECT
isSpesh => Green.OUTPUTSELECT
isSpesh => Green.OUTPUTSELECT
isSpesh => Green.OUTPUTSELECT
isSpesh => Green.OUTPUTSELECT
isSpesh => Blue.OUTPUTSELECT
isSpesh => Blue.OUTPUTSELECT
isSpesh => Blue.OUTPUTSELECT
isSpesh => Blue.OUTPUTSELECT
isSpesh => Blue.OUTPUTSELECT
isSpesh => Blue.OUTPUTSELECT
isSpesh => Blue.OUTPUTSELECT
isSpesh => Blue.OUTPUTSELECT
isKenSp => always3.IN1
isBatSp => always3.IN1
isLetter => Red.OUTPUTSELECT
isLetter => Red.OUTPUTSELECT
isLetter => Red.OUTPUTSELECT
isLetter => Red.OUTPUTSELECT
isLetter => Red.OUTPUTSELECT
isLetter => Red.OUTPUTSELECT
isLetter => Red.OUTPUTSELECT
isLetter => Red.OUTPUTSELECT
isLetter => Green.OUTPUTSELECT
isLetter => Green.OUTPUTSELECT
isLetter => Green.OUTPUTSELECT
isLetter => Green.OUTPUTSELECT
isLetter => Green.OUTPUTSELECT
isLetter => Green.OUTPUTSELECT
isLetter => Green.OUTPUTSELECT
isLetter => Green.OUTPUTSELECT
isLetter => Blue.OUTPUTSELECT
isLetter => Blue.OUTPUTSELECT
isLetter => Blue.OUTPUTSELECT
isLetter => Blue.OUTPUTSELECT
isLetter => Blue.OUTPUTSELECT
isLetter => Blue.OUTPUTSELECT
isLetter => Blue.OUTPUTSELECT
isLetter => Blue.OUTPUTSELECT
KSP[0] => Add14.IN10
KSP[1] => Add14.IN9
KSP[2] => Add14.IN8
KSP[3] => Add14.IN7
KSP[4] => Add14.IN6
KSP[5] => Add14.IN5
KSP[6] => Add14.IN4
KSP[7] => Add14.IN3
KSP[8] => Add14.IN2
KSP[9] => Add14.IN1
BSP[0] => Add18.IN38
BSP[1] => Add18.IN37
BSP[2] => Add18.IN36
BSP[3] => Add18.IN35
BSP[4] => Add18.IN34
BSP[5] => Add18.IN33
BSP[6] => Add18.IN32
BSP[7] => Add18.IN31
BSP[8] => Add18.IN30
BSP[9] => Add18.IN29
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => sram_addr.OUTPUTSELECT
gamescreen => background_color_mapper:bg.gamescreen
gamescreen => Red.OUTPUTSELECT
gamescreen => Red.OUTPUTSELECT
gamescreen => Red.OUTPUTSELECT
gamescreen => Red.OUTPUTSELECT
gamescreen => Red.OUTPUTSELECT
gamescreen => Red.OUTPUTSELECT
gamescreen => Red.OUTPUTSELECT
gamescreen => Red.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamestate[0] => letter_mapper:lmapper.gamestate[0]
gamestate[0] => Equal0.IN3
gamestate[0] => Equal1.IN1
gamestate[0] => Equal2.IN3
gamestate[0] => Equal3.IN1
gamestate[0] => Equal4.IN2
gamestate[1] => letter_mapper:lmapper.gamestate[1]
gamestate[1] => Equal0.IN0
gamestate[1] => Equal1.IN0
gamestate[1] => Equal2.IN2
gamestate[1] => Equal3.IN3
gamestate[1] => Equal4.IN1
gamestate[2] => letter_mapper:lmapper.gamestate[2]
gamestate[2] => Equal0.IN2
gamestate[2] => Equal1.IN3
gamestate[2] => Equal2.IN0
gamestate[2] => Equal3.IN0
gamestate[2] => Equal4.IN0
gamestate[3] => letter_mapper:lmapper.gamestate[3]
gamestate[3] => Equal0.IN1
gamestate[3] => Equal1.IN2
gamestate[3] => Equal2.IN1
gamestate[3] => Equal3.IN2
gamestate[3] => Equal4.IN3
SRAM_DQ[0] <> background_color_mapper:bg.SRAM_DQ[0]
SRAM_DQ[1] <> background_color_mapper:bg.SRAM_DQ[1]
SRAM_DQ[2] <> background_color_mapper:bg.SRAM_DQ[2]
SRAM_DQ[3] <> background_color_mapper:bg.SRAM_DQ[3]
SRAM_DQ[4] <> background_color_mapper:bg.SRAM_DQ[4]
SRAM_DQ[5] <> background_color_mapper:bg.SRAM_DQ[5]
SRAM_DQ[6] <> background_color_mapper:bg.SRAM_DQ[6]
SRAM_DQ[7] <> background_color_mapper:bg.SRAM_DQ[7]
SRAM_DQ[8] <> background_color_mapper:bg.SRAM_DQ[8]
SRAM_DQ[9] <> background_color_mapper:bg.SRAM_DQ[9]
SRAM_DQ[10] <> background_color_mapper:bg.SRAM_DQ[10]
SRAM_DQ[11] <> background_color_mapper:bg.SRAM_DQ[11]
SRAM_DQ[12] <> background_color_mapper:bg.SRAM_DQ[12]
SRAM_DQ[13] <> background_color_mapper:bg.SRAM_DQ[13]
SRAM_DQ[14] <> background_color_mapper:bg.SRAM_DQ[14]
SRAM_DQ[15] <> background_color_mapper:bg.SRAM_DQ[15]


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen
Clk => Clk.IN19
address[0] => address[0].IN19
address[1] => address[1].IN19
address[2] => address[2].IN19
address[3] => address[3].IN19
address[4] => address[4].IN19
address[5] => address[5].IN19
address[6] => address[6].IN19
address[7] => address[7].IN19
address[8] => address[8].IN19
address[9] => address[9].IN19
address[10] => address[10].IN19
address[11] => address[11].IN19
address[12] => address[12].IN19
address[13] => address[13].IN19
address[14] => address[14].IN19
address[15] => address[15].IN19
address[16] => address[16].IN19
address[17] => address[17].IN19
address[18] => address[18].IN19
ken[0] => Mux0.IN5
ken[0] => Mux1.IN5
ken[0] => Mux2.IN5
ken[0] => Mux3.IN5
ken[1] => Mux0.IN4
ken[1] => Mux1.IN4
ken[1] => Mux2.IN4
ken[1] => Mux3.IN4
ken[2] => Mux0.IN3
ken[2] => Mux1.IN3
ken[2] => Mux2.IN3
ken[2] => Mux3.IN3
ken[3] => Mux0.IN2
ken[3] => Mux1.IN2
ken[3] => Mux2.IN2
ken[3] => Mux3.IN2
ken[4] => Mux0.IN1
ken[4] => Mux1.IN1
ken[4] => Mux2.IN1
ken[4] => Mux3.IN1
ken[5] => Mux0.IN0
ken[5] => Mux1.IN0
ken[5] => Mux2.IN0
ken[5] => Mux3.IN0
Red[0] <= Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[4] <= Red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[5] <= Red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[6] <= Red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[7] <= Red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[4] <= Blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[5] <= Blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[6] <= Blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[7] <= Blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[4] <= Green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[5] <= Green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[6] <= Green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[7] <= Green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenIdle1:ken1
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenIdle2:ken2
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenIdle3:ken3
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenWalk1:ken4
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenWalk2:ken5
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenWalk3:ken6
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenPunch1:ken7
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenPunch2:ken8
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenKick1:ken9
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenKick2:ken10
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenCrouch:ken11
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => ~NO_FANOUT~
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => ~NO_FANOUT~
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenCrouchPunch:ken12
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenJump1:ken13
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenJump2:ken14
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => ~NO_FANOUT~
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => ~NO_FANOUT~
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenSpesh1:ken15
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenSpesh2:ken16
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenSpesh3:ken17
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenKO1:ken18
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => ~NO_FANOUT~
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => ~NO_FANOUT~
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Ken_color_mapper:kennen|KenKO2:ken19
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => ~NO_FANOUT~
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => ~NO_FANOUT~
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman
Clk => Clk.IN19
address[0] => address[0].IN19
address[1] => address[1].IN19
address[2] => address[2].IN19
address[3] => address[3].IN19
address[4] => address[4].IN19
address[5] => address[5].IN19
address[6] => address[6].IN19
address[7] => address[7].IN19
address[8] => address[8].IN19
address[9] => address[9].IN19
address[10] => address[10].IN19
address[11] => address[11].IN19
address[12] => address[12].IN19
address[13] => address[13].IN19
address[14] => address[14].IN19
address[15] => address[15].IN19
address[16] => address[16].IN19
address[17] => address[17].IN19
address[18] => address[18].IN19
bat[0] => Mux0.IN5
bat[0] => Mux1.IN5
bat[0] => Mux2.IN5
bat[0] => Mux3.IN5
bat[1] => Mux0.IN4
bat[1] => Mux1.IN4
bat[1] => Mux2.IN4
bat[1] => Mux3.IN4
bat[2] => Mux0.IN3
bat[2] => Mux1.IN3
bat[2] => Mux2.IN3
bat[2] => Mux3.IN3
bat[3] => Mux0.IN2
bat[3] => Mux1.IN2
bat[3] => Mux2.IN2
bat[3] => Mux3.IN2
bat[4] => Mux0.IN1
bat[4] => Mux1.IN1
bat[4] => Mux2.IN1
bat[4] => Mux3.IN1
bat[5] => Mux0.IN0
bat[5] => Mux1.IN0
bat[5] => Mux2.IN0
bat[5] => Mux3.IN0
Red[0] <= Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[4] <= Red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[5] <= Red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[6] <= Red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[7] <= Red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[4] <= Blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[5] <= Blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[6] <= Blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[7] <= Blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[4] <= Green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[5] <= Green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[6] <= Green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[7] <= Green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatIdle1:ken1
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatIdle2:ken2
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatIdle3:ken3
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatWalk1:ken4
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatWalk2:ken5
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatWalk3:ken6
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatPunch1:ken7
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatPunch2:ken8
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatKick1:ken9
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatKick2:ken10
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatCrouch:ken11
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => ~NO_FANOUT~
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => ~NO_FANOUT~
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatCrouchKick:ken12
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatJump1:ken13
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatJump2:ken14
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatSpesh1:ken15
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatSpesh2:ken16
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatSpesh3:ken17
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatKO1:ken18
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => ~NO_FANOUT~
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => ~NO_FANOUT~
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|Bat_color_mapper:batman|BatKO2:ken19
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
data_In[3] => mem.data_a[3].DATAIN
data_In[3] => mem.DATAIN3
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => ~NO_FANOUT~
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => ~NO_FANOUT~
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => data_Out[3]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[3] <= data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|BatSp_mapper:bmapper
Clk => Clk.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
address[18] => address[18].IN1
Red[0] <= Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[4] <= Red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[5] <= Red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[6] <= Red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[7] <= Red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[4] <= Blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[5] <= Blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[6] <= Blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[7] <= Blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[4] <= Green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[5] <= Green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[6] <= Green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[7] <= Green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|BatSp_mapper:bmapper|BatProj:ken1
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => ~NO_FANOUT~
write_address[13] => ~NO_FANOUT~
write_address[14] => ~NO_FANOUT~
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => ~NO_FANOUT~
read_address[13] => ~NO_FANOUT~
read_address[14] => ~NO_FANOUT~
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|KenSp_mapper:kmapper
Clk => Clk.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
address[18] => address[18].IN1
Red[0] <= Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[4] <= Red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[5] <= Red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[6] <= Red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[7] <= Red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[4] <= Blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[5] <= Blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[6] <= Blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[7] <= Blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[4] <= Green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[5] <= Green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[6] <= Green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[7] <= Green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|KenSp_mapper:kmapper|KenProj:ken1
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => ~NO_FANOUT~
write_address[13] => ~NO_FANOUT~
write_address[14] => ~NO_FANOUT~
write_address[15] => ~NO_FANOUT~
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => ~NO_FANOUT~
read_address[13] => ~NO_FANOUT~
read_address[14] => ~NO_FANOUT~
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|letter_mapper:lmapper
Clk => Clk.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
address[18] => address[18].IN1
gamestate[0] => Mux0.IN18
gamestate[0] => Mux1.IN18
gamestate[0] => Mux2.IN18
gamestate[1] => Mux0.IN17
gamestate[1] => Mux1.IN17
gamestate[1] => Mux2.IN17
gamestate[2] => Mux0.IN16
gamestate[2] => Mux1.IN16
gamestate[2] => Mux2.IN16
gamestate[3] => Mux0.IN15
gamestate[3] => Mux1.IN15
gamestate[3] => Mux2.IN15
Red[0] <= Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[4] <= Red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[5] <= Red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[6] <= Red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[7] <= Red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[4] <= Blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[5] <= Blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[6] <= Blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[7] <= Blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[4] <= Green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[5] <= Green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[6] <= Green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[7] <= Green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|letter_mapper:lmapper|Three:ken1
data_In[0] => mem.data_a[0].DATAIN
data_In[0] => mem.DATAIN
data_In[1] => mem.data_a[1].DATAIN
data_In[1] => mem.DATAIN1
data_In[2] => mem.data_a[2].DATAIN
data_In[2] => mem.DATAIN2
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_address[11] => mem.waddr_a[11].DATAIN
write_address[11] => mem.WADDR11
write_address[12] => mem.waddr_a[12].DATAIN
write_address[12] => mem.WADDR12
write_address[13] => mem.waddr_a[13].DATAIN
write_address[13] => mem.WADDR13
write_address[14] => mem.waddr_a[14].DATAIN
write_address[14] => mem.WADDR14
write_address[15] => mem.waddr_a[15].DATAIN
write_address[15] => mem.WADDR15
write_address[16] => ~NO_FANOUT~
write_address[17] => ~NO_FANOUT~
write_address[18] => ~NO_FANOUT~
read_address[0] => mem.RADDR
read_address[1] => mem.RADDR1
read_address[2] => mem.RADDR2
read_address[3] => mem.RADDR3
read_address[4] => mem.RADDR4
read_address[5] => mem.RADDR5
read_address[6] => mem.RADDR6
read_address[7] => mem.RADDR7
read_address[8] => mem.RADDR8
read_address[9] => mem.RADDR9
read_address[10] => mem.RADDR10
read_address[11] => mem.RADDR11
read_address[12] => mem.RADDR12
read_address[13] => mem.RADDR13
read_address[14] => mem.RADDR14
read_address[15] => mem.RADDR15
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
we => mem.we_a.DATAIN
we => mem.WE
Clk => mem.we_a.CLK
Clk => mem.waddr_a[15].CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => data_Out[0]~reg0.CLK
Clk => data_Out[1]~reg0.CLK
Clk => data_Out[2]~reg0.CLK
Clk => mem.CLK0
data_Out[0] <= data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[1] <= data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_Out[2] <= data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|color_mapper:color_instance|background_color_mapper:bg
Clk => Clk.IN1
SRAM_DQ[0] <> tristate:trs.Data
SRAM_DQ[1] <> tristate:trs.Data
SRAM_DQ[2] <> tristate:trs.Data
SRAM_DQ[3] <> tristate:trs.Data
SRAM_DQ[4] <> tristate:trs.Data
SRAM_DQ[5] <> tristate:trs.Data
SRAM_DQ[6] <> tristate:trs.Data
SRAM_DQ[7] <> tristate:trs.Data
SRAM_DQ[8] <> tristate:trs.Data
SRAM_DQ[9] <> tristate:trs.Data
SRAM_DQ[10] <> tristate:trs.Data
SRAM_DQ[11] <> tristate:trs.Data
SRAM_DQ[12] <> tristate:trs.Data
SRAM_DQ[13] <> tristate:trs.Data
SRAM_DQ[14] <> tristate:trs.Data
SRAM_DQ[15] <> tristate:trs.Data
Red[0] <= Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[4] <= Red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[5] <= Red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[6] <= Red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[7] <= Red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gamescreen => Red.OUTPUTSELECT
gamescreen => Red.OUTPUTSELECT
gamescreen => Red.OUTPUTSELECT
gamescreen => Red.OUTPUTSELECT
gamescreen => Red.OUTPUTSELECT
gamescreen => Red.OUTPUTSELECT
gamescreen => Red.OUTPUTSELECT
gamescreen => Red.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Green.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
gamescreen => Blue.OUTPUTSELECT
Blue[0] <= Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[4] <= Blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[5] <= Blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[6] <= Blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[7] <= Blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[4] <= Green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[5] <= Green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[6] <= Green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[7] <= Green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= tristate:trs.Data_read
data[1] <= tristate:trs.Data_read
data[2] <= tristate:trs.Data_read
data[3] <= tristate:trs.Data_read
data[4] <= tristate:trs.Data_read
data[5] <= tristate:trs.Data_read
data[6] <= tristate:trs.Data_read
data[7] <= tristate:trs.Data_read
data[8] <= tristate:trs.Data_read
data[9] <= tristate:trs.Data_read
data[10] <= tristate:trs.Data_read
data[11] <= tristate:trs.Data_read
data[12] <= tristate:trs.Data_read
data[13] <= tristate:trs.Data_read
data[14] <= tristate:trs.Data_read
data[15] <= tristate:trs.Data_read
ublb => actual[7].OUTPUTSELECT
ublb => actual[6].OUTPUTSELECT
ublb => actual[5].OUTPUTSELECT
ublb => actual[4].OUTPUTSELECT
ublb => actual[3].OUTPUTSELECT
ublb => actual[2].OUTPUTSELECT
ublb => actual[1].OUTPUTSELECT
ublb => actual[0].OUTPUTSELECT


|sf2|color_mapper:color_instance|background_color_mapper:bg|tristate:trs
Clk => Data_read_buffer[0].CLK
Clk => Data_read_buffer[1].CLK
Clk => Data_read_buffer[2].CLK
Clk => Data_read_buffer[3].CLK
Clk => Data_read_buffer[4].CLK
Clk => Data_read_buffer[5].CLK
Clk => Data_read_buffer[6].CLK
Clk => Data_read_buffer[7].CLK
Clk => Data_read_buffer[8].CLK
Clk => Data_read_buffer[9].CLK
Clk => Data_read_buffer[10].CLK
Clk => Data_read_buffer[11].CLK
Clk => Data_read_buffer[12].CLK
Clk => Data_read_buffer[13].CLK
Clk => Data_read_buffer[14].CLK
Clk => Data_read_buffer[15].CLK
Data_read[0] <= Data_read_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
Data_read[1] <= Data_read_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
Data_read[2] <= Data_read_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
Data_read[3] <= Data_read_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
Data_read[4] <= Data_read_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
Data_read[5] <= Data_read_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
Data_read[6] <= Data_read_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
Data_read[7] <= Data_read_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
Data_read[8] <= Data_read_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
Data_read[9] <= Data_read_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
Data_read[10] <= Data_read_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
Data_read[11] <= Data_read_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
Data_read[12] <= Data_read_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
Data_read[13] <= Data_read_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
Data_read[14] <= Data_read_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
Data_read[15] <= Data_read_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
Data[0] <> Data[0]
Data[1] <> Data[1]
Data[2] <> Data[2]
Data[3] <> Data[3]
Data[4] <> Data[4]
Data[5] <> Data[5]
Data[6] <> Data[6]
Data[7] <> Data[7]
Data[8] <> Data[8]
Data[9] <> Data[9]
Data[10] <> Data[10]
Data[11] <> Data[11]
Data[12] <> Data[12]
Data[13] <> Data[13]
Data[14] <> Data[14]
Data[15] <> Data[15]


|sf2|keypress:key
Clk => key[0].CLK
Clk => key[1].CLK
Clk => key[2].CLK
Clk => key[3].CLK
Clk => key[4].CLK
Clk => key[5].CLK
Clk => key[6].CLK
Clk => key[7].CLK
Clk => key[8].CLK
Clk => key[9].CLK
Clk => key[10].CLK
Clk => key[11].CLK
Clk => key[12].CLK
Clk => key[13].CLK
keyCode[0] => Decoder0.IN7
keyCode[1] => Decoder0.IN6
keyCode[2] => Decoder0.IN5
keyCode[3] => Decoder0.IN4
keyCode[4] => Decoder0.IN3
keyCode[5] => Decoder0.IN2
keyCode[6] => Decoder0.IN1
keyCode[7] => Decoder0.IN0
press => key[13].DATAIN
press => key[12].DATAIN
press => key[11].DATAIN
press => key[10].DATAIN
press => key[9].DATAIN
press => key[8].DATAIN
press => key[7].DATAIN
press => key[6].DATAIN
press => key[5].DATAIN
press => key[4].DATAIN
press => key[3].DATAIN
press => key[2].DATAIN
press => key[1].DATAIN
press => key[0].DATAIN
keys[0] <= key[0].DB_MAX_OUTPUT_PORT_TYPE
keys[1] <= key[1].DB_MAX_OUTPUT_PORT_TYPE
keys[2] <= key[2].DB_MAX_OUTPUT_PORT_TYPE
keys[3] <= key[3].DB_MAX_OUTPUT_PORT_TYPE
keys[4] <= key[4].DB_MAX_OUTPUT_PORT_TYPE
keys[5] <= key[5].DB_MAX_OUTPUT_PORT_TYPE
keys[6] <= key[6].DB_MAX_OUTPUT_PORT_TYPE
keys[7] <= key[7].DB_MAX_OUTPUT_PORT_TYPE
keys[8] <= key[8].DB_MAX_OUTPUT_PORT_TYPE
keys[9] <= key[9].DB_MAX_OUTPUT_PORT_TYPE
keys[10] <= key[10].DB_MAX_OUTPUT_PORT_TYPE
keys[11] <= key[11].DB_MAX_OUTPUT_PORT_TYPE
keys[12] <= key[12].DB_MAX_OUTPUT_PORT_TYPE
keys[13] <= key[13].DB_MAX_OUTPUT_PORT_TYPE


|sf2|gamestate:gms
Clk => dis~reg0.CLK
Clk => st~reg0.CLK
Clk => frame_clk_rising_edge.CLK
Clk => frame_clk_delayed.CLK
Clk => gameC[0].CLK
Clk => gameC[1].CLK
Clk => gameC[2].CLK
Clk => gameC[3].CLK
Clk => gameC[4].CLK
Clk => gameC[5].CLK
Clk => gameC[6].CLK
Clk => gameC[7].CLK
Clk => gameC[8].CLK
Clk => gameC[9].CLK
Clk => state~2.DATAIN
frame_clk => frame_clk_rising_edge.IN1
frame_clk => frame_clk_delayed.DATAIN
Reset => state.OUTPUTSELECT
Reset => state.OUTPUTSELECT
Reset => state.OUTPUTSELECT
Reset => state.OUTPUTSELECT
Reset => state.OUTPUTSELECT
Reset => state.OUTPUTSELECT
Reset => state.OUTPUTSELECT
Reset => state.OUTPUTSELECT
Reset => gameC.OUTPUTSELECT
Reset => gameC.OUTPUTSELECT
Reset => gameC.OUTPUTSELECT
Reset => gameC.OUTPUTSELECT
Reset => gameC.OUTPUTSELECT
Reset => gameC.OUTPUTSELECT
Reset => gameC.OUTPUTSELECT
Reset => gameC.OUTPUTSELECT
Reset => gameC.OUTPUTSELECT
Reset => gameC.OUTPUTSELECT
keys[0] => next_state.startgame.DATAB
keys[0] => Selector0.IN1
keys[1] => ~NO_FANOUT~
keys[2] => ~NO_FANOUT~
keys[3] => ~NO_FANOUT~
keys[4] => ~NO_FANOUT~
keys[5] => ~NO_FANOUT~
keys[6] => ~NO_FANOUT~
keys[7] => ~NO_FANOUT~
keys[8] => ~NO_FANOUT~
keys[9] => ~NO_FANOUT~
keys[10] => ~NO_FANOUT~
keys[11] => ~NO_FANOUT~
keys[12] => ~NO_FANOUT~
keys[13] => ~NO_FANOUT~
ko => Selector6.IN3
ko => Selector5.IN2
st <= st~reg0.DB_MAX_OUTPUT_PORT_TYPE
gamescreen <= gamescreen.DB_MAX_OUTPUT_PORT_TYPE
dis <= dis~reg0.DB_MAX_OUTPUT_PORT_TYPE
gamestate[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
gamestate[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
gamestate[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
gamestate[3] <= <GND>


|sf2|keyboard:kas
Clk => Dreg:Dreg_instance1.Clk
Clk => Dreg:Dreg_instance2.Clk
Clk => Typematic_Keycode[0].CLK
Clk => Typematic_Keycode[1].CLK
Clk => Typematic_Keycode[2].CLK
Clk => Typematic_Keycode[3].CLK
Clk => Typematic_Keycode[4].CLK
Clk => Typematic_Keycode[5].CLK
Clk => Typematic_Keycode[6].CLK
Clk => Typematic_Keycode[7].CLK
Clk => Press.CLK
Clk => Data[0].CLK
Clk => Data[1].CLK
Clk => Data[2].CLK
Clk => Data[3].CLK
Clk => Data[4].CLK
Clk => Data[5].CLK
Clk => Data[6].CLK
Clk => Data[7].CLK
Clk => en.CLK
Clk => Count[0].CLK
Clk => Count[1].CLK
Clk => Count[2].CLK
Clk => Count[3].CLK
Clk => Count[4].CLK
Clk => enable.CLK
Clk => counter[0].CLK
Clk => counter[1].CLK
Clk => counter[2].CLK
Clk => counter[3].CLK
Clk => counter[4].CLK
Clk => counter[5].CLK
Clk => counter[6].CLK
Clk => counter[7].CLK
Clk => counter[8].CLK
Clk => counter[9].CLK
psClk => psClk.IN2
psData => psData.IN1
reset => reset.IN2
keyCode[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
keyCode[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
keyCode[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
keyCode[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
keyCode[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
keyCode[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
keyCode[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
keyCode[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
press <= Press.DB_MAX_OUTPUT_PORT_TYPE


|sf2|keyboard:kas|Dreg:Dreg_instance1
Clk => Q~reg0.CLK
Load => Q~reg0.ENA
Reset => Q~reg0.ACLR
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|keyboard:kas|Dreg:Dreg_instance2
Clk => Q~reg0.CLK
Load => Q~reg0.ENA
Reset => Q~reg0.ACLR
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|keyboard:kas|reg_11:reg_B
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Reset => Data_Out[8]~reg0.ACLR
Reset => Data_Out[9]~reg0.ACLR
Reset => Data_Out[10]~reg0.ACLR
Reset => Data_Out[0].IN0
Shift_In => Data_Out[10]~reg0.DATAIN
Load => Data_Out[0].IN1
Shift_En => Data_Out[10]~reg0.ENA
Shift_En => Data_Out[9]~reg0.ENA
Shift_En => Data_Out[8]~reg0.ENA
Shift_En => Data_Out[7]~reg0.ENA
Shift_En => Data_Out[6]~reg0.ENA
Shift_En => Data_Out[5]~reg0.ENA
Shift_En => Data_Out[4]~reg0.ENA
Shift_En => Data_Out[3]~reg0.ENA
Shift_En => Data_Out[2]~reg0.ENA
Shift_En => Data_Out[1]~reg0.ENA
Shift_En => Data_Out[0]~reg0.ENA
D[0] => Data_Out[0]~reg0.ADATA
D[1] => Data_Out[1]~reg0.ADATA
D[2] => Data_Out[2]~reg0.ADATA
D[3] => Data_Out[3]~reg0.ADATA
D[4] => Data_Out[4]~reg0.ADATA
D[5] => Data_Out[5]~reg0.ADATA
D[6] => Data_Out[6]~reg0.ADATA
D[7] => Data_Out[7]~reg0.ADATA
D[8] => Data_Out[8]~reg0.ADATA
D[9] => Data_Out[9]~reg0.ADATA
D[10] => Data_Out[10]~reg0.ADATA
Shift_Out <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|keyboard:kas|reg_11:reg_A
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Reset => Data_Out[8]~reg0.ACLR
Reset => Data_Out[9]~reg0.ACLR
Reset => Data_Out[10]~reg0.ACLR
Reset => Data_Out[0].IN0
Shift_In => Data_Out[10]~reg0.DATAIN
Load => Data_Out[0].IN1
Shift_En => Data_Out[10]~reg0.ENA
Shift_En => Data_Out[9]~reg0.ENA
Shift_En => Data_Out[8]~reg0.ENA
Shift_En => Data_Out[7]~reg0.ENA
Shift_En => Data_Out[6]~reg0.ENA
Shift_En => Data_Out[5]~reg0.ENA
Shift_En => Data_Out[4]~reg0.ENA
Shift_En => Data_Out[3]~reg0.ENA
Shift_En => Data_Out[2]~reg0.ENA
Shift_En => Data_Out[1]~reg0.ENA
Shift_En => Data_Out[0]~reg0.ENA
D[0] => Data_Out[0]~reg0.ADATA
D[1] => Data_Out[1]~reg0.ADATA
D[2] => Data_Out[2]~reg0.ADATA
D[3] => Data_Out[3]~reg0.ADATA
D[4] => Data_Out[4]~reg0.ADATA
D[5] => Data_Out[5]~reg0.ADATA
D[6] => Data_Out[6]~reg0.ADATA
D[7] => Data_Out[7]~reg0.ADATA
D[8] => Data_Out[8]~reg0.ADATA
D[9] => Data_Out[9]~reg0.ADATA
D[10] => Data_Out[10]~reg0.ADATA
Shift_Out <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|Ken:k
Clk => hit~reg0.CLK
Clk => gen~reg0.CLK
Clk => KOC[0].CLK
Clk => KOC[1].CLK
Clk => KOC[2].CLK
Clk => KOC[3].CLK
Clk => KOC[4].CLK
Clk => KOC[5].CLK
Clk => KOC[6].CLK
Clk => KOC[7].CLK
Clk => SpeshC[0].CLK
Clk => SpeshC[1].CLK
Clk => SpeshC[2].CLK
Clk => SpeshC[3].CLK
Clk => SpeshC[4].CLK
Clk => SpeshC[5].CLK
Clk => SpeshC[6].CLK
Clk => SpeshC[7].CLK
Clk => JumpC[0].CLK
Clk => JumpC[1].CLK
Clk => JumpC[2].CLK
Clk => JumpC[3].CLK
Clk => JumpC[4].CLK
Clk => JumpC[5].CLK
Clk => JumpC[6].CLK
Clk => JumpC[7].CLK
Clk => CPunchC[0].CLK
Clk => CPunchC[1].CLK
Clk => CPunchC[2].CLK
Clk => CPunchC[3].CLK
Clk => CPunchC[4].CLK
Clk => CPunchC[5].CLK
Clk => CPunchC[6].CLK
Clk => CPunchC[7].CLK
Clk => KickC[0].CLK
Clk => KickC[1].CLK
Clk => KickC[2].CLK
Clk => KickC[3].CLK
Clk => KickC[4].CLK
Clk => KickC[5].CLK
Clk => KickC[6].CLK
Clk => KickC[7].CLK
Clk => PunishC[0].CLK
Clk => PunishC[1].CLK
Clk => PunishC[2].CLK
Clk => PunishC[3].CLK
Clk => PunishC[4].CLK
Clk => PunishC[5].CLK
Clk => PunishC[6].CLK
Clk => PunishC[7].CLK
Clk => PunchC[0].CLK
Clk => PunchC[1].CLK
Clk => PunchC[2].CLK
Clk => PunchC[3].CLK
Clk => PunchC[4].CLK
Clk => PunchC[5].CLK
Clk => PunchC[6].CLK
Clk => PunchC[7].CLK
Clk => WalkC[0].CLK
Clk => WalkC[1].CLK
Clk => WalkC[2].CLK
Clk => WalkC[3].CLK
Clk => WalkC[4].CLK
Clk => WalkC[5].CLK
Clk => WalkC[6].CLK
Clk => WalkC[7].CLK
Clk => IdleC[0].CLK
Clk => IdleC[1].CLK
Clk => IdleC[2].CLK
Clk => IdleC[3].CLK
Clk => IdleC[4].CLK
Clk => IdleC[5].CLK
Clk => IdleC[6].CLK
Clk => IdleC[7].CLK
Clk => frame_clk_rising_edge.CLK
Clk => frame_clk_delayed.CLK
Clk => state~4.DATAIN
frame_clk => frame_clk_rising_edge.IN1
frame_clk => frame_clk_delayed.DATAIN
key[0] => ~NO_FANOUT~
key[1] => ~NO_FANOUT~
key[2] => ~NO_FANOUT~
key[3] => ~NO_FANOUT~
key[4] => ~NO_FANOUT~
key[5] => ~NO_FANOUT~
key[6] => ~NO_FANOUT~
key[7] => always1.IN1
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => next_state.OUTPUTSELECT
key[8] => always1.IN0
key[8] => next_state.DATAA
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => next_state.OUTPUTSELECT
key[9] => always1.IN1
key[9] => next_state.DATAA
key[9] => next_state.DATAB
key[9] => Selector22.IN3
key[9] => next_state.DATAB
key[9] => Selector20.IN7
key[10] => always1.IN0
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.OUTPUTSELECT
key[11] => next_state.DATAA
key[12] => always1.IN1
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => next_state.OUTPUTSELECT
key[13] => Selector23.IN1
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => Selector34.IN3
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => Selector0.IN5
out[0] <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
jc[0] <= JumpC[0].DB_MAX_OUTPUT_PORT_TYPE
jc[1] <= JumpC[1].DB_MAX_OUTPUT_PORT_TYPE
jc[2] <= JumpC[2].DB_MAX_OUTPUT_PORT_TYPE
jc[3] <= JumpC[3].DB_MAX_OUTPUT_PORT_TYPE
jc[4] <= JumpC[4].DB_MAX_OUTPUT_PORT_TYPE
jc[5] <= JumpC[5].DB_MAX_OUTPUT_PORT_TYPE
jc[6] <= JumpC[6].DB_MAX_OUTPUT_PORT_TYPE
jc[7] <= JumpC[7].DB_MAX_OUTPUT_PORT_TYPE
hit <= hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
KS[0] => Equal4.IN9
KS[1] => Equal4.IN8
KS[2] => Equal4.IN7
KS[3] => Equal4.IN2
KS[4] => Equal4.IN6
KS[5] => Equal4.IN5
KS[6] => Equal4.IN1
KS[7] => Equal4.IN0
KS[8] => Equal4.IN4
KS[9] => Equal4.IN3
gen <= gen~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|Bat:b
Clk => hit~reg0.CLK
Clk => gen~reg0.CLK
Clk => KOC[0].CLK
Clk => KOC[1].CLK
Clk => KOC[2].CLK
Clk => KOC[3].CLK
Clk => KOC[4].CLK
Clk => KOC[5].CLK
Clk => KOC[6].CLK
Clk => KOC[7].CLK
Clk => SpeshC[0].CLK
Clk => SpeshC[1].CLK
Clk => SpeshC[2].CLK
Clk => SpeshC[3].CLK
Clk => SpeshC[4].CLK
Clk => SpeshC[5].CLK
Clk => SpeshC[6].CLK
Clk => SpeshC[7].CLK
Clk => JumpC[0].CLK
Clk => JumpC[1].CLK
Clk => JumpC[2].CLK
Clk => JumpC[3].CLK
Clk => JumpC[4].CLK
Clk => JumpC[5].CLK
Clk => JumpC[6].CLK
Clk => JumpC[7].CLK
Clk => CPunchC[0].CLK
Clk => CPunchC[1].CLK
Clk => CPunchC[2].CLK
Clk => CPunchC[3].CLK
Clk => CPunchC[4].CLK
Clk => CPunchC[5].CLK
Clk => CPunchC[6].CLK
Clk => CPunchC[7].CLK
Clk => KickC[0].CLK
Clk => KickC[1].CLK
Clk => KickC[2].CLK
Clk => KickC[3].CLK
Clk => KickC[4].CLK
Clk => KickC[5].CLK
Clk => KickC[6].CLK
Clk => KickC[7].CLK
Clk => PunishC[0].CLK
Clk => PunishC[1].CLK
Clk => PunishC[2].CLK
Clk => PunishC[3].CLK
Clk => PunishC[4].CLK
Clk => PunishC[5].CLK
Clk => PunishC[6].CLK
Clk => PunishC[7].CLK
Clk => PunchC[0].CLK
Clk => PunchC[1].CLK
Clk => PunchC[2].CLK
Clk => PunchC[3].CLK
Clk => PunchC[4].CLK
Clk => PunchC[5].CLK
Clk => PunchC[6].CLK
Clk => PunchC[7].CLK
Clk => WalkC[0].CLK
Clk => WalkC[1].CLK
Clk => WalkC[2].CLK
Clk => WalkC[3].CLK
Clk => WalkC[4].CLK
Clk => WalkC[5].CLK
Clk => WalkC[6].CLK
Clk => WalkC[7].CLK
Clk => IdleC[0].CLK
Clk => IdleC[1].CLK
Clk => IdleC[2].CLK
Clk => IdleC[3].CLK
Clk => IdleC[4].CLK
Clk => IdleC[5].CLK
Clk => IdleC[6].CLK
Clk => IdleC[7].CLK
Clk => frame_clk_rising_edge.CLK
Clk => frame_clk_delayed.CLK
Clk => state~4.DATAIN
frame_clk => frame_clk_rising_edge.IN1
frame_clk => frame_clk_delayed.DATAIN
key[0] => always1.IN1
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => next_state.OUTPUTSELECT
key[1] => always1.IN0
key[1] => next_state.DATAA
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => next_state.OUTPUTSELECT
key[2] => always1.IN1
key[2] => next_state.DATAA
key[2] => next_state.DATAB
key[2] => Selector22.IN3
key[2] => next_state.DATAB
key[2] => Selector20.IN7
key[3] => always1.IN0
key[4] => always1.IN1
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.OUTPUTSELECT
key[5] => next_state.DATAA
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => next_state.OUTPUTSELECT
key[6] => Selector23.IN1
key[7] => ~NO_FANOUT~
key[8] => ~NO_FANOUT~
key[9] => ~NO_FANOUT~
key[10] => ~NO_FANOUT~
key[11] => ~NO_FANOUT~
key[12] => ~NO_FANOUT~
key[13] => ~NO_FANOUT~
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => Selector34.IN3
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => next_state.DATAA
isdead => Selector0.IN5
out[0] <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
jc[0] <= JumpC[0].DB_MAX_OUTPUT_PORT_TYPE
jc[1] <= JumpC[1].DB_MAX_OUTPUT_PORT_TYPE
jc[2] <= JumpC[2].DB_MAX_OUTPUT_PORT_TYPE
jc[3] <= JumpC[3].DB_MAX_OUTPUT_PORT_TYPE
jc[4] <= JumpC[4].DB_MAX_OUTPUT_PORT_TYPE
jc[5] <= JumpC[5].DB_MAX_OUTPUT_PORT_TYPE
jc[6] <= JumpC[6].DB_MAX_OUTPUT_PORT_TYPE
jc[7] <= JumpC[7].DB_MAX_OUTPUT_PORT_TYPE
hit <= hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
BS[0] => Equal4.IN9
BS[1] => Equal4.IN8
BS[2] => Equal4.IN7
BS[3] => Equal4.IN2
BS[4] => Equal4.IN6
BS[5] => Equal4.IN5
BS[6] => Equal4.IN1
BS[7] => Equal4.IN0
BS[8] => Equal4.IN4
BS[9] => Equal4.IN3
gen <= gen~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|HexDriver:hex_inst_0
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|HexDriver:hex_inst_1
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|HexDriver:hex_inst_2
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|sf2|HexDriver:hex_inst_3
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


