Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jan  6 15:47:11 2025
| Host         : cadmicro-inf-el8-623207 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_timing_summary -file ./report/kernel_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (193)
6. checking no_output_delay (283)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (193)
--------------------------------
 There are 193 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (283)
---------------------------------
 There are 283 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.090        0.000                      0                 8644        0.240        0.000                      0                 8644        4.230        0.000                       0                  4230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.090        0.000                      0                 8644        0.240        0.000                      0                 8644        4.230        0.000                       0                  4230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 2.485ns (56.642%)  route 1.902ns (43.358%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.704     0.704    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.787 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.000     1.787    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.199 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.206    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.295 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.295    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.384 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.384    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.473 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2/CO[3]
                         net (fo=68, unplaced)        0.774     3.247    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/CO[0]
                         LUT2 (Prop_lut2_I1_O)        0.097     3.344 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5/O
                         net (fo=1, unplaced)         0.000     3.344    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.739 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     3.746    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.835 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.835    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.924 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.924    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.013    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.102    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.191 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.280 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.280    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     4.520 r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_1/O[1]
                         net (fo=1, unplaced)         0.571     5.091    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/select_ln23_fu_269_p3[29]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.669    10.669    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.452    10.181    bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                  5.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.576%)  route 0.127ns (47.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.411     0.411    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[0]/Q
                         net (fo=1, unplaced)         0.127     0.679    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[62]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4231, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.007     0.439    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137                bd_0_i/hls_inst/inst/grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_ln23_reg_487_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230                bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230                bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK



