{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543648221258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543648221265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 14:10:21 2018 " "Processing started: Sat Dec 01 14:10:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543648221265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543648221265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ex1 -c Ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ex1 -c Ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543648221265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543648222218 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ex1.sv(46) " "Verilog HDL Expression warning at ex1.sv(46): truncated literal to match 2 bits" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543648233400 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex1.sv 3 3 " "Using design file ex1.sv, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regis " "Found entity 1: regis" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543648233402 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543648233402 ""} { "Info" "ISGN_ENTITY_NAME" "3 Ex1 " "Found entity 3: Ex1" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543648233402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543648233402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ex1 " "Elaborating entity \"Ex1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543648233403 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_1 ex1.sv(45) " "Verilog HDL Always Construct warning at ex1.sv(45): inferring latch(es) for variable \"out_1\", which holds its previous value in one or more paths through the always construct" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543648233404 "|Ex1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_2 ex1.sv(45) " "Verilog HDL Always Construct warning at ex1.sv(45): inferring latch(es) for variable \"out_2\", which holds its previous value in one or more paths through the always construct" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543648233405 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_2\[0\] ex1.sv(52) " "Inferred latch for \"out_2\[0\]\" at ex1.sv(52)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233406 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_2\[1\] ex1.sv(52) " "Inferred latch for \"out_2\[1\]\" at ex1.sv(52)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233406 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_2\[2\] ex1.sv(52) " "Inferred latch for \"out_2\[2\]\" at ex1.sv(52)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233406 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_2\[3\] ex1.sv(52) " "Inferred latch for \"out_2\[3\]\" at ex1.sv(52)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233406 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_2\[4\] ex1.sv(52) " "Inferred latch for \"out_2\[4\]\" at ex1.sv(52)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233406 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_2\[5\] ex1.sv(52) " "Inferred latch for \"out_2\[5\]\" at ex1.sv(52)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233406 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_2\[6\] ex1.sv(52) " "Inferred latch for \"out_2\[6\]\" at ex1.sv(52)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233406 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_2\[7\] ex1.sv(52) " "Inferred latch for \"out_2\[7\]\" at ex1.sv(52)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233406 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_1\[0\] ex1.sv(47) " "Inferred latch for \"out_1\[0\]\" at ex1.sv(47)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233406 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_1\[1\] ex1.sv(47) " "Inferred latch for \"out_1\[1\]\" at ex1.sv(47)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233407 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_1\[2\] ex1.sv(47) " "Inferred latch for \"out_1\[2\]\" at ex1.sv(47)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233407 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_1\[3\] ex1.sv(47) " "Inferred latch for \"out_1\[3\]\" at ex1.sv(47)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233407 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_1\[4\] ex1.sv(47) " "Inferred latch for \"out_1\[4\]\" at ex1.sv(47)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233407 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_1\[5\] ex1.sv(47) " "Inferred latch for \"out_1\[5\]\" at ex1.sv(47)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233407 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_1\[6\] ex1.sv(47) " "Inferred latch for \"out_1\[6\]\" at ex1.sv(47)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233407 "|Ex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_1\[7\] ex1.sv(47) " "Inferred latch for \"out_1\[7\]\" at ex1.sv(47)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233407 "|Ex1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:s1 " "Elaborating entity \"shifter\" for hierarchy \"shifter:s1\"" {  } { { "ex1.sv" "s1" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543648233419 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_s ex1.sv(26) " "Verilog HDL Always Construct warning at ex1.sv(26): inferring latch(es) for variable \"out_s\", which holds its previous value in one or more paths through the always construct" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543648233420 "|Ex1|shifter:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[0\] ex1.sv(28) " "Inferred latch for \"out_s\[0\]\" at ex1.sv(28)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233420 "|Ex1|shifter:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[1\] ex1.sv(28) " "Inferred latch for \"out_s\[1\]\" at ex1.sv(28)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233420 "|Ex1|shifter:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[2\] ex1.sv(28) " "Inferred latch for \"out_s\[2\]\" at ex1.sv(28)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233420 "|Ex1|shifter:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[3\] ex1.sv(28) " "Inferred latch for \"out_s\[3\]\" at ex1.sv(28)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233421 "|Ex1|shifter:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[4\] ex1.sv(28) " "Inferred latch for \"out_s\[4\]\" at ex1.sv(28)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233421 "|Ex1|shifter:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[5\] ex1.sv(28) " "Inferred latch for \"out_s\[5\]\" at ex1.sv(28)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233421 "|Ex1|shifter:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[6\] ex1.sv(28) " "Inferred latch for \"out_s\[6\]\" at ex1.sv(28)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233421 "|Ex1|shifter:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[7\] ex1.sv(28) " "Inferred latch for \"out_s\[7\]\" at ex1.sv(28)" {  } { { "ex1.sv" "" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543648233421 "|Ex1|shifter:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regis regis:r1 " "Elaborating entity \"regis\" for hierarchy \"regis:r1\"" {  } { { "ex1.sv" "r1" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543648233426 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pll_component PLL " "Node instance \"pll_component\" instantiates undefined entity \"PLL\"" {  } { { "ex1.sv" "pll_component" { Text "C:/altera/15.0/Week13/Ex1/ex1.sv" 7 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543648233445 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543648233622 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 01 14:10:33 2018 " "Processing ended: Sat Dec 01 14:10:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543648233622 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543648233622 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543648233622 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543648233622 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543648234298 ""}
