
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cfdisk_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000404b60 <.init>:
  404b60:	stp	x29, x30, [sp, #-16]!
  404b64:	mov	x29, sp
  404b68:	bl	405b00 <ferror@plt+0x60>
  404b6c:	ldp	x29, x30, [sp], #16
  404b70:	ret

Disassembly of section .plt:

0000000000404b80 <mbrtowc@plt-0x20>:
  404b80:	stp	x16, x30, [sp, #-16]!
  404b84:	adrp	x16, 429000 <ferror@plt+0x23560>
  404b88:	ldr	x17, [x16, #4088]
  404b8c:	add	x16, x16, #0xff8
  404b90:	br	x17
  404b94:	nop
  404b98:	nop
  404b9c:	nop

0000000000404ba0 <mbrtowc@plt>:
  404ba0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404ba4:	ldr	x17, [x16]
  404ba8:	add	x16, x16, #0x0
  404bac:	br	x17

0000000000404bb0 <memcpy@plt>:
  404bb0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404bb4:	ldr	x17, [x16, #8]
  404bb8:	add	x16, x16, #0x8
  404bbc:	br	x17

0000000000404bc0 <wtouchln@plt>:
  404bc0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404bc4:	ldr	x17, [x16, #16]
  404bc8:	add	x16, x16, #0x10
  404bcc:	br	x17

0000000000404bd0 <fdisk_partition_set_start@plt>:
  404bd0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404bd4:	ldr	x17, [x16, #24]
  404bd8:	add	x16, x16, #0x18
  404bdc:	br	x17

0000000000404be0 <fdisk_parttype_get_name@plt>:
  404be0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404be4:	ldr	x17, [x16, #32]
  404be8:	add	x16, x16, #0x20
  404bec:	br	x17

0000000000404bf0 <scols_table_reduce_termwidth@plt>:
  404bf0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404bf4:	ldr	x17, [x16, #40]
  404bf8:	add	x16, x16, #0x28
  404bfc:	br	x17

0000000000404c00 <memmove@plt>:
  404c00:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404c04:	ldr	x17, [x16, #48]
  404c08:	add	x16, x16, #0x30
  404c0c:	br	x17

0000000000404c10 <fdisk_new_context@plt>:
  404c10:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404c14:	ldr	x17, [x16, #56]
  404c18:	add	x16, x16, #0x38
  404c1c:	br	x17

0000000000404c20 <_exit@plt>:
  404c20:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404c24:	ldr	x17, [x16, #64]
  404c28:	add	x16, x16, #0x40
  404c2c:	br	x17

0000000000404c30 <strtoul@plt>:
  404c30:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404c34:	ldr	x17, [x16, #72]
  404c38:	add	x16, x16, #0x48
  404c3c:	br	x17

0000000000404c40 <strlen@plt>:
  404c40:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404c44:	ldr	x17, [x16, #80]
  404c48:	add	x16, x16, #0x50
  404c4c:	br	x17

0000000000404c50 <fdisk_reorder_partitions@plt>:
  404c50:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404c54:	ldr	x17, [x16, #88]
  404c58:	add	x16, x16, #0x58
  404c5c:	br	x17

0000000000404c60 <fdisk_partition_get_start@plt>:
  404c60:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404c64:	ldr	x17, [x16, #96]
  404c68:	add	x16, x16, #0x60
  404c6c:	br	x17

0000000000404c70 <fdisk_reset_iter@plt>:
  404c70:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404c74:	ldr	x17, [x16, #104]
  404c78:	add	x16, x16, #0x68
  404c7c:	br	x17

0000000000404c80 <fputs@plt>:
  404c80:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404c84:	ldr	x17, [x16, #112]
  404c88:	add	x16, x16, #0x70
  404c8c:	br	x17

0000000000404c90 <fdisk_delete_partition@plt>:
  404c90:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404c94:	ldr	x17, [x16, #120]
  404c98:	add	x16, x16, #0x78
  404c9c:	br	x17

0000000000404ca0 <mbstowcs@plt>:
  404ca0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404ca4:	ldr	x17, [x16, #128]
  404ca8:	add	x16, x16, #0x80
  404cac:	br	x17

0000000000404cb0 <scols_line_set_data@plt>:
  404cb0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404cb4:	ldr	x17, [x16, #136]
  404cb8:	add	x16, x16, #0x88
  404cbc:	br	x17

0000000000404cc0 <exit@plt>:
  404cc0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404cc4:	ldr	x17, [x16, #144]
  404cc8:	add	x16, x16, #0x90
  404ccc:	br	x17

0000000000404cd0 <mnt_unref_table@plt>:
  404cd0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404cd4:	ldr	x17, [x16, #152]
  404cd8:	add	x16, x16, #0x98
  404cdc:	br	x17

0000000000404ce0 <fdisk_partition_get_size@plt>:
  404ce0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404ce4:	ldr	x17, [x16, #160]
  404ce8:	add	x16, x16, #0xa0
  404cec:	br	x17

0000000000404cf0 <dup@plt>:
  404cf0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404cf4:	ldr	x17, [x16, #168]
  404cf8:	add	x16, x16, #0xa8
  404cfc:	br	x17

0000000000404d00 <scols_line_refer_data@plt>:
  404d00:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404d04:	ldr	x17, [x16, #176]
  404d08:	add	x16, x16, #0xb0
  404d0c:	br	x17

0000000000404d10 <fdisk_partition_end_follow_default@plt>:
  404d10:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404d14:	ldr	x17, [x16, #184]
  404d18:	add	x16, x16, #0xb8
  404d1c:	br	x17

0000000000404d20 <setupterm@plt>:
  404d20:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404d24:	ldr	x17, [x16, #192]
  404d28:	add	x16, x16, #0xc0
  404d2c:	br	x17

0000000000404d30 <strtoimax@plt>:
  404d30:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404d34:	ldr	x17, [x16, #200]
  404d38:	add	x16, x16, #0xc8
  404d3c:	br	x17

0000000000404d40 <fdisk_is_labeltype@plt>:
  404d40:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404d44:	ldr	x17, [x16, #208]
  404d48:	add	x16, x16, #0xd0
  404d4c:	br	x17

0000000000404d50 <use_default_colors@plt>:
  404d50:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404d54:	ldr	x17, [x16, #216]
  404d58:	add	x16, x16, #0xd8
  404d5c:	br	x17

0000000000404d60 <clearok@plt>:
  404d60:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404d64:	ldr	x17, [x16, #224]
  404d68:	add	x16, x16, #0xe0
  404d6c:	br	x17

0000000000404d70 <getegid@plt>:
  404d70:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404d74:	ldr	x17, [x16, #232]
  404d78:	add	x16, x16, #0xe8
  404d7c:	br	x17

0000000000404d80 <scols_print_table_to_string@plt>:
  404d80:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404d84:	ldr	x17, [x16, #240]
  404d88:	add	x16, x16, #0xf0
  404d8c:	br	x17

0000000000404d90 <fdisk_partition_to_string@plt>:
  404d90:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404d94:	ldr	x17, [x16, #248]
  404d98:	add	x16, x16, #0xf8
  404d9c:	br	x17

0000000000404da0 <strtod@plt>:
  404da0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404da4:	ldr	x17, [x16, #256]
  404da8:	add	x16, x16, #0x100
  404dac:	br	x17

0000000000404db0 <geteuid@plt>:
  404db0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404db4:	ldr	x17, [x16, #264]
  404db8:	add	x16, x16, #0x108
  404dbc:	br	x17

0000000000404dc0 <scols_table_enable_noheadings@plt>:
  404dc0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404dc4:	ldr	x17, [x16, #272]
  404dc8:	add	x16, x16, #0x110
  404dcc:	br	x17

0000000000404dd0 <fdisk_set_ask@plt>:
  404dd0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404dd4:	ldr	x17, [x16, #280]
  404dd8:	add	x16, x16, #0x118
  404ddc:	br	x17

0000000000404de0 <fdisk_new_script_from_file@plt>:
  404de0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404de4:	ldr	x17, [x16, #288]
  404de8:	add	x16, x16, #0x120
  404dec:	br	x17

0000000000404df0 <fdisk_is_readonly@plt>:
  404df0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404df4:	ldr	x17, [x16, #296]
  404df8:	add	x16, x16, #0x128
  404dfc:	br	x17

0000000000404e00 <scols_table_new_column@plt>:
  404e00:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404e04:	ldr	x17, [x16, #304]
  404e08:	add	x16, x16, #0x130
  404e0c:	br	x17

0000000000404e10 <nl@plt>:
  404e10:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404e14:	ldr	x17, [x16, #312]
  404e18:	add	x16, x16, #0x138
  404e1c:	br	x17

0000000000404e20 <scols_free_iter@plt>:
  404e20:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404e24:	ldr	x17, [x16, #320]
  404e28:	add	x16, x16, #0x140
  404e2c:	br	x17

0000000000404e30 <fdisk_field_get_width@plt>:
  404e30:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404e34:	ldr	x17, [x16, #328]
  404e38:	add	x16, x16, #0x148
  404e3c:	br	x17

0000000000404e40 <fdisk_device_is_used@plt>:
  404e40:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404e44:	ldr	x17, [x16, #336]
  404e48:	add	x16, x16, #0x150
  404e4c:	br	x17

0000000000404e50 <wattr_on@plt>:
  404e50:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404e54:	ldr	x17, [x16, #344]
  404e58:	add	x16, x16, #0x158
  404e5c:	br	x17

0000000000404e60 <fdisk_reread_partition_table@plt>:
  404e60:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404e64:	ldr	x17, [x16, #352]
  404e68:	add	x16, x16, #0x160
  404e6c:	br	x17

0000000000404e70 <has_colors@plt>:
  404e70:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404e74:	ldr	x17, [x16, #360]
  404e78:	add	x16, x16, #0x168
  404e7c:	br	x17

0000000000404e80 <waddch@plt>:
  404e80:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404e84:	ldr	x17, [x16, #368]
  404e88:	add	x16, x16, #0x170
  404e8c:	br	x17

0000000000404e90 <fdisk_table_get_partition@plt>:
  404e90:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404e94:	ldr	x17, [x16, #376]
  404e98:	add	x16, x16, #0x178
  404e9c:	br	x17

0000000000404ea0 <fdisk_partition_partno_follow_default@plt>:
  404ea0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404ea4:	ldr	x17, [x16, #384]
  404ea8:	add	x16, x16, #0x180
  404eac:	br	x17

0000000000404eb0 <sprintf@plt>:
  404eb0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404eb4:	ldr	x17, [x16, #392]
  404eb8:	add	x16, x16, #0x188
  404ebc:	br	x17

0000000000404ec0 <getuid@plt>:
  404ec0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404ec4:	ldr	x17, [x16, #400]
  404ec8:	add	x16, x16, #0x190
  404ecc:	br	x17

0000000000404ed0 <opendir@plt>:
  404ed0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404ed4:	ldr	x17, [x16, #408]
  404ed8:	add	x16, x16, #0x198
  404edc:	br	x17

0000000000404ee0 <__cxa_atexit@plt>:
  404ee0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404ee4:	ldr	x17, [x16, #416]
  404ee8:	add	x16, x16, #0x1a0
  404eec:	br	x17

0000000000404ef0 <cbreak@plt>:
  404ef0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404ef4:	ldr	x17, [x16, #424]
  404ef8:	add	x16, x16, #0x1a8
  404efc:	br	x17

0000000000404f00 <fputc@plt>:
  404f00:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404f04:	ldr	x17, [x16, #432]
  404f08:	add	x16, x16, #0x1b0
  404f0c:	br	x17

0000000000404f10 <fdisk_apply_script@plt>:
  404f10:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404f14:	ldr	x17, [x16, #440]
  404f18:	add	x16, x16, #0x1b8
  404f1c:	br	x17

0000000000404f20 <qsort@plt>:
  404f20:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404f24:	ldr	x17, [x16, #448]
  404f28:	add	x16, x16, #0x1c0
  404f2c:	br	x17

0000000000404f30 <fdisk_label_has_code_parttypes@plt>:
  404f30:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404f34:	ldr	x17, [x16, #456]
  404f38:	add	x16, x16, #0x1c8
  404f3c:	br	x17

0000000000404f40 <waddnstr@plt>:
  404f40:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404f44:	ldr	x17, [x16, #464]
  404f48:	add	x16, x16, #0x1d0
  404f4c:	br	x17

0000000000404f50 <asprintf@plt>:
  404f50:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404f54:	ldr	x17, [x16, #472]
  404f58:	add	x16, x16, #0x1d8
  404f5c:	br	x17

0000000000404f60 <fdisk_write_disklabel@plt>:
  404f60:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404f64:	ldr	x17, [x16, #480]
  404f68:	add	x16, x16, #0x1e0
  404f6c:	br	x17

0000000000404f70 <fdisk_assign_device@plt>:
  404f70:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404f74:	ldr	x17, [x16, #488]
  404f78:	add	x16, x16, #0x1e8
  404f7c:	br	x17

0000000000404f80 <scols_line_get_parent@plt>:
  404f80:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404f84:	ldr	x17, [x16, #496]
  404f88:	add	x16, x16, #0x1f0
  404f8c:	br	x17

0000000000404f90 <mnt_table_parse_mtab@plt>:
  404f90:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404f94:	ldr	x17, [x16, #504]
  404f98:	add	x16, x16, #0x1f8
  404f9c:	br	x17

0000000000404fa0 <fdisk_field_get_id@plt>:
  404fa0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404fa4:	ldr	x17, [x16, #512]
  404fa8:	add	x16, x16, #0x200
  404fac:	br	x17

0000000000404fb0 <snprintf@plt>:
  404fb0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404fb4:	ldr	x17, [x16, #520]
  404fb8:	add	x16, x16, #0x208
  404fbc:	br	x17

0000000000404fc0 <localeconv@plt>:
  404fc0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404fc4:	ldr	x17, [x16, #528]
  404fc8:	add	x16, x16, #0x210
  404fcc:	br	x17

0000000000404fd0 <fdisk_partition_size_explicit@plt>:
  404fd0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404fd4:	ldr	x17, [x16, #536]
  404fd8:	add	x16, x16, #0x218
  404fdc:	br	x17

0000000000404fe0 <fileno@plt>:
  404fe0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404fe4:	ldr	x17, [x16, #544]
  404fe8:	add	x16, x16, #0x220
  404fec:	br	x17

0000000000404ff0 <wborder@plt>:
  404ff0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  404ff4:	ldr	x17, [x16, #552]
  404ff8:	add	x16, x16, #0x228
  404ffc:	br	x17

0000000000405000 <fdisk_reset_table@plt>:
  405000:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405004:	ldr	x17, [x16, #560]
  405008:	add	x16, x16, #0x230
  40500c:	br	x17

0000000000405010 <wclrtoeol@plt>:
  405010:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405014:	ldr	x17, [x16, #568]
  405018:	add	x16, x16, #0x238
  40501c:	br	x17

0000000000405020 <mvcur@plt>:
  405020:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405024:	ldr	x17, [x16, #576]
  405028:	add	x16, x16, #0x240
  40502c:	br	x17

0000000000405030 <fdisk_unref_table@plt>:
  405030:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405034:	ldr	x17, [x16, #584]
  405038:	add	x16, x16, #0x248
  40503c:	br	x17

0000000000405040 <init_pair@plt>:
  405040:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405044:	ldr	x17, [x16, #592]
  405048:	add	x16, x16, #0x250
  40504c:	br	x17

0000000000405050 <fdisk_label_get_field@plt>:
  405050:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405054:	ldr	x17, [x16, #600]
  405058:	add	x16, x16, #0x258
  40505c:	br	x17

0000000000405060 <fclose@plt>:
  405060:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405064:	ldr	x17, [x16, #608]
  405068:	add	x16, x16, #0x260
  40506c:	br	x17

0000000000405070 <fdisk_set_partition_type@plt>:
  405070:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405074:	ldr	x17, [x16, #616]
  405078:	add	x16, x16, #0x268
  40507c:	br	x17

0000000000405080 <atoi@plt>:
  405080:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405084:	ldr	x17, [x16, #624]
  405088:	add	x16, x16, #0x270
  40508c:	br	x17

0000000000405090 <getpid@plt>:
  405090:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405094:	ldr	x17, [x16, #632]
  405098:	add	x16, x16, #0x278
  40509c:	br	x17

00000000004050a0 <strtok_r@plt>:
  4050a0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4050a4:	ldr	x17, [x16, #640]
  4050a8:	add	x16, x16, #0x280
  4050ac:	br	x17

00000000004050b0 <fopen@plt>:
  4050b0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4050b4:	ldr	x17, [x16, #648]
  4050b8:	add	x16, x16, #0x288
  4050bc:	br	x17

00000000004050c0 <malloc@plt>:
  4050c0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4050c4:	ldr	x17, [x16, #656]
  4050c8:	add	x16, x16, #0x290
  4050cc:	br	x17

00000000004050d0 <fdisk_deassign_device@plt>:
  4050d0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4050d4:	ldr	x17, [x16, #664]
  4050d8:	add	x16, x16, #0x298
  4050dc:	br	x17

00000000004050e0 <wrefresh@plt>:
  4050e0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4050e4:	ldr	x17, [x16, #672]
  4050e8:	add	x16, x16, #0x2a0
  4050ec:	br	x17

00000000004050f0 <keypad@plt>:
  4050f0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4050f4:	ldr	x17, [x16, #680]
  4050f8:	add	x16, x16, #0x2a8
  4050fc:	br	x17

0000000000405100 <initscr@plt>:
  405100:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405104:	ldr	x17, [x16, #688]
  405108:	add	x16, x16, #0x2b0
  40510c:	br	x17

0000000000405110 <wcwidth@plt>:
  405110:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405114:	ldr	x17, [x16, #696]
  405118:	add	x16, x16, #0x2b8
  40511c:	br	x17

0000000000405120 <subwin@plt>:
  405120:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405124:	ldr	x17, [x16, #704]
  405128:	add	x16, x16, #0x2c0
  40512c:	br	x17

0000000000405130 <mnt_new_table@plt>:
  405130:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405134:	ldr	x17, [x16, #712]
  405138:	add	x16, x16, #0x2c8
  40513c:	br	x17

0000000000405140 <fdisk_unref_partition@plt>:
  405140:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405144:	ldr	x17, [x16, #720]
  405148:	add	x16, x16, #0x2d0
  40514c:	br	x17

0000000000405150 <fdisk_get_devname@plt>:
  405150:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405154:	ldr	x17, [x16, #728]
  405158:	add	x16, x16, #0x2d8
  40515c:	br	x17

0000000000405160 <sigemptyset@plt>:
  405160:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405164:	ldr	x17, [x16, #736]
  405168:	add	x16, x16, #0x2e0
  40516c:	br	x17

0000000000405170 <start_color@plt>:
  405170:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405174:	ldr	x17, [x16, #744]
  405178:	add	x16, x16, #0x2e8
  40517c:	br	x17

0000000000405180 <strncmp@plt>:
  405180:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405184:	ldr	x17, [x16, #752]
  405188:	add	x16, x16, #0x2f0
  40518c:	br	x17

0000000000405190 <bindtextdomain@plt>:
  405190:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405194:	ldr	x17, [x16, #760]
  405198:	add	x16, x16, #0x2f8
  40519c:	br	x17

00000000004051a0 <fdisk_partition_is_container@plt>:
  4051a0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4051a4:	ldr	x17, [x16, #768]
  4051a8:	add	x16, x16, #0x300
  4051ac:	br	x17

00000000004051b0 <fdisk_label_get_name@plt>:
  4051b0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4051b4:	ldr	x17, [x16, #776]
  4051b8:	add	x16, x16, #0x308
  4051bc:	br	x17

00000000004051c0 <__libc_start_main@plt>:
  4051c0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4051c4:	ldr	x17, [x16, #784]
  4051c8:	add	x16, x16, #0x310
  4051cc:	br	x17

00000000004051d0 <fgetc@plt>:
  4051d0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4051d4:	ldr	x17, [x16, #792]
  4051d8:	add	x16, x16, #0x318
  4051dc:	br	x17

00000000004051e0 <memset@plt>:
  4051e0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4051e4:	ldr	x17, [x16, #800]
  4051e8:	add	x16, x16, #0x320
  4051ec:	br	x17

00000000004051f0 <wattr_off@plt>:
  4051f0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4051f4:	ldr	x17, [x16, #808]
  4051f8:	add	x16, x16, #0x328
  4051fc:	br	x17

0000000000405200 <fdisk_script_read_context@plt>:
  405200:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405204:	ldr	x17, [x16, #816]
  405208:	add	x16, x16, #0x330
  40520c:	br	x17

0000000000405210 <scols_new_table@plt>:
  405210:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405214:	ldr	x17, [x16, #824]
  405218:	add	x16, x16, #0x338
  40521c:	br	x17

0000000000405220 <fdisk_parttype_get_string@plt>:
  405220:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405224:	ldr	x17, [x16, #832]
  405228:	add	x16, x16, #0x340
  40522c:	br	x17

0000000000405230 <fdisk_script_write_file@plt>:
  405230:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405234:	ldr	x17, [x16, #840]
  405238:	add	x16, x16, #0x348
  40523c:	br	x17

0000000000405240 <scols_line_set_userdata@plt>:
  405240:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405244:	ldr	x17, [x16, #848]
  405248:	add	x16, x16, #0x350
  40524c:	br	x17

0000000000405250 <fdisk_ask_get_type@plt>:
  405250:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405254:	ldr	x17, [x16, #856]
  405258:	add	x16, x16, #0x358
  40525c:	br	x17

0000000000405260 <calloc@plt>:
  405260:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405264:	ldr	x17, [x16, #864]
  405268:	add	x16, x16, #0x360
  40526c:	br	x17

0000000000405270 <fdisk_partition_get_partno@plt>:
  405270:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405274:	ldr	x17, [x16, #872]
  405278:	add	x16, x16, #0x368
  40527c:	br	x17

0000000000405280 <fdisk_toggle_partition_flag@plt>:
  405280:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405284:	ldr	x17, [x16, #880]
  405288:	add	x16, x16, #0x370
  40528c:	br	x17

0000000000405290 <fdisk_unref_context@plt>:
  405290:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405294:	ldr	x17, [x16, #888]
  405298:	add	x16, x16, #0x378
  40529c:	br	x17

00000000004052a0 <mnt_fs_get_target@plt>:
  4052a0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4052a4:	ldr	x17, [x16, #896]
  4052a8:	add	x16, x16, #0x380
  4052ac:	br	x17

00000000004052b0 <bsearch@plt>:
  4052b0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4052b4:	ldr	x17, [x16, #904]
  4052b8:	add	x16, x16, #0x388
  4052bc:	br	x17

00000000004052c0 <strcasecmp@plt>:
  4052c0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4052c4:	ldr	x17, [x16, #912]
  4052c8:	add	x16, x16, #0x390
  4052cc:	br	x17

00000000004052d0 <readdir@plt>:
  4052d0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4052d4:	ldr	x17, [x16, #920]
  4052d8:	add	x16, x16, #0x398
  4052dc:	br	x17

00000000004052e0 <fdisk_get_nlabels@plt>:
  4052e0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4052e4:	ldr	x17, [x16, #928]
  4052e8:	add	x16, x16, #0x3a0
  4052ec:	br	x17

00000000004052f0 <realloc@plt>:
  4052f0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4052f4:	ldr	x17, [x16, #936]
  4052f8:	add	x16, x16, #0x3a8
  4052fc:	br	x17

0000000000405300 <beep@plt>:
  405300:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405304:	ldr	x17, [x16, #944]
  405308:	add	x16, x16, #0x3b0
  40530c:	br	x17

0000000000405310 <fdisk_set_partition@plt>:
  405310:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405314:	ldr	x17, [x16, #952]
  405318:	add	x16, x16, #0x3b8
  40531c:	br	x17

0000000000405320 <strdup@plt>:
  405320:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405324:	ldr	x17, [x16, #960]
  405328:	add	x16, x16, #0x3c0
  40532c:	br	x17

0000000000405330 <scols_table_new_line@plt>:
  405330:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405334:	ldr	x17, [x16, #968]
  405338:	add	x16, x16, #0x3c8
  40533c:	br	x17

0000000000405340 <closedir@plt>:
  405340:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405344:	ldr	x17, [x16, #976]
  405348:	add	x16, x16, #0x3d0
  40534c:	br	x17

0000000000405350 <scols_unref_table@plt>:
  405350:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405354:	ldr	x17, [x16, #984]
  405358:	add	x16, x16, #0x3d8
  40535c:	br	x17

0000000000405360 <close@plt>:
  405360:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405364:	ldr	x17, [x16, #992]
  405368:	add	x16, x16, #0x3e0
  40536c:	br	x17

0000000000405370 <fdisk_ask_menu_get_item@plt>:
  405370:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405374:	ldr	x17, [x16, #1000]
  405378:	add	x16, x16, #0x3e8
  40537c:	br	x17

0000000000405380 <sigaction@plt>:
  405380:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405384:	ldr	x17, [x16, #1008]
  405388:	add	x16, x16, #0x3f0
  40538c:	br	x17

0000000000405390 <strrchr@plt>:
  405390:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405394:	ldr	x17, [x16, #1016]
  405398:	add	x16, x16, #0x3f8
  40539c:	br	x17

00000000004053a0 <fdisk_get_disklabel_id@plt>:
  4053a0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4053a4:	ldr	x17, [x16, #1024]
  4053a8:	add	x16, x16, #0x400
  4053ac:	br	x17

00000000004053b0 <fdisk_field_get_name@plt>:
  4053b0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4053b4:	ldr	x17, [x16, #1032]
  4053b8:	add	x16, x16, #0x408
  4053bc:	br	x17

00000000004053c0 <nonl@plt>:
  4053c0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4053c4:	ldr	x17, [x16, #1040]
  4053c8:	add	x16, x16, #0x410
  4053cc:	br	x17

00000000004053d0 <__gmon_start__@plt>:
  4053d0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4053d4:	ldr	x17, [x16, #1048]
  4053d8:	add	x16, x16, #0x418
  4053dc:	br	x17

00000000004053e0 <strtoumax@plt>:
  4053e0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4053e4:	ldr	x17, [x16, #1056]
  4053e8:	add	x16, x16, #0x420
  4053ec:	br	x17

00000000004053f0 <delwin@plt>:
  4053f0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4053f4:	ldr	x17, [x16, #1064]
  4053f8:	add	x16, x16, #0x428
  4053fc:	br	x17

0000000000405400 <fdisk_label_get_fields_ids@plt>:
  405400:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405404:	ldr	x17, [x16, #1072]
  405408:	add	x16, x16, #0x430
  40540c:	br	x17

0000000000405410 <abort@plt>:
  405410:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405414:	ldr	x17, [x16, #1080]
  405418:	add	x16, x16, #0x438
  40541c:	br	x17

0000000000405420 <fdisk_ref_partition@plt>:
  405420:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405424:	ldr	x17, [x16, #1088]
  405428:	add	x16, x16, #0x440
  40542c:	br	x17

0000000000405430 <scols_table_is_empty@plt>:
  405430:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405434:	ldr	x17, [x16, #1096]
  405438:	add	x16, x16, #0x448
  40543c:	br	x17

0000000000405440 <fdisk_label_is_disabled@plt>:
  405440:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405444:	ldr	x17, [x16, #1104]
  405448:	add	x16, x16, #0x450
  40544c:	br	x17

0000000000405450 <access@plt>:
  405450:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405454:	ldr	x17, [x16, #1112]
  405458:	add	x16, x16, #0x458
  40545c:	br	x17

0000000000405460 <scols_table_next_line@plt>:
  405460:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405464:	ldr	x17, [x16, #1120]
  405468:	add	x16, x16, #0x460
  40546c:	br	x17

0000000000405470 <feof@plt>:
  405470:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405474:	ldr	x17, [x16, #1128]
  405478:	add	x16, x16, #0x468
  40547c:	br	x17

0000000000405480 <puts@plt>:
  405480:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405484:	ldr	x17, [x16, #1136]
  405488:	add	x16, x16, #0x470
  40548c:	br	x17

0000000000405490 <textdomain@plt>:
  405490:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405494:	ldr	x17, [x16, #1144]
  405498:	add	x16, x16, #0x478
  40549c:	br	x17

00000000004054a0 <getopt_long@plt>:
  4054a0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4054a4:	ldr	x17, [x16, #1152]
  4054a8:	add	x16, x16, #0x480
  4054ac:	br	x17

00000000004054b0 <fdisk_label_get_nparttypes@plt>:
  4054b0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4054b4:	ldr	x17, [x16, #1160]
  4054b8:	add	x16, x16, #0x488
  4054bc:	br	x17

00000000004054c0 <strcmp@plt>:
  4054c0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4054c4:	ldr	x17, [x16, #1168]
  4054c8:	add	x16, x16, #0x490
  4054cc:	br	x17

00000000004054d0 <warn@plt>:
  4054d0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4054d4:	ldr	x17, [x16, #1176]
  4054d8:	add	x16, x16, #0x498
  4054dc:	br	x17

00000000004054e0 <fdisk_table_add_partition@plt>:
  4054e0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4054e4:	ldr	x17, [x16, #1184]
  4054e8:	add	x16, x16, #0x4a0
  4054ec:	br	x17

00000000004054f0 <__ctype_b_loc@plt>:
  4054f0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4054f4:	ldr	x17, [x16, #1192]
  4054f8:	add	x16, x16, #0x4a8
  4054fc:	br	x17

0000000000405500 <fdisk_has_label@plt>:
  405500:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405504:	ldr	x17, [x16, #1200]
  405508:	add	x16, x16, #0x4b0
  40550c:	br	x17

0000000000405510 <mnt_new_cache@plt>:
  405510:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405514:	ldr	x17, [x16, #1208]
  405518:	add	x16, x16, #0x4b8
  40551c:	br	x17

0000000000405520 <strtol@plt>:
  405520:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405524:	ldr	x17, [x16, #1216]
  405528:	add	x16, x16, #0x4c0
  40552c:	br	x17

0000000000405530 <wctomb@plt>:
  405530:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405534:	ldr	x17, [x16, #1224]
  405538:	add	x16, x16, #0x4c8
  40553c:	br	x17

0000000000405540 <scols_table_enable_maxout@plt>:
  405540:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405544:	ldr	x17, [x16, #1232]
  405548:	add	x16, x16, #0x4d0
  40554c:	br	x17

0000000000405550 <mnt_unref_cache@plt>:
  405550:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405554:	ldr	x17, [x16, #1240]
  405558:	add	x16, x16, #0x4d8
  40555c:	br	x17

0000000000405560 <free@plt>:
  405560:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405564:	ldr	x17, [x16, #1248]
  405568:	add	x16, x16, #0x4e0
  40556c:	br	x17

0000000000405570 <__ctype_get_mb_cur_max@plt>:
  405570:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405574:	ldr	x17, [x16, #1256]
  405578:	add	x16, x16, #0x4e8
  40557c:	br	x17

0000000000405580 <getgid@plt>:
  405580:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405584:	ldr	x17, [x16, #1264]
  405588:	add	x16, x16, #0x4f0
  40558c:	br	x17

0000000000405590 <mempcpy@plt>:
  405590:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405594:	ldr	x17, [x16, #1272]
  405598:	add	x16, x16, #0x4f8
  40559c:	br	x17

00000000004055a0 <scols_table_get_nlines@plt>:
  4055a0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4055a4:	ldr	x17, [x16, #1280]
  4055a8:	add	x16, x16, #0x500
  4055ac:	br	x17

00000000004055b0 <mnt_table_set_cache@plt>:
  4055b0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4055b4:	ldr	x17, [x16, #1288]
  4055b8:	add	x16, x16, #0x508
  4055bc:	br	x17

00000000004055c0 <fdisk_add_partition@plt>:
  4055c0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4055c4:	ldr	x17, [x16, #1296]
  4055c8:	add	x16, x16, #0x510
  4055cc:	br	x17

00000000004055d0 <fdisk_ask_print_get_mesg@plt>:
  4055d0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4055d4:	ldr	x17, [x16, #1304]
  4055d8:	add	x16, x16, #0x518
  4055dc:	br	x17

00000000004055e0 <vasprintf@plt>:
  4055e0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4055e4:	ldr	x17, [x16, #1312]
  4055e8:	add	x16, x16, #0x520
  4055ec:	br	x17

00000000004055f0 <mnt_table_find_tag@plt>:
  4055f0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4055f4:	ldr	x17, [x16, #1320]
  4055f8:	add	x16, x16, #0x528
  4055fc:	br	x17

0000000000405600 <strndup@plt>:
  405600:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405604:	ldr	x17, [x16, #1328]
  405608:	add	x16, x16, #0x530
  40560c:	br	x17

0000000000405610 <strspn@plt>:
  405610:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405614:	ldr	x17, [x16, #1336]
  405618:	add	x16, x16, #0x538
  40561c:	br	x17

0000000000405620 <scols_line_get_userdata@plt>:
  405620:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405624:	ldr	x17, [x16, #1344]
  405628:	add	x16, x16, #0x540
  40562c:	br	x17

0000000000405630 <fdisk_table_get_nents@plt>:
  405630:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405634:	ldr	x17, [x16, #1352]
  405638:	add	x16, x16, #0x548
  40563c:	br	x17

0000000000405640 <strchr@plt>:
  405640:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405644:	ldr	x17, [x16, #1360]
  405648:	add	x16, x16, #0x550
  40564c:	br	x17

0000000000405650 <scols_line_next_child@plt>:
  405650:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405654:	ldr	x17, [x16, #1368]
  405658:	add	x16, x16, #0x558
  40565c:	br	x17

0000000000405660 <scols_line_has_children@plt>:
  405660:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405664:	ldr	x17, [x16, #1376]
  405668:	add	x16, x16, #0x560
  40566c:	br	x17

0000000000405670 <fdisk_table_wrong_order@plt>:
  405670:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405674:	ldr	x17, [x16, #1384]
  405678:	add	x16, x16, #0x568
  40567c:	br	x17

0000000000405680 <fdisk_get_freespaces@plt>:
  405680:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405684:	ldr	x17, [x16, #1392]
  405688:	add	x16, x16, #0x570
  40568c:	br	x17

0000000000405690 <fdisk_table_next_partition@plt>:
  405690:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405694:	ldr	x17, [x16, #1400]
  405698:	add	x16, x16, #0x578
  40569c:	br	x17

00000000004056a0 <fdisk_new_partition@plt>:
  4056a0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4056a4:	ldr	x17, [x16, #1408]
  4056a8:	add	x16, x16, #0x580
  4056ac:	br	x17

00000000004056b0 <fwrite@plt>:
  4056b0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4056b4:	ldr	x17, [x16, #1416]
  4056b8:	add	x16, x16, #0x588
  4056bc:	br	x17

00000000004056c0 <fdisk_get_collision@plt>:
  4056c0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4056c4:	ldr	x17, [x16, #1424]
  4056c8:	add	x16, x16, #0x590
  4056cc:	br	x17

00000000004056d0 <fdisk_get_sector_size@plt>:
  4056d0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4056d4:	ldr	x17, [x16, #1432]
  4056d8:	add	x16, x16, #0x598
  4056dc:	br	x17

00000000004056e0 <fflush@plt>:
  4056e0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4056e4:	ldr	x17, [x16, #1440]
  4056e8:	add	x16, x16, #0x5a0
  4056ec:	br	x17

00000000004056f0 <endwin@plt>:
  4056f0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4056f4:	ldr	x17, [x16, #1448]
  4056f8:	add	x16, x16, #0x5a8
  4056fc:	br	x17

0000000000405700 <fdisk_field_is_number@plt>:
  405700:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405704:	ldr	x17, [x16, #1456]
  405708:	add	x16, x16, #0x5b0
  40570c:	br	x17

0000000000405710 <wgetch@plt>:
  405710:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405714:	ldr	x17, [x16, #1464]
  405718:	add	x16, x16, #0x5b8
  40571c:	br	x17

0000000000405720 <wget_wch@plt>:
  405720:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405724:	ldr	x17, [x16, #1472]
  405728:	add	x16, x16, #0x5c0
  40572c:	br	x17

0000000000405730 <fdisk_free_iter@plt>:
  405730:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405734:	ldr	x17, [x16, #1480]
  405738:	add	x16, x16, #0x5c8
  40573c:	br	x17

0000000000405740 <wclear@plt>:
  405740:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405744:	ldr	x17, [x16, #1488]
  405748:	add	x16, x16, #0x5d0
  40574c:	br	x17

0000000000405750 <fdisk_parttype_get_code@plt>:
  405750:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405754:	ldr	x17, [x16, #1496]
  405758:	add	x16, x16, #0x5d8
  40575c:	br	x17

0000000000405760 <warnx@plt>:
  405760:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405764:	ldr	x17, [x16, #1504]
  405768:	add	x16, x16, #0x5e0
  40576c:	br	x17

0000000000405770 <fdisk_partition_is_freespace@plt>:
  405770:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405774:	ldr	x17, [x16, #1512]
  405778:	add	x16, x16, #0x5e8
  40577c:	br	x17

0000000000405780 <isatty@plt>:
  405780:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405784:	ldr	x17, [x16, #1520]
  405788:	add	x16, x16, #0x5f0
  40578c:	br	x17

0000000000405790 <fdisk_next_label@plt>:
  405790:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405794:	ldr	x17, [x16, #1528]
  405798:	add	x16, x16, #0x5f8
  40579c:	br	x17

00000000004057a0 <wcstombs@plt>:
  4057a0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4057a4:	ldr	x17, [x16, #1536]
  4057a8:	add	x16, x16, #0x600
  4057ac:	br	x17

00000000004057b0 <fdisk_new_script@plt>:
  4057b0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4057b4:	ldr	x17, [x16, #1544]
  4057b8:	add	x16, x16, #0x608
  4057bc:	br	x17

00000000004057c0 <fdisk_partition_has_start@plt>:
  4057c0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4057c4:	ldr	x17, [x16, #1552]
  4057c8:	add	x16, x16, #0x610
  4057cc:	br	x17

00000000004057d0 <fdisk_get_label@plt>:
  4057d0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4057d4:	ldr	x17, [x16, #1560]
  4057d8:	add	x16, x16, #0x618
  4057dc:	br	x17

00000000004057e0 <fdisk_unref_script@plt>:
  4057e0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4057e4:	ldr	x17, [x16, #1568]
  4057e8:	add	x16, x16, #0x620
  4057ec:	br	x17

00000000004057f0 <fdisk_new_iter@plt>:
  4057f0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4057f4:	ldr	x17, [x16, #1576]
  4057f8:	add	x16, x16, #0x628
  4057fc:	br	x17

0000000000405800 <noecho@plt>:
  405800:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405804:	ldr	x17, [x16, #1584]
  405808:	add	x16, x16, #0x630
  40580c:	br	x17

0000000000405810 <scols_new_iter@plt>:
  405810:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405814:	ldr	x17, [x16, #1592]
  405818:	add	x16, x16, #0x638
  40581c:	br	x17

0000000000405820 <fdisk_label_get_type@plt>:
  405820:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405824:	ldr	x17, [x16, #1600]
  405828:	add	x16, x16, #0x640
  40582c:	br	x17

0000000000405830 <__isoc99_sscanf@plt>:
  405830:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405834:	ldr	x17, [x16, #1608]
  405838:	add	x16, x16, #0x648
  40583c:	br	x17

0000000000405840 <fdisk_label_get_parttype@plt>:
  405840:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405844:	ldr	x17, [x16, #1616]
  405848:	add	x16, x16, #0x650
  40584c:	br	x17

0000000000405850 <fdisk_reread_changes@plt>:
  405850:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405854:	ldr	x17, [x16, #1624]
  405858:	add	x16, x16, #0x658
  40585c:	br	x17

0000000000405860 <fdisk_partition_set_size@plt>:
  405860:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405864:	ldr	x17, [x16, #1632]
  405868:	add	x16, x16, #0x660
  40586c:	br	x17

0000000000405870 <fdisk_partition_get_type@plt>:
  405870:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405874:	ldr	x17, [x16, #1640]
  405878:	add	x16, x16, #0x668
  40587c:	br	x17

0000000000405880 <strncpy@plt>:
  405880:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405884:	ldr	x17, [x16, #1648]
  405888:	add	x16, x16, #0x670
  40588c:	br	x17

0000000000405890 <errx@plt>:
  405890:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405894:	ldr	x17, [x16, #1656]
  405898:	add	x16, x16, #0x678
  40589c:	br	x17

00000000004058a0 <fdisk_create_disklabel@plt>:
  4058a0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4058a4:	ldr	x17, [x16, #1664]
  4058a8:	add	x16, x16, #0x680
  4058ac:	br	x17

00000000004058b0 <iswprint@plt>:
  4058b0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4058b4:	ldr	x17, [x16, #1672]
  4058b8:	add	x16, x16, #0x688
  4058bc:	br	x17

00000000004058c0 <wmove@plt>:
  4058c0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4058c4:	ldr	x17, [x16, #1680]
  4058c8:	add	x16, x16, #0x690
  4058cc:	br	x17

00000000004058d0 <strcspn@plt>:
  4058d0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4058d4:	ldr	x17, [x16, #1688]
  4058d8:	add	x16, x16, #0x698
  4058dc:	br	x17

00000000004058e0 <vfprintf@plt>:
  4058e0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4058e4:	ldr	x17, [x16, #1696]
  4058e8:	add	x16, x16, #0x6a0
  4058ec:	br	x17

00000000004058f0 <printf@plt>:
  4058f0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4058f4:	ldr	x17, [x16, #1704]
  4058f8:	add	x16, x16, #0x6a8
  4058fc:	br	x17

0000000000405900 <mnt_table_parse_fstab@plt>:
  405900:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405904:	ldr	x17, [x16, #1712]
  405908:	add	x16, x16, #0x6b0
  40590c:	br	x17

0000000000405910 <__assert_fail@plt>:
  405910:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405914:	ldr	x17, [x16, #1720]
  405918:	add	x16, x16, #0x6b8
  40591c:	br	x17

0000000000405920 <__errno_location@plt>:
  405920:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405924:	ldr	x17, [x16, #1728]
  405928:	add	x16, x16, #0x6c0
  40592c:	br	x17

0000000000405930 <tolower@plt>:
  405930:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405934:	ldr	x17, [x16, #1736]
  405938:	add	x16, x16, #0x6c8
  40593c:	br	x17

0000000000405940 <getenv@plt>:
  405940:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405944:	ldr	x17, [x16, #1744]
  405948:	add	x16, x16, #0x6d0
  40594c:	br	x17

0000000000405950 <putchar@plt>:
  405950:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405954:	ldr	x17, [x16, #1752]
  405958:	add	x16, x16, #0x6d8
  40595c:	br	x17

0000000000405960 <fdisk_get_nsectors@plt>:
  405960:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405964:	ldr	x17, [x16, #1760]
  405968:	add	x16, x16, #0x6e0
  40596c:	br	x17

0000000000405970 <scols_table_enable_nowrap@plt>:
  405970:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405974:	ldr	x17, [x16, #1768]
  405978:	add	x16, x16, #0x6e8
  40597c:	br	x17

0000000000405980 <curs_set@plt>:
  405980:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405984:	ldr	x17, [x16, #1776]
  405988:	add	x16, x16, #0x6f0
  40598c:	br	x17

0000000000405990 <fdisk_ask_menu_get_nitems@plt>:
  405990:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405994:	ldr	x17, [x16, #1784]
  405998:	add	x16, x16, #0x6f8
  40599c:	br	x17

00000000004059a0 <fdisk_enable_wipe@plt>:
  4059a0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4059a4:	ldr	x17, [x16, #1792]
  4059a8:	add	x16, x16, #0x700
  4059ac:	br	x17

00000000004059b0 <tigetnum@plt>:
  4059b0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4059b4:	ldr	x17, [x16, #1800]
  4059b8:	add	x16, x16, #0x708
  4059bc:	br	x17

00000000004059c0 <fdisk_ask_menu_set_result@plt>:
  4059c0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4059c4:	ldr	x17, [x16, #1808]
  4059c8:	add	x16, x16, #0x710
  4059cc:	br	x17

00000000004059d0 <fdisk_init_debug@plt>:
  4059d0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4059d4:	ldr	x17, [x16, #1816]
  4059d8:	add	x16, x16, #0x718
  4059dc:	br	x17

00000000004059e0 <fdisk_get_partitions@plt>:
  4059e0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4059e4:	ldr	x17, [x16, #1824]
  4059e8:	add	x16, x16, #0x720
  4059ec:	br	x17

00000000004059f0 <gettext@plt>:
  4059f0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  4059f4:	ldr	x17, [x16, #1832]
  4059f8:	add	x16, x16, #0x728
  4059fc:	br	x17

0000000000405a00 <mvprintw@plt>:
  405a00:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405a04:	ldr	x17, [x16, #1840]
  405a08:	add	x16, x16, #0x730
  405a0c:	br	x17

0000000000405a10 <werase@plt>:
  405a10:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405a14:	ldr	x17, [x16, #1848]
  405a18:	add	x16, x16, #0x738
  405a1c:	br	x17

0000000000405a20 <fprintf@plt>:
  405a20:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405a24:	ldr	x17, [x16, #1856]
  405a28:	add	x16, x16, #0x740
  405a2c:	br	x17

0000000000405a30 <fgets@plt>:
  405a30:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405a34:	ldr	x17, [x16, #1864]
  405a38:	add	x16, x16, #0x748
  405a3c:	br	x17

0000000000405a40 <scols_init_debug@plt>:
  405a40:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405a44:	ldr	x17, [x16, #1872]
  405a48:	add	x16, x16, #0x750
  405a4c:	br	x17

0000000000405a50 <err@plt>:
  405a50:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405a54:	ldr	x17, [x16, #1880]
  405a58:	add	x16, x16, #0x758
  405a5c:	br	x17

0000000000405a60 <resizeterm@plt>:
  405a60:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405a64:	ldr	x17, [x16, #1888]
  405a68:	add	x16, x16, #0x760
  405a6c:	br	x17

0000000000405a70 <ioctl@plt>:
  405a70:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405a74:	ldr	x17, [x16, #1896]
  405a78:	add	x16, x16, #0x768
  405a7c:	br	x17

0000000000405a80 <setlocale@plt>:
  405a80:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405a84:	ldr	x17, [x16, #1904]
  405a88:	add	x16, x16, #0x770
  405a8c:	br	x17

0000000000405a90 <fdisk_partition_is_nested@plt>:
  405a90:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405a94:	ldr	x17, [x16, #1912]
  405a98:	add	x16, x16, #0x778
  405a9c:	br	x17

0000000000405aa0 <ferror@plt>:
  405aa0:	adrp	x16, 42a000 <ferror@plt+0x24560>
  405aa4:	ldr	x17, [x16, #1920]
  405aa8:	add	x16, x16, #0x780
  405aac:	br	x17

Disassembly of section .text:

0000000000405ab0 <.text>:
  405ab0:	mov	x29, #0x0                   	// #0
  405ab4:	mov	x30, #0x0                   	// #0
  405ab8:	mov	x5, x0
  405abc:	ldr	x1, [sp]
  405ac0:	add	x2, sp, #0x8
  405ac4:	mov	x6, sp
  405ac8:	movz	x0, #0x0, lsl #48
  405acc:	movk	x0, #0x0, lsl #32
  405ad0:	movk	x0, #0x40, lsl #16
  405ad4:	movk	x0, #0xe808
  405ad8:	movz	x3, #0x0, lsl #48
  405adc:	movk	x3, #0x0, lsl #32
  405ae0:	movk	x3, #0x41, lsl #16
  405ae4:	movk	x3, #0x5590
  405ae8:	movz	x4, #0x0, lsl #48
  405aec:	movk	x4, #0x0, lsl #32
  405af0:	movk	x4, #0x41, lsl #16
  405af4:	movk	x4, #0x5610
  405af8:	bl	4051c0 <__libc_start_main@plt>
  405afc:	bl	405410 <abort@plt>
  405b00:	adrp	x0, 429000 <ferror@plt+0x23560>
  405b04:	ldr	x0, [x0, #4064]
  405b08:	cbz	x0, 405b10 <ferror@plt+0x70>
  405b0c:	b	4053d0 <__gmon_start__@plt>
  405b10:	ret
  405b14:	stp	x29, x30, [sp, #-32]!
  405b18:	mov	x29, sp
  405b1c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  405b20:	add	x0, x0, #0xa30
  405b24:	str	x0, [sp, #24]
  405b28:	ldr	x0, [sp, #24]
  405b2c:	str	x0, [sp, #24]
  405b30:	ldr	x1, [sp, #24]
  405b34:	adrp	x0, 42a000 <ferror@plt+0x24560>
  405b38:	add	x0, x0, #0xa30
  405b3c:	cmp	x1, x0
  405b40:	b.eq	405b7c <ferror@plt+0xdc>  // b.none
  405b44:	adrp	x0, 415000 <ferror@plt+0xf560>
  405b48:	add	x0, x0, #0x640
  405b4c:	ldr	x0, [x0]
  405b50:	str	x0, [sp, #16]
  405b54:	ldr	x0, [sp, #16]
  405b58:	str	x0, [sp, #16]
  405b5c:	ldr	x0, [sp, #16]
  405b60:	cmp	x0, #0x0
  405b64:	b.eq	405b80 <ferror@plt+0xe0>  // b.none
  405b68:	ldr	x1, [sp, #16]
  405b6c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  405b70:	add	x0, x0, #0xa30
  405b74:	blr	x1
  405b78:	b	405b80 <ferror@plt+0xe0>
  405b7c:	nop
  405b80:	ldp	x29, x30, [sp], #32
  405b84:	ret
  405b88:	stp	x29, x30, [sp, #-48]!
  405b8c:	mov	x29, sp
  405b90:	adrp	x0, 42a000 <ferror@plt+0x24560>
  405b94:	add	x0, x0, #0xa30
  405b98:	str	x0, [sp, #40]
  405b9c:	ldr	x0, [sp, #40]
  405ba0:	str	x0, [sp, #40]
  405ba4:	ldr	x1, [sp, #40]
  405ba8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  405bac:	add	x0, x0, #0xa30
  405bb0:	sub	x0, x1, x0
  405bb4:	asr	x0, x0, #3
  405bb8:	lsr	x1, x0, #63
  405bbc:	add	x0, x1, x0
  405bc0:	asr	x0, x0, #1
  405bc4:	str	x0, [sp, #32]
  405bc8:	ldr	x0, [sp, #32]
  405bcc:	cmp	x0, #0x0
  405bd0:	b.eq	405c10 <ferror@plt+0x170>  // b.none
  405bd4:	adrp	x0, 415000 <ferror@plt+0xf560>
  405bd8:	add	x0, x0, #0x648
  405bdc:	ldr	x0, [x0]
  405be0:	str	x0, [sp, #24]
  405be4:	ldr	x0, [sp, #24]
  405be8:	str	x0, [sp, #24]
  405bec:	ldr	x0, [sp, #24]
  405bf0:	cmp	x0, #0x0
  405bf4:	b.eq	405c14 <ferror@plt+0x174>  // b.none
  405bf8:	ldr	x2, [sp, #24]
  405bfc:	ldr	x1, [sp, #32]
  405c00:	adrp	x0, 42a000 <ferror@plt+0x24560>
  405c04:	add	x0, x0, #0xa30
  405c08:	blr	x2
  405c0c:	b	405c14 <ferror@plt+0x174>
  405c10:	nop
  405c14:	ldp	x29, x30, [sp], #48
  405c18:	ret
  405c1c:	stp	x29, x30, [sp, #-16]!
  405c20:	mov	x29, sp
  405c24:	adrp	x0, 42a000 <ferror@plt+0x24560>
  405c28:	add	x0, x0, #0xc70
  405c2c:	ldrb	w0, [x0]
  405c30:	and	x0, x0, #0xff
  405c34:	cmp	x0, #0x0
  405c38:	b.ne	405c54 <ferror@plt+0x1b4>  // b.any
  405c3c:	bl	405b14 <ferror@plt+0x74>
  405c40:	adrp	x0, 42a000 <ferror@plt+0x24560>
  405c44:	add	x0, x0, #0xc70
  405c48:	mov	w1, #0x1                   	// #1
  405c4c:	strb	w1, [x0]
  405c50:	b	405c58 <ferror@plt+0x1b8>
  405c54:	nop
  405c58:	ldp	x29, x30, [sp], #16
  405c5c:	ret
  405c60:	stp	x29, x30, [sp, #-16]!
  405c64:	mov	x29, sp
  405c68:	bl	405b88 <ferror@plt+0xe8>
  405c6c:	nop
  405c70:	ldp	x29, x30, [sp], #16
  405c74:	ret
  405c78:	stp	x29, x30, [sp, #-48]!
  405c7c:	mov	x29, sp
  405c80:	str	x0, [sp, #24]
  405c84:	bl	405920 <__errno_location@plt>
  405c88:	str	wzr, [x0]
  405c8c:	ldr	x0, [sp, #24]
  405c90:	bl	405aa0 <ferror@plt>
  405c94:	cmp	w0, #0x0
  405c98:	b.ne	405cf4 <ferror@plt+0x254>  // b.any
  405c9c:	ldr	x0, [sp, #24]
  405ca0:	bl	4056e0 <fflush@plt>
  405ca4:	cmp	w0, #0x0
  405ca8:	b.ne	405cf4 <ferror@plt+0x254>  // b.any
  405cac:	ldr	x0, [sp, #24]
  405cb0:	bl	404fe0 <fileno@plt>
  405cb4:	str	w0, [sp, #44]
  405cb8:	ldr	w0, [sp, #44]
  405cbc:	cmp	w0, #0x0
  405cc0:	b.lt	405cfc <ferror@plt+0x25c>  // b.tstop
  405cc4:	ldr	w0, [sp, #44]
  405cc8:	bl	404cf0 <dup@plt>
  405ccc:	str	w0, [sp, #44]
  405cd0:	ldr	w0, [sp, #44]
  405cd4:	cmp	w0, #0x0
  405cd8:	b.lt	405cfc <ferror@plt+0x25c>  // b.tstop
  405cdc:	ldr	w0, [sp, #44]
  405ce0:	bl	405360 <close@plt>
  405ce4:	cmp	w0, #0x0
  405ce8:	b.ne	405cfc <ferror@plt+0x25c>  // b.any
  405cec:	mov	w0, #0x0                   	// #0
  405cf0:	b	405d1c <ferror@plt+0x27c>
  405cf4:	nop
  405cf8:	b	405d00 <ferror@plt+0x260>
  405cfc:	nop
  405d00:	bl	405920 <__errno_location@plt>
  405d04:	ldr	w0, [x0]
  405d08:	cmp	w0, #0x9
  405d0c:	b.ne	405d18 <ferror@plt+0x278>  // b.any
  405d10:	mov	w0, #0x0                   	// #0
  405d14:	b	405d1c <ferror@plt+0x27c>
  405d18:	mov	w0, #0xffffffff            	// #-1
  405d1c:	ldp	x29, x30, [sp], #48
  405d20:	ret
  405d24:	stp	x29, x30, [sp, #-16]!
  405d28:	mov	x29, sp
  405d2c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  405d30:	add	x0, x0, #0xc48
  405d34:	ldr	x0, [x0]
  405d38:	bl	405c78 <ferror@plt+0x1d8>
  405d3c:	cmp	w0, #0x0
  405d40:	b.eq	405d90 <ferror@plt+0x2f0>  // b.none
  405d44:	bl	405920 <__errno_location@plt>
  405d48:	ldr	w0, [x0]
  405d4c:	cmp	w0, #0x20
  405d50:	b.eq	405d90 <ferror@plt+0x2f0>  // b.none
  405d54:	bl	405920 <__errno_location@plt>
  405d58:	ldr	w0, [x0]
  405d5c:	cmp	w0, #0x0
  405d60:	b.eq	405d78 <ferror@plt+0x2d8>  // b.none
  405d64:	adrp	x0, 415000 <ferror@plt+0xf560>
  405d68:	add	x0, x0, #0x650
  405d6c:	bl	4059f0 <gettext@plt>
  405d70:	bl	4054d0 <warn@plt>
  405d74:	b	405d88 <ferror@plt+0x2e8>
  405d78:	adrp	x0, 415000 <ferror@plt+0xf560>
  405d7c:	add	x0, x0, #0x650
  405d80:	bl	4059f0 <gettext@plt>
  405d84:	bl	405760 <warnx@plt>
  405d88:	mov	w0, #0x1                   	// #1
  405d8c:	bl	404c20 <_exit@plt>
  405d90:	adrp	x0, 42a000 <ferror@plt+0x24560>
  405d94:	add	x0, x0, #0xc30
  405d98:	ldr	x0, [x0]
  405d9c:	bl	405c78 <ferror@plt+0x1d8>
  405da0:	cmp	w0, #0x0
  405da4:	b.eq	405db0 <ferror@plt+0x310>  // b.none
  405da8:	mov	w0, #0x1                   	// #1
  405dac:	bl	404c20 <_exit@plt>
  405db0:	nop
  405db4:	ldp	x29, x30, [sp], #16
  405db8:	ret
  405dbc:	stp	x29, x30, [sp, #-16]!
  405dc0:	mov	x29, sp
  405dc4:	adrp	x0, 405000 <fdisk_reset_table@plt>
  405dc8:	add	x0, x0, #0xd24
  405dcc:	bl	415618 <ferror@plt+0xfb78>
  405dd0:	nop
  405dd4:	ldp	x29, x30, [sp], #16
  405dd8:	ret
  405ddc:	stp	x29, x30, [sp, #-48]!
  405de0:	mov	x29, sp
  405de4:	str	x0, [sp, #24]
  405de8:	ldr	x0, [sp, #24]
  405dec:	bl	4050c0 <malloc@plt>
  405df0:	str	x0, [sp, #40]
  405df4:	ldr	x0, [sp, #40]
  405df8:	cmp	x0, #0x0
  405dfc:	b.ne	405e20 <ferror@plt+0x380>  // b.any
  405e00:	ldr	x0, [sp, #24]
  405e04:	cmp	x0, #0x0
  405e08:	b.eq	405e20 <ferror@plt+0x380>  // b.none
  405e0c:	ldr	x2, [sp, #24]
  405e10:	adrp	x0, 415000 <ferror@plt+0xf560>
  405e14:	add	x1, x0, #0x660
  405e18:	mov	w0, #0x1                   	// #1
  405e1c:	bl	405a50 <err@plt>
  405e20:	ldr	x0, [sp, #40]
  405e24:	ldp	x29, x30, [sp], #48
  405e28:	ret
  405e2c:	stp	x29, x30, [sp, #-48]!
  405e30:	mov	x29, sp
  405e34:	str	x0, [sp, #24]
  405e38:	str	x1, [sp, #16]
  405e3c:	ldr	x1, [sp, #16]
  405e40:	ldr	x0, [sp, #24]
  405e44:	bl	405260 <calloc@plt>
  405e48:	str	x0, [sp, #40]
  405e4c:	ldr	x0, [sp, #40]
  405e50:	cmp	x0, #0x0
  405e54:	b.ne	405e84 <ferror@plt+0x3e4>  // b.any
  405e58:	ldr	x0, [sp, #16]
  405e5c:	cmp	x0, #0x0
  405e60:	b.eq	405e84 <ferror@plt+0x3e4>  // b.none
  405e64:	ldr	x0, [sp, #24]
  405e68:	cmp	x0, #0x0
  405e6c:	b.eq	405e84 <ferror@plt+0x3e4>  // b.none
  405e70:	ldr	x2, [sp, #16]
  405e74:	adrp	x0, 415000 <ferror@plt+0xf560>
  405e78:	add	x1, x0, #0x660
  405e7c:	mov	w0, #0x1                   	// #1
  405e80:	bl	405a50 <err@plt>
  405e84:	ldr	x0, [sp, #40]
  405e88:	ldp	x29, x30, [sp], #48
  405e8c:	ret
  405e90:	stp	x29, x30, [sp, #-48]!
  405e94:	mov	x29, sp
  405e98:	str	x0, [sp, #24]
  405e9c:	ldr	x0, [sp, #24]
  405ea0:	cmp	x0, #0x0
  405ea4:	b.ne	405ec8 <ferror@plt+0x428>  // b.any
  405ea8:	adrp	x0, 416000 <ferror@plt+0x10560>
  405eac:	add	x3, x0, #0xa00
  405eb0:	mov	w2, #0x4a                  	// #74
  405eb4:	adrp	x0, 415000 <ferror@plt+0xf560>
  405eb8:	add	x1, x0, #0x680
  405ebc:	adrp	x0, 415000 <ferror@plt+0xf560>
  405ec0:	add	x0, x0, #0x698
  405ec4:	bl	405910 <__assert_fail@plt>
  405ec8:	ldr	x0, [sp, #24]
  405ecc:	bl	405320 <strdup@plt>
  405ed0:	str	x0, [sp, #40]
  405ed4:	ldr	x0, [sp, #40]
  405ed8:	cmp	x0, #0x0
  405edc:	b.ne	405ef0 <ferror@plt+0x450>  // b.any
  405ee0:	adrp	x0, 415000 <ferror@plt+0xf560>
  405ee4:	add	x1, x0, #0x6a0
  405ee8:	mov	w0, #0x1                   	// #1
  405eec:	bl	405a50 <err@plt>
  405ef0:	ldr	x0, [sp, #40]
  405ef4:	ldp	x29, x30, [sp], #48
  405ef8:	ret
  405efc:	stp	x29, x30, [sp, #-288]!
  405f00:	mov	x29, sp
  405f04:	str	x0, [sp, #56]
  405f08:	str	x1, [sp, #48]
  405f0c:	str	x2, [sp, #240]
  405f10:	str	x3, [sp, #248]
  405f14:	str	x4, [sp, #256]
  405f18:	str	x5, [sp, #264]
  405f1c:	str	x6, [sp, #272]
  405f20:	str	x7, [sp, #280]
  405f24:	str	q0, [sp, #112]
  405f28:	str	q1, [sp, #128]
  405f2c:	str	q2, [sp, #144]
  405f30:	str	q3, [sp, #160]
  405f34:	str	q4, [sp, #176]
  405f38:	str	q5, [sp, #192]
  405f3c:	str	q6, [sp, #208]
  405f40:	str	q7, [sp, #224]
  405f44:	add	x0, sp, #0x120
  405f48:	str	x0, [sp, #72]
  405f4c:	add	x0, sp, #0x120
  405f50:	str	x0, [sp, #80]
  405f54:	add	x0, sp, #0xf0
  405f58:	str	x0, [sp, #88]
  405f5c:	mov	w0, #0xffffffd0            	// #-48
  405f60:	str	w0, [sp, #96]
  405f64:	mov	w0, #0xffffff80            	// #-128
  405f68:	str	w0, [sp, #100]
  405f6c:	add	x2, sp, #0x10
  405f70:	add	x3, sp, #0x48
  405f74:	ldp	x0, x1, [x3]
  405f78:	stp	x0, x1, [x2]
  405f7c:	ldp	x0, x1, [x3, #16]
  405f80:	stp	x0, x1, [x2, #16]
  405f84:	add	x0, sp, #0x10
  405f88:	mov	x2, x0
  405f8c:	ldr	x1, [sp, #48]
  405f90:	ldr	x0, [sp, #56]
  405f94:	bl	4055e0 <vasprintf@plt>
  405f98:	str	w0, [sp, #108]
  405f9c:	ldr	w0, [sp, #108]
  405fa0:	cmp	w0, #0x0
  405fa4:	b.ge	405fb8 <ferror@plt+0x518>  // b.tcont
  405fa8:	adrp	x0, 415000 <ferror@plt+0xf560>
  405fac:	add	x1, x0, #0x6b8
  405fb0:	mov	w0, #0x1                   	// #1
  405fb4:	bl	405a50 <err@plt>
  405fb8:	ldr	w0, [sp, #108]
  405fbc:	ldp	x29, x30, [sp], #288
  405fc0:	ret
  405fc4:	stp	x29, x30, [sp, #-96]!
  405fc8:	mov	x29, sp
  405fcc:	str	x19, [sp, #16]
  405fd0:	str	x0, [sp, #72]
  405fd4:	str	x1, [sp, #64]
  405fd8:	mov	x19, x2
  405fdc:	add	x2, sp, #0x20
  405fe0:	mov	x3, x19
  405fe4:	ldp	x0, x1, [x3]
  405fe8:	stp	x0, x1, [x2]
  405fec:	ldp	x0, x1, [x3, #16]
  405ff0:	stp	x0, x1, [x2, #16]
  405ff4:	add	x0, sp, #0x20
  405ff8:	mov	x2, x0
  405ffc:	ldr	x1, [sp, #64]
  406000:	ldr	x0, [sp, #72]
  406004:	bl	4055e0 <vasprintf@plt>
  406008:	str	w0, [sp, #92]
  40600c:	ldr	w0, [sp, #92]
  406010:	cmp	w0, #0x0
  406014:	b.ge	406028 <ferror@plt+0x588>  // b.tcont
  406018:	adrp	x0, 415000 <ferror@plt+0xf560>
  40601c:	add	x1, x0, #0x6b8
  406020:	mov	w0, #0x1                   	// #1
  406024:	bl	405a50 <err@plt>
  406028:	ldr	w0, [sp, #92]
  40602c:	ldr	x19, [sp, #16]
  406030:	ldp	x29, x30, [sp], #96
  406034:	ret
  406038:	stp	x29, x30, [sp, #-288]!
  40603c:	mov	x29, sp
  406040:	str	x0, [sp, #56]
  406044:	str	x1, [sp, #232]
  406048:	str	x2, [sp, #240]
  40604c:	str	x3, [sp, #248]
  406050:	str	x4, [sp, #256]
  406054:	str	x5, [sp, #264]
  406058:	str	x6, [sp, #272]
  40605c:	str	x7, [sp, #280]
  406060:	str	q0, [sp, #96]
  406064:	str	q1, [sp, #112]
  406068:	str	q2, [sp, #128]
  40606c:	str	q3, [sp, #144]
  406070:	str	q4, [sp, #160]
  406074:	str	q5, [sp, #176]
  406078:	str	q6, [sp, #192]
  40607c:	str	q7, [sp, #208]
  406080:	add	x0, sp, #0x120
  406084:	str	x0, [sp, #64]
  406088:	add	x0, sp, #0x120
  40608c:	str	x0, [sp, #72]
  406090:	add	x0, sp, #0xe0
  406094:	str	x0, [sp, #80]
  406098:	mov	w0, #0xffffffc8            	// #-56
  40609c:	str	w0, [sp, #88]
  4060a0:	mov	w0, #0xffffff80            	// #-128
  4060a4:	str	w0, [sp, #92]
  4060a8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4060ac:	add	x0, x0, #0xc30
  4060b0:	ldr	x4, [x0]
  4060b4:	add	x2, sp, #0x10
  4060b8:	add	x3, sp, #0x40
  4060bc:	ldp	x0, x1, [x3]
  4060c0:	stp	x0, x1, [x2]
  4060c4:	ldp	x0, x1, [x3, #16]
  4060c8:	stp	x0, x1, [x2, #16]
  4060cc:	add	x0, sp, #0x10
  4060d0:	mov	x2, x0
  4060d4:	ldr	x1, [sp, #56]
  4060d8:	mov	x0, x4
  4060dc:	bl	4058e0 <vfprintf@plt>
  4060e0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4060e4:	add	x0, x0, #0xc30
  4060e8:	ldr	x0, [x0]
  4060ec:	mov	x1, x0
  4060f0:	mov	w0, #0xa                   	// #10
  4060f4:	bl	404f00 <fputc@plt>
  4060f8:	nop
  4060fc:	ldp	x29, x30, [sp], #288
  406100:	ret
  406104:	stp	x29, x30, [sp, #-80]!
  406108:	mov	x29, sp
  40610c:	str	x0, [sp, #24]
  406110:	str	x1, [sp, #16]
  406114:	add	x0, sp, #0x20
  406118:	mov	w2, #0x0                   	// #0
  40611c:	mov	x1, x0
  406120:	ldr	x0, [sp, #16]
  406124:	bl	404c30 <strtoul@plt>
  406128:	str	w0, [sp, #76]
  40612c:	ldr	x0, [sp, #32]
  406130:	cmp	x0, #0x0
  406134:	b.eq	40624c <ferror@plt+0x7ac>  // b.none
  406138:	ldr	x0, [sp, #32]
  40613c:	ldrsb	w0, [x0]
  406140:	cmp	w0, #0x0
  406144:	b.eq	40624c <ferror@plt+0x7ac>  // b.none
  406148:	ldr	x0, [sp, #24]
  40614c:	cmp	x0, #0x0
  406150:	b.eq	40624c <ferror@plt+0x7ac>  // b.none
  406154:	ldr	x0, [sp, #24]
  406158:	ldr	x0, [x0]
  40615c:	cmp	x0, #0x0
  406160:	b.eq	40624c <ferror@plt+0x7ac>  // b.none
  406164:	str	wzr, [sp, #76]
  406168:	ldr	x0, [sp, #16]
  40616c:	bl	405320 <strdup@plt>
  406170:	str	x0, [sp, #48]
  406174:	ldr	x0, [sp, #48]
  406178:	str	x0, [sp, #64]
  40617c:	ldr	x0, [sp, #64]
  406180:	cmp	x0, #0x0
  406184:	b.ne	406210 <ferror@plt+0x770>  // b.any
  406188:	ldr	w0, [sp, #76]
  40618c:	b	406280 <ferror@plt+0x7e0>
  406190:	ldr	x0, [sp, #32]
  406194:	str	x0, [sp, #64]
  406198:	ldr	x0, [sp, #24]
  40619c:	str	x0, [sp, #56]
  4061a0:	b	4061e4 <ferror@plt+0x744>
  4061a4:	ldr	x0, [sp, #56]
  4061a8:	ldr	x0, [x0]
  4061ac:	mov	x1, x0
  4061b0:	ldr	x0, [sp, #40]
  4061b4:	bl	4054c0 <strcmp@plt>
  4061b8:	cmp	w0, #0x0
  4061bc:	b.ne	4061d8 <ferror@plt+0x738>  // b.any
  4061c0:	ldr	x0, [sp, #56]
  4061c4:	ldr	w0, [x0, #8]
  4061c8:	ldr	w1, [sp, #76]
  4061cc:	orr	w0, w1, w0
  4061d0:	str	w0, [sp, #76]
  4061d4:	b	406200 <ferror@plt+0x760>
  4061d8:	ldr	x0, [sp, #56]
  4061dc:	add	x0, x0, #0x18
  4061e0:	str	x0, [sp, #56]
  4061e4:	ldr	x0, [sp, #56]
  4061e8:	cmp	x0, #0x0
  4061ec:	b.eq	406200 <ferror@plt+0x760>  // b.none
  4061f0:	ldr	x0, [sp, #56]
  4061f4:	ldr	x0, [x0]
  4061f8:	cmp	x0, #0x0
  4061fc:	b.ne	4061a4 <ferror@plt+0x704>  // b.any
  406200:	ldr	w1, [sp, #76]
  406204:	mov	w0, #0xffff                	// #65535
  406208:	cmp	w1, w0
  40620c:	b.eq	40623c <ferror@plt+0x79c>  // b.none
  406210:	add	x0, sp, #0x20
  406214:	mov	x2, x0
  406218:	adrp	x0, 415000 <ferror@plt+0xf560>
  40621c:	add	x1, x0, #0x6d0
  406220:	ldr	x0, [sp, #64]
  406224:	bl	4050a0 <strtok_r@plt>
  406228:	str	x0, [sp, #40]
  40622c:	ldr	x0, [sp, #40]
  406230:	cmp	x0, #0x0
  406234:	b.ne	406190 <ferror@plt+0x6f0>  // b.any
  406238:	b	406240 <ferror@plt+0x7a0>
  40623c:	nop
  406240:	ldr	x0, [sp, #48]
  406244:	bl	405560 <free@plt>
  406248:	b	40627c <ferror@plt+0x7dc>
  40624c:	ldr	x0, [sp, #32]
  406250:	cmp	x0, #0x0
  406254:	b.eq	40627c <ferror@plt+0x7dc>  // b.none
  406258:	ldr	x2, [sp, #32]
  40625c:	adrp	x0, 415000 <ferror@plt+0xf560>
  406260:	add	x1, x0, #0x6d8
  406264:	mov	x0, x2
  406268:	bl	4054c0 <strcmp@plt>
  40626c:	cmp	w0, #0x0
  406270:	b.ne	40627c <ferror@plt+0x7dc>  // b.any
  406274:	mov	w0, #0xffff                	// #65535
  406278:	str	w0, [sp, #76]
  40627c:	ldr	w0, [sp, #76]
  406280:	ldp	x29, x30, [sp], #80
  406284:	ret
  406288:	stp	x29, x30, [sp, #-48]!
  40628c:	mov	x29, sp
  406290:	str	x19, [sp, #16]
  406294:	adrp	x0, 415000 <ferror@plt+0xf560>
  406298:	add	x0, x0, #0x928
  40629c:	bl	405940 <getenv@plt>
  4062a0:	str	x0, [sp, #40]
  4062a4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4062a8:	add	x0, x0, #0xc98
  4062ac:	ldr	w0, [x0]
  4062b0:	and	w0, w0, #0x2
  4062b4:	cmp	w0, #0x0
  4062b8:	b.ne	4062f8 <ferror@plt+0x858>  // b.any
  4062bc:	ldr	x0, [sp, #40]
  4062c0:	cmp	x0, #0x0
  4062c4:	b.eq	4062ec <ferror@plt+0x84c>  // b.none
  4062c8:	ldr	x1, [sp, #40]
  4062cc:	adrp	x0, 415000 <ferror@plt+0xf560>
  4062d0:	add	x0, x0, #0x910
  4062d4:	bl	406104 <ferror@plt+0x664>
  4062d8:	mov	w1, w0
  4062dc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4062e0:	add	x0, x0, #0xc98
  4062e4:	str	w1, [x0]
  4062e8:	b	4062f8 <ferror@plt+0x858>
  4062ec:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4062f0:	add	x0, x0, #0xc98
  4062f4:	str	wzr, [x0]
  4062f8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4062fc:	add	x0, x0, #0xc98
  406300:	ldr	w0, [x0]
  406304:	cmp	w0, #0x0
  406308:	b.eq	406380 <ferror@plt+0x8e0>  // b.none
  40630c:	bl	404ec0 <getuid@plt>
  406310:	mov	w19, w0
  406314:	bl	404db0 <geteuid@plt>
  406318:	cmp	w19, w0
  40631c:	b.ne	406334 <ferror@plt+0x894>  // b.any
  406320:	bl	405580 <getgid@plt>
  406324:	mov	w19, w0
  406328:	bl	404d70 <getegid@plt>
  40632c:	cmp	w19, w0
  406330:	b.eq	406380 <ferror@plt+0x8e0>  // b.none
  406334:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406338:	add	x0, x0, #0xc98
  40633c:	ldr	w0, [x0]
  406340:	orr	w1, w0, #0x1000000
  406344:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406348:	add	x0, x0, #0xc98
  40634c:	str	w1, [x0]
  406350:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406354:	add	x0, x0, #0xc30
  406358:	ldr	x19, [x0]
  40635c:	bl	405090 <getpid@plt>
  406360:	mov	w1, w0
  406364:	adrp	x0, 415000 <ferror@plt+0xf560>
  406368:	add	x3, x0, #0x938
  40636c:	mov	w2, w1
  406370:	adrp	x0, 415000 <ferror@plt+0xf560>
  406374:	add	x1, x0, #0x940
  406378:	mov	x0, x19
  40637c:	bl	405a20 <fprintf@plt>
  406380:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406384:	add	x0, x0, #0xc98
  406388:	ldr	w0, [x0]
  40638c:	orr	w1, w0, #0x2
  406390:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406394:	add	x0, x0, #0xc98
  406398:	str	w1, [x0]
  40639c:	nop
  4063a0:	ldr	x19, [sp, #16]
  4063a4:	ldp	x29, x30, [sp], #48
  4063a8:	ret
  4063ac:	stp	x29, x30, [sp, #-32]!
  4063b0:	mov	x29, sp
  4063b4:	str	x0, [sp, #24]
  4063b8:	ldr	x0, [sp, #24]
  4063bc:	cmp	x0, #0x0
  4063c0:	b.ne	4063e4 <ferror@plt+0x944>  // b.any
  4063c4:	adrp	x0, 416000 <ferror@plt+0x10560>
  4063c8:	add	x3, x0, #0x970
  4063cc:	mov	w2, #0x117                 	// #279
  4063d0:	adrp	x0, 415000 <ferror@plt+0xf560>
  4063d4:	add	x1, x0, #0x980
  4063d8:	adrp	x0, 415000 <ferror@plt+0xf560>
  4063dc:	add	x0, x0, #0x998
  4063e0:	bl	405910 <__assert_fail@plt>
  4063e4:	ldr	x0, [sp, #24]
  4063e8:	ldr	x0, [x0, #32]
  4063ec:	bl	405560 <free@plt>
  4063f0:	ldr	x0, [sp, #24]
  4063f4:	str	xzr, [x0, #32]
  4063f8:	ldr	x0, [sp, #24]
  4063fc:	str	xzr, [x0, #40]
  406400:	ldr	x0, [sp, #24]
  406404:	ldr	x1, [x0]
  406408:	ldr	x0, [sp, #24]
  40640c:	add	x2, x0, #0x20
  406410:	ldr	x0, [sp, #24]
  406414:	add	x0, x0, #0x28
  406418:	mov	x3, x0
  40641c:	mov	x0, #0x0                   	// #0
  406420:	bl	405400 <fdisk_label_get_fields_ids@plt>
  406424:	ldp	x29, x30, [sp], #32
  406428:	ret
  40642c:	stp	x29, x30, [sp, #-32]!
  406430:	mov	x29, sp
  406434:	str	x19, [sp, #16]
  406438:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40643c:	add	x0, x0, #0xc98
  406440:	ldr	w0, [x0]
  406444:	and	w0, w0, #0x10
  406448:	cmp	w0, #0x0
  40644c:	b.eq	406494 <ferror@plt+0x9f4>  // b.none
  406450:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406454:	add	x0, x0, #0xc30
  406458:	ldr	x19, [x0]
  40645c:	bl	405090 <getpid@plt>
  406460:	mov	w1, w0
  406464:	adrp	x0, 415000 <ferror@plt+0xf560>
  406468:	add	x4, x0, #0x9a0
  40646c:	adrp	x0, 415000 <ferror@plt+0xf560>
  406470:	add	x3, x0, #0x938
  406474:	mov	w2, w1
  406478:	adrp	x0, 415000 <ferror@plt+0xf560>
  40647c:	add	x1, x0, #0x9a8
  406480:	mov	x0, x19
  406484:	bl	405a20 <fprintf@plt>
  406488:	adrp	x0, 415000 <ferror@plt+0xf560>
  40648c:	add	x0, x0, #0x9b8
  406490:	bl	406038 <ferror@plt+0x598>
  406494:	bl	4075f0 <ferror@plt+0x1b50>
  406498:	mov	w0, #0x1                   	// #1
  40649c:	bl	404cc0 <exit@plt>
  4064a0:	stp	x29, x30, [sp, #-48]!
  4064a4:	mov	x29, sp
  4064a8:	str	x19, [sp, #16]
  4064ac:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4064b0:	add	x0, x0, #0xc48
  4064b4:	ldr	x0, [x0]
  4064b8:	bl	404fe0 <fileno@plt>
  4064bc:	mov	w3, w0
  4064c0:	add	x0, sp, #0x28
  4064c4:	mov	x2, x0
  4064c8:	mov	x1, #0x5413                	// #21523
  4064cc:	mov	w0, w3
  4064d0:	bl	405a70 <ioctl@plt>
  4064d4:	cmn	w0, #0x1
  4064d8:	b.eq	406548 <ferror@plt+0xaa8>  // b.none
  4064dc:	ldrh	w0, [sp, #40]
  4064e0:	cmp	w0, #0x0
  4064e4:	b.eq	406548 <ferror@plt+0xaa8>  // b.none
  4064e8:	ldrh	w0, [sp, #42]
  4064ec:	cmp	w0, #0x0
  4064f0:	b.eq	406548 <ferror@plt+0xaa8>  // b.none
  4064f4:	ldrh	w0, [sp, #40]
  4064f8:	and	x1, x0, #0xffff
  4064fc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406500:	add	x0, x0, #0xc88
  406504:	str	x1, [x0]
  406508:	ldrh	w0, [sp, #42]
  40650c:	and	x1, x0, #0xffff
  406510:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406514:	add	x0, x0, #0xc90
  406518:	str	x1, [x0]
  40651c:	ldrh	w0, [sp, #40]
  406520:	mov	w2, w0
  406524:	ldrh	w0, [sp, #42]
  406528:	mov	w1, w0
  40652c:	mov	w0, w2
  406530:	bl	405a60 <resizeterm@plt>
  406534:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406538:	add	x0, x0, #0xc58
  40653c:	ldr	x0, [x0]
  406540:	mov	w1, #0x1                   	// #1
  406544:	bl	404d60 <clearok@plt>
  406548:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40654c:	add	x0, x0, #0xc58
  406550:	ldr	x4, [x0]
  406554:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406558:	add	x0, x0, #0xc58
  40655c:	ldr	x0, [x0]
  406560:	cmp	x0, #0x0
  406564:	b.eq	406580 <ferror@plt+0xae0>  // b.none
  406568:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40656c:	add	x0, x0, #0xc58
  406570:	ldr	x0, [x0]
  406574:	ldrsh	w0, [x0, #4]
  406578:	add	w0, w0, #0x1
  40657c:	b	406584 <ferror@plt+0xae4>
  406580:	mov	w0, #0xffffffff            	// #-1
  406584:	mov	w3, #0x1                   	// #1
  406588:	mov	w2, w0
  40658c:	mov	w1, #0x0                   	// #0
  406590:	mov	x0, x4
  406594:	bl	404bc0 <wtouchln@plt>
  406598:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40659c:	add	x0, x0, #0xc98
  4065a0:	ldr	w0, [x0]
  4065a4:	and	w0, w0, #0x4
  4065a8:	cmp	w0, #0x0
  4065ac:	b.eq	406610 <ferror@plt+0xb70>  // b.none
  4065b0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4065b4:	add	x0, x0, #0xc30
  4065b8:	ldr	x19, [x0]
  4065bc:	bl	405090 <getpid@plt>
  4065c0:	mov	w1, w0
  4065c4:	adrp	x0, 415000 <ferror@plt+0xf560>
  4065c8:	add	x4, x0, #0x9c8
  4065cc:	adrp	x0, 415000 <ferror@plt+0xf560>
  4065d0:	add	x3, x0, #0x938
  4065d4:	mov	w2, w1
  4065d8:	adrp	x0, 415000 <ferror@plt+0xf560>
  4065dc:	add	x1, x0, #0x9a8
  4065e0:	mov	x0, x19
  4065e4:	bl	405a20 <fprintf@plt>
  4065e8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4065ec:	add	x0, x0, #0xc90
  4065f0:	ldr	x1, [x0]
  4065f4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4065f8:	add	x0, x0, #0xc88
  4065fc:	ldr	x0, [x0]
  406600:	mov	x2, x0
  406604:	adrp	x0, 415000 <ferror@plt+0xf560>
  406608:	add	x0, x0, #0x9d0
  40660c:	bl	406038 <ferror@plt+0x598>
  406610:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406614:	add	x0, x0, #0xc7c
  406618:	str	wzr, [x0]
  40661c:	nop
  406620:	ldr	x19, [sp, #16]
  406624:	ldp	x29, x30, [sp], #48
  406628:	ret
  40662c:	stp	x29, x30, [sp, #-64]!
  406630:	mov	x29, sp
  406634:	str	x0, [sp, #24]
  406638:	str	x1, [sp, #16]
  40663c:	ldr	x0, [sp, #16]
  406640:	bl	405620 <scols_line_get_userdata@plt>
  406644:	str	x0, [sp, #56]
  406648:	ldr	x1, [sp, #56]
  40664c:	ldr	x0, [sp, #24]
  406650:	bl	4054e0 <fdisk_table_add_partition@plt>
  406654:	ldr	x0, [sp, #56]
  406658:	bl	405140 <fdisk_unref_partition@plt>
  40665c:	ldr	x0, [sp, #16]
  406660:	bl	405660 <scols_line_has_children@plt>
  406664:	cmp	w0, #0x0
  406668:	b.eq	4066c0 <ferror@plt+0xc20>  // b.none
  40666c:	mov	w0, #0x0                   	// #0
  406670:	bl	405810 <scols_new_iter@plt>
  406674:	str	x0, [sp, #48]
  406678:	ldr	x0, [sp, #48]
  40667c:	cmp	x0, #0x0
  406680:	b.ne	40669c <ferror@plt+0xbfc>  // b.any
  406684:	mov	w0, #0xffffffea            	// #-22
  406688:	b	4066c4 <ferror@plt+0xc24>
  40668c:	ldr	x0, [sp, #40]
  406690:	mov	x1, x0
  406694:	ldr	x0, [sp, #24]
  406698:	bl	40662c <ferror@plt+0xb8c>
  40669c:	add	x0, sp, #0x28
  4066a0:	mov	x2, x0
  4066a4:	ldr	x1, [sp, #48]
  4066a8:	ldr	x0, [sp, #16]
  4066ac:	bl	405650 <scols_line_next_child@plt>
  4066b0:	cmp	w0, #0x0
  4066b4:	b.eq	40668c <ferror@plt+0xbec>  // b.none
  4066b8:	ldr	x0, [sp, #48]
  4066bc:	bl	404e20 <scols_free_iter@plt>
  4066c0:	mov	w0, #0x0                   	// #0
  4066c4:	ldp	x29, x30, [sp], #64
  4066c8:	ret
  4066cc:	stp	x29, x30, [sp, #-160]!
  4066d0:	mov	x29, sp
  4066d4:	str	x19, [sp, #16]
  4066d8:	str	x0, [sp, #40]
  4066dc:	str	x1, [sp, #32]
  4066e0:	str	xzr, [sp, #152]
  4066e4:	str	xzr, [sp, #144]
  4066e8:	str	xzr, [sp, #64]
  4066ec:	str	wzr, [sp, #132]
  4066f0:	str	xzr, [sp, #120]
  4066f4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4066f8:	add	x0, x0, #0xc98
  4066fc:	ldr	w0, [x0]
  406700:	and	w0, w0, #0x20
  406704:	cmp	w0, #0x0
  406708:	b.eq	406750 <ferror@plt+0xcb0>  // b.none
  40670c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406710:	add	x0, x0, #0xc30
  406714:	ldr	x19, [x0]
  406718:	bl	405090 <getpid@plt>
  40671c:	mov	w1, w0
  406720:	adrp	x0, 415000 <ferror@plt+0xf560>
  406724:	add	x4, x0, #0xa00
  406728:	adrp	x0, 415000 <ferror@plt+0xf560>
  40672c:	add	x3, x0, #0x938
  406730:	mov	w2, w1
  406734:	adrp	x0, 415000 <ferror@plt+0xf560>
  406738:	add	x1, x0, #0x9a8
  40673c:	mov	x0, x19
  406740:	bl	405a20 <fprintf@plt>
  406744:	adrp	x0, 415000 <ferror@plt+0xf560>
  406748:	add	x0, x0, #0xa08
  40674c:	bl	406038 <ferror@plt+0x598>
  406750:	ldr	x0, [sp, #40]
  406754:	cmp	x0, #0x0
  406758:	b.ne	40677c <ferror@plt+0xcdc>  // b.any
  40675c:	adrp	x0, 416000 <ferror@plt+0x10560>
  406760:	add	x3, x0, #0x980
  406764:	mov	w2, #0x160                 	// #352
  406768:	adrp	x0, 415000 <ferror@plt+0xf560>
  40676c:	add	x1, x0, #0x980
  406770:	adrp	x0, 415000 <ferror@plt+0xf560>
  406774:	add	x0, x0, #0x998
  406778:	bl	405910 <__assert_fail@plt>
  40677c:	ldr	x0, [sp, #40]
  406780:	ldr	x0, [x0]
  406784:	cmp	x0, #0x0
  406788:	b.ne	4067ac <ferror@plt+0xd0c>  // b.any
  40678c:	adrp	x0, 416000 <ferror@plt+0x10560>
  406790:	add	x3, x0, #0x980
  406794:	mov	w2, #0x161                 	// #353
  406798:	adrp	x0, 415000 <ferror@plt+0xf560>
  40679c:	add	x1, x0, #0x980
  4067a0:	adrp	x0, 415000 <ferror@plt+0xf560>
  4067a4:	add	x0, x0, #0xa20
  4067a8:	bl	405910 <__assert_fail@plt>
  4067ac:	ldr	x0, [sp, #40]
  4067b0:	ldr	x0, [x0, #32]
  4067b4:	cmp	x0, #0x0
  4067b8:	b.ne	4067dc <ferror@plt+0xd3c>  // b.any
  4067bc:	adrp	x0, 416000 <ferror@plt+0x10560>
  4067c0:	add	x3, x0, #0x980
  4067c4:	mov	w2, #0x162                 	// #354
  4067c8:	adrp	x0, 415000 <ferror@plt+0xf560>
  4067cc:	add	x1, x0, #0x980
  4067d0:	adrp	x0, 415000 <ferror@plt+0xf560>
  4067d4:	add	x0, x0, #0xa28
  4067d8:	bl	405910 <__assert_fail@plt>
  4067dc:	ldr	x0, [sp, #32]
  4067e0:	cmp	x0, #0x0
  4067e4:	b.ne	406808 <ferror@plt+0xd68>  // b.any
  4067e8:	adrp	x0, 416000 <ferror@plt+0x10560>
  4067ec:	add	x3, x0, #0x980
  4067f0:	mov	w2, #0x163                 	// #355
  4067f4:	adrp	x0, 415000 <ferror@plt+0xf560>
  4067f8:	add	x1, x0, #0x980
  4067fc:	adrp	x0, 415000 <ferror@plt+0xf560>
  406800:	add	x0, x0, #0xa38
  406804:	bl	405910 <__assert_fail@plt>
  406808:	ldr	x0, [sp, #40]
  40680c:	ldr	x0, [x0]
  406810:	mov	x1, #0x0                   	// #0
  406814:	bl	4057d0 <fdisk_get_label@plt>
  406818:	str	x0, [sp, #104]
  40681c:	ldr	x0, [sp, #104]
  406820:	cmp	x0, #0x0
  406824:	b.ne	406848 <ferror@plt+0xda8>  // b.any
  406828:	adrp	x0, 416000 <ferror@plt+0x10560>
  40682c:	add	x3, x0, #0x980
  406830:	mov	w2, #0x166                 	// #358
  406834:	adrp	x0, 415000 <ferror@plt+0xf560>
  406838:	add	x1, x0, #0x980
  40683c:	adrp	x0, 415000 <ferror@plt+0xf560>
  406840:	add	x0, x0, #0xa40
  406844:	bl	405910 <__assert_fail@plt>
  406848:	mov	w0, #0x0                   	// #0
  40684c:	bl	4057f0 <fdisk_new_iter@plt>
  406850:	str	x0, [sp, #96]
  406854:	ldr	x0, [sp, #96]
  406858:	cmp	x0, #0x0
  40685c:	b.eq	406be4 <ferror@plt+0x1144>  // b.none
  406860:	b	4068dc <ferror@plt+0xe3c>
  406864:	ldr	x0, [sp, #72]
  406868:	bl	405a90 <fdisk_partition_is_nested@plt>
  40686c:	cmp	w0, #0x0
  406870:	b.eq	4068dc <ferror@plt+0xe3c>  // b.none
  406874:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406878:	add	x0, x0, #0xc98
  40687c:	ldr	w0, [x0]
  406880:	and	w0, w0, #0x20
  406884:	cmp	w0, #0x0
  406888:	b.eq	4068d0 <ferror@plt+0xe30>  // b.none
  40688c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406890:	add	x0, x0, #0xc30
  406894:	ldr	x19, [x0]
  406898:	bl	405090 <getpid@plt>
  40689c:	mov	w1, w0
  4068a0:	adrp	x0, 415000 <ferror@plt+0xf560>
  4068a4:	add	x4, x0, #0xa00
  4068a8:	adrp	x0, 415000 <ferror@plt+0xf560>
  4068ac:	add	x3, x0, #0x938
  4068b0:	mov	w2, w1
  4068b4:	adrp	x0, 415000 <ferror@plt+0xf560>
  4068b8:	add	x1, x0, #0x9a8
  4068bc:	mov	x0, x19
  4068c0:	bl	405a20 <fprintf@plt>
  4068c4:	adrp	x0, 415000 <ferror@plt+0xf560>
  4068c8:	add	x0, x0, #0xa48
  4068cc:	bl	406038 <ferror@plt+0x598>
  4068d0:	mov	w0, #0x2                   	// #2
  4068d4:	str	w0, [sp, #132]
  4068d8:	b	4068f8 <ferror@plt+0xe58>
  4068dc:	add	x0, sp, #0x48
  4068e0:	mov	x2, x0
  4068e4:	ldr	x1, [sp, #96]
  4068e8:	ldr	x0, [sp, #32]
  4068ec:	bl	405690 <fdisk_table_next_partition@plt>
  4068f0:	cmp	w0, #0x0
  4068f4:	b.eq	406864 <ferror@plt+0xdc4>  // b.none
  4068f8:	bl	405210 <scols_new_table@plt>
  4068fc:	str	x0, [sp, #152]
  406900:	ldr	x0, [sp, #152]
  406904:	cmp	x0, #0x0
  406908:	b.eq	406bec <ferror@plt+0x114c>  // b.none
  40690c:	mov	w1, #0x1                   	// #1
  406910:	ldr	x0, [sp, #152]
  406914:	bl	405540 <scols_table_enable_maxout@plt>
  406918:	mov	w1, #0x1                   	// #1
  40691c:	ldr	x0, [sp, #152]
  406920:	bl	405970 <scols_table_enable_nowrap@plt>
  406924:	str	xzr, [sp, #136]
  406928:	b	406a08 <ferror@plt+0xf68>
  40692c:	str	wzr, [sp, #116]
  406930:	ldr	x0, [sp, #40]
  406934:	ldr	x1, [x0, #32]
  406938:	ldr	x0, [sp, #136]
  40693c:	lsl	x0, x0, #2
  406940:	add	x0, x1, x0
  406944:	ldr	w0, [x0]
  406948:	mov	w1, w0
  40694c:	ldr	x0, [sp, #104]
  406950:	bl	405050 <fdisk_label_get_field@plt>
  406954:	str	x0, [sp, #80]
  406958:	ldr	x0, [sp, #80]
  40695c:	cmp	x0, #0x0
  406960:	b.eq	4069f8 <ferror@plt+0xf58>  // b.none
  406964:	ldr	x0, [sp, #80]
  406968:	bl	405700 <fdisk_field_is_number@plt>
  40696c:	cmp	w0, #0x0
  406970:	b.eq	406980 <ferror@plt+0xee0>  // b.none
  406974:	ldr	w0, [sp, #116]
  406978:	orr	w0, w0, #0x4
  40697c:	str	w0, [sp, #116]
  406980:	ldr	x0, [sp, #80]
  406984:	bl	404fa0 <fdisk_field_get_id@plt>
  406988:	cmp	w0, #0x7
  40698c:	b.ne	40699c <ferror@plt+0xefc>  // b.any
  406990:	ldr	w0, [sp, #116]
  406994:	orr	w0, w0, #0x1
  406998:	str	w0, [sp, #116]
  40699c:	ldr	w0, [sp, #132]
  4069a0:	cmp	w0, #0x0
  4069a4:	b.eq	4069c4 <ferror@plt+0xf24>  // b.none
  4069a8:	ldr	x0, [sp, #80]
  4069ac:	bl	404fa0 <fdisk_field_get_id@plt>
  4069b0:	cmp	w0, #0x1
  4069b4:	b.ne	4069c4 <ferror@plt+0xf24>  // b.any
  4069b8:	ldr	w0, [sp, #116]
  4069bc:	orr	w0, w0, #0x2
  4069c0:	str	w0, [sp, #116]
  4069c4:	ldr	x0, [sp, #80]
  4069c8:	bl	4053b0 <fdisk_field_get_name@plt>
  4069cc:	bl	4059f0 <gettext@plt>
  4069d0:	mov	x19, x0
  4069d4:	ldr	x0, [sp, #80]
  4069d8:	bl	404e30 <fdisk_field_get_width@plt>
  4069dc:	ldr	w2, [sp, #116]
  4069e0:	mov	x1, x19
  4069e4:	ldr	x0, [sp, #152]
  4069e8:	bl	404e00 <scols_table_new_column@plt>
  4069ec:	cmp	x0, #0x0
  4069f0:	b.eq	406bf4 <ferror@plt+0x1154>  // b.none
  4069f4:	b	4069fc <ferror@plt+0xf5c>
  4069f8:	nop
  4069fc:	ldr	x0, [sp, #136]
  406a00:	add	x0, x0, #0x1
  406a04:	str	x0, [sp, #136]
  406a08:	ldr	x0, [sp, #40]
  406a0c:	ldr	x0, [x0, #40]
  406a10:	ldr	x1, [sp, #136]
  406a14:	cmp	x1, x0
  406a18:	b.cc	40692c <ferror@plt+0xe8c>  // b.lo, b.ul, b.last
  406a1c:	mov	w1, #0x0                   	// #0
  406a20:	ldr	x0, [sp, #96]
  406a24:	bl	404c70 <fdisk_reset_iter@plt>
  406a28:	b	406b2c <ferror@plt+0x108c>
  406a2c:	ldr	x0, [sp, #72]
  406a30:	bl	405a90 <fdisk_partition_is_nested@plt>
  406a34:	cmp	w0, #0x0
  406a38:	b.eq	406a44 <ferror@plt+0xfa4>  // b.none
  406a3c:	ldr	x0, [sp, #120]
  406a40:	b	406a48 <ferror@plt+0xfa8>
  406a44:	mov	x0, #0x0                   	// #0
  406a48:	str	x0, [sp, #88]
  406a4c:	ldr	x1, [sp, #88]
  406a50:	ldr	x0, [sp, #152]
  406a54:	bl	405330 <scols_table_new_line@plt>
  406a58:	str	x0, [sp, #56]
  406a5c:	ldr	x0, [sp, #56]
  406a60:	cmp	x0, #0x0
  406a64:	b.eq	406bfc <ferror@plt+0x115c>  // b.none
  406a68:	str	xzr, [sp, #136]
  406a6c:	b	406ae0 <ferror@plt+0x1040>
  406a70:	str	xzr, [sp, #48]
  406a74:	ldr	x4, [sp, #72]
  406a78:	ldr	x0, [sp, #40]
  406a7c:	ldr	x5, [x0]
  406a80:	ldr	x0, [sp, #40]
  406a84:	ldr	x1, [x0, #32]
  406a88:	ldr	x0, [sp, #136]
  406a8c:	lsl	x0, x0, #2
  406a90:	add	x0, x1, x0
  406a94:	ldr	w0, [x0]
  406a98:	add	x1, sp, #0x30
  406a9c:	mov	x3, x1
  406aa0:	mov	w2, w0
  406aa4:	mov	x1, x5
  406aa8:	mov	x0, x4
  406aac:	bl	404d90 <fdisk_partition_to_string@plt>
  406ab0:	cmp	w0, #0x0
  406ab4:	b.ne	406ad0 <ferror@plt+0x1030>  // b.any
  406ab8:	ldr	x0, [sp, #56]
  406abc:	ldr	x1, [sp, #48]
  406ac0:	mov	x2, x1
  406ac4:	ldr	x1, [sp, #136]
  406ac8:	bl	404d00 <scols_line_refer_data@plt>
  406acc:	b	406ad4 <ferror@plt+0x1034>
  406ad0:	nop
  406ad4:	ldr	x0, [sp, #136]
  406ad8:	add	x0, x0, #0x1
  406adc:	str	x0, [sp, #136]
  406ae0:	ldr	x0, [sp, #40]
  406ae4:	ldr	x0, [x0, #40]
  406ae8:	ldr	x1, [sp, #136]
  406aec:	cmp	x1, x0
  406af0:	b.cc	406a70 <ferror@plt+0xfd0>  // b.lo, b.ul, b.last
  406af4:	ldr	w0, [sp, #132]
  406af8:	cmp	w0, #0x0
  406afc:	b.eq	406b18 <ferror@plt+0x1078>  // b.none
  406b00:	ldr	x0, [sp, #72]
  406b04:	bl	4051a0 <fdisk_partition_is_container@plt>
  406b08:	cmp	w0, #0x0
  406b0c:	b.eq	406b18 <ferror@plt+0x1078>  // b.none
  406b10:	ldr	x0, [sp, #56]
  406b14:	str	x0, [sp, #120]
  406b18:	ldr	x0, [sp, #56]
  406b1c:	ldr	x1, [sp, #72]
  406b20:	bl	405240 <scols_line_set_userdata@plt>
  406b24:	ldr	x0, [sp, #72]
  406b28:	bl	405420 <fdisk_ref_partition@plt>
  406b2c:	add	x0, sp, #0x48
  406b30:	mov	x2, x0
  406b34:	ldr	x1, [sp, #96]
  406b38:	ldr	x0, [sp, #32]
  406b3c:	bl	405690 <fdisk_table_next_partition@plt>
  406b40:	cmp	w0, #0x0
  406b44:	b.eq	406a2c <ferror@plt+0xf8c>  // b.none
  406b48:	ldr	x0, [sp, #152]
  406b4c:	bl	405430 <scols_table_is_empty@plt>
  406b50:	cmp	w0, #0x0
  406b54:	b.ne	406c04 <ferror@plt+0x1164>  // b.any
  406b58:	mov	x1, #0x4                   	// #4
  406b5c:	ldr	x0, [sp, #152]
  406b60:	bl	404bf0 <scols_table_reduce_termwidth@plt>
  406b64:	add	x0, sp, #0x40
  406b68:	mov	x1, x0
  406b6c:	ldr	x0, [sp, #152]
  406b70:	bl	404d80 <scols_print_table_to_string@plt>
  406b74:	ldr	x0, [sp, #32]
  406b78:	bl	405000 <fdisk_reset_table@plt>
  406b7c:	mov	w0, #0x0                   	// #0
  406b80:	bl	405810 <scols_new_iter@plt>
  406b84:	str	x0, [sp, #144]
  406b88:	ldr	x0, [sp, #144]
  406b8c:	cmp	x0, #0x0
  406b90:	b.eq	406c0c <ferror@plt+0x116c>  // b.none
  406b94:	b	406bc4 <ferror@plt+0x1124>
  406b98:	ldr	x0, [sp, #56]
  406b9c:	bl	404f80 <scols_line_get_parent@plt>
  406ba0:	cmp	x0, #0x0
  406ba4:	b.eq	406bac <ferror@plt+0x110c>  // b.none
  406ba8:	b	406bc4 <ferror@plt+0x1124>
  406bac:	ldr	x0, [sp, #56]
  406bb0:	mov	x1, x0
  406bb4:	ldr	x0, [sp, #32]
  406bb8:	bl	40662c <ferror@plt+0xb8c>
  406bbc:	cmp	w0, #0x0
  406bc0:	b.ne	406c14 <ferror@plt+0x1174>  // b.any
  406bc4:	add	x0, sp, #0x38
  406bc8:	mov	x2, x0
  406bcc:	ldr	x1, [sp, #144]
  406bd0:	ldr	x0, [sp, #152]
  406bd4:	bl	405460 <scols_table_next_line@plt>
  406bd8:	cmp	w0, #0x0
  406bdc:	b.eq	406b98 <ferror@plt+0x10f8>  // b.none
  406be0:	b	406c18 <ferror@plt+0x1178>
  406be4:	nop
  406be8:	b	406c18 <ferror@plt+0x1178>
  406bec:	nop
  406bf0:	b	406c18 <ferror@plt+0x1178>
  406bf4:	nop
  406bf8:	b	406c18 <ferror@plt+0x1178>
  406bfc:	nop
  406c00:	b	406c18 <ferror@plt+0x1178>
  406c04:	nop
  406c08:	b	406c18 <ferror@plt+0x1178>
  406c0c:	nop
  406c10:	b	406c18 <ferror@plt+0x1178>
  406c14:	nop
  406c18:	ldr	x0, [sp, #152]
  406c1c:	bl	405350 <scols_unref_table@plt>
  406c20:	ldr	x0, [sp, #144]
  406c24:	bl	404e20 <scols_free_iter@plt>
  406c28:	ldr	x0, [sp, #96]
  406c2c:	bl	405730 <fdisk_free_iter@plt>
  406c30:	ldr	x0, [sp, #64]
  406c34:	ldr	x19, [sp, #16]
  406c38:	ldp	x29, x30, [sp], #160
  406c3c:	ret
  406c40:	stp	x29, x30, [sp, #-64]!
  406c44:	mov	x29, sp
  406c48:	str	x19, [sp, #16]
  406c4c:	str	x0, [sp, #40]
  406c50:	str	xzr, [sp, #56]
  406c54:	b	406d88 <ferror@plt+0x12e8>
  406c58:	ldr	x0, [sp, #40]
  406c5c:	ldr	x2, [x0, #64]
  406c60:	ldr	x1, [sp, #56]
  406c64:	mov	x0, x1
  406c68:	lsl	x0, x0, #1
  406c6c:	add	x0, x0, x1
  406c70:	lsl	x0, x0, #3
  406c74:	add	x0, x2, x0
  406c78:	ldr	x0, [x0, #8]
  406c7c:	bl	405350 <scols_unref_table@plt>
  406c80:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406c84:	add	x0, x0, #0xc98
  406c88:	ldr	w0, [x0]
  406c8c:	and	w0, w0, #0x4
  406c90:	cmp	w0, #0x0
  406c94:	b.eq	406d04 <ferror@plt+0x1264>  // b.none
  406c98:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406c9c:	add	x0, x0, #0xc30
  406ca0:	ldr	x19, [x0]
  406ca4:	bl	405090 <getpid@plt>
  406ca8:	mov	w1, w0
  406cac:	adrp	x0, 415000 <ferror@plt+0xf560>
  406cb0:	add	x4, x0, #0x9c8
  406cb4:	adrp	x0, 415000 <ferror@plt+0xf560>
  406cb8:	add	x3, x0, #0x938
  406cbc:	mov	w2, w1
  406cc0:	adrp	x0, 415000 <ferror@plt+0xf560>
  406cc4:	add	x1, x0, #0x9a8
  406cc8:	mov	x0, x19
  406ccc:	bl	405a20 <fprintf@plt>
  406cd0:	ldr	x0, [sp, #40]
  406cd4:	ldr	x2, [x0, #64]
  406cd8:	ldr	x1, [sp, #56]
  406cdc:	mov	x0, x1
  406ce0:	lsl	x0, x0, #1
  406ce4:	add	x0, x0, x1
  406ce8:	lsl	x0, x0, #3
  406cec:	add	x0, x2, x0
  406cf0:	ldr	x0, [x0, #16]
  406cf4:	mov	x1, x0
  406cf8:	adrp	x0, 415000 <ferror@plt+0xf560>
  406cfc:	add	x0, x0, #0xa68
  406d00:	bl	406038 <ferror@plt+0x598>
  406d04:	ldr	x0, [sp, #40]
  406d08:	ldr	x2, [x0, #64]
  406d0c:	ldr	x1, [sp, #56]
  406d10:	mov	x0, x1
  406d14:	lsl	x0, x0, #1
  406d18:	add	x0, x0, x1
  406d1c:	lsl	x0, x0, #3
  406d20:	add	x0, x2, x0
  406d24:	ldr	x0, [x0, #16]
  406d28:	cmp	x0, #0x0
  406d2c:	b.eq	406d58 <ferror@plt+0x12b8>  // b.none
  406d30:	ldr	x0, [sp, #40]
  406d34:	ldr	x2, [x0, #64]
  406d38:	ldr	x1, [sp, #56]
  406d3c:	mov	x0, x1
  406d40:	lsl	x0, x0, #1
  406d44:	add	x0, x0, x1
  406d48:	lsl	x0, x0, #3
  406d4c:	add	x0, x2, x0
  406d50:	ldr	x0, [x0, #16]
  406d54:	bl	4053f0 <delwin@plt>
  406d58:	ldr	x0, [sp, #40]
  406d5c:	ldr	x2, [x0, #64]
  406d60:	ldr	x1, [sp, #56]
  406d64:	mov	x0, x1
  406d68:	lsl	x0, x0, #1
  406d6c:	add	x0, x0, x1
  406d70:	lsl	x0, x0, #3
  406d74:	add	x0, x2, x0
  406d78:	str	xzr, [x0, #16]
  406d7c:	ldr	x0, [sp, #56]
  406d80:	add	x0, x0, #0x1
  406d84:	str	x0, [sp, #56]
  406d88:	ldr	x0, [sp, #40]
  406d8c:	ldr	x0, [x0, #72]
  406d90:	ldr	x1, [sp, #56]
  406d94:	cmp	x1, x0
  406d98:	b.cc	406c58 <ferror@plt+0x11b8>  // b.lo, b.ul, b.last
  406d9c:	ldr	x0, [sp, #40]
  406da0:	str	xzr, [x0, #104]
  406da4:	ldr	x0, [sp, #40]
  406da8:	ldr	x0, [x0, #64]
  406dac:	bl	405560 <free@plt>
  406db0:	ldr	x0, [sp, #40]
  406db4:	str	xzr, [x0, #64]
  406db8:	nop
  406dbc:	ldr	x19, [sp, #16]
  406dc0:	ldp	x29, x30, [sp], #64
  406dc4:	ret
  406dc8:	stp	x29, x30, [sp, #-80]!
  406dcc:	mov	x29, sp
  406dd0:	str	x19, [sp, #16]
  406dd4:	str	x0, [sp, #40]
  406dd8:	ldr	x0, [sp, #40]
  406ddc:	cmp	x0, #0x0
  406de0:	b.ne	406e04 <ferror@plt+0x1364>  // b.any
  406de4:	adrp	x0, 416000 <ferror@plt+0x10560>
  406de8:	add	x3, x0, #0x990
  406dec:	mov	w2, #0x1e7                 	// #487
  406df0:	adrp	x0, 415000 <ferror@plt+0xf560>
  406df4:	add	x1, x0, #0x980
  406df8:	adrp	x0, 415000 <ferror@plt+0xf560>
  406dfc:	add	x0, x0, #0x998
  406e00:	bl	405910 <__assert_fail@plt>
  406e04:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406e08:	add	x0, x0, #0xc98
  406e0c:	ldr	w0, [x0]
  406e10:	and	w0, w0, #0x20
  406e14:	cmp	w0, #0x0
  406e18:	b.eq	406e60 <ferror@plt+0x13c0>  // b.none
  406e1c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406e20:	add	x0, x0, #0xc30
  406e24:	ldr	x19, [x0]
  406e28:	bl	405090 <getpid@plt>
  406e2c:	mov	w1, w0
  406e30:	adrp	x0, 415000 <ferror@plt+0xf560>
  406e34:	add	x4, x0, #0xa00
  406e38:	adrp	x0, 415000 <ferror@plt+0xf560>
  406e3c:	add	x3, x0, #0x938
  406e40:	mov	w2, w1
  406e44:	adrp	x0, 415000 <ferror@plt+0xf560>
  406e48:	add	x1, x0, #0x9a8
  406e4c:	mov	x0, x19
  406e50:	bl	405a20 <fprintf@plt>
  406e54:	adrp	x0, 415000 <ferror@plt+0xf560>
  406e58:	add	x0, x0, #0xa80
  406e5c:	bl	406038 <ferror@plt+0x598>
  406e60:	ldr	x0, [sp, #40]
  406e64:	ldr	x0, [x0, #48]
  406e68:	bl	405560 <free@plt>
  406e6c:	ldr	x0, [sp, #40]
  406e70:	bl	406c40 <ferror@plt+0x11a0>
  406e74:	ldr	x0, [sp, #40]
  406e78:	str	xzr, [x0, #48]
  406e7c:	ldr	x0, [sp, #40]
  406e80:	str	xzr, [x0, #56]
  406e84:	ldr	x0, [sp, #40]
  406e88:	str	xzr, [x0, #64]
  406e8c:	ldr	x0, [sp, #40]
  406e90:	str	xzr, [x0, #72]
  406e94:	ldr	x0, [sp, #40]
  406e98:	ldr	x0, [x0, #8]
  406e9c:	bl	405030 <fdisk_unref_table@plt>
  406ea0:	ldr	x0, [sp, #40]
  406ea4:	str	xzr, [x0, #8]
  406ea8:	ldr	x0, [sp, #40]
  406eac:	ldr	x2, [x0]
  406eb0:	ldr	x0, [sp, #40]
  406eb4:	add	x0, x0, #0x8
  406eb8:	mov	x1, x0
  406ebc:	mov	x0, x2
  406ec0:	bl	4059e0 <fdisk_get_partitions@plt>
  406ec4:	str	w0, [sp, #76]
  406ec8:	ldr	w0, [sp, #76]
  406ecc:	cmp	w0, #0x0
  406ed0:	b.ne	406ef4 <ferror@plt+0x1454>  // b.any
  406ed4:	ldr	x0, [sp, #40]
  406ed8:	ldr	x2, [x0]
  406edc:	ldr	x0, [sp, #40]
  406ee0:	add	x0, x0, #0x8
  406ee4:	mov	x1, x0
  406ee8:	mov	x0, x2
  406eec:	bl	405680 <fdisk_get_freespaces@plt>
  406ef0:	str	w0, [sp, #76]
  406ef4:	ldr	w0, [sp, #76]
  406ef8:	cmp	w0, #0x0
  406efc:	b.eq	406f08 <ferror@plt+0x1468>  // b.none
  406f00:	ldr	w0, [sp, #76]
  406f04:	b	40714c <ferror@plt+0x16ac>
  406f08:	ldr	x0, [sp, #40]
  406f0c:	ldr	x0, [x0, #8]
  406f10:	mov	x1, x0
  406f14:	ldr	x0, [sp, #40]
  406f18:	bl	4066cc <ferror@plt+0xc2c>
  406f1c:	mov	x1, x0
  406f20:	ldr	x0, [sp, #40]
  406f24:	str	x1, [x0, #48]
  406f28:	ldr	x0, [sp, #40]
  406f2c:	ldr	x0, [x0, #48]
  406f30:	cmp	x0, #0x0
  406f34:	b.ne	406f40 <ferror@plt+0x14a0>  // b.any
  406f38:	mov	w0, #0xfffffff4            	// #-12
  406f3c:	b	40714c <ferror@plt+0x16ac>
  406f40:	ldr	x0, [sp, #40]
  406f44:	ldr	x0, [x0, #48]
  406f48:	bl	404c40 <strlen@plt>
  406f4c:	mov	x1, x0
  406f50:	ldr	x0, [sp, #40]
  406f54:	str	x1, [x0, #56]
  406f58:	ldr	x0, [sp, #40]
  406f5c:	ldr	x0, [x0, #8]
  406f60:	bl	405630 <fdisk_table_get_nents@plt>
  406f64:	add	x1, x0, #0x1
  406f68:	ldr	x0, [sp, #40]
  406f6c:	str	x1, [x0, #72]
  406f70:	ldr	x0, [sp, #40]
  406f74:	str	xzr, [x0, #88]
  406f78:	ldr	x0, [sp, #40]
  406f7c:	ldr	x0, [x0, #8]
  406f80:	bl	405670 <fdisk_table_wrong_order@plt>
  406f84:	cmp	w0, #0x0
  406f88:	cset	w0, ne  // ne = any
  406f8c:	and	w2, w0, #0xff
  406f90:	ldr	x1, [sp, #40]
  406f94:	ldrb	w0, [x1, #136]
  406f98:	bfxil	w0, w2, #0, #1
  406f9c:	strb	w0, [x1, #136]
  406fa0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406fa4:	add	x0, x0, #0xc88
  406fa8:	ldr	x0, [x0]
  406fac:	sub	x1, x0, #0x8
  406fb0:	ldr	x0, [sp, #40]
  406fb4:	ldr	x0, [x0, #72]
  406fb8:	cmp	x1, x0
  406fbc:	b.cs	406fd8 <ferror@plt+0x1538>  // b.hs, b.nlast
  406fc0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  406fc4:	add	x0, x0, #0xc88
  406fc8:	ldr	x0, [x0]
  406fcc:	sub	x1, x0, #0x9
  406fd0:	ldr	x0, [sp, #40]
  406fd4:	str	x1, [x0, #88]
  406fd8:	ldr	x0, [sp, #40]
  406fdc:	ldr	x0, [x0, #72]
  406fe0:	mov	x1, #0x18                  	// #24
  406fe4:	bl	405e2c <ferror@plt+0x38c>
  406fe8:	mov	x1, x0
  406fec:	ldr	x0, [sp, #40]
  406ff0:	str	x1, [x0, #64]
  406ff4:	ldr	x0, [sp, #40]
  406ff8:	ldr	x0, [x0, #48]
  406ffc:	str	x0, [sp, #64]
  407000:	str	xzr, [sp, #56]
  407004:	b	407128 <ferror@plt+0x1688>
  407008:	ldr	x0, [sp, #40]
  40700c:	ldr	x2, [x0, #64]
  407010:	ldr	x1, [sp, #56]
  407014:	mov	x0, x1
  407018:	lsl	x0, x0, #1
  40701c:	add	x0, x0, x1
  407020:	lsl	x0, x0, #3
  407024:	add	x0, x2, x0
  407028:	ldr	x1, [sp, #64]
  40702c:	str	x1, [x0]
  407030:	mov	w1, #0xa                   	// #10
  407034:	ldr	x0, [sp, #64]
  407038:	bl	405640 <strchr@plt>
  40703c:	str	x0, [sp, #64]
  407040:	ldr	x0, [sp, #64]
  407044:	cmp	x0, #0x0
  407048:	b.eq	407060 <ferror@plt+0x15c0>  // b.none
  40704c:	ldr	x0, [sp, #64]
  407050:	strb	wzr, [x0]
  407054:	ldr	x0, [sp, #64]
  407058:	add	x0, x0, #0x1
  40705c:	str	x0, [sp, #64]
  407060:	ldr	x0, [sp, #40]
  407064:	ldr	x2, [x0, #64]
  407068:	ldr	x1, [sp, #56]
  40706c:	mov	x0, x1
  407070:	lsl	x0, x0, #1
  407074:	add	x0, x0, x1
  407078:	lsl	x0, x0, #3
  40707c:	add	x19, x2, x0
  407080:	bl	405210 <scols_new_table@plt>
  407084:	str	x0, [x19, #8]
  407088:	ldr	x0, [sp, #40]
  40708c:	ldr	x2, [x0, #64]
  407090:	ldr	x1, [sp, #56]
  407094:	mov	x0, x1
  407098:	lsl	x0, x0, #1
  40709c:	add	x0, x0, x1
  4070a0:	lsl	x0, x0, #3
  4070a4:	add	x0, x2, x0
  4070a8:	ldr	x0, [x0, #8]
  4070ac:	mov	w1, #0x1                   	// #1
  4070b0:	bl	404dc0 <scols_table_enable_noheadings@plt>
  4070b4:	ldr	x0, [sp, #40]
  4070b8:	ldr	x2, [x0, #64]
  4070bc:	ldr	x1, [sp, #56]
  4070c0:	mov	x0, x1
  4070c4:	lsl	x0, x0, #1
  4070c8:	add	x0, x0, x1
  4070cc:	lsl	x0, x0, #3
  4070d0:	add	x0, x2, x0
  4070d4:	ldr	x0, [x0, #8]
  4070d8:	mov	w2, #0x4                   	// #4
  4070dc:	movi	d0, #0x0
  4070e0:	mov	x1, #0x0                   	// #0
  4070e4:	bl	404e00 <scols_table_new_column@plt>
  4070e8:	ldr	x0, [sp, #40]
  4070ec:	ldr	x2, [x0, #64]
  4070f0:	ldr	x1, [sp, #56]
  4070f4:	mov	x0, x1
  4070f8:	lsl	x0, x0, #1
  4070fc:	add	x0, x0, x1
  407100:	lsl	x0, x0, #3
  407104:	add	x0, x2, x0
  407108:	ldr	x0, [x0, #8]
  40710c:	mov	w2, #0x1                   	// #1
  407110:	movi	d0, #0x0
  407114:	mov	x1, #0x0                   	// #0
  407118:	bl	404e00 <scols_table_new_column@plt>
  40711c:	ldr	x0, [sp, #56]
  407120:	add	x0, x0, #0x1
  407124:	str	x0, [sp, #56]
  407128:	ldr	x0, [sp, #64]
  40712c:	cmp	x0, #0x0
  407130:	b.eq	407148 <ferror@plt+0x16a8>  // b.none
  407134:	ldr	x0, [sp, #40]
  407138:	ldr	x0, [x0, #72]
  40713c:	ldr	x1, [sp, #56]
  407140:	cmp	x1, x0
  407144:	b.cc	407008 <ferror@plt+0x1568>  // b.lo, b.ul, b.last
  407148:	mov	w0, #0x0                   	// #0
  40714c:	ldr	x19, [sp, #16]
  407150:	ldp	x29, x30, [sp], #80
  407154:	ret
  407158:	stp	x29, x30, [sp, #-32]!
  40715c:	mov	x29, sp
  407160:	str	x0, [sp, #24]
  407164:	ldr	x0, [sp, #24]
  407168:	cmp	x0, #0x0
  40716c:	b.ne	407190 <ferror@plt+0x16f0>  // b.any
  407170:	adrp	x0, 416000 <ferror@plt+0x10560>
  407174:	add	x3, x0, #0x9a0
  407178:	mov	w2, #0x21c                 	// #540
  40717c:	adrp	x0, 415000 <ferror@plt+0xf560>
  407180:	add	x1, x0, #0x980
  407184:	adrp	x0, 415000 <ferror@plt+0xf560>
  407188:	add	x0, x0, #0x998
  40718c:	bl	405910 <__assert_fail@plt>
  407190:	ldr	x0, [sp, #24]
  407194:	ldr	x0, [x0, #8]
  407198:	cmp	x0, #0x0
  40719c:	b.ne	4071c0 <ferror@plt+0x1720>  // b.any
  4071a0:	adrp	x0, 416000 <ferror@plt+0x10560>
  4071a4:	add	x3, x0, #0x9a0
  4071a8:	mov	w2, #0x21d                 	// #541
  4071ac:	adrp	x0, 415000 <ferror@plt+0xf560>
  4071b0:	add	x1, x0, #0x980
  4071b4:	adrp	x0, 415000 <ferror@plt+0xf560>
  4071b8:	add	x0, x0, #0xa98
  4071bc:	bl	405910 <__assert_fail@plt>
  4071c0:	ldr	x0, [sp, #24]
  4071c4:	ldr	x2, [x0, #8]
  4071c8:	ldr	x0, [sp, #24]
  4071cc:	ldr	x0, [x0, #80]
  4071d0:	mov	x1, x0
  4071d4:	mov	x0, x2
  4071d8:	bl	404e90 <fdisk_table_get_partition@plt>
  4071dc:	ldp	x29, x30, [sp], #32
  4071e0:	ret
  4071e4:	stp	x29, x30, [sp, #-48]!
  4071e8:	mov	x29, sp
  4071ec:	str	x0, [sp, #24]
  4071f0:	str	x1, [sp, #16]
  4071f4:	ldr	x0, [sp, #24]
  4071f8:	cmp	x0, #0x0
  4071fc:	b.ne	407220 <ferror@plt+0x1780>  // b.any
  407200:	adrp	x0, 416000 <ferror@plt+0x10560>
  407204:	add	x3, x0, #0x9b8
  407208:	mov	w2, #0x226                 	// #550
  40720c:	adrp	x0, 415000 <ferror@plt+0xf560>
  407210:	add	x1, x0, #0x980
  407214:	adrp	x0, 415000 <ferror@plt+0xf560>
  407218:	add	x0, x0, #0x998
  40721c:	bl	405910 <__assert_fail@plt>
  407220:	ldr	x0, [sp, #24]
  407224:	ldr	x0, [x0, #8]
  407228:	cmp	x0, #0x0
  40722c:	b.ne	407250 <ferror@plt+0x17b0>  // b.any
  407230:	adrp	x0, 416000 <ferror@plt+0x10560>
  407234:	add	x3, x0, #0x9b8
  407238:	mov	w2, #0x227                 	// #551
  40723c:	adrp	x0, 415000 <ferror@plt+0xf560>
  407240:	add	x1, x0, #0x980
  407244:	adrp	x0, 415000 <ferror@plt+0xf560>
  407248:	add	x0, x0, #0xa98
  40724c:	bl	405910 <__assert_fail@plt>
  407250:	ldr	x0, [sp, #24]
  407254:	ldr	x0, [x0, #8]
  407258:	ldr	x1, [sp, #16]
  40725c:	bl	404e90 <fdisk_table_get_partition@plt>
  407260:	str	x0, [sp, #40]
  407264:	ldr	x0, [sp, #40]
  407268:	bl	405770 <fdisk_partition_is_freespace@plt>
  40726c:	ldp	x29, x30, [sp], #48
  407270:	ret
  407274:	stp	x29, x30, [sp, #-96]!
  407278:	mov	x29, sp
  40727c:	str	x0, [sp, #24]
  407280:	str	x1, [sp, #16]
  407284:	str	xzr, [sp, #88]
  407288:	ldr	x0, [sp, #24]
  40728c:	cmp	x0, #0x0
  407290:	b.ne	4072b4 <ferror@plt+0x1814>  // b.any
  407294:	adrp	x0, 416000 <ferror@plt+0x10560>
  407298:	add	x3, x0, #0x9c8
  40729c:	mov	w2, #0x237                 	// #567
  4072a0:	adrp	x0, 415000 <ferror@plt+0xf560>
  4072a4:	add	x1, x0, #0x980
  4072a8:	adrp	x0, 415000 <ferror@plt+0xf560>
  4072ac:	add	x0, x0, #0xaa8
  4072b0:	bl	405910 <__assert_fail@plt>
  4072b4:	ldr	x0, [sp, #16]
  4072b8:	cmp	x0, #0x0
  4072bc:	b.ne	4072e0 <ferror@plt+0x1840>  // b.any
  4072c0:	adrp	x0, 416000 <ferror@plt+0x10560>
  4072c4:	add	x3, x0, #0x9c8
  4072c8:	mov	w2, #0x238                 	// #568
  4072cc:	adrp	x0, 415000 <ferror@plt+0xf560>
  4072d0:	add	x1, x0, #0x980
  4072d4:	adrp	x0, 415000 <ferror@plt+0xf560>
  4072d8:	add	x0, x0, #0x998
  4072dc:	bl	405910 <__assert_fail@plt>
  4072e0:	ldr	x0, [sp, #24]
  4072e4:	bl	405990 <fdisk_ask_menu_get_nitems@plt>
  4072e8:	str	x0, [sp, #80]
  4072ec:	ldr	x0, [sp, #80]
  4072f0:	add	x0, x0, #0x1
  4072f4:	mov	x1, #0x20                  	// #32
  4072f8:	bl	405e2c <ferror@plt+0x38c>
  4072fc:	str	x0, [sp, #72]
  407300:	str	xzr, [sp, #88]
  407304:	b	407388 <ferror@plt+0x18e8>
  407308:	add	x2, sp, #0x28
  40730c:	add	x1, sp, #0x30
  407310:	add	x0, sp, #0x3c
  407314:	mov	x4, x2
  407318:	mov	x3, x1
  40731c:	mov	x2, x0
  407320:	ldr	x1, [sp, #88]
  407324:	ldr	x0, [sp, #24]
  407328:	bl	405370 <fdisk_ask_menu_get_item@plt>
  40732c:	cmp	w0, #0x0
  407330:	b.ne	40739c <ferror@plt+0x18fc>  // b.any
  407334:	ldr	x0, [sp, #88]
  407338:	lsl	x0, x0, #5
  40733c:	ldr	x1, [sp, #72]
  407340:	add	x0, x1, x0
  407344:	ldr	w1, [sp, #60]
  407348:	str	w1, [x0]
  40734c:	ldr	x0, [sp, #88]
  407350:	lsl	x0, x0, #5
  407354:	ldr	x1, [sp, #72]
  407358:	add	x0, x1, x0
  40735c:	ldr	x1, [sp, #40]
  407360:	str	x1, [x0, #16]
  407364:	ldr	x0, [sp, #88]
  407368:	lsl	x0, x0, #5
  40736c:	ldr	x1, [sp, #72]
  407370:	add	x0, x1, x0
  407374:	ldr	x1, [sp, #48]
  407378:	str	x1, [x0, #8]
  40737c:	ldr	x0, [sp, #88]
  407380:	add	x0, x0, #0x1
  407384:	str	x0, [sp, #88]
  407388:	ldr	x1, [sp, #88]
  40738c:	ldr	x0, [sp, #80]
  407390:	cmp	x1, x0
  407394:	b.cc	407308 <ferror@plt+0x1868>  // b.lo, b.ul, b.last
  407398:	b	4073a0 <ferror@plt+0x1900>
  40739c:	nop
  4073a0:	ldr	x1, [sp, #72]
  4073a4:	ldr	x0, [sp, #16]
  4073a8:	bl	4084cc <ferror@plt+0x2a2c>
  4073ac:	ldr	x0, [sp, #16]
  4073b0:	bl	4092e4 <ferror@plt+0x3844>
  4073b4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4073b8:	add	x0, x0, #0xc58
  4073bc:	ldr	x0, [x0]
  4073c0:	bl	4050e0 <wrefresh@plt>
  4073c4:	b	4074a0 <ferror@plt+0x1a00>
  4073c8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4073cc:	add	x0, x0, #0xc58
  4073d0:	ldr	x0, [x0]
  4073d4:	bl	405710 <wgetch@plt>
  4073d8:	str	w0, [sp, #60]
  4073dc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4073e0:	add	x0, x0, #0xc80
  4073e4:	ldr	w0, [x0]
  4073e8:	cmp	w0, #0x0
  4073ec:	b.ne	4074b8 <ferror@plt+0x1a18>  // b.any
  4073f0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4073f4:	add	x0, x0, #0xc7c
  4073f8:	ldr	w0, [x0]
  4073fc:	cmp	w0, #0x0
  407400:	b.eq	40740c <ferror@plt+0x196c>  // b.none
  407404:	ldr	x0, [sp, #16]
  407408:	bl	40adb8 <ferror@plt+0x5318>
  40740c:	ldr	w0, [sp, #60]
  407410:	mov	w1, w0
  407414:	ldr	x0, [sp, #16]
  407418:	bl	40a9d8 <ferror@plt+0x4f38>
  40741c:	cmp	w0, #0x0
  407420:	b.ne	407428 <ferror@plt+0x1988>  // b.any
  407424:	b	4074a0 <ferror@plt+0x1a00>
  407428:	ldr	w0, [sp, #60]
  40742c:	cmp	w0, #0x157
  407430:	b.eq	40744c <ferror@plt+0x19ac>  // b.none
  407434:	cmp	w0, #0x157
  407438:	b.gt	4074a0 <ferror@plt+0x1a00>
  40743c:	cmp	w0, #0xa
  407440:	b.eq	40744c <ferror@plt+0x19ac>  // b.none
  407444:	cmp	w0, #0xd
  407448:	b.ne	4074a0 <ferror@plt+0x1a00>  // b.any
  40744c:	ldr	x0, [sp, #16]
  407450:	ldr	x0, [x0, #24]
  407454:	ldr	x0, [x0, #48]
  407458:	mov	x1, x0
  40745c:	ldr	x0, [sp, #16]
  407460:	bl	408c54 <ferror@plt+0x31b4>
  407464:	str	x0, [sp, #64]
  407468:	ldr	x0, [sp, #64]
  40746c:	cmp	x0, #0x0
  407470:	b.eq	407488 <ferror@plt+0x19e8>  // b.none
  407474:	ldr	x0, [sp, #64]
  407478:	ldr	w0, [x0]
  40747c:	mov	w1, w0
  407480:	ldr	x0, [sp, #24]
  407484:	bl	4059c0 <fdisk_ask_menu_set_result@plt>
  407488:	ldr	x0, [sp, #16]
  40748c:	bl	408634 <ferror@plt+0x2b94>
  407490:	ldr	x0, [sp, #72]
  407494:	bl	405560 <free@plt>
  407498:	mov	w0, #0x0                   	// #0
  40749c:	b	4074e8 <ferror@plt+0x1a48>
  4074a0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4074a4:	add	x0, x0, #0xc80
  4074a8:	ldr	w0, [x0]
  4074ac:	cmp	w0, #0x0
  4074b0:	b.eq	4073c8 <ferror@plt+0x1928>  // b.none
  4074b4:	b	4074bc <ferror@plt+0x1a1c>
  4074b8:	nop
  4074bc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4074c0:	add	x0, x0, #0xc80
  4074c4:	ldr	w0, [x0]
  4074c8:	cmp	w0, #0x0
  4074cc:	b.eq	4074d4 <ferror@plt+0x1a34>  // b.none
  4074d0:	bl	40642c <ferror@plt+0x98c>
  4074d4:	ldr	x0, [sp, #16]
  4074d8:	bl	408634 <ferror@plt+0x2b94>
  4074dc:	ldr	x0, [sp, #72]
  4074e0:	bl	405560 <free@plt>
  4074e4:	mov	w0, #0xffffffff            	// #-1
  4074e8:	ldp	x29, x30, [sp], #96
  4074ec:	ret
  4074f0:	stp	x29, x30, [sp, #-80]!
  4074f4:	mov	x29, sp
  4074f8:	str	x19, [sp, #16]
  4074fc:	str	x0, [sp, #56]
  407500:	str	x1, [sp, #48]
  407504:	str	x2, [sp, #40]
  407508:	str	wzr, [sp, #76]
  40750c:	ldr	x0, [sp, #48]
  407510:	cmp	x0, #0x0
  407514:	b.ne	407538 <ferror@plt+0x1a98>  // b.any
  407518:	adrp	x0, 416000 <ferror@plt+0x10560>
  40751c:	add	x3, x0, #0x9d8
  407520:	mov	w2, #0x274                 	// #628
  407524:	adrp	x0, 415000 <ferror@plt+0xf560>
  407528:	add	x1, x0, #0x980
  40752c:	adrp	x0, 415000 <ferror@plt+0xf560>
  407530:	add	x0, x0, #0xaa8
  407534:	bl	405910 <__assert_fail@plt>
  407538:	ldr	x0, [sp, #48]
  40753c:	bl	405250 <fdisk_ask_get_type@plt>
  407540:	cmp	w0, #0x8
  407544:	b.eq	4075a4 <ferror@plt+0x1b04>  // b.none
  407548:	cmp	w0, #0x8
  40754c:	b.gt	4075b4 <ferror@plt+0x1b14>
  407550:	cmp	w0, #0x5
  407554:	b.eq	407574 <ferror@plt+0x1ad4>  // b.none
  407558:	cmp	w0, #0x5
  40755c:	b.gt	4075b4 <ferror@plt+0x1b14>
  407560:	cmp	w0, #0x3
  407564:	b.eq	407594 <ferror@plt+0x1af4>  // b.none
  407568:	cmp	w0, #0x4
  40756c:	b.eq	407584 <ferror@plt+0x1ae4>  // b.none
  407570:	b	4075b4 <ferror@plt+0x1b14>
  407574:	ldr	x0, [sp, #48]
  407578:	bl	4055d0 <fdisk_ask_print_get_mesg@plt>
  40757c:	bl	407d80 <ferror@plt+0x22e0>
  407580:	b	4075e0 <ferror@plt+0x1b40>
  407584:	ldr	x0, [sp, #48]
  407588:	bl	4055d0 <fdisk_ask_print_get_mesg@plt>
  40758c:	bl	407988 <ferror@plt+0x1ee8>
  407590:	b	4075e0 <ferror@plt+0x1b40>
  407594:	ldr	x0, [sp, #48]
  407598:	bl	4055d0 <fdisk_ask_print_get_mesg@plt>
  40759c:	bl	407acc <ferror@plt+0x202c>
  4075a0:	b	4075e0 <ferror@plt+0x1b40>
  4075a4:	ldr	x1, [sp, #40]
  4075a8:	ldr	x0, [sp, #48]
  4075ac:	bl	407274 <ferror@plt+0x17d4>
  4075b0:	b	4075e0 <ferror@plt+0x1b40>
  4075b4:	adrp	x0, 415000 <ferror@plt+0xf560>
  4075b8:	add	x0, x0, #0xab0
  4075bc:	bl	4059f0 <gettext@plt>
  4075c0:	mov	x19, x0
  4075c4:	ldr	x0, [sp, #48]
  4075c8:	bl	405250 <fdisk_ask_get_type@plt>
  4075cc:	mov	w1, w0
  4075d0:	mov	x0, x19
  4075d4:	bl	407988 <ferror@plt+0x1ee8>
  4075d8:	mov	w0, #0xffffffea            	// #-22
  4075dc:	b	4075e4 <ferror@plt+0x1b44>
  4075e0:	ldr	w0, [sp, #76]
  4075e4:	ldr	x19, [sp, #16]
  4075e8:	ldp	x29, x30, [sp], #80
  4075ec:	ret
  4075f0:	stp	x29, x30, [sp, #-16]!
  4075f4:	mov	x29, sp
  4075f8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4075fc:	add	x0, x0, #0xc78
  407600:	ldr	w0, [x0]
  407604:	cmp	w0, #0x0
  407608:	b.ne	407614 <ferror@plt+0x1b74>  // b.any
  40760c:	mov	w0, #0xffffffea            	// #-22
  407610:	b	407670 <ferror@plt+0x1bd0>
  407614:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407618:	add	x0, x0, #0xc90
  40761c:	ldr	x0, [x0]
  407620:	sub	w0, w0, #0x1
  407624:	mov	w1, w0
  407628:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40762c:	add	x0, x0, #0xc88
  407630:	ldr	x0, [x0]
  407634:	sub	w0, w0, #0x1
  407638:	mov	w3, #0x0                   	// #0
  40763c:	mov	w2, w0
  407640:	mov	w0, #0x0                   	// #0
  407644:	bl	405020 <mvcur@plt>
  407648:	mov	w0, #0x1                   	// #1
  40764c:	bl	405980 <curs_set@plt>
  407650:	bl	404e10 <nl@plt>
  407654:	bl	4056f0 <endwin@plt>
  407658:	mov	w0, #0xa                   	// #10
  40765c:	bl	405950 <putchar@plt>
  407660:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407664:	add	x0, x0, #0xc78
  407668:	str	wzr, [x0]
  40766c:	mov	w0, #0x0                   	// #0
  407670:	ldp	x29, x30, [sp], #16
  407674:	ret
  407678:	stp	x29, x30, [sp, #-128]!
  40767c:	mov	x29, sp
  407680:	str	x19, [sp, #16]
  407684:	str	x0, [sp, #88]
  407688:	str	w1, [sp, #84]
  40768c:	str	x2, [sp, #72]
  407690:	mov	x19, x3
  407694:	str	xzr, [sp, #104]
  407698:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40769c:	add	x0, x0, #0xc58
  4076a0:	ldr	x0, [x0]
  4076a4:	ldr	x1, [sp, #88]
  4076a8:	mov	w2, #0x0                   	// #0
  4076ac:	bl	4058c0 <wmove@plt>
  4076b0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4076b4:	add	x0, x0, #0xc58
  4076b8:	ldr	x0, [x0]
  4076bc:	bl	405010 <wclrtoeol@plt>
  4076c0:	add	x2, sp, #0x20
  4076c4:	mov	x3, x19
  4076c8:	ldp	x0, x1, [x3]
  4076cc:	stp	x0, x1, [x2]
  4076d0:	ldp	x0, x1, [x3, #16]
  4076d4:	stp	x0, x1, [x2, #16]
  4076d8:	add	x1, sp, #0x20
  4076dc:	add	x0, sp, #0x68
  4076e0:	mov	x2, x1
  4076e4:	ldr	x1, [sp, #72]
  4076e8:	bl	405fc4 <ferror@plt+0x524>
  4076ec:	ldr	x0, [sp, #104]
  4076f0:	bl	40ef58 <ferror@plt+0x94b8>
  4076f4:	str	x0, [sp, #112]
  4076f8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4076fc:	add	x0, x0, #0xc90
  407700:	ldr	x0, [x0]
  407704:	ldr	x1, [sp, #112]
  407708:	cmp	x1, x0
  40770c:	b.ls	407838 <ferror@plt+0x1d98>  // b.plast
  407710:	ldr	x1, [sp, #104]
  407714:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407718:	add	x0, x0, #0xc90
  40771c:	ldr	x0, [x0]
  407720:	add	x0, x1, x0
  407724:	mov	w1, #0x20                  	// #32
  407728:	bl	405390 <strrchr@plt>
  40772c:	str	x0, [sp, #120]
  407730:	ldr	x0, [sp, #120]
  407734:	cmp	x0, #0x0
  407738:	b.ne	407754 <ferror@plt+0x1cb4>  // b.any
  40773c:	ldr	x1, [sp, #104]
  407740:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407744:	add	x0, x0, #0xc90
  407748:	ldr	x0, [x0]
  40774c:	add	x0, x1, x0
  407750:	str	x0, [sp, #120]
  407754:	ldr	x0, [sp, #120]
  407758:	strb	wzr, [x0]
  40775c:	ldr	x0, [sp, #88]
  407760:	add	x1, x0, #0x1
  407764:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407768:	add	x0, x0, #0xc88
  40776c:	ldr	x0, [x0]
  407770:	cmp	x1, x0
  407774:	b.cc	407784 <ferror@plt+0x1ce4>  // b.lo, b.ul, b.last
  407778:	ldr	x0, [sp, #88]
  40777c:	sub	x0, x0, #0x1
  407780:	str	x0, [sp, #88]
  407784:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407788:	add	x0, x0, #0xc58
  40778c:	ldr	x0, [x0]
  407790:	ldr	w1, [sp, #84]
  407794:	mov	x2, #0x0                   	// #0
  407798:	bl	404e50 <wattr_on@plt>
  40779c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4077a0:	add	x0, x0, #0xc58
  4077a4:	ldr	x0, [x0]
  4077a8:	ldr	x1, [sp, #88]
  4077ac:	mov	w2, #0x0                   	// #0
  4077b0:	bl	4058c0 <wmove@plt>
  4077b4:	cmn	w0, #0x1
  4077b8:	b.eq	4077d4 <ferror@plt+0x1d34>  // b.none
  4077bc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4077c0:	add	x0, x0, #0xc58
  4077c4:	ldr	x0, [x0]
  4077c8:	ldr	x1, [sp, #104]
  4077cc:	mov	w2, #0xffffffff            	// #-1
  4077d0:	bl	404f40 <waddnstr@plt>
  4077d4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4077d8:	add	x0, x0, #0xc58
  4077dc:	ldr	x0, [x0]
  4077e0:	ldr	x1, [sp, #88]
  4077e4:	add	w1, w1, #0x1
  4077e8:	mov	w2, #0x0                   	// #0
  4077ec:	bl	4058c0 <wmove@plt>
  4077f0:	cmn	w0, #0x1
  4077f4:	b.eq	40781c <ferror@plt+0x1d7c>  // b.none
  4077f8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4077fc:	add	x0, x0, #0xc58
  407800:	ldr	x3, [x0]
  407804:	ldr	x0, [sp, #120]
  407808:	add	x0, x0, #0x1
  40780c:	mov	w2, #0xffffffff            	// #-1
  407810:	mov	x1, x0
  407814:	mov	x0, x3
  407818:	bl	404f40 <waddnstr@plt>
  40781c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407820:	add	x0, x0, #0xc58
  407824:	ldr	x0, [x0]
  407828:	ldr	w1, [sp, #84]
  40782c:	mov	x2, #0x0                   	// #0
  407830:	bl	4051f0 <wattr_off@plt>
  407834:	b	4078c4 <ferror@plt+0x1e24>
  407838:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40783c:	add	x0, x0, #0xc58
  407840:	ldr	x0, [x0]
  407844:	ldr	w1, [sp, #84]
  407848:	mov	x2, #0x0                   	// #0
  40784c:	bl	404e50 <wattr_on@plt>
  407850:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407854:	add	x0, x0, #0xc58
  407858:	ldr	x3, [x0]
  40785c:	ldr	x0, [sp, #88]
  407860:	mov	w4, w0
  407864:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407868:	add	x0, x0, #0xc90
  40786c:	ldr	x1, [x0]
  407870:	ldr	x0, [sp, #112]
  407874:	sub	x0, x1, x0
  407878:	lsr	x0, x0, #1
  40787c:	mov	w2, w0
  407880:	mov	w1, w4
  407884:	mov	x0, x3
  407888:	bl	4058c0 <wmove@plt>
  40788c:	cmn	w0, #0x1
  407890:	b.eq	4078ac <ferror@plt+0x1e0c>  // b.none
  407894:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407898:	add	x0, x0, #0xc58
  40789c:	ldr	x0, [x0]
  4078a0:	ldr	x1, [sp, #104]
  4078a4:	mov	w2, #0xffffffff            	// #-1
  4078a8:	bl	404f40 <waddnstr@plt>
  4078ac:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4078b0:	add	x0, x0, #0xc58
  4078b4:	ldr	x0, [x0]
  4078b8:	ldr	w1, [sp, #84]
  4078bc:	mov	x2, #0x0                   	// #0
  4078c0:	bl	4051f0 <wattr_off@plt>
  4078c4:	ldr	x0, [sp, #104]
  4078c8:	bl	405560 <free@plt>
  4078cc:	nop
  4078d0:	ldr	x19, [sp, #16]
  4078d4:	ldp	x29, x30, [sp], #128
  4078d8:	ret
  4078dc:	stp	x29, x30, [sp, #-272]!
  4078e0:	mov	x29, sp
  4078e4:	str	x0, [sp, #56]
  4078e8:	str	x1, [sp, #48]
  4078ec:	str	x2, [sp, #224]
  4078f0:	str	x3, [sp, #232]
  4078f4:	str	x4, [sp, #240]
  4078f8:	str	x5, [sp, #248]
  4078fc:	str	x6, [sp, #256]
  407900:	str	x7, [sp, #264]
  407904:	str	q0, [sp, #96]
  407908:	str	q1, [sp, #112]
  40790c:	str	q2, [sp, #128]
  407910:	str	q3, [sp, #144]
  407914:	str	q4, [sp, #160]
  407918:	str	q5, [sp, #176]
  40791c:	str	q6, [sp, #192]
  407920:	str	q7, [sp, #208]
  407924:	add	x0, sp, #0x110
  407928:	str	x0, [sp, #64]
  40792c:	add	x0, sp, #0x110
  407930:	str	x0, [sp, #72]
  407934:	add	x0, sp, #0xe0
  407938:	str	x0, [sp, #80]
  40793c:	mov	w0, #0xffffffd0            	// #-48
  407940:	str	w0, [sp, #88]
  407944:	mov	w0, #0xffffff80            	// #-128
  407948:	str	w0, [sp, #92]
  40794c:	add	x2, sp, #0x10
  407950:	add	x3, sp, #0x40
  407954:	ldp	x0, x1, [x3]
  407958:	stp	x0, x1, [x2]
  40795c:	ldp	x0, x1, [x3, #16]
  407960:	stp	x0, x1, [x2, #16]
  407964:	add	x0, sp, #0x10
  407968:	mov	x3, x0
  40796c:	ldr	x2, [sp, #48]
  407970:	mov	w1, #0x0                   	// #0
  407974:	ldr	x0, [sp, #56]
  407978:	bl	407678 <ferror@plt+0x1bd8>
  40797c:	nop
  407980:	ldp	x29, x30, [sp], #272
  407984:	ret
  407988:	stp	x29, x30, [sp, #-304]!
  40798c:	mov	x29, sp
  407990:	str	x19, [sp, #16]
  407994:	str	x0, [sp, #72]
  407998:	str	x1, [sp, #248]
  40799c:	str	x2, [sp, #256]
  4079a0:	str	x3, [sp, #264]
  4079a4:	str	x4, [sp, #272]
  4079a8:	str	x5, [sp, #280]
  4079ac:	str	x6, [sp, #288]
  4079b0:	str	x7, [sp, #296]
  4079b4:	str	q0, [sp, #112]
  4079b8:	str	q1, [sp, #128]
  4079bc:	str	q2, [sp, #144]
  4079c0:	str	q3, [sp, #160]
  4079c4:	str	q4, [sp, #176]
  4079c8:	str	q5, [sp, #192]
  4079cc:	str	q6, [sp, #208]
  4079d0:	str	q7, [sp, #224]
  4079d4:	add	x0, sp, #0x130
  4079d8:	str	x0, [sp, #80]
  4079dc:	add	x0, sp, #0x130
  4079e0:	str	x0, [sp, #88]
  4079e4:	add	x0, sp, #0xf0
  4079e8:	str	x0, [sp, #96]
  4079ec:	mov	w0, #0xffffffc8            	// #-56
  4079f0:	str	w0, [sp, #104]
  4079f4:	mov	w0, #0xffffff80            	// #-128
  4079f8:	str	w0, [sp, #108]
  4079fc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407a00:	add	x0, x0, #0xc78
  407a04:	ldr	w0, [x0]
  407a08:	cmp	w0, #0x0
  407a0c:	b.eq	407a6c <ferror@plt+0x1fcc>  // b.none
  407a10:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407a14:	add	x0, x0, #0xc88
  407a18:	ldr	x0, [x0]
  407a1c:	sub	x19, x0, #0x2
  407a20:	bl	4151f0 <ferror@plt+0xf750>
  407a24:	cmp	w0, #0x0
  407a28:	b.eq	407a34 <ferror@plt+0x1f94>  // b.none
  407a2c:	mov	w4, #0x100                 	// #256
  407a30:	b	407a38 <ferror@plt+0x1f98>
  407a34:	mov	w4, #0x0                   	// #0
  407a38:	add	x2, sp, #0x20
  407a3c:	add	x3, sp, #0x50
  407a40:	ldp	x0, x1, [x3]
  407a44:	stp	x0, x1, [x2]
  407a48:	ldp	x0, x1, [x3, #16]
  407a4c:	stp	x0, x1, [x2, #16]
  407a50:	add	x0, sp, #0x20
  407a54:	mov	x3, x0
  407a58:	ldr	x2, [sp, #72]
  407a5c:	mov	w1, w4
  407a60:	mov	x0, x19
  407a64:	bl	407678 <ferror@plt+0x1bd8>
  407a68:	b	407abc <ferror@plt+0x201c>
  407a6c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407a70:	add	x0, x0, #0xc30
  407a74:	ldr	x4, [x0]
  407a78:	add	x2, sp, #0x20
  407a7c:	add	x3, sp, #0x50
  407a80:	ldp	x0, x1, [x3]
  407a84:	stp	x0, x1, [x2]
  407a88:	ldp	x0, x1, [x3, #16]
  407a8c:	stp	x0, x1, [x2, #16]
  407a90:	add	x0, sp, #0x20
  407a94:	mov	x2, x0
  407a98:	ldr	x1, [sp, #72]
  407a9c:	mov	x0, x4
  407aa0:	bl	4058e0 <vfprintf@plt>
  407aa4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407aa8:	add	x0, x0, #0xc30
  407aac:	ldr	x0, [x0]
  407ab0:	mov	x1, x0
  407ab4:	mov	w0, #0xa                   	// #10
  407ab8:	bl	404f00 <fputc@plt>
  407abc:	nop
  407ac0:	ldr	x19, [sp, #16]
  407ac4:	ldp	x29, x30, [sp], #304
  407ac8:	ret
  407acc:	stp	x29, x30, [sp, #-320]!
  407ad0:	mov	x29, sp
  407ad4:	str	x19, [sp, #16]
  407ad8:	str	x0, [sp, #72]
  407adc:	str	x1, [sp, #264]
  407ae0:	str	x2, [sp, #272]
  407ae4:	str	x3, [sp, #280]
  407ae8:	str	x4, [sp, #288]
  407aec:	str	x5, [sp, #296]
  407af0:	str	x6, [sp, #304]
  407af4:	str	x7, [sp, #312]
  407af8:	str	q0, [sp, #128]
  407afc:	str	q1, [sp, #144]
  407b00:	str	q2, [sp, #160]
  407b04:	str	q3, [sp, #176]
  407b08:	str	q4, [sp, #192]
  407b0c:	str	q5, [sp, #208]
  407b10:	str	q6, [sp, #224]
  407b14:	str	q7, [sp, #240]
  407b18:	add	x3, sp, #0x78
  407b1c:	ldr	x2, [sp, #72]
  407b20:	adrp	x0, 415000 <ferror@plt+0xf560>
  407b24:	add	x1, x0, #0xae0
  407b28:	mov	x0, x3
  407b2c:	bl	405efc <ferror@plt+0x45c>
  407b30:	add	x0, sp, #0x140
  407b34:	str	x0, [sp, #88]
  407b38:	add	x0, sp, #0x140
  407b3c:	str	x0, [sp, #96]
  407b40:	add	x0, sp, #0x100
  407b44:	str	x0, [sp, #104]
  407b48:	mov	w0, #0xffffffc8            	// #-56
  407b4c:	str	w0, [sp, #112]
  407b50:	mov	w0, #0xffffff80            	// #-128
  407b54:	str	w0, [sp, #116]
  407b58:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407b5c:	add	x0, x0, #0xc78
  407b60:	ldr	w0, [x0]
  407b64:	cmp	w0, #0x0
  407b68:	b.eq	407bcc <ferror@plt+0x212c>  // b.none
  407b6c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407b70:	add	x0, x0, #0xc88
  407b74:	ldr	x0, [x0]
  407b78:	sub	x19, x0, #0x2
  407b7c:	bl	4151f0 <ferror@plt+0xf750>
  407b80:	cmp	w0, #0x0
  407b84:	b.eq	407b90 <ferror@plt+0x20f0>  // b.none
  407b88:	mov	w4, #0x100                 	// #256
  407b8c:	b	407b94 <ferror@plt+0x20f4>
  407b90:	mov	w4, #0x0                   	// #0
  407b94:	ldr	x5, [sp, #120]
  407b98:	add	x2, sp, #0x20
  407b9c:	add	x3, sp, #0x58
  407ba0:	ldp	x0, x1, [x3]
  407ba4:	stp	x0, x1, [x2]
  407ba8:	ldp	x0, x1, [x3, #16]
  407bac:	stp	x0, x1, [x2, #16]
  407bb0:	add	x0, sp, #0x20
  407bb4:	mov	x3, x0
  407bb8:	mov	x2, x5
  407bbc:	mov	w1, w4
  407bc0:	mov	x0, x19
  407bc4:	bl	407678 <ferror@plt+0x1bd8>
  407bc8:	b	407c20 <ferror@plt+0x2180>
  407bcc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407bd0:	add	x0, x0, #0xc30
  407bd4:	ldr	x4, [x0]
  407bd8:	ldr	x5, [sp, #120]
  407bdc:	add	x2, sp, #0x20
  407be0:	add	x3, sp, #0x58
  407be4:	ldp	x0, x1, [x3]
  407be8:	stp	x0, x1, [x2]
  407bec:	ldp	x0, x1, [x3, #16]
  407bf0:	stp	x0, x1, [x2, #16]
  407bf4:	add	x0, sp, #0x20
  407bf8:	mov	x2, x0
  407bfc:	mov	x1, x5
  407c00:	mov	x0, x4
  407c04:	bl	4058e0 <vfprintf@plt>
  407c08:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407c0c:	add	x0, x0, #0xc30
  407c10:	ldr	x0, [x0]
  407c14:	mov	x1, x0
  407c18:	mov	w0, #0xa                   	// #10
  407c1c:	bl	404f00 <fputc@plt>
  407c20:	ldr	x0, [sp, #120]
  407c24:	bl	405560 <free@plt>
  407c28:	nop
  407c2c:	ldr	x19, [sp, #16]
  407c30:	ldp	x29, x30, [sp], #320
  407c34:	ret
  407c38:	stp	x29, x30, [sp, #-16]!
  407c3c:	mov	x29, sp
  407c40:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407c44:	add	x0, x0, #0xc58
  407c48:	ldr	x3, [x0]
  407c4c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407c50:	add	x0, x0, #0xc88
  407c54:	ldr	x0, [x0]
  407c58:	sub	w0, w0, #0x2
  407c5c:	mov	w2, #0x0                   	// #0
  407c60:	mov	w1, w0
  407c64:	mov	x0, x3
  407c68:	bl	4058c0 <wmove@plt>
  407c6c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407c70:	add	x0, x0, #0xc58
  407c74:	ldr	x0, [x0]
  407c78:	bl	405010 <wclrtoeol@plt>
  407c7c:	nop
  407c80:	ldp	x29, x30, [sp], #16
  407c84:	ret
  407c88:	stp	x29, x30, [sp, #-272]!
  407c8c:	mov	x29, sp
  407c90:	str	w0, [sp, #60]
  407c94:	str	x1, [sp, #48]
  407c98:	str	x2, [sp, #224]
  407c9c:	str	x3, [sp, #232]
  407ca0:	str	x4, [sp, #240]
  407ca4:	str	x5, [sp, #248]
  407ca8:	str	x6, [sp, #256]
  407cac:	str	x7, [sp, #264]
  407cb0:	str	q0, [sp, #96]
  407cb4:	str	q1, [sp, #112]
  407cb8:	str	q2, [sp, #128]
  407cbc:	str	q3, [sp, #144]
  407cc0:	str	q4, [sp, #160]
  407cc4:	str	q5, [sp, #176]
  407cc8:	str	q6, [sp, #192]
  407ccc:	str	q7, [sp, #208]
  407cd0:	bl	4075f0 <ferror@plt+0x1b50>
  407cd4:	add	x0, sp, #0x110
  407cd8:	str	x0, [sp, #64]
  407cdc:	add	x0, sp, #0x110
  407ce0:	str	x0, [sp, #72]
  407ce4:	add	x0, sp, #0xe0
  407ce8:	str	x0, [sp, #80]
  407cec:	mov	w0, #0xffffffd0            	// #-48
  407cf0:	str	w0, [sp, #88]
  407cf4:	mov	w0, #0xffffff80            	// #-128
  407cf8:	str	w0, [sp, #92]
  407cfc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407d00:	add	x0, x0, #0xc30
  407d04:	ldr	x3, [x0]
  407d08:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407d0c:	add	x0, x0, #0xc68
  407d10:	ldr	x0, [x0]
  407d14:	mov	x2, x0
  407d18:	adrp	x0, 415000 <ferror@plt+0xf560>
  407d1c:	add	x1, x0, #0xae8
  407d20:	mov	x0, x3
  407d24:	bl	405a20 <fprintf@plt>
  407d28:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407d2c:	add	x0, x0, #0xc30
  407d30:	ldr	x4, [x0]
  407d34:	add	x2, sp, #0x10
  407d38:	add	x3, sp, #0x40
  407d3c:	ldp	x0, x1, [x3]
  407d40:	stp	x0, x1, [x2]
  407d44:	ldp	x0, x1, [x3, #16]
  407d48:	stp	x0, x1, [x2, #16]
  407d4c:	add	x0, sp, #0x10
  407d50:	mov	x2, x0
  407d54:	ldr	x1, [sp, #48]
  407d58:	mov	x0, x4
  407d5c:	bl	4058e0 <vfprintf@plt>
  407d60:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407d64:	add	x0, x0, #0xc30
  407d68:	ldr	x0, [x0]
  407d6c:	mov	x1, x0
  407d70:	mov	w0, #0xa                   	// #10
  407d74:	bl	404f00 <fputc@plt>
  407d78:	ldr	w0, [sp, #60]
  407d7c:	bl	404cc0 <exit@plt>
  407d80:	stp	x29, x30, [sp, #-304]!
  407d84:	mov	x29, sp
  407d88:	str	x19, [sp, #16]
  407d8c:	str	x0, [sp, #72]
  407d90:	str	x1, [sp, #248]
  407d94:	str	x2, [sp, #256]
  407d98:	str	x3, [sp, #264]
  407d9c:	str	x4, [sp, #272]
  407da0:	str	x5, [sp, #280]
  407da4:	str	x6, [sp, #288]
  407da8:	str	x7, [sp, #296]
  407dac:	str	q0, [sp, #112]
  407db0:	str	q1, [sp, #128]
  407db4:	str	q2, [sp, #144]
  407db8:	str	q3, [sp, #160]
  407dbc:	str	q4, [sp, #176]
  407dc0:	str	q5, [sp, #192]
  407dc4:	str	q6, [sp, #208]
  407dc8:	str	q7, [sp, #224]
  407dcc:	add	x0, sp, #0x130
  407dd0:	str	x0, [sp, #80]
  407dd4:	add	x0, sp, #0x130
  407dd8:	str	x0, [sp, #88]
  407ddc:	add	x0, sp, #0xf0
  407de0:	str	x0, [sp, #96]
  407de4:	mov	w0, #0xffffffc8            	// #-56
  407de8:	str	w0, [sp, #104]
  407dec:	mov	w0, #0xffffff80            	// #-128
  407df0:	str	w0, [sp, #108]
  407df4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407df8:	add	x0, x0, #0xc78
  407dfc:	ldr	w0, [x0]
  407e00:	cmp	w0, #0x0
  407e04:	b.eq	407e64 <ferror@plt+0x23c4>  // b.none
  407e08:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407e0c:	add	x0, x0, #0xc88
  407e10:	ldr	x0, [x0]
  407e14:	sub	x19, x0, #0x2
  407e18:	bl	4151f0 <ferror@plt+0xf750>
  407e1c:	cmp	w0, #0x0
  407e20:	b.eq	407e2c <ferror@plt+0x238c>  // b.none
  407e24:	mov	w4, #0x300                 	// #768
  407e28:	b	407e30 <ferror@plt+0x2390>
  407e2c:	mov	w4, #0x0                   	// #0
  407e30:	add	x2, sp, #0x20
  407e34:	add	x3, sp, #0x50
  407e38:	ldp	x0, x1, [x3]
  407e3c:	stp	x0, x1, [x2]
  407e40:	ldp	x0, x1, [x3, #16]
  407e44:	stp	x0, x1, [x2, #16]
  407e48:	add	x0, sp, #0x20
  407e4c:	mov	x3, x0
  407e50:	ldr	x2, [sp, #72]
  407e54:	mov	w1, w4
  407e58:	mov	x0, x19
  407e5c:	bl	407678 <ferror@plt+0x1bd8>
  407e60:	b	407eb4 <ferror@plt+0x2414>
  407e64:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407e68:	add	x0, x0, #0xc48
  407e6c:	ldr	x4, [x0]
  407e70:	add	x2, sp, #0x20
  407e74:	add	x3, sp, #0x50
  407e78:	ldp	x0, x1, [x3]
  407e7c:	stp	x0, x1, [x2]
  407e80:	ldp	x0, x1, [x3, #16]
  407e84:	stp	x0, x1, [x2, #16]
  407e88:	add	x0, sp, #0x20
  407e8c:	mov	x2, x0
  407e90:	ldr	x1, [sp, #72]
  407e94:	mov	x0, x4
  407e98:	bl	4058e0 <vfprintf@plt>
  407e9c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407ea0:	add	x0, x0, #0xc48
  407ea4:	ldr	x0, [x0]
  407ea8:	mov	x1, x0
  407eac:	mov	w0, #0xa                   	// #10
  407eb0:	bl	404f00 <fputc@plt>
  407eb4:	nop
  407eb8:	ldr	x19, [sp, #16]
  407ebc:	ldp	x29, x30, [sp], #304
  407ec0:	ret
  407ec4:	stp	x29, x30, [sp, #-16]!
  407ec8:	mov	x29, sp
  407ecc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407ed0:	add	x0, x0, #0xc58
  407ed4:	ldr	x3, [x0]
  407ed8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407edc:	add	x0, x0, #0xc88
  407ee0:	ldr	x0, [x0]
  407ee4:	sub	w0, w0, #0x2
  407ee8:	mov	w2, #0x0                   	// #0
  407eec:	mov	w1, w0
  407ef0:	mov	x0, x3
  407ef4:	bl	4058c0 <wmove@plt>
  407ef8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407efc:	add	x0, x0, #0xc58
  407f00:	ldr	x0, [x0]
  407f04:	bl	405010 <wclrtoeol@plt>
  407f08:	nop
  407f0c:	ldp	x29, x30, [sp], #16
  407f10:	ret
  407f14:	stp	x29, x30, [sp, #-288]!
  407f18:	mov	x29, sp
  407f1c:	str	x0, [sp, #56]
  407f20:	str	x1, [sp, #232]
  407f24:	str	x2, [sp, #240]
  407f28:	str	x3, [sp, #248]
  407f2c:	str	x4, [sp, #256]
  407f30:	str	x5, [sp, #264]
  407f34:	str	x6, [sp, #272]
  407f38:	str	x7, [sp, #280]
  407f3c:	str	q0, [sp, #96]
  407f40:	str	q1, [sp, #112]
  407f44:	str	q2, [sp, #128]
  407f48:	str	q3, [sp, #144]
  407f4c:	str	q4, [sp, #160]
  407f50:	str	q5, [sp, #176]
  407f54:	str	q6, [sp, #192]
  407f58:	str	q7, [sp, #208]
  407f5c:	add	x0, sp, #0x120
  407f60:	str	x0, [sp, #64]
  407f64:	add	x0, sp, #0x120
  407f68:	str	x0, [sp, #72]
  407f6c:	add	x0, sp, #0xe0
  407f70:	str	x0, [sp, #80]
  407f74:	mov	w0, #0xffffffc8            	// #-56
  407f78:	str	w0, [sp, #88]
  407f7c:	mov	w0, #0xffffff80            	// #-128
  407f80:	str	w0, [sp, #92]
  407f84:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407f88:	add	x0, x0, #0xc78
  407f8c:	ldr	w0, [x0]
  407f90:	cmp	w0, #0x0
  407f94:	b.eq	407fdc <ferror@plt+0x253c>  // b.none
  407f98:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407f9c:	add	x0, x0, #0xc88
  407fa0:	ldr	x0, [x0]
  407fa4:	sub	x4, x0, #0x1
  407fa8:	add	x2, sp, #0x10
  407fac:	add	x3, sp, #0x40
  407fb0:	ldp	x0, x1, [x3]
  407fb4:	stp	x0, x1, [x2]
  407fb8:	ldp	x0, x1, [x3, #16]
  407fbc:	stp	x0, x1, [x2, #16]
  407fc0:	add	x0, sp, #0x10
  407fc4:	mov	x3, x0
  407fc8:	ldr	x2, [sp, #56]
  407fcc:	mov	w1, #0x200000              	// #2097152
  407fd0:	mov	x0, x4
  407fd4:	bl	407678 <ferror@plt+0x1bd8>
  407fd8:	b	40802c <ferror@plt+0x258c>
  407fdc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  407fe0:	add	x0, x0, #0xc48
  407fe4:	ldr	x4, [x0]
  407fe8:	add	x2, sp, #0x10
  407fec:	add	x3, sp, #0x40
  407ff0:	ldp	x0, x1, [x3]
  407ff4:	stp	x0, x1, [x2]
  407ff8:	ldp	x0, x1, [x3, #16]
  407ffc:	stp	x0, x1, [x2, #16]
  408000:	add	x0, sp, #0x10
  408004:	mov	x2, x0
  408008:	ldr	x1, [sp, #56]
  40800c:	mov	x0, x4
  408010:	bl	4058e0 <vfprintf@plt>
  408014:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408018:	add	x0, x0, #0xc48
  40801c:	ldr	x0, [x0]
  408020:	mov	x1, x0
  408024:	mov	w0, #0xa                   	// #10
  408028:	bl	404f00 <fputc@plt>
  40802c:	nop
  408030:	ldp	x29, x30, [sp], #288
  408034:	ret
  408038:	stp	x29, x30, [sp, #-16]!
  40803c:	mov	x29, sp
  408040:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408044:	add	x0, x0, #0xc58
  408048:	ldr	x3, [x0]
  40804c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408050:	add	x0, x0, #0xc88
  408054:	ldr	x0, [x0]
  408058:	sub	w0, w0, #0x1
  40805c:	mov	w2, #0x0                   	// #0
  408060:	mov	w1, w0
  408064:	mov	x0, x3
  408068:	bl	4058c0 <wmove@plt>
  40806c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408070:	add	x0, x0, #0xc58
  408074:	ldr	x0, [x0]
  408078:	bl	405010 <wclrtoeol@plt>
  40807c:	nop
  408080:	ldp	x29, x30, [sp], #16
  408084:	ret
  408088:	sub	sp, sp, #0x10
  40808c:	str	w0, [sp, #12]
  408090:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408094:	add	x0, x0, #0xc80
  408098:	mov	w1, #0x1                   	// #1
  40809c:	str	w1, [x0]
  4080a0:	nop
  4080a4:	add	sp, sp, #0x10
  4080a8:	ret
  4080ac:	sub	sp, sp, #0x10
  4080b0:	str	w0, [sp, #12]
  4080b4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4080b8:	add	x0, x0, #0xc7c
  4080bc:	mov	w1, #0x1                   	// #1
  4080c0:	str	w1, [x0]
  4080c4:	nop
  4080c8:	add	sp, sp, #0x10
  4080cc:	ret
  4080d0:	sub	sp, sp, #0x10
  4080d4:	str	x0, [sp, #8]
  4080d8:	ldr	x0, [sp, #8]
  4080dc:	ldr	x0, [x0, #24]
  4080e0:	cmp	x0, #0x0
  4080e4:	b.eq	408144 <ferror@plt+0x26a4>  // b.none
  4080e8:	ldr	x0, [sp, #8]
  4080ec:	ldr	x0, [x0, #24]
  4080f0:	ldr	x0, [x0, #32]
  4080f4:	cmp	x0, #0x0
  4080f8:	b.eq	408144 <ferror@plt+0x26a4>  // b.none
  4080fc:	ldr	x0, [sp, #8]
  408100:	ldr	x0, [x0, #24]
  408104:	ldr	x1, [x0, #32]
  408108:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40810c:	add	x0, x0, #0xc88
  408110:	ldr	x0, [x0]
  408114:	sub	x0, x0, #0x4
  408118:	cmp	x1, x0
  40811c:	b.cc	408134 <ferror@plt+0x2694>  // b.lo, b.ul, b.last
  408120:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408124:	add	x0, x0, #0xc88
  408128:	ldr	x0, [x0]
  40812c:	sub	x0, x0, #0x4
  408130:	b	408138 <ferror@plt+0x2698>
  408134:	mov	x0, #0x0                   	// #0
  408138:	ldr	x1, [sp, #8]
  40813c:	ldr	x1, [x1, #24]
  408140:	str	x0, [x1, #40]
  408144:	nop
  408148:	add	sp, sp, #0x10
  40814c:	ret
  408150:	stp	x29, x30, [sp, #-224]!
  408154:	mov	x29, sp
  408158:	str	x19, [sp, #16]
  40815c:	str	x0, [sp, #40]
  408160:	stp	xzr, xzr, [sp, #64]
  408164:	stp	xzr, xzr, [sp, #80]
  408168:	stp	xzr, xzr, [sp, #96]
  40816c:	stp	xzr, xzr, [sp, #112]
  408170:	stp	xzr, xzr, [sp, #128]
  408174:	stp	xzr, xzr, [sp, #144]
  408178:	stp	xzr, xzr, [sp, #160]
  40817c:	stp	xzr, xzr, [sp, #176]
  408180:	str	wzr, [sp, #204]
  408184:	str	xzr, [sp, #208]
  408188:	ldr	x0, [sp, #40]
  40818c:	cmp	x0, #0x0
  408190:	b.ne	4081b4 <ferror@plt+0x2714>  // b.any
  408194:	adrp	x0, 416000 <ferror@plt+0x10560>
  408198:	add	x3, x0, #0x9e8
  40819c:	mov	w2, #0x33c                 	// #828
  4081a0:	adrp	x0, 415000 <ferror@plt+0xf560>
  4081a4:	add	x1, x0, #0x980
  4081a8:	adrp	x0, 415000 <ferror@plt+0xf560>
  4081ac:	add	x0, x0, #0x998
  4081b0:	bl	405910 <__assert_fail@plt>
  4081b4:	ldr	x0, [sp, #40]
  4081b8:	ldr	x0, [x0, #24]
  4081bc:	cmp	x0, #0x0
  4081c0:	b.ne	4081e4 <ferror@plt+0x2744>  // b.any
  4081c4:	adrp	x0, 416000 <ferror@plt+0x10560>
  4081c8:	add	x3, x0, #0x9e8
  4081cc:	mov	w2, #0x33d                 	// #829
  4081d0:	adrp	x0, 415000 <ferror@plt+0xf560>
  4081d4:	add	x1, x0, #0x980
  4081d8:	adrp	x0, 415000 <ferror@plt+0xf560>
  4081dc:	add	x0, x0, #0xaf0
  4081e0:	bl	405910 <__assert_fail@plt>
  4081e4:	ldr	x0, [sp, #40]
  4081e8:	ldr	x0, [x0, #24]
  4081ec:	ldr	x0, [x0, #72]
  4081f0:	cmp	x0, #0x0
  4081f4:	b.ne	408218 <ferror@plt+0x2778>  // b.any
  4081f8:	adrp	x0, 416000 <ferror@plt+0x10560>
  4081fc:	add	x3, x0, #0x9e8
  408200:	mov	w2, #0x33e                 	// #830
  408204:	adrp	x0, 415000 <ferror@plt+0xf560>
  408208:	add	x1, x0, #0x980
  40820c:	adrp	x0, 415000 <ferror@plt+0xf560>
  408210:	add	x0, x0, #0xb00
  408214:	bl	405910 <__assert_fail@plt>
  408218:	ldr	x0, [sp, #40]
  40821c:	ldr	x0, [x0, #24]
  408220:	str	x0, [sp, #192]
  408224:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408228:	add	x0, x0, #0xc98
  40822c:	ldr	w0, [x0]
  408230:	and	w0, w0, #0x8
  408234:	cmp	w0, #0x0
  408238:	b.eq	408280 <ferror@plt+0x27e0>  // b.none
  40823c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408240:	add	x0, x0, #0xc30
  408244:	ldr	x19, [x0]
  408248:	bl	405090 <getpid@plt>
  40824c:	mov	w1, w0
  408250:	adrp	x0, 415000 <ferror@plt+0xf560>
  408254:	add	x4, x0, #0xb18
  408258:	adrp	x0, 415000 <ferror@plt+0xf560>
  40825c:	add	x3, x0, #0x938
  408260:	mov	w2, w1
  408264:	adrp	x0, 415000 <ferror@plt+0xf560>
  408268:	add	x1, x0, #0x9a8
  40826c:	mov	x0, x19
  408270:	bl	405a20 <fprintf@plt>
  408274:	adrp	x0, 415000 <ferror@plt+0xf560>
  408278:	add	x0, x0, #0xb20
  40827c:	bl	406038 <ferror@plt+0x598>
  408280:	ldr	x0, [sp, #192]
  408284:	ldr	x3, [x0, #72]
  408288:	add	x0, sp, #0x40
  40828c:	mov	x2, #0x80                  	// #128
  408290:	mov	x1, x0
  408294:	ldr	x0, [sp, #40]
  408298:	blr	x3
  40829c:	str	w0, [sp, #204]
  4082a0:	ldrsw	x0, [sp, #204]
  4082a4:	add	x1, sp, #0x40
  4082a8:	strb	wzr, [x1, x0]
  4082ac:	ldr	x0, [sp, #192]
  4082b0:	ldr	x0, [x0, #16]
  4082b4:	cmp	x0, #0x0
  4082b8:	b.ne	4082c8 <ferror@plt+0x2828>  // b.any
  4082bc:	ldrsb	w0, [sp, #64]
  4082c0:	cmp	w0, #0x0
  4082c4:	b.eq	4084bc <ferror@plt+0x2a1c>  // b.none
  4082c8:	ldr	x0, [sp, #192]
  4082cc:	ldr	x0, [x0, #16]
  4082d0:	cmp	x0, #0x0
  4082d4:	b.eq	4082fc <ferror@plt+0x285c>  // b.none
  4082d8:	ldrsb	w0, [sp, #64]
  4082dc:	cmp	w0, #0x0
  4082e0:	b.eq	4082fc <ferror@plt+0x285c>  // b.none
  4082e4:	ldr	x0, [sp, #192]
  4082e8:	ldr	x0, [x0, #16]
  4082ec:	add	x1, sp, #0x40
  4082f0:	bl	4054c0 <strcmp@plt>
  4082f4:	cmp	w0, #0x0
  4082f8:	b.eq	4084bc <ferror@plt+0x2a1c>  // b.none
  4082fc:	ldr	x0, [sp, #192]
  408300:	ldr	w0, [x0, #56]
  408304:	cmp	w0, #0x0
  408308:	b.ne	408324 <ferror@plt+0x2884>  // b.any
  40830c:	ldr	x0, [sp, #192]
  408310:	ldr	x0, [x0, #48]
  408314:	mov	x1, x0
  408318:	ldr	x0, [sp, #40]
  40831c:	bl	408c54 <ferror@plt+0x31b4>
  408320:	str	x0, [sp, #208]
  408324:	ldr	x0, [sp, #192]
  408328:	ldr	x0, [x0, #16]
  40832c:	bl	405560 <free@plt>
  408330:	add	x0, sp, #0x40
  408334:	bl	405e90 <ferror@plt+0x3f0>
  408338:	mov	x1, x0
  40833c:	ldr	x0, [sp, #192]
  408340:	str	x1, [x0, #16]
  408344:	ldr	x0, [sp, #192]
  408348:	str	xzr, [x0, #32]
  40834c:	ldr	x0, [sp, #192]
  408350:	ldr	x0, [x0, #8]
  408354:	str	x0, [sp, #216]
  408358:	b	4083b8 <ferror@plt+0x2918>
  40835c:	ldr	x0, [sp, #192]
  408360:	ldr	x0, [x0, #16]
  408364:	cmp	x0, #0x0
  408368:	b.eq	408390 <ferror@plt+0x28f0>  // b.none
  40836c:	ldr	x0, [sp, #192]
  408370:	ldr	x2, [x0, #16]
  408374:	ldr	x0, [sp, #216]
  408378:	ldr	w0, [x0]
  40837c:	mov	w1, w0
  408380:	mov	x0, x2
  408384:	bl	405640 <strchr@plt>
  408388:	cmp	x0, #0x0
  40838c:	b.ne	4083a8 <ferror@plt+0x2908>  // b.any
  408390:	ldr	x0, [sp, #192]
  408394:	ldr	x0, [x0, #32]
  408398:	add	x1, x0, #0x1
  40839c:	ldr	x0, [sp, #192]
  4083a0:	str	x1, [x0, #32]
  4083a4:	b	4083ac <ferror@plt+0x290c>
  4083a8:	nop
  4083ac:	ldr	x0, [sp, #216]
  4083b0:	add	x0, x0, #0x20
  4083b4:	str	x0, [sp, #216]
  4083b8:	ldr	x0, [sp, #216]
  4083bc:	ldr	x0, [x0, #8]
  4083c0:	cmp	x0, #0x0
  4083c4:	b.ne	40835c <ferror@plt+0x28bc>  // b.any
  4083c8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4083cc:	add	x0, x0, #0xc98
  4083d0:	ldr	w0, [x0]
  4083d4:	and	w0, w0, #0x8
  4083d8:	cmp	w0, #0x0
  4083dc:	b.eq	408424 <ferror@plt+0x2984>  // b.none
  4083e0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4083e4:	add	x0, x0, #0xc30
  4083e8:	ldr	x19, [x0]
  4083ec:	bl	405090 <getpid@plt>
  4083f0:	mov	w1, w0
  4083f4:	adrp	x0, 415000 <ferror@plt+0xf560>
  4083f8:	add	x4, x0, #0xb18
  4083fc:	adrp	x0, 415000 <ferror@plt+0xf560>
  408400:	add	x3, x0, #0x938
  408404:	mov	w2, w1
  408408:	adrp	x0, 415000 <ferror@plt+0xf560>
  40840c:	add	x1, x0, #0x9a8
  408410:	mov	x0, x19
  408414:	bl	405a20 <fprintf@plt>
  408418:	adrp	x0, 415000 <ferror@plt+0xf560>
  40841c:	add	x0, x0, #0xb40
  408420:	bl	406038 <ferror@plt+0x598>
  408424:	ldr	x0, [sp, #208]
  408428:	cmp	x0, #0x0
  40842c:	b.eq	408464 <ferror@plt+0x29c4>  // b.none
  408430:	ldr	x0, [sp, #208]
  408434:	ldr	w0, [x0]
  408438:	add	x1, sp, #0x38
  40843c:	mov	x2, x1
  408440:	mov	w1, w0
  408444:	ldr	x0, [sp, #40]
  408448:	bl	408d04 <ferror@plt+0x3264>
  40844c:	cmp	x0, #0x0
  408450:	b.eq	408464 <ferror@plt+0x29c4>  // b.none
  408454:	ldr	x1, [sp, #56]
  408458:	ldr	x0, [sp, #192]
  40845c:	str	x1, [x0, #48]
  408460:	b	4084b0 <ferror@plt+0x2a10>
  408464:	ldr	x0, [sp, #192]
  408468:	ldr	w0, [x0, #56]
  40846c:	cmp	w0, #0x0
  408470:	b.eq	4084a8 <ferror@plt+0x2a08>  // b.none
  408474:	ldr	x0, [sp, #192]
  408478:	ldr	w0, [x0, #56]
  40847c:	add	x1, sp, #0x38
  408480:	mov	x2, x1
  408484:	mov	w1, w0
  408488:	ldr	x0, [sp, #40]
  40848c:	bl	408d04 <ferror@plt+0x3264>
  408490:	cmp	x0, #0x0
  408494:	b.eq	4084a8 <ferror@plt+0x2a08>  // b.none
  408498:	ldr	x1, [sp, #56]
  40849c:	ldr	x0, [sp, #192]
  4084a0:	str	x1, [x0, #48]
  4084a4:	b	4084b0 <ferror@plt+0x2a10>
  4084a8:	ldr	x0, [sp, #192]
  4084ac:	str	xzr, [x0, #48]
  4084b0:	ldr	x0, [sp, #40]
  4084b4:	bl	4080d0 <ferror@plt+0x2630>
  4084b8:	b	4084c0 <ferror@plt+0x2a20>
  4084bc:	nop
  4084c0:	ldr	x19, [sp, #16]
  4084c4:	ldp	x29, x30, [sp], #224
  4084c8:	ret
  4084cc:	stp	x29, x30, [sp, #-80]!
  4084d0:	mov	x29, sp
  4084d4:	str	x19, [sp, #16]
  4084d8:	str	x0, [sp, #40]
  4084dc:	str	x1, [sp, #32]
  4084e0:	mov	x1, #0x58                  	// #88
  4084e4:	mov	x0, #0x1                   	// #1
  4084e8:	bl	405e2c <ferror@plt+0x38c>
  4084ec:	str	x0, [sp, #64]
  4084f0:	ldr	x0, [sp, #40]
  4084f4:	cmp	x0, #0x0
  4084f8:	b.ne	40851c <ferror@plt+0x2a7c>  // b.any
  4084fc:	adrp	x0, 416000 <ferror@plt+0x10560>
  408500:	add	x3, x0, #0xa08
  408504:	mov	w2, #0x36d                 	// #877
  408508:	adrp	x0, 415000 <ferror@plt+0xf560>
  40850c:	add	x1, x0, #0x980
  408510:	adrp	x0, 415000 <ferror@plt+0xf560>
  408514:	add	x0, x0, #0x998
  408518:	bl	405910 <__assert_fail@plt>
  40851c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408520:	add	x0, x0, #0xc98
  408524:	ldr	w0, [x0]
  408528:	and	w0, w0, #0x8
  40852c:	cmp	w0, #0x0
  408530:	b.eq	408578 <ferror@plt+0x2ad8>  // b.none
  408534:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408538:	add	x0, x0, #0xc30
  40853c:	ldr	x19, [x0]
  408540:	bl	405090 <getpid@plt>
  408544:	mov	w1, w0
  408548:	adrp	x0, 415000 <ferror@plt+0xf560>
  40854c:	add	x4, x0, #0xb18
  408550:	adrp	x0, 415000 <ferror@plt+0xf560>
  408554:	add	x3, x0, #0x938
  408558:	mov	w2, w1
  40855c:	adrp	x0, 415000 <ferror@plt+0xf560>
  408560:	add	x1, x0, #0x9a8
  408564:	mov	x0, x19
  408568:	bl	405a20 <fprintf@plt>
  40856c:	adrp	x0, 415000 <ferror@plt+0xf560>
  408570:	add	x0, x0, #0xb60
  408574:	bl	406038 <ferror@plt+0x598>
  408578:	ldr	x0, [sp, #40]
  40857c:	ldr	x1, [x0, #24]
  408580:	ldr	x0, [sp, #64]
  408584:	str	x1, [x0, #64]
  408588:	ldr	x0, [sp, #64]
  40858c:	ldr	x1, [sp, #32]
  408590:	str	x1, [x0, #8]
  408594:	ldr	x0, [sp, #64]
  408598:	ldr	x0, [x0, #8]
  40859c:	str	x0, [sp, #72]
  4085a0:	b	408600 <ferror@plt+0x2b60>
  4085a4:	ldr	x0, [sp, #72]
  4085a8:	ldr	x0, [x0, #8]
  4085ac:	bl	4059f0 <gettext@plt>
  4085b0:	str	x0, [sp, #56]
  4085b4:	ldr	x0, [sp, #56]
  4085b8:	bl	40ef58 <ferror@plt+0x94b8>
  4085bc:	str	x0, [sp, #48]
  4085c0:	ldr	x0, [sp, #64]
  4085c4:	ldr	x0, [x0, #24]
  4085c8:	ldr	x1, [sp, #48]
  4085cc:	cmp	x1, x0
  4085d0:	b.ls	4085e0 <ferror@plt+0x2b40>  // b.plast
  4085d4:	ldr	x0, [sp, #64]
  4085d8:	ldr	x1, [sp, #48]
  4085dc:	str	x1, [x0, #24]
  4085e0:	ldr	x0, [sp, #64]
  4085e4:	ldr	x0, [x0, #32]
  4085e8:	add	x1, x0, #0x1
  4085ec:	ldr	x0, [sp, #64]
  4085f0:	str	x1, [x0, #32]
  4085f4:	ldr	x0, [sp, #72]
  4085f8:	add	x0, x0, #0x20
  4085fc:	str	x0, [sp, #72]
  408600:	ldr	x0, [sp, #72]
  408604:	ldr	x0, [x0, #8]
  408608:	cmp	x0, #0x0
  40860c:	b.ne	4085a4 <ferror@plt+0x2b04>  // b.any
  408610:	ldr	x0, [sp, #40]
  408614:	ldr	x1, [sp, #64]
  408618:	str	x1, [x0, #24]
  40861c:	ldr	x0, [sp, #40]
  408620:	bl	4080d0 <ferror@plt+0x2630>
  408624:	ldr	x0, [sp, #64]
  408628:	ldr	x19, [sp, #16]
  40862c:	ldp	x29, x30, [sp], #80
  408630:	ret
  408634:	stp	x29, x30, [sp, #-64]!
  408638:	mov	x29, sp
  40863c:	str	x19, [sp, #16]
  408640:	str	x0, [sp, #40]
  408644:	str	xzr, [sp, #56]
  408648:	ldr	x0, [sp, #40]
  40864c:	cmp	x0, #0x0
  408650:	b.ne	408674 <ferror@plt+0x2bd4>  // b.any
  408654:	adrp	x0, 416000 <ferror@plt+0x10560>
  408658:	add	x3, x0, #0xa18
  40865c:	mov	w2, #0x386                 	// #902
  408660:	adrp	x0, 415000 <ferror@plt+0xf560>
  408664:	add	x1, x0, #0x980
  408668:	adrp	x0, 415000 <ferror@plt+0xf560>
  40866c:	add	x0, x0, #0x998
  408670:	bl	405910 <__assert_fail@plt>
  408674:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408678:	add	x0, x0, #0xc98
  40867c:	ldr	w0, [x0]
  408680:	and	w0, w0, #0x8
  408684:	cmp	w0, #0x0
  408688:	b.eq	4086d0 <ferror@plt+0x2c30>  // b.none
  40868c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408690:	add	x0, x0, #0xc30
  408694:	ldr	x19, [x0]
  408698:	bl	405090 <getpid@plt>
  40869c:	mov	w1, w0
  4086a0:	adrp	x0, 415000 <ferror@plt+0xf560>
  4086a4:	add	x4, x0, #0xb18
  4086a8:	adrp	x0, 415000 <ferror@plt+0xf560>
  4086ac:	add	x3, x0, #0x938
  4086b0:	mov	w2, w1
  4086b4:	adrp	x0, 415000 <ferror@plt+0xf560>
  4086b8:	add	x1, x0, #0x9a8
  4086bc:	mov	x0, x19
  4086c0:	bl	405a20 <fprintf@plt>
  4086c4:	adrp	x0, 415000 <ferror@plt+0xf560>
  4086c8:	add	x0, x0, #0xb70
  4086cc:	bl	406038 <ferror@plt+0x598>
  4086d0:	ldr	x0, [sp, #40]
  4086d4:	ldr	x0, [x0, #24]
  4086d8:	cmp	x0, #0x0
  4086dc:	b.eq	40871c <ferror@plt+0x2c7c>  // b.none
  4086e0:	ldr	x0, [sp, #40]
  4086e4:	ldr	x0, [x0, #24]
  4086e8:	ldr	x0, [x0, #64]
  4086ec:	str	x0, [sp, #56]
  4086f0:	ldr	x0, [sp, #40]
  4086f4:	ldr	x0, [x0, #24]
  4086f8:	ldr	x0, [x0, #16]
  4086fc:	bl	405560 <free@plt>
  408700:	ldr	x0, [sp, #40]
  408704:	ldr	x0, [x0, #24]
  408708:	ldr	x0, [x0]
  40870c:	bl	405560 <free@plt>
  408710:	ldr	x0, [sp, #40]
  408714:	ldr	x0, [x0, #24]
  408718:	bl	405560 <free@plt>
  40871c:	ldr	x0, [sp, #40]
  408720:	ldr	x1, [sp, #56]
  408724:	str	x1, [x0, #24]
  408728:	ldr	x0, [sp, #40]
  40872c:	ldr	x0, [x0, #24]
  408730:	ldr	x19, [sp, #16]
  408734:	ldp	x29, x30, [sp], #64
  408738:	ret
  40873c:	stp	x29, x30, [sp, #-48]!
  408740:	mov	x29, sp
  408744:	str	x0, [sp, #24]
  408748:	str	x1, [sp, #16]
  40874c:	str	xzr, [sp, #40]
  408750:	ldr	x0, [sp, #16]
  408754:	cmp	x0, #0x0
  408758:	b.eq	40879c <ferror@plt+0x2cfc>  // b.none
  40875c:	ldr	x0, [sp, #16]
  408760:	bl	40ef58 <ferror@plt+0x94b8>
  408764:	str	x0, [sp, #32]
  408768:	ldr	x0, [sp, #32]
  40876c:	add	x1, x0, #0x3
  408770:	ldr	x0, [sp, #24]
  408774:	ldr	x0, [x0, #24]
  408778:	cmp	x1, x0
  40877c:	b.ls	408790 <ferror@plt+0x2cf0>  // b.plast
  408780:	ldr	x0, [sp, #32]
  408784:	add	x1, x0, #0x3
  408788:	ldr	x0, [sp, #24]
  40878c:	str	x1, [x0, #24]
  408790:	ldr	x0, [sp, #16]
  408794:	bl	405e90 <ferror@plt+0x3f0>
  408798:	str	x0, [sp, #40]
  40879c:	ldr	x0, [sp, #24]
  4087a0:	ldr	x1, [sp, #40]
  4087a4:	str	x1, [x0]
  4087a8:	nop
  4087ac:	ldp	x29, x30, [sp], #48
  4087b0:	ret
  4087b4:	stp	x29, x30, [sp, #-208]!
  4087b8:	mov	x29, sp
  4087bc:	str	x19, [sp, #16]
  4087c0:	str	x0, [sp, #40]
  4087c4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4087c8:	add	x0, x0, #0xc98
  4087cc:	ldr	w0, [x0]
  4087d0:	and	w0, w0, #0x4
  4087d4:	cmp	w0, #0x0
  4087d8:	b.eq	408820 <ferror@plt+0x2d80>  // b.none
  4087dc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4087e0:	add	x0, x0, #0xc30
  4087e4:	ldr	x19, [x0]
  4087e8:	bl	405090 <getpid@plt>
  4087ec:	mov	w1, w0
  4087f0:	adrp	x0, 415000 <ferror@plt+0xf560>
  4087f4:	add	x4, x0, #0x9c8
  4087f8:	adrp	x0, 415000 <ferror@plt+0xf560>
  4087fc:	add	x3, x0, #0x938
  408800:	mov	w2, w1
  408804:	adrp	x0, 415000 <ferror@plt+0xf560>
  408808:	add	x1, x0, #0x9a8
  40880c:	mov	x0, x19
  408810:	bl	405a20 <fprintf@plt>
  408814:	adrp	x0, 415000 <ferror@plt+0xf560>
  408818:	add	x0, x0, #0xb80
  40881c:	bl	406038 <ferror@plt+0x598>
  408820:	add	x0, sp, #0x30
  408824:	add	x0, x0, #0x8
  408828:	bl	405160 <sigemptyset@plt>
  40882c:	str	wzr, [sp, #184]
  408830:	adrp	x0, 408000 <ferror@plt+0x2560>
  408834:	add	x0, x0, #0x88
  408838:	str	x0, [sp, #48]
  40883c:	add	x0, sp, #0x30
  408840:	mov	x2, #0x0                   	// #0
  408844:	mov	x1, x0
  408848:	mov	w0, #0x2                   	// #2
  40884c:	bl	405380 <sigaction@plt>
  408850:	add	x0, sp, #0x30
  408854:	mov	x2, #0x0                   	// #0
  408858:	mov	x1, x0
  40885c:	mov	w0, #0xf                   	// #15
  408860:	bl	405380 <sigaction@plt>
  408864:	adrp	x0, 408000 <ferror@plt+0x2560>
  408868:	add	x0, x0, #0xac
  40886c:	str	x0, [sp, #48]
  408870:	add	x0, sp, #0x30
  408874:	mov	x2, #0x0                   	// #0
  408878:	mov	x1, x0
  40887c:	mov	w0, #0x1c                  	// #28
  408880:	bl	405380 <sigaction@plt>
  408884:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408888:	add	x0, x0, #0xc78
  40888c:	mov	w1, #0x1                   	// #1
  408890:	str	w1, [x0]
  408894:	bl	405100 <initscr@plt>
  408898:	bl	4151f0 <ferror@plt+0xf750>
  40889c:	cmp	w0, #0x0
  4088a0:	b.eq	408930 <ferror@plt+0x2e90>  // b.none
  4088a4:	bl	404e70 <has_colors@plt>
  4088a8:	and	w0, w0, #0xff
  4088ac:	cmp	w0, #0x0
  4088b0:	b.eq	408930 <ferror@plt+0x2e90>  // b.none
  4088b4:	bl	405170 <start_color@plt>
  4088b8:	bl	404d50 <use_default_colors@plt>
  4088bc:	mov	x0, #0x1                   	// #1
  4088c0:	str	x0, [sp, #200]
  4088c4:	b	408924 <ferror@plt+0x2e84>
  4088c8:	ldr	x0, [sp, #200]
  4088cc:	sxth	w3, w0
  4088d0:	adrp	x0, 415000 <ferror@plt+0xf560>
  4088d4:	add	x1, x0, #0x710
  4088d8:	ldr	x0, [sp, #200]
  4088dc:	lsl	x0, x0, #3
  4088e0:	add	x0, x1, x0
  4088e4:	ldr	w0, [x0]
  4088e8:	sxth	w4, w0
  4088ec:	adrp	x0, 415000 <ferror@plt+0xf560>
  4088f0:	add	x1, x0, #0x710
  4088f4:	ldr	x0, [sp, #200]
  4088f8:	lsl	x0, x0, #3
  4088fc:	add	x0, x1, x0
  408900:	ldr	w0, [x0, #4]
  408904:	sxth	w0, w0
  408908:	mov	w2, w0
  40890c:	mov	w1, w4
  408910:	mov	w0, w3
  408914:	bl	405040 <init_pair@plt>
  408918:	ldr	x0, [sp, #200]
  40891c:	add	x0, x0, #0x1
  408920:	str	x0, [sp, #200]
  408924:	ldr	x0, [sp, #200]
  408928:	cmp	x0, #0x3
  40892c:	b.ls	4088c8 <ferror@plt+0x2e28>  // b.plast
  408930:	bl	404ef0 <cbreak@plt>
  408934:	bl	405800 <noecho@plt>
  408938:	bl	4053c0 <nonl@plt>
  40893c:	mov	w0, #0x0                   	// #0
  408940:	bl	405980 <curs_set@plt>
  408944:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408948:	add	x0, x0, #0xc58
  40894c:	ldr	x0, [x0]
  408950:	mov	w1, #0x1                   	// #1
  408954:	bl	4050f0 <keypad@plt>
  408958:	mov	w0, #0x0                   	// #0
  40895c:	ldr	x19, [sp, #16]
  408960:	ldp	x29, x30, [sp], #208
  408964:	ret
  408968:	sub	sp, sp, #0x30
  40896c:	str	x0, [sp, #8]
  408970:	str	x1, [sp]
  408974:	ldr	x0, [sp, #8]
  408978:	ldr	x0, [x0, #24]
  40897c:	str	x0, [sp, #40]
  408980:	ldr	x0, [sp, #40]
  408984:	ldrb	w0, [x0, #80]
  408988:	and	w0, w0, #0x1
  40898c:	and	w0, w0, #0xff
  408990:	cmp	w0, #0x0
  408994:	b.eq	4089f8 <ferror@plt+0x2f58>  // b.none
  408998:	ldr	x0, [sp, #40]
  40899c:	ldr	x0, [x0, #40]
  4089a0:	cmp	x0, #0x0
  4089a4:	b.ne	4089d8 <ferror@plt+0x2f38>  // b.any
  4089a8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4089ac:	add	x0, x0, #0xc88
  4089b0:	ldr	x1, [x0]
  4089b4:	ldr	x0, [sp, #8]
  4089b8:	ldr	x0, [x0, #24]
  4089bc:	ldr	x0, [x0, #32]
  4089c0:	sub	x0, x1, x0
  4089c4:	sub	x0, x0, #0x1
  4089c8:	lsr	x1, x0, #1
  4089cc:	ldr	x0, [sp]
  4089d0:	add	x0, x1, x0
  4089d4:	b	408a54 <ferror@plt+0x2fb4>
  4089d8:	ldr	x0, [sp, #40]
  4089dc:	ldr	x1, [x0, #40]
  4089e0:	ldr	x0, [sp]
  4089e4:	udiv	x2, x0, x1
  4089e8:	mul	x1, x2, x1
  4089ec:	sub	x0, x0, x1
  4089f0:	add	x0, x0, #0x1
  4089f4:	b	408a54 <ferror@plt+0x2fb4>
  4089f8:	ldr	x0, [sp, #40]
  4089fc:	ldr	x0, [x0, #24]
  408a00:	add	x0, x0, #0x4
  408a04:	str	x0, [sp, #32]
  408a08:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408a0c:	add	x0, x0, #0xc90
  408a10:	ldr	x1, [x0]
  408a14:	ldr	x0, [sp, #32]
  408a18:	udiv	x0, x1, x0
  408a1c:	str	x0, [sp, #24]
  408a20:	ldr	x0, [sp, #24]
  408a24:	cmp	x0, #0x0
  408a28:	b.ne	408a34 <ferror@plt+0x2f94>  // b.any
  408a2c:	mov	x0, #0x0                   	// #0
  408a30:	b	408a54 <ferror@plt+0x2fb4>
  408a34:	ldr	x1, [sp]
  408a38:	ldr	x0, [sp, #24]
  408a3c:	udiv	x1, x1, x0
  408a40:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408a44:	add	x0, x0, #0xc88
  408a48:	ldr	x0, [x0]
  408a4c:	add	x0, x1, x0
  408a50:	sub	x0, x0, #0x4
  408a54:	add	sp, sp, #0x30
  408a58:	ret
  408a5c:	sub	sp, sp, #0x30
  408a60:	str	x0, [sp, #8]
  408a64:	str	x1, [sp]
  408a68:	ldr	x0, [sp, #8]
  408a6c:	ldr	x0, [x0, #24]
  408a70:	ldrb	w0, [x0, #80]
  408a74:	and	w0, w0, #0x1
  408a78:	and	w0, w0, #0xff
  408a7c:	cmp	w0, #0x0
  408a80:	b.eq	408ad4 <ferror@plt+0x3034>  // b.none
  408a84:	ldr	x0, [sp, #8]
  408a88:	ldr	x0, [x0, #24]
  408a8c:	ldr	x0, [x0, #24]
  408a90:	add	x0, x0, #0x2
  408a94:	str	x0, [sp, #16]
  408a98:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408a9c:	add	x0, x0, #0xc90
  408aa0:	ldr	x0, [x0]
  408aa4:	ldr	x1, [sp, #16]
  408aa8:	cmp	x1, x0
  408aac:	b.cc	408ab8 <ferror@plt+0x3018>  // b.lo, b.ul, b.last
  408ab0:	mov	w0, #0x0                   	// #0
  408ab4:	b	408be4 <ferror@plt+0x3144>
  408ab8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408abc:	add	x0, x0, #0xc90
  408ac0:	ldr	x1, [x0]
  408ac4:	ldr	x0, [sp, #16]
  408ac8:	sub	x0, x1, x0
  408acc:	lsr	x0, x0, #1
  408ad0:	b	408be4 <ferror@plt+0x3144>
  408ad4:	ldr	x0, [sp, #8]
  408ad8:	ldr	x0, [x0, #24]
  408adc:	ldr	x0, [x0, #24]
  408ae0:	add	x0, x0, #0x4
  408ae4:	str	x0, [sp, #40]
  408ae8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408aec:	add	x0, x0, #0xc90
  408af0:	ldr	x1, [x0]
  408af4:	ldr	x0, [sp, #40]
  408af8:	udiv	x0, x1, x0
  408afc:	str	x0, [sp, #32]
  408b00:	ldr	x0, [sp, #8]
  408b04:	ldr	x0, [x0, #24]
  408b08:	ldr	x0, [x0, #32]
  408b0c:	ldr	x1, [sp, #32]
  408b10:	cmp	x1, x0
  408b14:	b.cs	408b3c <ferror@plt+0x309c>  // b.hs, b.nlast
  408b18:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408b1c:	add	x0, x0, #0xc90
  408b20:	ldr	x0, [x0]
  408b24:	ldr	x1, [sp, #40]
  408b28:	udiv	x2, x0, x1
  408b2c:	ldr	x1, [sp, #40]
  408b30:	mul	x1, x2, x1
  408b34:	sub	x0, x0, x1
  408b38:	b	408b60 <ferror@plt+0x30c0>
  408b3c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408b40:	add	x0, x0, #0xc90
  408b44:	ldr	x1, [x0]
  408b48:	ldr	x0, [sp, #8]
  408b4c:	ldr	x0, [x0, #24]
  408b50:	ldr	x2, [x0, #32]
  408b54:	ldr	x0, [sp, #40]
  408b58:	mul	x0, x2, x0
  408b5c:	sub	x0, x1, x0
  408b60:	str	x0, [sp, #24]
  408b64:	ldr	x0, [sp, #32]
  408b68:	cmp	x0, #0x0
  408b6c:	b.ne	408b78 <ferror@plt+0x30d8>  // b.any
  408b70:	mov	w0, #0x0                   	// #0
  408b74:	b	408be4 <ferror@plt+0x3144>
  408b78:	ldr	x0, [sp, #24]
  408b7c:	add	x0, x0, #0x2
  408b80:	str	x0, [sp, #24]
  408b84:	ldr	x1, [sp]
  408b88:	ldr	x0, [sp, #32]
  408b8c:	cmp	x1, x0
  408b90:	b.cs	408bb4 <ferror@plt+0x3114>  // b.hs, b.nlast
  408b94:	ldr	x0, [sp]
  408b98:	mov	w1, w0
  408b9c:	ldr	x0, [sp, #40]
  408ba0:	mul	w0, w1, w0
  408ba4:	ldr	x1, [sp, #24]
  408ba8:	lsr	x1, x1, #1
  408bac:	add	w0, w0, w1
  408bb0:	b	408be4 <ferror@plt+0x3144>
  408bb4:	ldr	x0, [sp]
  408bb8:	ldr	x1, [sp, #32]
  408bbc:	udiv	x2, x0, x1
  408bc0:	ldr	x1, [sp, #32]
  408bc4:	mul	x1, x2, x1
  408bc8:	sub	x0, x0, x1
  408bcc:	mov	w1, w0
  408bd0:	ldr	x0, [sp, #40]
  408bd4:	mul	w0, w1, w0
  408bd8:	ldr	x1, [sp, #24]
  408bdc:	lsr	x1, x1, #1
  408be0:	add	w0, w0, w1
  408be4:	add	sp, sp, #0x30
  408be8:	ret
  408bec:	sub	sp, sp, #0x20
  408bf0:	str	x0, [sp, #8]
  408bf4:	str	x1, [sp]
  408bf8:	ldr	x0, [sp, #8]
  408bfc:	ldr	x0, [x0, #24]
  408c00:	str	x0, [sp, #24]
  408c04:	ldr	x0, [sp, #24]
  408c08:	ldr	x0, [x0, #40]
  408c0c:	cmp	x0, #0x0
  408c10:	b.eq	408c40 <ferror@plt+0x31a0>  // b.none
  408c14:	ldr	x0, [sp, #24]
  408c18:	ldr	x1, [x0, #48]
  408c1c:	ldr	x0, [sp, #24]
  408c20:	ldr	x0, [x0, #40]
  408c24:	udiv	x1, x1, x0
  408c28:	ldr	x0, [sp, #24]
  408c2c:	ldr	x0, [x0, #40]
  408c30:	ldr	x2, [sp]
  408c34:	udiv	x0, x2, x0
  408c38:	cmp	x1, x0
  408c3c:	b.ne	408c48 <ferror@plt+0x31a8>  // b.any
  408c40:	mov	w0, #0x1                   	// #1
  408c44:	b	408c4c <ferror@plt+0x31ac>
  408c48:	mov	w0, #0x0                   	// #0
  408c4c:	add	sp, sp, #0x20
  408c50:	ret
  408c54:	stp	x29, x30, [sp, #-48]!
  408c58:	mov	x29, sp
  408c5c:	str	x0, [sp, #24]
  408c60:	str	x1, [sp, #16]
  408c64:	str	xzr, [sp, #32]
  408c68:	ldr	x0, [sp, #24]
  408c6c:	ldr	x0, [x0, #24]
  408c70:	ldr	x0, [x0, #8]
  408c74:	str	x0, [sp, #40]
  408c78:	b	408ce8 <ferror@plt+0x3248>
  408c7c:	ldr	x0, [sp, #24]
  408c80:	ldr	x0, [x0, #24]
  408c84:	ldr	x0, [x0, #16]
  408c88:	cmp	x0, #0x0
  408c8c:	b.eq	408cb8 <ferror@plt+0x3218>  // b.none
  408c90:	ldr	x0, [sp, #24]
  408c94:	ldr	x0, [x0, #24]
  408c98:	ldr	x2, [x0, #16]
  408c9c:	ldr	x0, [sp, #40]
  408ca0:	ldr	w0, [x0]
  408ca4:	mov	w1, w0
  408ca8:	mov	x0, x2
  408cac:	bl	405640 <strchr@plt>
  408cb0:	cmp	x0, #0x0
  408cb4:	b.ne	408cd8 <ferror@plt+0x3238>  // b.any
  408cb8:	ldr	x0, [sp, #32]
  408cbc:	add	x1, x0, #0x1
  408cc0:	str	x1, [sp, #32]
  408cc4:	ldr	x1, [sp, #16]
  408cc8:	cmp	x1, x0
  408ccc:	b.ne	408cdc <ferror@plt+0x323c>  // b.any
  408cd0:	ldr	x0, [sp, #40]
  408cd4:	b	408cfc <ferror@plt+0x325c>
  408cd8:	nop
  408cdc:	ldr	x0, [sp, #40]
  408ce0:	add	x0, x0, #0x20
  408ce4:	str	x0, [sp, #40]
  408ce8:	ldr	x0, [sp, #40]
  408cec:	ldr	x0, [x0, #8]
  408cf0:	cmp	x0, #0x0
  408cf4:	b.ne	408c7c <ferror@plt+0x31dc>  // b.any
  408cf8:	mov	x0, #0x0                   	// #0
  408cfc:	ldp	x29, x30, [sp], #48
  408d00:	ret
  408d04:	stp	x29, x30, [sp, #-64]!
  408d08:	mov	x29, sp
  408d0c:	str	x0, [sp, #40]
  408d10:	str	w1, [sp, #36]
  408d14:	str	x2, [sp, #24]
  408d18:	ldr	x0, [sp, #24]
  408d1c:	str	xzr, [x0]
  408d20:	ldr	x0, [sp, #40]
  408d24:	ldr	x0, [x0, #24]
  408d28:	ldr	x0, [x0, #8]
  408d2c:	str	x0, [sp, #56]
  408d30:	b	408db4 <ferror@plt+0x3314>
  408d34:	ldr	x0, [sp, #40]
  408d38:	ldr	x0, [x0, #24]
  408d3c:	ldr	x0, [x0, #16]
  408d40:	cmp	x0, #0x0
  408d44:	b.eq	408d70 <ferror@plt+0x32d0>  // b.none
  408d48:	ldr	x0, [sp, #40]
  408d4c:	ldr	x0, [x0, #24]
  408d50:	ldr	x2, [x0, #16]
  408d54:	ldr	x0, [sp, #56]
  408d58:	ldr	w0, [x0]
  408d5c:	mov	w1, w0
  408d60:	mov	x0, x2
  408d64:	bl	405640 <strchr@plt>
  408d68:	cmp	x0, #0x0
  408d6c:	b.ne	408da4 <ferror@plt+0x3304>  // b.any
  408d70:	ldr	x0, [sp, #56]
  408d74:	ldr	w0, [x0]
  408d78:	ldr	w1, [sp, #36]
  408d7c:	cmp	w1, w0
  408d80:	b.ne	408d8c <ferror@plt+0x32ec>  // b.any
  408d84:	ldr	x0, [sp, #56]
  408d88:	b	408dc8 <ferror@plt+0x3328>
  408d8c:	ldr	x0, [sp, #24]
  408d90:	ldr	x0, [x0]
  408d94:	add	x1, x0, #0x1
  408d98:	ldr	x0, [sp, #24]
  408d9c:	str	x1, [x0]
  408da0:	b	408da8 <ferror@plt+0x3308>
  408da4:	nop
  408da8:	ldr	x0, [sp, #56]
  408dac:	add	x0, x0, #0x20
  408db0:	str	x0, [sp, #56]
  408db4:	ldr	x0, [sp, #56]
  408db8:	ldr	x0, [x0, #8]
  408dbc:	cmp	x0, #0x0
  408dc0:	b.ne	408d34 <ferror@plt+0x3294>  // b.any
  408dc4:	mov	x0, #0x0                   	// #0
  408dc8:	ldp	x29, x30, [sp], #64
  408dcc:	ret
  408dd0:	stp	x29, x30, [sp, #-128]!
  408dd4:	mov	x29, sp
  408dd8:	str	x19, [sp, #16]
  408ddc:	str	x0, [sp, #56]
  408de0:	str	x1, [sp, #48]
  408de4:	str	x2, [sp, #40]
  408de8:	bl	405570 <__ctype_get_mb_cur_max@plt>
  408dec:	mov	x1, x0
  408df0:	mov	x0, x1
  408df4:	lsl	x0, x0, #2
  408df8:	add	x0, x0, x1
  408dfc:	lsl	x0, x0, #4
  408e00:	str	x0, [sp, #112]
  408e04:	ldr	x0, [sp, #56]
  408e08:	ldr	x0, [x0, #24]
  408e0c:	ldrb	w0, [x0, #80]
  408e10:	ubfx	x0, x0, #0, #1
  408e14:	and	w0, w0, #0xff
  408e18:	str	w0, [sp, #108]
  408e1c:	ldr	x1, [sp, #40]
  408e20:	ldr	x0, [sp, #56]
  408e24:	bl	408bec <ferror@plt+0x314c>
  408e28:	cmp	w0, #0x0
  408e2c:	b.eq	40913c <ferror@plt+0x369c>  // b.none
  408e30:	ldr	x1, [sp, #40]
  408e34:	ldr	x0, [sp, #56]
  408e38:	bl	408968 <ferror@plt+0x2ec8>
  408e3c:	str	w0, [sp, #104]
  408e40:	ldr	x1, [sp, #40]
  408e44:	ldr	x0, [sp, #56]
  408e48:	bl	408a5c <ferror@plt+0x2fbc>
  408e4c:	str	w0, [sp, #100]
  408e50:	ldr	x0, [sp, #112]
  408e54:	bl	405ddc <ferror@plt+0x33c>
  408e58:	str	x0, [sp, #88]
  408e5c:	ldr	x0, [sp, #88]
  408e60:	str	x0, [sp, #120]
  408e64:	ldr	w0, [sp, #108]
  408e68:	cmp	w0, #0x0
  408e6c:	b.eq	408ea4 <ferror@plt+0x3404>  // b.none
  408e70:	ldr	x0, [sp, #56]
  408e74:	ldr	x0, [x0, #24]
  408e78:	ldr	x0, [x0, #24]
  408e7c:	add	x0, x0, #0x1
  408e80:	str	x0, [sp, #72]
  408e84:	mov	x2, #0x1                   	// #1
  408e88:	mov	w1, #0x20                  	// #32
  408e8c:	ldr	x0, [sp, #120]
  408e90:	bl	4051e0 <memset@plt>
  408e94:	ldr	x0, [sp, #120]
  408e98:	add	x0, x0, #0x1
  408e9c:	str	x0, [sp, #120]
  408ea0:	b	408eb4 <ferror@plt+0x3414>
  408ea4:	ldr	x0, [sp, #56]
  408ea8:	ldr	x0, [x0, #24]
  408eac:	ldr	x0, [x0, #24]
  408eb0:	str	x0, [sp, #72]
  408eb4:	ldr	x0, [sp, #48]
  408eb8:	ldr	x0, [x0, #8]
  408ebc:	bl	4059f0 <gettext@plt>
  408ec0:	str	x0, [sp, #80]
  408ec4:	ldr	w0, [sp, #108]
  408ec8:	cmp	w0, #0x0
  408ecc:	b.eq	408ed8 <ferror@plt+0x3438>  // b.none
  408ed0:	mov	w0, #0x0                   	// #0
  408ed4:	b	408edc <ferror@plt+0x343c>
  408ed8:	mov	w0, #0x2                   	// #2
  408edc:	add	x1, sp, #0x48
  408ee0:	mov	w5, #0x0                   	// #0
  408ee4:	mov	w4, w0
  408ee8:	mov	x3, x1
  408eec:	ldr	x2, [sp, #112]
  408ef0:	ldr	x1, [sp, #120]
  408ef4:	ldr	x0, [sp, #80]
  408ef8:	bl	40f9f8 <ferror@plt+0x9f58>
  408efc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408f00:	add	x0, x0, #0xc98
  408f04:	ldr	w0, [x0]
  408f08:	and	w0, w0, #0x8
  408f0c:	cmp	w0, #0x0
  408f10:	b.eq	408f64 <ferror@plt+0x34c4>  // b.none
  408f14:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408f18:	add	x0, x0, #0xc30
  408f1c:	ldr	x19, [x0]
  408f20:	bl	405090 <getpid@plt>
  408f24:	mov	w1, w0
  408f28:	adrp	x0, 415000 <ferror@plt+0xf560>
  408f2c:	add	x4, x0, #0xb18
  408f30:	adrp	x0, 415000 <ferror@plt+0xf560>
  408f34:	add	x3, x0, #0x938
  408f38:	mov	w2, w1
  408f3c:	adrp	x0, 415000 <ferror@plt+0xf560>
  408f40:	add	x1, x0, #0x9a8
  408f44:	mov	x0, x19
  408f48:	bl	405a20 <fprintf@plt>
  408f4c:	ldr	x3, [sp, #88]
  408f50:	ldr	w2, [sp, #104]
  408f54:	ldr	w1, [sp, #100]
  408f58:	adrp	x0, 415000 <ferror@plt+0xf560>
  408f5c:	add	x0, x0, #0xb88
  408f60:	bl	406038 <ferror@plt+0x598>
  408f64:	ldr	w0, [sp, #108]
  408f68:	cmp	w0, #0x0
  408f6c:	b.eq	409024 <ferror@plt+0x3584>  // b.none
  408f70:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408f74:	add	x0, x0, #0xc58
  408f78:	ldr	x3, [x0]
  408f7c:	ldr	w0, [sp, #100]
  408f80:	sub	w0, w0, #0x1
  408f84:	mov	w2, w0
  408f88:	ldr	w1, [sp, #104]
  408f8c:	mov	x0, x3
  408f90:	bl	4058c0 <wmove@plt>
  408f94:	cmn	w0, #0x1
  408f98:	b.eq	408fc0 <ferror@plt+0x3520>  // b.none
  408f9c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408fa0:	add	x0, x0, #0xc58
  408fa4:	ldr	x2, [x0]
  408fa8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408fac:	add	x0, x0, #0xa30
  408fb0:	ldr	w0, [x0, #480]
  408fb4:	mov	w1, w0
  408fb8:	mov	x0, x2
  408fbc:	bl	404e80 <waddch@plt>
  408fc0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  408fc4:	add	x0, x0, #0xc58
  408fc8:	ldr	x3, [x0]
  408fcc:	ldr	x0, [sp, #56]
  408fd0:	ldr	x0, [x0, #24]
  408fd4:	ldr	x0, [x0, #24]
  408fd8:	mov	w1, w0
  408fdc:	ldr	w0, [sp, #100]
  408fe0:	add	w0, w1, w0
  408fe4:	add	w0, w0, #0x2
  408fe8:	mov	w2, w0
  408fec:	ldr	w1, [sp, #104]
  408ff0:	mov	x0, x3
  408ff4:	bl	4058c0 <wmove@plt>
  408ff8:	cmn	w0, #0x1
  408ffc:	b.eq	409024 <ferror@plt+0x3584>  // b.none
  409000:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409004:	add	x0, x0, #0xc58
  409008:	ldr	x2, [x0]
  40900c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409010:	add	x0, x0, #0xa30
  409014:	ldr	w0, [x0, #480]
  409018:	mov	w1, w0
  40901c:	mov	x0, x2
  409020:	bl	404e80 <waddch@plt>
  409024:	ldr	x0, [sp, #56]
  409028:	ldr	x0, [x0, #24]
  40902c:	ldr	x0, [x0, #48]
  409030:	ldr	x1, [sp, #40]
  409034:	cmp	x1, x0
  409038:	b.ne	409074 <ferror@plt+0x35d4>  // b.any
  40903c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409040:	add	x0, x0, #0xc58
  409044:	ldr	x0, [x0]
  409048:	cmp	x0, #0x0
  40904c:	b.eq	409074 <ferror@plt+0x35d4>  // b.none
  409050:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409054:	add	x0, x0, #0xc58
  409058:	ldr	x0, [x0]
  40905c:	str	wzr, [x0, #116]
  409060:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409064:	add	x0, x0, #0xc58
  409068:	ldr	x0, [x0]
  40906c:	mov	w1, #0x10000               	// #65536
  409070:	str	w1, [x0, #16]
  409074:	ldr	w0, [sp, #108]
  409078:	cmp	w0, #0x0
  40907c:	b.eq	40909c <ferror@plt+0x35fc>  // b.none
  409080:	ldr	x3, [sp, #88]
  409084:	adrp	x0, 415000 <ferror@plt+0xf560>
  409088:	add	x2, x0, #0xbb0
  40908c:	ldr	w1, [sp, #100]
  409090:	ldr	w0, [sp, #104]
  409094:	bl	405a00 <mvprintw@plt>
  409098:	b	4090c4 <ferror@plt+0x3624>
  40909c:	adrp	x0, 415000 <ferror@plt+0xf560>
  4090a0:	add	x5, x0, #0xbb8
  4090a4:	ldr	x4, [sp, #88]
  4090a8:	adrp	x0, 415000 <ferror@plt+0xf560>
  4090ac:	add	x3, x0, #0xbc0
  4090b0:	adrp	x0, 415000 <ferror@plt+0xf560>
  4090b4:	add	x2, x0, #0xbc8
  4090b8:	ldr	w1, [sp, #100]
  4090bc:	ldr	w0, [sp, #104]
  4090c0:	bl	405a00 <mvprintw@plt>
  4090c4:	ldr	x0, [sp, #88]
  4090c8:	bl	405560 <free@plt>
  4090cc:	ldr	x0, [sp, #56]
  4090d0:	ldr	x0, [x0, #24]
  4090d4:	ldr	x0, [x0, #48]
  4090d8:	ldr	x1, [sp, #40]
  4090dc:	cmp	x1, x0
  4090e0:	b.ne	409140 <ferror@plt+0x36a0>  // b.any
  4090e4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4090e8:	add	x0, x0, #0xc58
  4090ec:	ldr	x0, [x0]
  4090f0:	cmp	x0, #0x0
  4090f4:	b.eq	409118 <ferror@plt+0x3678>  // b.none
  4090f8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4090fc:	add	x0, x0, #0xc58
  409100:	ldr	x0, [x0]
  409104:	str	wzr, [x0, #116]
  409108:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40910c:	add	x0, x0, #0xc58
  409110:	ldr	x0, [x0]
  409114:	str	wzr, [x0, #16]
  409118:	ldr	x0, [sp, #48]
  40911c:	ldr	x0, [x0, #16]
  409120:	cmp	x0, #0x0
  409124:	b.eq	409140 <ferror@plt+0x36a0>  // b.none
  409128:	ldr	x0, [sp, #48]
  40912c:	ldr	x0, [x0, #16]
  409130:	bl	4059f0 <gettext@plt>
  409134:	bl	407f14 <ferror@plt+0x2474>
  409138:	b	409140 <ferror@plt+0x36a0>
  40913c:	nop
  409140:	ldr	x19, [sp, #16]
  409144:	ldp	x29, x30, [sp], #128
  409148:	ret
  40914c:	stp	x29, x30, [sp, #-80]!
  409150:	mov	x29, sp
  409154:	str	x19, [sp, #16]
  409158:	str	x0, [sp, #40]
  40915c:	ldr	x0, [sp, #40]
  409160:	ldr	x0, [x0, #24]
  409164:	str	x0, [sp, #56]
  409168:	mov	x1, #0x0                   	// #0
  40916c:	ldr	x0, [sp, #40]
  409170:	bl	408968 <ferror@plt+0x2ec8>
  409174:	str	x0, [sp, #48]
  409178:	ldr	x0, [sp, #56]
  40917c:	ldrb	w0, [x0, #80]
  409180:	and	w0, w0, #0x1
  409184:	and	w0, w0, #0xff
  409188:	cmp	w0, #0x0
  40918c:	b.eq	4091c4 <ferror@plt+0x3724>  // b.none
  409190:	ldr	x0, [sp, #56]
  409194:	ldr	x0, [x0, #40]
  409198:	cmp	x0, #0x0
  40919c:	b.eq	4091ac <ferror@plt+0x370c>  // b.none
  4091a0:	ldr	x0, [sp, #56]
  4091a4:	ldr	x0, [x0, #40]
  4091a8:	b	4091b4 <ferror@plt+0x3714>
  4091ac:	ldr	x0, [sp, #56]
  4091b0:	ldr	x0, [x0, #32]
  4091b4:	ldr	x1, [sp, #48]
  4091b8:	add	x0, x0, x1
  4091bc:	str	x0, [sp, #64]
  4091c0:	b	4091dc <ferror@plt+0x373c>
  4091c4:	ldr	x0, [sp, #56]
  4091c8:	ldr	x0, [x0, #32]
  4091cc:	mov	x1, x0
  4091d0:	ldr	x0, [sp, #40]
  4091d4:	bl	408968 <ferror@plt+0x2ec8>
  4091d8:	str	x0, [sp, #64]
  4091dc:	ldr	x0, [sp, #48]
  4091e0:	str	x0, [sp, #72]
  4091e4:	b	40927c <ferror@plt+0x37dc>
  4091e8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4091ec:	add	x0, x0, #0xc58
  4091f0:	ldr	x0, [x0]
  4091f4:	ldr	x1, [sp, #72]
  4091f8:	mov	w2, #0x0                   	// #0
  4091fc:	bl	4058c0 <wmove@plt>
  409200:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409204:	add	x0, x0, #0xc58
  409208:	ldr	x0, [x0]
  40920c:	bl	405010 <wclrtoeol@plt>
  409210:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409214:	add	x0, x0, #0xc98
  409218:	ldr	w0, [x0]
  40921c:	and	w0, w0, #0x8
  409220:	cmp	w0, #0x0
  409224:	b.eq	409270 <ferror@plt+0x37d0>  // b.none
  409228:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40922c:	add	x0, x0, #0xc30
  409230:	ldr	x19, [x0]
  409234:	bl	405090 <getpid@plt>
  409238:	mov	w1, w0
  40923c:	adrp	x0, 415000 <ferror@plt+0xf560>
  409240:	add	x4, x0, #0xb18
  409244:	adrp	x0, 415000 <ferror@plt+0xf560>
  409248:	add	x3, x0, #0x938
  40924c:	mov	w2, w1
  409250:	adrp	x0, 415000 <ferror@plt+0xf560>
  409254:	add	x1, x0, #0x9a8
  409258:	mov	x0, x19
  40925c:	bl	405a20 <fprintf@plt>
  409260:	ldr	x1, [sp, #72]
  409264:	adrp	x0, 415000 <ferror@plt+0xf560>
  409268:	add	x0, x0, #0xbd0
  40926c:	bl	406038 <ferror@plt+0x598>
  409270:	ldr	x0, [sp, #72]
  409274:	add	x0, x0, #0x1
  409278:	str	x0, [sp, #72]
  40927c:	ldr	x1, [sp, #72]
  409280:	ldr	x0, [sp, #64]
  409284:	cmp	x1, x0
  409288:	b.ls	4091e8 <ferror@plt+0x3748>  // b.plast
  40928c:	ldr	x0, [sp, #56]
  409290:	ldrb	w0, [x0, #80]
  409294:	and	w0, w0, #0x1
  409298:	and	w0, w0, #0xff
  40929c:	cmp	w0, #0x0
  4092a0:	b.eq	4092d0 <ferror@plt+0x3830>  // b.none
  4092a4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4092a8:	add	x0, x0, #0xc58
  4092ac:	ldr	x0, [x0]
  4092b0:	ldr	x1, [sp, #48]
  4092b4:	sub	w1, w1, #0x1
  4092b8:	mov	w2, #0x0                   	// #0
  4092bc:	bl	4058c0 <wmove@plt>
  4092c0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4092c4:	add	x0, x0, #0xc58
  4092c8:	ldr	x0, [x0]
  4092cc:	bl	405010 <wclrtoeol@plt>
  4092d0:	bl	408038 <ferror@plt+0x2598>
  4092d4:	nop
  4092d8:	ldr	x19, [sp, #16]
  4092dc:	ldp	x29, x30, [sp], #80
  4092e0:	ret
  4092e4:	stp	x29, x30, [sp, #-112]!
  4092e8:	mov	x29, sp
  4092ec:	str	x19, [sp, #16]
  4092f0:	str	x0, [sp, #40]
  4092f4:	str	xzr, [sp, #104]
  4092f8:	mov	x1, #0x0                   	// #0
  4092fc:	ldr	x0, [sp, #40]
  409300:	bl	408968 <ferror@plt+0x2ec8>
  409304:	str	x0, [sp, #88]
  409308:	ldr	x0, [sp, #40]
  40930c:	cmp	x0, #0x0
  409310:	b.ne	409334 <ferror@plt+0x3894>  // b.any
  409314:	adrp	x0, 416000 <ferror@plt+0x10560>
  409318:	add	x3, x0, #0xa28
  40931c:	mov	w2, #0x47e                 	// #1150
  409320:	adrp	x0, 415000 <ferror@plt+0xf560>
  409324:	add	x1, x0, #0x980
  409328:	adrp	x0, 415000 <ferror@plt+0xf560>
  40932c:	add	x0, x0, #0x998
  409330:	bl	405910 <__assert_fail@plt>
  409334:	ldr	x0, [sp, #40]
  409338:	ldr	x0, [x0, #24]
  40933c:	cmp	x0, #0x0
  409340:	b.ne	409364 <ferror@plt+0x38c4>  // b.any
  409344:	adrp	x0, 416000 <ferror@plt+0x10560>
  409348:	add	x3, x0, #0xa28
  40934c:	mov	w2, #0x47f                 	// #1151
  409350:	adrp	x0, 415000 <ferror@plt+0xf560>
  409354:	add	x1, x0, #0x980
  409358:	adrp	x0, 415000 <ferror@plt+0xf560>
  40935c:	add	x0, x0, #0xaf0
  409360:	bl	405910 <__assert_fail@plt>
  409364:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409368:	add	x0, x0, #0xc98
  40936c:	ldr	w0, [x0]
  409370:	and	w0, w0, #0x8
  409374:	cmp	w0, #0x0
  409378:	b.eq	4093c0 <ferror@plt+0x3920>  // b.none
  40937c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409380:	add	x0, x0, #0xc30
  409384:	ldr	x19, [x0]
  409388:	bl	405090 <getpid@plt>
  40938c:	mov	w1, w0
  409390:	adrp	x0, 415000 <ferror@plt+0xf560>
  409394:	add	x4, x0, #0xb18
  409398:	adrp	x0, 415000 <ferror@plt+0xf560>
  40939c:	add	x3, x0, #0x938
  4093a0:	mov	w2, w1
  4093a4:	adrp	x0, 415000 <ferror@plt+0xf560>
  4093a8:	add	x1, x0, #0x9a8
  4093ac:	mov	x0, x19
  4093b0:	bl	405a20 <fprintf@plt>
  4093b4:	adrp	x0, 415000 <ferror@plt+0xf560>
  4093b8:	add	x0, x0, #0xbe8
  4093bc:	bl	406038 <ferror@plt+0x598>
  4093c0:	ldr	x0, [sp, #40]
  4093c4:	bl	40914c <ferror@plt+0x36ac>
  4093c8:	ldr	x0, [sp, #40]
  4093cc:	ldr	x0, [x0, #24]
  4093d0:	str	x0, [sp, #80]
  4093d4:	ldr	x0, [sp, #80]
  4093d8:	ldrb	w0, [x0, #80]
  4093dc:	and	w0, w0, #0x1
  4093e0:	and	w0, w0, #0xff
  4093e4:	cmp	w0, #0x0
  4093e8:	b.eq	409418 <ferror@plt+0x3978>  // b.none
  4093ec:	ldr	x0, [sp, #80]
  4093f0:	ldr	x0, [x0, #40]
  4093f4:	cmp	x0, #0x0
  4093f8:	b.eq	409408 <ferror@plt+0x3968>  // b.none
  4093fc:	ldr	x0, [sp, #80]
  409400:	ldr	x0, [x0, #40]
  409404:	b	409410 <ferror@plt+0x3970>
  409408:	ldr	x0, [sp, #80]
  40940c:	ldr	x0, [x0, #32]
  409410:	str	x0, [sp, #96]
  409414:	b	409430 <ferror@plt+0x3990>
  409418:	ldr	x0, [sp, #80]
  40941c:	ldr	x0, [x0, #32]
  409420:	mov	x1, x0
  409424:	ldr	x0, [sp, #40]
  409428:	bl	408968 <ferror@plt+0x2ec8>
  40942c:	str	x0, [sp, #96]
  409430:	ldr	x0, [sp, #80]
  409434:	ldr	x0, [x0, #72]
  409438:	cmp	x0, #0x0
  40943c:	b.eq	409448 <ferror@plt+0x39a8>  // b.none
  409440:	ldr	x0, [sp, #40]
  409444:	bl	408150 <ferror@plt+0x26b0>
  409448:	str	xzr, [sp, #104]
  40944c:	b	40946c <ferror@plt+0x39cc>
  409450:	ldr	x0, [sp, #104]
  409454:	add	x1, x0, #0x1
  409458:	str	x1, [sp, #104]
  40945c:	mov	x2, x0
  409460:	ldr	x1, [sp, #72]
  409464:	ldr	x0, [sp, #40]
  409468:	bl	408dd0 <ferror@plt+0x3330>
  40946c:	ldr	x1, [sp, #104]
  409470:	ldr	x0, [sp, #40]
  409474:	bl	408c54 <ferror@plt+0x31b4>
  409478:	str	x0, [sp, #72]
  40947c:	ldr	x0, [sp, #72]
  409480:	cmp	x0, #0x0
  409484:	b.ne	409450 <ferror@plt+0x39b0>  // b.any
  409488:	ldr	x0, [sp, #80]
  40948c:	ldrb	w0, [x0, #80]
  409490:	and	w0, w0, #0x1
  409494:	and	w0, w0, #0xff
  409498:	cmp	w0, #0x0
  40949c:	b.eq	409a20 <ferror@plt+0x3f80>  // b.none
  4094a0:	mov	x1, #0x0                   	// #0
  4094a4:	ldr	x0, [sp, #40]
  4094a8:	bl	408a5c <ferror@plt+0x2fbc>
  4094ac:	sxtw	x0, w0
  4094b0:	str	x0, [sp, #64]
  4094b4:	ldr	x0, [sp, #80]
  4094b8:	ldr	x0, [x0, #40]
  4094bc:	cmp	x0, #0x0
  4094c0:	b.eq	4094dc <ferror@plt+0x3a3c>  // b.none
  4094c4:	ldr	x0, [sp, #80]
  4094c8:	ldr	x1, [x0, #48]
  4094cc:	ldr	x0, [sp, #80]
  4094d0:	ldr	x0, [x0, #40]
  4094d4:	udiv	x0, x1, x0
  4094d8:	b	4094e0 <ferror@plt+0x3a40>
  4094dc:	mov	x0, #0x0                   	// #0
  4094e0:	str	x0, [sp, #56]
  4094e4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4094e8:	add	x0, x0, #0xc58
  4094ec:	ldr	x0, [x0]
  4094f0:	ldr	x1, [sp, #88]
  4094f4:	sub	w1, w1, #0x1
  4094f8:	mov	w3, w1
  4094fc:	ldr	x1, [sp, #64]
  409500:	sub	w1, w1, #0x1
  409504:	mov	w2, w1
  409508:	mov	w1, w3
  40950c:	bl	4058c0 <wmove@plt>
  409510:	cmn	w0, #0x1
  409514:	b.eq	40953c <ferror@plt+0x3a9c>  // b.none
  409518:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40951c:	add	x0, x0, #0xc58
  409520:	ldr	x2, [x0]
  409524:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409528:	add	x0, x0, #0xa30
  40952c:	ldr	w0, [x0, #432]
  409530:	mov	w1, w0
  409534:	mov	x0, x2
  409538:	bl	404e80 <waddch@plt>
  40953c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409540:	add	x0, x0, #0xc58
  409544:	ldr	x0, [x0]
  409548:	ldr	x1, [sp, #88]
  40954c:	mov	w2, w1
  409550:	ldr	x1, [sp, #96]
  409554:	add	w1, w2, w1
  409558:	mov	w3, w1
  40955c:	ldr	x1, [sp, #64]
  409560:	sub	w1, w1, #0x1
  409564:	mov	w2, w1
  409568:	mov	w1, w3
  40956c:	bl	4058c0 <wmove@plt>
  409570:	cmn	w0, #0x1
  409574:	b.eq	40959c <ferror@plt+0x3afc>  // b.none
  409578:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40957c:	add	x0, x0, #0xc58
  409580:	ldr	x2, [x0]
  409584:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409588:	add	x0, x0, #0xa30
  40958c:	ldr	w0, [x0, #436]
  409590:	mov	w1, w0
  409594:	mov	x0, x2
  409598:	bl	404e80 <waddch@plt>
  40959c:	str	xzr, [sp, #104]
  4095a0:	b	409678 <ferror@plt+0x3bd8>
  4095a4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4095a8:	add	x0, x0, #0xc58
  4095ac:	ldr	x0, [x0]
  4095b0:	ldr	x1, [sp, #88]
  4095b4:	sub	w1, w1, #0x1
  4095b8:	mov	w3, w1
  4095bc:	ldr	x1, [sp, #64]
  4095c0:	mov	w2, w1
  4095c4:	ldr	x1, [sp, #104]
  4095c8:	add	w1, w2, w1
  4095cc:	mov	w2, w1
  4095d0:	mov	w1, w3
  4095d4:	bl	4058c0 <wmove@plt>
  4095d8:	cmn	w0, #0x1
  4095dc:	b.eq	409604 <ferror@plt+0x3b64>  // b.none
  4095e0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4095e4:	add	x0, x0, #0xc58
  4095e8:	ldr	x2, [x0]
  4095ec:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4095f0:	add	x0, x0, #0xa30
  4095f4:	ldr	w0, [x0, #452]
  4095f8:	mov	w1, w0
  4095fc:	mov	x0, x2
  409600:	bl	404e80 <waddch@plt>
  409604:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409608:	add	x0, x0, #0xc58
  40960c:	ldr	x0, [x0]
  409610:	ldr	x1, [sp, #88]
  409614:	mov	w2, w1
  409618:	ldr	x1, [sp, #96]
  40961c:	add	w1, w2, w1
  409620:	mov	w3, w1
  409624:	ldr	x1, [sp, #64]
  409628:	mov	w2, w1
  40962c:	ldr	x1, [sp, #104]
  409630:	add	w1, w2, w1
  409634:	mov	w2, w1
  409638:	mov	w1, w3
  40963c:	bl	4058c0 <wmove@plt>
  409640:	cmn	w0, #0x1
  409644:	b.eq	40966c <ferror@plt+0x3bcc>  // b.none
  409648:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40964c:	add	x0, x0, #0xc58
  409650:	ldr	x2, [x0]
  409654:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409658:	add	x0, x0, #0xa30
  40965c:	ldr	w0, [x0, #452]
  409660:	mov	w1, w0
  409664:	mov	x0, x2
  409668:	bl	404e80 <waddch@plt>
  40966c:	ldr	x0, [sp, #104]
  409670:	add	x0, x0, #0x1
  409674:	str	x0, [sp, #104]
  409678:	ldr	x0, [sp, #80]
  40967c:	ldr	x0, [x0, #24]
  409680:	add	x0, x0, #0x2
  409684:	ldr	x1, [sp, #104]
  409688:	cmp	x1, x0
  40968c:	b.cc	4095a4 <ferror@plt+0x3b04>  // b.lo, b.ul, b.last
  409690:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409694:	add	x0, x0, #0xc58
  409698:	ldr	x0, [x0]
  40969c:	ldr	x1, [sp, #88]
  4096a0:	sub	w1, w1, #0x1
  4096a4:	mov	w3, w1
  4096a8:	ldr	x1, [sp, #64]
  4096ac:	mov	w2, w1
  4096b0:	ldr	x1, [sp, #104]
  4096b4:	add	w1, w2, w1
  4096b8:	mov	w2, w1
  4096bc:	mov	w1, w3
  4096c0:	bl	4058c0 <wmove@plt>
  4096c4:	cmn	w0, #0x1
  4096c8:	b.eq	4096f0 <ferror@plt+0x3c50>  // b.none
  4096cc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4096d0:	add	x0, x0, #0xc58
  4096d4:	ldr	x2, [x0]
  4096d8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4096dc:	add	x0, x0, #0xa30
  4096e0:	ldr	w0, [x0, #428]
  4096e4:	mov	w1, w0
  4096e8:	mov	x0, x2
  4096ec:	bl	404e80 <waddch@plt>
  4096f0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4096f4:	add	x0, x0, #0xc58
  4096f8:	ldr	x0, [x0]
  4096fc:	ldr	x1, [sp, #88]
  409700:	mov	w2, w1
  409704:	ldr	x1, [sp, #96]
  409708:	add	w1, w2, w1
  40970c:	mov	w3, w1
  409710:	ldr	x1, [sp, #64]
  409714:	mov	w2, w1
  409718:	ldr	x1, [sp, #104]
  40971c:	add	w1, w2, w1
  409720:	mov	w2, w1
  409724:	mov	w1, w3
  409728:	bl	4058c0 <wmove@plt>
  40972c:	cmn	w0, #0x1
  409730:	b.eq	409758 <ferror@plt+0x3cb8>  // b.none
  409734:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409738:	add	x0, x0, #0xc58
  40973c:	ldr	x2, [x0]
  409740:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409744:	add	x0, x0, #0xa30
  409748:	ldr	w0, [x0, #424]
  40974c:	mov	w1, w0
  409750:	mov	x0, x2
  409754:	bl	404e80 <waddch@plt>
  409758:	ldr	x0, [sp, #80]
  40975c:	ldr	x0, [x0, #40]
  409760:	cmp	x0, #0x0
  409764:	b.eq	40989c <ferror@plt+0x3dfc>  // b.none
  409768:	ldr	x0, [sp, #80]
  40976c:	ldr	x1, [x0, #32]
  409770:	ldr	x0, [sp, #80]
  409774:	ldr	x0, [x0, #40]
  409778:	udiv	x1, x1, x0
  40977c:	ldr	x0, [sp, #80]
  409780:	ldr	x2, [x0, #48]
  409784:	ldr	x0, [sp, #80]
  409788:	ldr	x0, [x0, #40]
  40978c:	udiv	x0, x2, x0
  409790:	cmp	x1, x0
  409794:	b.ne	40989c <ferror@plt+0x3dfc>  // b.any
  409798:	ldr	x0, [sp, #80]
  40979c:	ldr	x0, [x0, #32]
  4097a0:	ldr	x1, [sp, #80]
  4097a4:	ldr	x1, [x1, #40]
  4097a8:	udiv	x2, x0, x1
  4097ac:	mul	x1, x2, x1
  4097b0:	sub	x0, x0, x1
  4097b4:	add	x0, x0, #0x1
  4097b8:	str	x0, [sp, #104]
  4097bc:	b	409888 <ferror@plt+0x3de8>
  4097c0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4097c4:	add	x0, x0, #0xc58
  4097c8:	ldr	x0, [x0]
  4097cc:	ldr	x1, [sp, #104]
  4097d0:	mov	w3, w1
  4097d4:	ldr	x1, [sp, #64]
  4097d8:	sub	w1, w1, #0x1
  4097dc:	mov	w2, w1
  4097e0:	mov	w1, w3
  4097e4:	bl	4058c0 <wmove@plt>
  4097e8:	cmn	w0, #0x1
  4097ec:	b.eq	409814 <ferror@plt+0x3d74>  // b.none
  4097f0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4097f4:	add	x0, x0, #0xc58
  4097f8:	ldr	x2, [x0]
  4097fc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409800:	add	x0, x0, #0xa30
  409804:	ldr	w0, [x0, #480]
  409808:	mov	w1, w0
  40980c:	mov	x0, x2
  409810:	bl	404e80 <waddch@plt>
  409814:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409818:	add	x0, x0, #0xc58
  40981c:	ldr	x3, [x0]
  409820:	ldr	x0, [sp, #104]
  409824:	mov	w4, w0
  409828:	ldr	x0, [sp, #80]
  40982c:	ldr	x0, [x0, #24]
  409830:	mov	w1, w0
  409834:	ldr	x0, [sp, #64]
  409838:	add	w0, w1, w0
  40983c:	add	w0, w0, #0x2
  409840:	mov	w2, w0
  409844:	mov	w1, w4
  409848:	mov	x0, x3
  40984c:	bl	4058c0 <wmove@plt>
  409850:	cmn	w0, #0x1
  409854:	b.eq	40987c <ferror@plt+0x3ddc>  // b.none
  409858:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40985c:	add	x0, x0, #0xc58
  409860:	ldr	x2, [x0]
  409864:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409868:	add	x0, x0, #0xa30
  40986c:	ldr	w0, [x0, #480]
  409870:	mov	w1, w0
  409874:	mov	x0, x2
  409878:	bl	404e80 <waddch@plt>
  40987c:	ldr	x0, [sp, #104]
  409880:	add	x0, x0, #0x1
  409884:	str	x0, [sp, #104]
  409888:	ldr	x0, [sp, #80]
  40988c:	ldr	x0, [x0, #40]
  409890:	ldr	x1, [sp, #104]
  409894:	cmp	x1, x0
  409898:	b.ls	4097c0 <ferror@plt+0x3d20>  // b.plast
  40989c:	ldr	x0, [sp, #80]
  4098a0:	ldr	x0, [x0]
  4098a4:	cmp	x0, #0x0
  4098a8:	b.eq	40990c <ferror@plt+0x3e6c>  // b.none
  4098ac:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4098b0:	add	x0, x0, #0xc58
  4098b4:	ldr	x0, [x0]
  4098b8:	mov	x2, #0x0                   	// #0
  4098bc:	mov	w1, #0x200000              	// #2097152
  4098c0:	bl	404e50 <wattr_on@plt>
  4098c4:	ldr	x0, [sp, #88]
  4098c8:	sub	w0, w0, #0x1
  4098cc:	mov	w4, w0
  4098d0:	ldr	x0, [sp, #64]
  4098d4:	mov	w1, w0
  4098d8:	ldr	x0, [sp, #80]
  4098dc:	ldr	x0, [x0]
  4098e0:	mov	x3, x0
  4098e4:	adrp	x0, 415000 <ferror@plt+0xf560>
  4098e8:	add	x2, x0, #0xbf8
  4098ec:	mov	w0, w4
  4098f0:	bl	405a00 <mvprintw@plt>
  4098f4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4098f8:	add	x0, x0, #0xc58
  4098fc:	ldr	x0, [x0]
  409900:	mov	x2, #0x0                   	// #0
  409904:	mov	w1, #0x200000              	// #2097152
  409908:	bl	4051f0 <wattr_off@plt>
  40990c:	ldr	x0, [sp, #56]
  409910:	cmp	x0, #0x0
  409914:	b.eq	409980 <ferror@plt+0x3ee0>  // b.none
  409918:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40991c:	add	x0, x0, #0xc58
  409920:	ldr	x3, [x0]
  409924:	ldr	x0, [sp, #88]
  409928:	sub	w0, w0, #0x1
  40992c:	mov	w4, w0
  409930:	ldr	x0, [sp, #80]
  409934:	ldr	x0, [x0, #24]
  409938:	mov	w1, w0
  40993c:	ldr	x0, [sp, #64]
  409940:	add	w0, w1, w0
  409944:	mov	w2, w0
  409948:	mov	w1, w4
  40994c:	mov	x0, x3
  409950:	bl	4058c0 <wmove@plt>
  409954:	cmn	w0, #0x1
  409958:	b.eq	409980 <ferror@plt+0x3ee0>  // b.none
  40995c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409960:	add	x0, x0, #0xc58
  409964:	ldr	x2, [x0]
  409968:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40996c:	add	x0, x0, #0xa30
  409970:	ldr	w0, [x0, #180]
  409974:	mov	w1, w0
  409978:	mov	x0, x2
  40997c:	bl	404e80 <waddch@plt>
  409980:	ldr	x0, [sp, #80]
  409984:	ldr	x0, [x0, #40]
  409988:	cmp	x0, #0x0
  40998c:	b.eq	409a20 <ferror@plt+0x3f80>  // b.none
  409990:	ldr	x0, [sp, #80]
  409994:	ldr	x1, [x0, #32]
  409998:	ldr	x0, [sp, #80]
  40999c:	ldr	x0, [x0, #40]
  4099a0:	udiv	x0, x1, x0
  4099a4:	ldr	x1, [sp, #56]
  4099a8:	cmp	x1, x0
  4099ac:	b.cs	409a20 <ferror@plt+0x3f80>  // b.hs, b.nlast
  4099b0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4099b4:	add	x0, x0, #0xc58
  4099b8:	ldr	x3, [x0]
  4099bc:	ldr	x0, [sp, #88]
  4099c0:	mov	w1, w0
  4099c4:	ldr	x0, [sp, #96]
  4099c8:	add	w0, w1, w0
  4099cc:	mov	w4, w0
  4099d0:	ldr	x0, [sp, #80]
  4099d4:	ldr	x0, [x0, #24]
  4099d8:	mov	w1, w0
  4099dc:	ldr	x0, [sp, #64]
  4099e0:	add	w0, w1, w0
  4099e4:	mov	w2, w0
  4099e8:	mov	w1, w4
  4099ec:	mov	x0, x3
  4099f0:	bl	4058c0 <wmove@plt>
  4099f4:	cmn	w0, #0x1
  4099f8:	b.eq	409a20 <ferror@plt+0x3f80>  // b.none
  4099fc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409a00:	add	x0, x0, #0xc58
  409a04:	ldr	x2, [x0]
  409a08:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409a0c:	add	x0, x0, #0xa30
  409a10:	ldr	w0, [x0, #184]
  409a14:	mov	w1, w0
  409a18:	mov	x0, x2
  409a1c:	bl	404e80 <waddch@plt>
  409a20:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409a24:	add	x0, x0, #0xc98
  409a28:	ldr	w0, [x0]
  409a2c:	and	w0, w0, #0x8
  409a30:	cmp	w0, #0x0
  409a34:	b.eq	409a7c <ferror@plt+0x3fdc>  // b.none
  409a38:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409a3c:	add	x0, x0, #0xc30
  409a40:	ldr	x19, [x0]
  409a44:	bl	405090 <getpid@plt>
  409a48:	mov	w1, w0
  409a4c:	adrp	x0, 415000 <ferror@plt+0xf560>
  409a50:	add	x4, x0, #0xb18
  409a54:	adrp	x0, 415000 <ferror@plt+0xf560>
  409a58:	add	x3, x0, #0x938
  409a5c:	mov	w2, w1
  409a60:	adrp	x0, 415000 <ferror@plt+0xf560>
  409a64:	add	x1, x0, #0x9a8
  409a68:	mov	x0, x19
  409a6c:	bl	405a20 <fprintf@plt>
  409a70:	adrp	x0, 415000 <ferror@plt+0xf560>
  409a74:	add	x0, x0, #0xc00
  409a78:	bl	406038 <ferror@plt+0x598>
  409a7c:	nop
  409a80:	ldr	x19, [sp, #16]
  409a84:	ldp	x29, x30, [sp], #112
  409a88:	ret
  409a8c:	stp	x29, x30, [sp, #-64]!
  409a90:	mov	x29, sp
  409a94:	str	x0, [sp, #40]
  409a98:	str	x1, [sp, #32]
  409a9c:	str	x2, [sp, #24]
  409aa0:	ldr	x0, [sp, #40]
  409aa4:	cmp	x0, #0x0
  409aa8:	b.ne	409acc <ferror@plt+0x402c>  // b.any
  409aac:	adrp	x0, 416000 <ferror@plt+0x10560>
  409ab0:	add	x3, x0, #0xa48
  409ab4:	mov	w2, #0x4bc                 	// #1212
  409ab8:	adrp	x0, 415000 <ferror@plt+0xf560>
  409abc:	add	x1, x0, #0x980
  409ac0:	adrp	x0, 415000 <ferror@plt+0xf560>
  409ac4:	add	x0, x0, #0xc10
  409ac8:	bl	405910 <__assert_fail@plt>
  409acc:	ldr	x0, [sp, #40]
  409ad0:	ldr	x0, [x0, #8]
  409ad4:	cmp	x0, #0x0
  409ad8:	b.ne	409afc <ferror@plt+0x405c>  // b.any
  409adc:	adrp	x0, 416000 <ferror@plt+0x10560>
  409ae0:	add	x3, x0, #0xa48
  409ae4:	mov	w2, #0x4bd                 	// #1213
  409ae8:	adrp	x0, 415000 <ferror@plt+0xf560>
  409aec:	add	x1, x0, #0x980
  409af0:	adrp	x0, 415000 <ferror@plt+0xf560>
  409af4:	add	x0, x0, #0xc18
  409af8:	bl	405910 <__assert_fail@plt>
  409afc:	ldr	x0, [sp, #24]
  409b00:	cmp	x0, #0x0
  409b04:	b.eq	409b18 <ferror@plt+0x4078>  // b.none
  409b08:	ldr	x0, [sp, #24]
  409b0c:	ldrsb	w0, [x0]
  409b10:	cmp	w0, #0x0
  409b14:	b.ne	409b20 <ferror@plt+0x4080>  // b.any
  409b18:	mov	w0, #0x0                   	// #0
  409b1c:	b	409b80 <ferror@plt+0x40e0>
  409b20:	ldr	x0, [sp, #40]
  409b24:	ldr	x0, [x0, #8]
  409b28:	mov	x1, #0x0                   	// #0
  409b2c:	bl	405330 <scols_table_new_line@plt>
  409b30:	str	x0, [sp, #48]
  409b34:	ldr	x0, [sp, #48]
  409b38:	cmp	x0, #0x0
  409b3c:	b.ne	409b48 <ferror@plt+0x40a8>  // b.any
  409b40:	mov	w0, #0xfffffff4            	// #-12
  409b44:	b	409b80 <ferror@plt+0x40e0>
  409b48:	ldr	x2, [sp, #32]
  409b4c:	mov	x1, #0x0                   	// #0
  409b50:	ldr	x0, [sp, #48]
  409b54:	bl	404cb0 <scols_line_set_data@plt>
  409b58:	str	w0, [sp, #60]
  409b5c:	ldr	w0, [sp, #60]
  409b60:	cmp	w0, #0x0
  409b64:	b.ne	409b7c <ferror@plt+0x40dc>  // b.any
  409b68:	ldr	x2, [sp, #24]
  409b6c:	mov	x1, #0x1                   	// #1
  409b70:	ldr	x0, [sp, #48]
  409b74:	bl	404cb0 <scols_line_set_data@plt>
  409b78:	str	w0, [sp, #60]
  409b7c:	ldr	w0, [sp, #60]
  409b80:	ldp	x29, x30, [sp], #64
  409b84:	ret
  409b88:	stp	x29, x30, [sp, #-96]!
  409b8c:	mov	x29, sp
  409b90:	str	x19, [sp, #16]
  409b94:	str	x0, [sp, #56]
  409b98:	str	x1, [sp, #48]
  409b9c:	str	x2, [sp, #40]
  409ba0:	str	xzr, [sp, #88]
  409ba4:	str	xzr, [sp, #72]
  409ba8:	str	wzr, [sp, #84]
  409bac:	ldr	x0, [sp, #48]
  409bb0:	cmp	x0, #0x0
  409bb4:	b.ne	409bd8 <ferror@plt+0x4138>  // b.any
  409bb8:	adrp	x0, 416000 <ferror@plt+0x10560>
  409bbc:	add	x3, x0, #0xa38
  409bc0:	mov	w2, #0x4db                 	// #1243
  409bc4:	adrp	x0, 415000 <ferror@plt+0xf560>
  409bc8:	add	x1, x0, #0x980
  409bcc:	adrp	x0, 415000 <ferror@plt+0xf560>
  409bd0:	add	x0, x0, #0xc28
  409bd4:	bl	405910 <__assert_fail@plt>
  409bd8:	ldr	x0, [sp, #40]
  409bdc:	cmp	x0, #0x0
  409be0:	b.ne	409c04 <ferror@plt+0x4164>  // b.any
  409be4:	adrp	x0, 416000 <ferror@plt+0x10560>
  409be8:	add	x3, x0, #0xa38
  409bec:	mov	w2, #0x4dc                 	// #1244
  409bf0:	adrp	x0, 415000 <ferror@plt+0xf560>
  409bf4:	add	x1, x0, #0x980
  409bf8:	adrp	x0, 415000 <ferror@plt+0xf560>
  409bfc:	add	x0, x0, #0xc30
  409c00:	bl	405910 <__assert_fail@plt>
  409c04:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409c08:	add	x0, x0, #0xc98
  409c0c:	ldr	w0, [x0]
  409c10:	and	w0, w0, #0x4
  409c14:	cmp	w0, #0x0
  409c18:	b.eq	409c68 <ferror@plt+0x41c8>  // b.none
  409c1c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409c20:	add	x0, x0, #0xc30
  409c24:	ldr	x19, [x0]
  409c28:	bl	405090 <getpid@plt>
  409c2c:	mov	w1, w0
  409c30:	adrp	x0, 415000 <ferror@plt+0xf560>
  409c34:	add	x4, x0, #0x9c8
  409c38:	adrp	x0, 415000 <ferror@plt+0xf560>
  409c3c:	add	x3, x0, #0x938
  409c40:	mov	w2, w1
  409c44:	adrp	x0, 415000 <ferror@plt+0xf560>
  409c48:	add	x1, x0, #0x9a8
  409c4c:	mov	x0, x19
  409c50:	bl	405a20 <fprintf@plt>
  409c54:	ldr	x2, [sp, #40]
  409c58:	ldr	x1, [sp, #48]
  409c5c:	adrp	x0, 415000 <ferror@plt+0xf560>
  409c60:	add	x0, x0, #0xc38
  409c64:	bl	406038 <ferror@plt+0x598>
  409c68:	ldr	x0, [sp, #56]
  409c6c:	ldr	x0, [x0, #128]
  409c70:	cmp	x0, #0x0
  409c74:	b.ne	409c88 <ferror@plt+0x41e8>  // b.any
  409c78:	bl	405510 <mnt_new_cache@plt>
  409c7c:	mov	x1, x0
  409c80:	ldr	x0, [sp, #56]
  409c84:	str	x1, [x0, #128]
  409c88:	ldr	x0, [sp, #56]
  409c8c:	ldr	x0, [x0, #112]
  409c90:	cmp	x0, #0x0
  409c94:	b.ne	409ce4 <ferror@plt+0x4244>  // b.any
  409c98:	bl	405130 <mnt_new_table@plt>
  409c9c:	mov	x1, x0
  409ca0:	ldr	x0, [sp, #56]
  409ca4:	str	x1, [x0, #112]
  409ca8:	ldr	x0, [sp, #56]
  409cac:	ldr	x0, [x0, #112]
  409cb0:	cmp	x0, #0x0
  409cb4:	b.eq	409ce4 <ferror@plt+0x4244>  // b.none
  409cb8:	ldr	x0, [sp, #56]
  409cbc:	ldr	x2, [x0, #112]
  409cc0:	ldr	x0, [sp, #56]
  409cc4:	ldr	x0, [x0, #128]
  409cc8:	mov	x1, x0
  409ccc:	mov	x0, x2
  409cd0:	bl	4055b0 <mnt_table_set_cache@plt>
  409cd4:	ldr	x0, [sp, #56]
  409cd8:	ldr	x0, [x0, #112]
  409cdc:	mov	x1, #0x0                   	// #0
  409ce0:	bl	404f90 <mnt_table_parse_mtab@plt>
  409ce4:	ldr	x0, [sp, #56]
  409ce8:	ldr	x0, [x0, #112]
  409cec:	cmp	x0, #0x0
  409cf0:	b.eq	409d10 <ferror@plt+0x4270>  // b.none
  409cf4:	ldr	x0, [sp, #56]
  409cf8:	ldr	x0, [x0, #112]
  409cfc:	mov	w3, #0x0                   	// #0
  409d00:	ldr	x2, [sp, #40]
  409d04:	ldr	x1, [sp, #48]
  409d08:	bl	4055f0 <mnt_table_find_tag@plt>
  409d0c:	str	x0, [sp, #88]
  409d10:	ldr	x0, [sp, #88]
  409d14:	cmp	x0, #0x0
  409d18:	b.ne	409dc4 <ferror@plt+0x4324>  // b.any
  409d1c:	ldr	x0, [sp, #56]
  409d20:	ldr	x0, [x0, #120]
  409d24:	cmp	x0, #0x0
  409d28:	b.ne	409d94 <ferror@plt+0x42f4>  // b.any
  409d2c:	bl	405130 <mnt_new_table@plt>
  409d30:	mov	x1, x0
  409d34:	ldr	x0, [sp, #56]
  409d38:	str	x1, [x0, #120]
  409d3c:	ldr	x0, [sp, #56]
  409d40:	ldr	x0, [x0, #120]
  409d44:	cmp	x0, #0x0
  409d48:	b.eq	409d94 <ferror@plt+0x42f4>  // b.none
  409d4c:	ldr	x0, [sp, #56]
  409d50:	ldr	x2, [x0, #120]
  409d54:	ldr	x0, [sp, #56]
  409d58:	ldr	x0, [x0, #128]
  409d5c:	mov	x1, x0
  409d60:	mov	x0, x2
  409d64:	bl	4055b0 <mnt_table_set_cache@plt>
  409d68:	ldr	x0, [sp, #56]
  409d6c:	ldr	x0, [x0, #120]
  409d70:	mov	x1, #0x0                   	// #0
  409d74:	bl	405900 <mnt_table_parse_fstab@plt>
  409d78:	cmp	w0, #0x0
  409d7c:	b.eq	409d94 <ferror@plt+0x42f4>  // b.none
  409d80:	ldr	x0, [sp, #56]
  409d84:	ldr	x0, [x0, #120]
  409d88:	bl	404cd0 <mnt_unref_table@plt>
  409d8c:	ldr	x0, [sp, #56]
  409d90:	str	xzr, [x0, #120]
  409d94:	ldr	x0, [sp, #56]
  409d98:	ldr	x0, [x0, #120]
  409d9c:	cmp	x0, #0x0
  409da0:	b.eq	409dcc <ferror@plt+0x432c>  // b.none
  409da4:	ldr	x0, [sp, #56]
  409da8:	ldr	x0, [x0, #120]
  409dac:	mov	w3, #0x0                   	// #0
  409db0:	ldr	x2, [sp, #40]
  409db4:	ldr	x1, [sp, #48]
  409db8:	bl	4055f0 <mnt_table_find_tag@plt>
  409dbc:	str	x0, [sp, #88]
  409dc0:	b	409dcc <ferror@plt+0x432c>
  409dc4:	mov	w0, #0x1                   	// #1
  409dc8:	str	w0, [sp, #84]
  409dcc:	ldr	x0, [sp, #88]
  409dd0:	cmp	x0, #0x0
  409dd4:	b.eq	409e24 <ferror@plt+0x4384>  // b.none
  409dd8:	ldr	w0, [sp, #84]
  409ddc:	cmp	w0, #0x0
  409de0:	b.eq	409e14 <ferror@plt+0x4374>  // b.none
  409de4:	adrp	x0, 415000 <ferror@plt+0xf560>
  409de8:	add	x0, x0, #0xc58
  409dec:	bl	4059f0 <gettext@plt>
  409df0:	mov	x19, x0
  409df4:	ldr	x0, [sp, #88]
  409df8:	bl	4052a0 <mnt_fs_get_target@plt>
  409dfc:	mov	x1, x0
  409e00:	add	x0, sp, #0x48
  409e04:	mov	x2, x1
  409e08:	mov	x1, x19
  409e0c:	bl	405efc <ferror@plt+0x45c>
  409e10:	b	409e24 <ferror@plt+0x4384>
  409e14:	ldr	x0, [sp, #88]
  409e18:	bl	4052a0 <mnt_fs_get_target@plt>
  409e1c:	bl	405e90 <ferror@plt+0x3f0>
  409e20:	str	x0, [sp, #72]
  409e24:	ldr	x0, [sp, #72]
  409e28:	ldr	x19, [sp, #16]
  409e2c:	ldp	x29, x30, [sp], #96
  409e30:	ret
  409e34:	stp	x29, x30, [sp, #-96]!
  409e38:	mov	x29, sp
  409e3c:	str	x19, [sp, #16]
  409e40:	str	x0, [sp, #40]
  409e44:	ldr	x0, [sp, #40]
  409e48:	bl	407158 <ferror@plt+0x16b8>
  409e4c:	str	x0, [sp, #80]
  409e50:	ldr	x0, [sp, #40]
  409e54:	ldr	x2, [x0, #64]
  409e58:	ldr	x0, [sp, #40]
  409e5c:	ldr	x1, [x0, #80]
  409e60:	mov	x0, x1
  409e64:	lsl	x0, x0, #1
  409e68:	add	x0, x0, x1
  409e6c:	lsl	x0, x0, #3
  409e70:	add	x0, x2, x0
  409e74:	str	x0, [sp, #72]
  409e78:	str	xzr, [sp, #64]
  409e7c:	str	xzr, [sp, #88]
  409e80:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409e84:	add	x0, x0, #0xc98
  409e88:	ldr	w0, [x0]
  409e8c:	and	w0, w0, #0x4
  409e90:	cmp	w0, #0x0
  409e94:	b.eq	409edc <ferror@plt+0x443c>  // b.none
  409e98:	adrp	x0, 42a000 <ferror@plt+0x24560>
  409e9c:	add	x0, x0, #0xc30
  409ea0:	ldr	x19, [x0]
  409ea4:	bl	405090 <getpid@plt>
  409ea8:	mov	w1, w0
  409eac:	adrp	x0, 415000 <ferror@plt+0xf560>
  409eb0:	add	x4, x0, #0x9c8
  409eb4:	adrp	x0, 415000 <ferror@plt+0xf560>
  409eb8:	add	x3, x0, #0x938
  409ebc:	mov	w2, w1
  409ec0:	adrp	x0, 415000 <ferror@plt+0xf560>
  409ec4:	add	x1, x0, #0x9a8
  409ec8:	mov	x0, x19
  409ecc:	bl	405a20 <fprintf@plt>
  409ed0:	adrp	x0, 415000 <ferror@plt+0xf560>
  409ed4:	add	x0, x0, #0xc68
  409ed8:	bl	406038 <ferror@plt+0x598>
  409edc:	ldr	x0, [sp, #40]
  409ee0:	ldr	x0, [x0]
  409ee4:	add	x1, sp, #0x40
  409ee8:	mov	x3, x1
  409eec:	mov	w2, #0xf                   	// #15
  409ef0:	mov	x1, x0
  409ef4:	ldr	x0, [sp, #80]
  409ef8:	bl	404d90 <fdisk_partition_to_string@plt>
  409efc:	cmp	w0, #0x0
  409f00:	b.ne	409f60 <ferror@plt+0x44c0>  // b.any
  409f04:	ldr	x0, [sp, #64]
  409f08:	cmp	x0, #0x0
  409f0c:	b.eq	409f60 <ferror@plt+0x44c0>  // b.none
  409f10:	adrp	x0, 415000 <ferror@plt+0xf560>
  409f14:	add	x0, x0, #0xc80
  409f18:	bl	4059f0 <gettext@plt>
  409f1c:	mov	x1, x0
  409f20:	ldr	x0, [sp, #64]
  409f24:	mov	x2, x0
  409f28:	ldr	x0, [sp, #72]
  409f2c:	bl	409a8c <ferror@plt+0x3fec>
  409f30:	ldr	x0, [sp, #88]
  409f34:	cmp	x0, #0x0
  409f38:	b.ne	409f58 <ferror@plt+0x44b8>  // b.any
  409f3c:	ldr	x0, [sp, #64]
  409f40:	mov	x2, x0
  409f44:	adrp	x0, 415000 <ferror@plt+0xf560>
  409f48:	add	x1, x0, #0xc90
  409f4c:	ldr	x0, [sp, #40]
  409f50:	bl	409b88 <ferror@plt+0x40e8>
  409f54:	str	x0, [sp, #88]
  409f58:	ldr	x0, [sp, #64]
  409f5c:	bl	405560 <free@plt>
  409f60:	ldr	x0, [sp, #40]
  409f64:	ldr	x0, [x0]
  409f68:	add	x1, sp, #0x40
  409f6c:	mov	x3, x1
  409f70:	mov	w2, #0x11                  	// #17
  409f74:	mov	x1, x0
  409f78:	ldr	x0, [sp, #80]
  409f7c:	bl	404d90 <fdisk_partition_to_string@plt>
  409f80:	cmp	w0, #0x0
  409f84:	b.ne	409fe4 <ferror@plt+0x4544>  // b.any
  409f88:	ldr	x0, [sp, #64]
  409f8c:	cmp	x0, #0x0
  409f90:	b.eq	409fe4 <ferror@plt+0x4544>  // b.none
  409f94:	adrp	x0, 415000 <ferror@plt+0xf560>
  409f98:	add	x0, x0, #0xca0
  409f9c:	bl	4059f0 <gettext@plt>
  409fa0:	mov	x1, x0
  409fa4:	ldr	x0, [sp, #64]
  409fa8:	mov	x2, x0
  409fac:	ldr	x0, [sp, #72]
  409fb0:	bl	409a8c <ferror@plt+0x3fec>
  409fb4:	ldr	x0, [sp, #88]
  409fb8:	cmp	x0, #0x0
  409fbc:	b.ne	409fdc <ferror@plt+0x453c>  // b.any
  409fc0:	ldr	x0, [sp, #64]
  409fc4:	mov	x2, x0
  409fc8:	adrp	x0, 415000 <ferror@plt+0xf560>
  409fcc:	add	x1, x0, #0xcb0
  409fd0:	ldr	x0, [sp, #40]
  409fd4:	bl	409b88 <ferror@plt+0x40e8>
  409fd8:	str	x0, [sp, #88]
  409fdc:	ldr	x0, [sp, #64]
  409fe0:	bl	405560 <free@plt>
  409fe4:	ldr	x0, [sp, #40]
  409fe8:	ldr	x0, [x0]
  409fec:	add	x1, sp, #0x40
  409ff0:	mov	x3, x1
  409ff4:	mov	w2, #0x7                   	// #7
  409ff8:	mov	x1, x0
  409ffc:	ldr	x0, [sp, #80]
  40a000:	bl	404d90 <fdisk_partition_to_string@plt>
  40a004:	cmp	w0, #0x0
  40a008:	b.ne	40a09c <ferror@plt+0x45fc>  // b.any
  40a00c:	ldr	x0, [sp, #64]
  40a010:	cmp	x0, #0x0
  40a014:	b.eq	40a09c <ferror@plt+0x45fc>  // b.none
  40a018:	str	xzr, [sp, #56]
  40a01c:	str	xzr, [sp, #48]
  40a020:	ldr	x0, [sp, #40]
  40a024:	ldr	x0, [x0]
  40a028:	add	x1, sp, #0x38
  40a02c:	mov	x3, x1
  40a030:	mov	w2, #0x8                   	// #8
  40a034:	mov	x1, x0
  40a038:	ldr	x0, [sp, #80]
  40a03c:	bl	404d90 <fdisk_partition_to_string@plt>
  40a040:	ldr	x0, [sp, #64]
  40a044:	ldr	x1, [sp, #56]
  40a048:	add	x4, sp, #0x30
  40a04c:	mov	x3, x1
  40a050:	mov	x2, x0
  40a054:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a058:	add	x1, x0, #0xcc0
  40a05c:	mov	x0, x4
  40a060:	bl	405efc <ferror@plt+0x45c>
  40a064:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a068:	add	x0, x0, #0xcc8
  40a06c:	bl	4059f0 <gettext@plt>
  40a070:	mov	x1, x0
  40a074:	ldr	x0, [sp, #48]
  40a078:	mov	x2, x0
  40a07c:	ldr	x0, [sp, #72]
  40a080:	bl	409a8c <ferror@plt+0x3fec>
  40a084:	ldr	x0, [sp, #64]
  40a088:	bl	405560 <free@plt>
  40a08c:	ldr	x0, [sp, #56]
  40a090:	bl	405560 <free@plt>
  40a094:	ldr	x0, [sp, #48]
  40a098:	bl	405560 <free@plt>
  40a09c:	ldr	x0, [sp, #40]
  40a0a0:	ldr	x0, [x0]
  40a0a4:	add	x1, sp, #0x40
  40a0a8:	mov	x3, x1
  40a0ac:	mov	w2, #0x9                   	// #9
  40a0b0:	mov	x1, x0
  40a0b4:	ldr	x0, [sp, #80]
  40a0b8:	bl	404d90 <fdisk_partition_to_string@plt>
  40a0bc:	cmp	w0, #0x0
  40a0c0:	b.ne	40a0f8 <ferror@plt+0x4658>  // b.any
  40a0c4:	ldr	x0, [sp, #64]
  40a0c8:	cmp	x0, #0x0
  40a0cc:	b.eq	40a0f8 <ferror@plt+0x4658>  // b.none
  40a0d0:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a0d4:	add	x0, x0, #0xcd8
  40a0d8:	bl	4059f0 <gettext@plt>
  40a0dc:	mov	x1, x0
  40a0e0:	ldr	x0, [sp, #64]
  40a0e4:	mov	x2, x0
  40a0e8:	ldr	x0, [sp, #72]
  40a0ec:	bl	409a8c <ferror@plt+0x3fec>
  40a0f0:	ldr	x0, [sp, #64]
  40a0f4:	bl	405560 <free@plt>
  40a0f8:	ldr	x0, [sp, #40]
  40a0fc:	ldr	x0, [x0]
  40a100:	add	x1, sp, #0x40
  40a104:	mov	x3, x1
  40a108:	mov	w2, #0xb                   	// #11
  40a10c:	mov	x1, x0
  40a110:	ldr	x0, [sp, #80]
  40a114:	bl	404d90 <fdisk_partition_to_string@plt>
  40a118:	cmp	w0, #0x0
  40a11c:	b.ne	40a15c <ferror@plt+0x46bc>  // b.any
  40a120:	ldr	x0, [sp, #64]
  40a124:	cmp	x0, #0x0
  40a128:	b.eq	40a15c <ferror@plt+0x46bc>  // b.none
  40a12c:	ldr	x0, [sp, #64]
  40a130:	bl	405080 <atoi@plt>
  40a134:	cmp	w0, #0x0
  40a138:	b.eq	40a154 <ferror@plt+0x46b4>  // b.none
  40a13c:	ldr	x0, [sp, #64]
  40a140:	mov	x2, x0
  40a144:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a148:	add	x1, x0, #0xce8
  40a14c:	ldr	x0, [sp, #72]
  40a150:	bl	409a8c <ferror@plt+0x3fec>
  40a154:	ldr	x0, [sp, #64]
  40a158:	bl	405560 <free@plt>
  40a15c:	ldr	x0, [sp, #40]
  40a160:	ldr	x0, [x0]
  40a164:	add	x1, sp, #0x40
  40a168:	mov	x3, x1
  40a16c:	mov	w2, #0xc                   	// #12
  40a170:	mov	x1, x0
  40a174:	ldr	x0, [sp, #80]
  40a178:	bl	404d90 <fdisk_partition_to_string@plt>
  40a17c:	cmp	w0, #0x0
  40a180:	b.ne	40a1c0 <ferror@plt+0x4720>  // b.any
  40a184:	ldr	x0, [sp, #64]
  40a188:	cmp	x0, #0x0
  40a18c:	b.eq	40a1c0 <ferror@plt+0x4720>  // b.none
  40a190:	ldr	x0, [sp, #64]
  40a194:	bl	405080 <atoi@plt>
  40a198:	cmp	w0, #0x0
  40a19c:	b.eq	40a1b8 <ferror@plt+0x4718>  // b.none
  40a1a0:	ldr	x0, [sp, #64]
  40a1a4:	mov	x2, x0
  40a1a8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a1ac:	add	x1, x0, #0xcf0
  40a1b0:	ldr	x0, [sp, #72]
  40a1b4:	bl	409a8c <ferror@plt+0x3fec>
  40a1b8:	ldr	x0, [sp, #64]
  40a1bc:	bl	405560 <free@plt>
  40a1c0:	ldr	x0, [sp, #40]
  40a1c4:	ldr	x0, [x0]
  40a1c8:	add	x1, sp, #0x40
  40a1cc:	mov	x3, x1
  40a1d0:	mov	w2, #0xe                   	// #14
  40a1d4:	mov	x1, x0
  40a1d8:	ldr	x0, [sp, #80]
  40a1dc:	bl	404d90 <fdisk_partition_to_string@plt>
  40a1e0:	cmp	w0, #0x0
  40a1e4:	b.ne	40a224 <ferror@plt+0x4784>  // b.any
  40a1e8:	ldr	x0, [sp, #64]
  40a1ec:	cmp	x0, #0x0
  40a1f0:	b.eq	40a224 <ferror@plt+0x4784>  // b.none
  40a1f4:	ldr	x0, [sp, #64]
  40a1f8:	bl	405080 <atoi@plt>
  40a1fc:	cmp	w0, #0x0
  40a200:	b.eq	40a21c <ferror@plt+0x477c>  // b.none
  40a204:	ldr	x0, [sp, #64]
  40a208:	mov	x2, x0
  40a20c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a210:	add	x1, x0, #0xcf8
  40a214:	ldr	x0, [sp, #72]
  40a218:	bl	409a8c <ferror@plt+0x3fec>
  40a21c:	ldr	x0, [sp, #64]
  40a220:	bl	405560 <free@plt>
  40a224:	ldr	x0, [sp, #40]
  40a228:	ldr	x0, [x0]
  40a22c:	add	x1, sp, #0x40
  40a230:	mov	x3, x1
  40a234:	mov	w2, #0x12                  	// #18
  40a238:	mov	x1, x0
  40a23c:	ldr	x0, [sp, #80]
  40a240:	bl	404d90 <fdisk_partition_to_string@plt>
  40a244:	cmp	w0, #0x0
  40a248:	b.ne	40a2a8 <ferror@plt+0x4808>  // b.any
  40a24c:	ldr	x0, [sp, #64]
  40a250:	cmp	x0, #0x0
  40a254:	b.eq	40a2a8 <ferror@plt+0x4808>  // b.none
  40a258:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a25c:	add	x0, x0, #0xd00
  40a260:	bl	4059f0 <gettext@plt>
  40a264:	mov	x1, x0
  40a268:	ldr	x0, [sp, #64]
  40a26c:	mov	x2, x0
  40a270:	ldr	x0, [sp, #72]
  40a274:	bl	409a8c <ferror@plt+0x3fec>
  40a278:	ldr	x0, [sp, #88]
  40a27c:	cmp	x0, #0x0
  40a280:	b.ne	40a2a0 <ferror@plt+0x4800>  // b.any
  40a284:	ldr	x0, [sp, #64]
  40a288:	mov	x2, x0
  40a28c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a290:	add	x1, x0, #0xd18
  40a294:	ldr	x0, [sp, #40]
  40a298:	bl	409b88 <ferror@plt+0x40e8>
  40a29c:	str	x0, [sp, #88]
  40a2a0:	ldr	x0, [sp, #64]
  40a2a4:	bl	405560 <free@plt>
  40a2a8:	ldr	x0, [sp, #40]
  40a2ac:	ldr	x0, [x0]
  40a2b0:	add	x1, sp, #0x40
  40a2b4:	mov	x3, x1
  40a2b8:	mov	w2, #0x13                  	// #19
  40a2bc:	mov	x1, x0
  40a2c0:	ldr	x0, [sp, #80]
  40a2c4:	bl	404d90 <fdisk_partition_to_string@plt>
  40a2c8:	cmp	w0, #0x0
  40a2cc:	b.ne	40a32c <ferror@plt+0x488c>  // b.any
  40a2d0:	ldr	x0, [sp, #64]
  40a2d4:	cmp	x0, #0x0
  40a2d8:	b.eq	40a32c <ferror@plt+0x488c>  // b.none
  40a2dc:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a2e0:	add	x0, x0, #0xd20
  40a2e4:	bl	4059f0 <gettext@plt>
  40a2e8:	mov	x1, x0
  40a2ec:	ldr	x0, [sp, #64]
  40a2f0:	mov	x2, x0
  40a2f4:	ldr	x0, [sp, #72]
  40a2f8:	bl	409a8c <ferror@plt+0x3fec>
  40a2fc:	ldr	x0, [sp, #88]
  40a300:	cmp	x0, #0x0
  40a304:	b.ne	40a324 <ferror@plt+0x4884>  // b.any
  40a308:	ldr	x0, [sp, #64]
  40a30c:	mov	x2, x0
  40a310:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a314:	add	x1, x0, #0xd38
  40a318:	ldr	x0, [sp, #40]
  40a31c:	bl	409b88 <ferror@plt+0x40e8>
  40a320:	str	x0, [sp, #88]
  40a324:	ldr	x0, [sp, #64]
  40a328:	bl	405560 <free@plt>
  40a32c:	ldr	x0, [sp, #40]
  40a330:	ldr	x0, [x0]
  40a334:	add	x1, sp, #0x40
  40a338:	mov	x3, x1
  40a33c:	mov	w2, #0x14                  	// #20
  40a340:	mov	x1, x0
  40a344:	ldr	x0, [sp, #80]
  40a348:	bl	404d90 <fdisk_partition_to_string@plt>
  40a34c:	cmp	w0, #0x0
  40a350:	b.ne	40a388 <ferror@plt+0x48e8>  // b.any
  40a354:	ldr	x0, [sp, #64]
  40a358:	cmp	x0, #0x0
  40a35c:	b.eq	40a388 <ferror@plt+0x48e8>  // b.none
  40a360:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a364:	add	x0, x0, #0xd40
  40a368:	bl	4059f0 <gettext@plt>
  40a36c:	mov	x1, x0
  40a370:	ldr	x0, [sp, #64]
  40a374:	mov	x2, x0
  40a378:	ldr	x0, [sp, #72]
  40a37c:	bl	409a8c <ferror@plt+0x3fec>
  40a380:	ldr	x0, [sp, #64]
  40a384:	bl	405560 <free@plt>
  40a388:	ldr	x0, [sp, #88]
  40a38c:	cmp	x0, #0x0
  40a390:	b.eq	40a3b8 <ferror@plt+0x4918>  // b.none
  40a394:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a398:	add	x0, x0, #0xd50
  40a39c:	bl	4059f0 <gettext@plt>
  40a3a0:	ldr	x2, [sp, #88]
  40a3a4:	mov	x1, x0
  40a3a8:	ldr	x0, [sp, #72]
  40a3ac:	bl	409a8c <ferror@plt+0x3fec>
  40a3b0:	ldr	x0, [sp, #88]
  40a3b4:	bl	405560 <free@plt>
  40a3b8:	nop
  40a3bc:	ldr	x19, [sp, #16]
  40a3c0:	ldp	x29, x30, [sp], #96
  40a3c4:	ret
  40a3c8:	sub	sp, sp, #0x80
  40a3cc:	stp	x29, x30, [sp, #16]
  40a3d0:	add	x29, sp, #0x10
  40a3d4:	str	x19, [sp, #32]
  40a3d8:	str	x0, [sp, #56]
  40a3dc:	mov	w0, #0x1                   	// #1
  40a3e0:	str	w0, [sp, #124]
  40a3e4:	ldr	x0, [sp, #56]
  40a3e8:	ldr	x2, [x0, #64]
  40a3ec:	ldr	x0, [sp, #56]
  40a3f0:	ldr	x1, [x0, #80]
  40a3f4:	mov	x0, x1
  40a3f8:	lsl	x0, x0, #1
  40a3fc:	add	x0, x0, x1
  40a400:	lsl	x0, x0, #3
  40a404:	add	x0, x2, x0
  40a408:	str	x0, [sp, #96]
  40a40c:	str	xzr, [sp, #72]
  40a410:	ldr	x0, [sp, #56]
  40a414:	ldrb	w0, [x0, #136]
  40a418:	and	w0, w0, #0x8
  40a41c:	and	w0, w0, #0xff
  40a420:	cmp	w0, #0x0
  40a424:	b.ne	40a430 <ferror@plt+0x4990>  // b.any
  40a428:	mov	w0, #0x0                   	// #0
  40a42c:	b	40a85c <ferror@plt+0x4dbc>
  40a430:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a434:	add	x0, x0, #0xc98
  40a438:	ldr	w0, [x0]
  40a43c:	and	w0, w0, #0x4
  40a440:	cmp	w0, #0x0
  40a444:	b.eq	40a48c <ferror@plt+0x49ec>  // b.none
  40a448:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a44c:	add	x0, x0, #0xc30
  40a450:	ldr	x19, [x0]
  40a454:	bl	405090 <getpid@plt>
  40a458:	mov	w1, w0
  40a45c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a460:	add	x4, x0, #0x9c8
  40a464:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a468:	add	x3, x0, #0x938
  40a46c:	mov	w2, w1
  40a470:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a474:	add	x1, x0, #0x9a8
  40a478:	mov	x0, x19
  40a47c:	bl	405a20 <fprintf@plt>
  40a480:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a484:	add	x0, x0, #0xd60
  40a488:	bl	406038 <ferror@plt+0x598>
  40a48c:	ldr	x0, [sp, #96]
  40a490:	ldr	x0, [x0, #8]
  40a494:	cmp	x0, #0x0
  40a498:	b.ne	40a4bc <ferror@plt+0x4a1c>  // b.any
  40a49c:	adrp	x0, 416000 <ferror@plt+0x10560>
  40a4a0:	add	x3, x0, #0xa60
  40a4a4:	mov	w2, #0x56d                 	// #1389
  40a4a8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a4ac:	add	x1, x0, #0x980
  40a4b0:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a4b4:	add	x0, x0, #0xd70
  40a4b8:	bl	405910 <__assert_fail@plt>
  40a4bc:	ldr	x0, [sp, #56]
  40a4c0:	ldr	x0, [x0, #104]
  40a4c4:	cmp	x0, #0x0
  40a4c8:	b.eq	40a528 <ferror@plt+0x4a88>  // b.none
  40a4cc:	ldr	x0, [sp, #56]
  40a4d0:	ldr	x0, [x0, #104]
  40a4d4:	bl	405740 <wclear@plt>
  40a4d8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a4dc:	add	x0, x0, #0xc58
  40a4e0:	ldr	x4, [x0]
  40a4e4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a4e8:	add	x0, x0, #0xc58
  40a4ec:	ldr	x0, [x0]
  40a4f0:	cmp	x0, #0x0
  40a4f4:	b.eq	40a510 <ferror@plt+0x4a70>  // b.none
  40a4f8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a4fc:	add	x0, x0, #0xc58
  40a500:	ldr	x0, [x0]
  40a504:	ldrsh	w0, [x0, #4]
  40a508:	add	w0, w0, #0x1
  40a50c:	b	40a514 <ferror@plt+0x4a74>
  40a510:	mov	w0, #0xffffffff            	// #-1
  40a514:	mov	w3, #0x1                   	// #1
  40a518:	mov	w2, w0
  40a51c:	mov	w1, #0x0                   	// #0
  40a520:	mov	x0, x4
  40a524:	bl	404bc0 <wtouchln@plt>
  40a528:	ldr	x0, [sp, #96]
  40a52c:	ldr	x0, [x0, #8]
  40a530:	bl	405430 <scols_table_is_empty@plt>
  40a534:	cmp	w0, #0x0
  40a538:	b.eq	40a560 <ferror@plt+0x4ac0>  // b.none
  40a53c:	ldr	x0, [sp, #56]
  40a540:	bl	409e34 <ferror@plt+0x4394>
  40a544:	ldr	x0, [sp, #96]
  40a548:	ldr	x0, [x0, #8]
  40a54c:	bl	405430 <scols_table_is_empty@plt>
  40a550:	cmp	w0, #0x0
  40a554:	b.eq	40a560 <ferror@plt+0x4ac0>  // b.none
  40a558:	mov	w0, #0x0                   	// #0
  40a55c:	b	40a85c <ferror@plt+0x4dbc>
  40a560:	ldr	x0, [sp, #56]
  40a564:	ldr	x0, [x0, #8]
  40a568:	bl	405630 <fdisk_table_get_nents@plt>
  40a56c:	add	w0, w0, #0x1
  40a570:	str	w0, [sp, #92]
  40a574:	ldr	w0, [sp, #92]
  40a578:	add	w0, w0, #0x4
  40a57c:	str	w0, [sp, #108]
  40a580:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a584:	add	x0, x0, #0xc88
  40a588:	ldr	x0, [x0]
  40a58c:	mov	w1, w0
  40a590:	ldr	w0, [sp, #108]
  40a594:	sub	w0, w1, w0
  40a598:	sub	w0, w0, #0x4
  40a59c:	str	w0, [sp, #104]
  40a5a0:	ldr	x0, [sp, #96]
  40a5a4:	ldr	x0, [x0, #8]
  40a5a8:	bl	4055a0 <scols_table_get_nlines@plt>
  40a5ac:	str	w0, [sp, #88]
  40a5b0:	ldr	w0, [sp, #104]
  40a5b4:	cmp	w0, #0x2
  40a5b8:	b.gt	40a5c4 <ferror@plt+0x4b24>
  40a5bc:	mov	w0, #0x1                   	// #1
  40a5c0:	b	40a85c <ferror@plt+0x4dbc>
  40a5c4:	ldr	w0, [sp, #88]
  40a5c8:	add	w0, w0, #0x1
  40a5cc:	ldr	w1, [sp, #104]
  40a5d0:	cmp	w1, w0
  40a5d4:	b.le	40a5e4 <ferror@plt+0x4b44>
  40a5d8:	ldr	w0, [sp, #88]
  40a5dc:	add	w0, w0, #0x2
  40a5e0:	b	40a5e8 <ferror@plt+0x4b48>
  40a5e4:	ldr	w0, [sp, #104]
  40a5e8:	str	w0, [sp, #104]
  40a5ec:	ldrsw	x1, [sp, #108]
  40a5f0:	ldrsw	x0, [sp, #104]
  40a5f4:	add	x0, x1, x0
  40a5f8:	add	x1, x0, #0x1
  40a5fc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a600:	add	x0, x0, #0xc88
  40a604:	ldr	x0, [x0]
  40a608:	sub	x0, x0, #0x4
  40a60c:	cmp	x1, x0
  40a610:	b.cs	40a634 <ferror@plt+0x4b94>  // b.hs, b.nlast
  40a614:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a618:	add	x0, x0, #0xc88
  40a61c:	ldr	x0, [x0]
  40a620:	mov	w1, w0
  40a624:	ldr	w0, [sp, #104]
  40a628:	sub	w0, w1, w0
  40a62c:	sub	w0, w0, #0x4
  40a630:	str	w0, [sp, #108]
  40a634:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a638:	add	x0, x0, #0xc58
  40a63c:	ldr	x5, [x0]
  40a640:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a644:	add	x0, x0, #0xc90
  40a648:	ldr	x0, [x0]
  40a64c:	sub	w0, w0, #0x2
  40a650:	mov	w4, #0x1                   	// #1
  40a654:	ldr	w3, [sp, #108]
  40a658:	mov	w2, w0
  40a65c:	ldr	w1, [sp, #104]
  40a660:	mov	x0, x5
  40a664:	bl	405120 <subwin@plt>
  40a668:	str	x0, [sp, #80]
  40a66c:	ldr	x0, [sp, #96]
  40a670:	ldr	x0, [x0, #8]
  40a674:	mov	x1, #0x4                   	// #4
  40a678:	bl	404bf0 <scols_table_reduce_termwidth@plt>
  40a67c:	ldr	x0, [sp, #96]
  40a680:	ldr	x0, [x0, #8]
  40a684:	add	x1, sp, #0x48
  40a688:	bl	404d80 <scols_print_table_to_string@plt>
  40a68c:	ldr	x0, [sp, #72]
  40a690:	str	x0, [sp, #112]
  40a694:	b	40a6a8 <ferror@plt+0x4c08>
  40a698:	ldr	x0, [sp, #112]
  40a69c:	add	x1, x0, #0x1
  40a6a0:	str	x1, [sp, #112]
  40a6a4:	strb	wzr, [x0]
  40a6a8:	mov	w1, #0xa                   	// #10
  40a6ac:	ldr	x0, [sp, #112]
  40a6b0:	bl	405640 <strchr@plt>
  40a6b4:	str	x0, [sp, #112]
  40a6b8:	ldr	x0, [sp, #112]
  40a6bc:	cmp	x0, #0x0
  40a6c0:	b.ne	40a698 <ferror@plt+0x4bf8>  // b.any
  40a6c4:	str	wzr, [sp]
  40a6c8:	mov	w7, #0x0                   	// #0
  40a6cc:	mov	w6, #0x0                   	// #0
  40a6d0:	mov	w5, #0x0                   	// #0
  40a6d4:	mov	w4, #0x0                   	// #0
  40a6d8:	mov	w3, #0x0                   	// #0
  40a6dc:	mov	w2, #0x0                   	// #0
  40a6e0:	mov	w1, #0x0                   	// #0
  40a6e4:	ldr	x0, [sp, #80]
  40a6e8:	bl	404ff0 <wborder@plt>
  40a6ec:	ldr	x0, [sp, #72]
  40a6f0:	str	x0, [sp, #112]
  40a6f4:	b	40a748 <ferror@plt+0x4ca8>
  40a6f8:	ldr	w0, [sp, #124]
  40a6fc:	add	w1, w0, #0x1
  40a700:	str	w1, [sp, #124]
  40a704:	mov	w2, #0x1                   	// #1
  40a708:	mov	w1, w0
  40a70c:	ldr	x0, [sp, #80]
  40a710:	bl	4058c0 <wmove@plt>
  40a714:	cmn	w0, #0x1
  40a718:	b.eq	40a730 <ferror@plt+0x4c90>  // b.none
  40a71c:	ldr	x0, [sp, #72]
  40a720:	mov	w2, #0xffffffff            	// #-1
  40a724:	mov	x1, x0
  40a728:	ldr	x0, [sp, #80]
  40a72c:	bl	404f40 <waddnstr@plt>
  40a730:	ldr	x19, [sp, #72]
  40a734:	ldr	x0, [sp, #72]
  40a738:	bl	404c40 <strlen@plt>
  40a73c:	add	x0, x0, #0x1
  40a740:	add	x0, x19, x0
  40a744:	str	x0, [sp, #72]
  40a748:	ldr	w0, [sp, #104]
  40a74c:	sub	w0, w0, #0x1
  40a750:	str	w0, [sp, #104]
  40a754:	ldr	w0, [sp, #104]
  40a758:	cmp	w0, #0x1
  40a75c:	b.gt	40a6f8 <ferror@plt+0x4c58>
  40a760:	ldr	x0, [sp, #112]
  40a764:	bl	405560 <free@plt>
  40a768:	ldr	x0, [sp, #96]
  40a76c:	ldr	x0, [x0, #16]
  40a770:	cmp	x0, #0x0
  40a774:	b.eq	40a784 <ferror@plt+0x4ce4>  // b.none
  40a778:	ldr	x0, [sp, #96]
  40a77c:	ldr	x0, [x0, #16]
  40a780:	bl	4053f0 <delwin@plt>
  40a784:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a788:	add	x0, x0, #0xc98
  40a78c:	ldr	w0, [x0]
  40a790:	and	w0, w0, #0x4
  40a794:	cmp	w0, #0x0
  40a798:	b.eq	40a7e4 <ferror@plt+0x4d44>  // b.none
  40a79c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a7a0:	add	x0, x0, #0xc30
  40a7a4:	ldr	x19, [x0]
  40a7a8:	bl	405090 <getpid@plt>
  40a7ac:	mov	w1, w0
  40a7b0:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a7b4:	add	x4, x0, #0x9c8
  40a7b8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a7bc:	add	x3, x0, #0x938
  40a7c0:	mov	w2, w1
  40a7c4:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a7c8:	add	x1, x0, #0x9a8
  40a7cc:	mov	x0, x19
  40a7d0:	bl	405a20 <fprintf@plt>
  40a7d4:	ldr	x1, [sp, #80]
  40a7d8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40a7dc:	add	x0, x0, #0xd80
  40a7e0:	bl	406038 <ferror@plt+0x598>
  40a7e4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a7e8:	add	x0, x0, #0xc58
  40a7ec:	ldr	x4, [x0]
  40a7f0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a7f4:	add	x0, x0, #0xc58
  40a7f8:	ldr	x0, [x0]
  40a7fc:	cmp	x0, #0x0
  40a800:	b.eq	40a81c <ferror@plt+0x4d7c>  // b.none
  40a804:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40a808:	add	x0, x0, #0xc58
  40a80c:	ldr	x0, [x0]
  40a810:	ldrsh	w0, [x0, #4]
  40a814:	add	w0, w0, #0x1
  40a818:	b	40a820 <ferror@plt+0x4d80>
  40a81c:	mov	w0, #0xffffffff            	// #-1
  40a820:	mov	w3, #0x1                   	// #1
  40a824:	mov	w2, w0
  40a828:	mov	w1, #0x0                   	// #0
  40a82c:	mov	x0, x4
  40a830:	bl	404bc0 <wtouchln@plt>
  40a834:	ldr	x0, [sp, #80]
  40a838:	bl	4050e0 <wrefresh@plt>
  40a83c:	ldr	x0, [sp, #96]
  40a840:	ldr	x1, [sp, #80]
  40a844:	str	x1, [x0, #16]
  40a848:	ldr	x0, [sp, #96]
  40a84c:	ldr	x1, [x0, #16]
  40a850:	ldr	x0, [sp, #56]
  40a854:	str	x1, [x0, #104]
  40a858:	mov	w0, #0x0                   	// #0
  40a85c:	ldr	x19, [sp, #32]
  40a860:	ldp	x29, x30, [sp, #16]
  40a864:	add	sp, sp, #0x80
  40a868:	ret
  40a86c:	stp	x29, x30, [sp, #-48]!
  40a870:	mov	x29, sp
  40a874:	str	x0, [sp, #24]
  40a878:	str	w1, [sp, #20]
  40a87c:	ldr	x0, [sp, #24]
  40a880:	ldr	x0, [x0, #24]
  40a884:	ldrb	w0, [x0, #80]
  40a888:	and	w0, w0, #0x1
  40a88c:	and	w0, w0, #0xff
  40a890:	cmp	w0, #0x0
  40a894:	b.eq	40a8e0 <ferror@plt+0x4e40>  // b.none
  40a898:	ldr	w0, [sp, #20]
  40a89c:	cmp	w0, #0x0
  40a8a0:	b.ge	40a8ac <ferror@plt+0x4e0c>  // b.tcont
  40a8a4:	str	wzr, [sp, #20]
  40a8a8:	b	40a924 <ferror@plt+0x4e84>
  40a8ac:	ldr	x0, [sp, #24]
  40a8b0:	ldr	x0, [x0, #24]
  40a8b4:	ldr	x0, [x0, #32]
  40a8b8:	mov	w1, w0
  40a8bc:	ldr	w0, [sp, #20]
  40a8c0:	cmp	w0, w1
  40a8c4:	b.lt	40a924 <ferror@plt+0x4e84>  // b.tstop
  40a8c8:	ldr	x0, [sp, #24]
  40a8cc:	ldr	x0, [x0, #24]
  40a8d0:	ldr	x0, [x0, #32]
  40a8d4:	sub	w0, w0, #0x1
  40a8d8:	str	w0, [sp, #20]
  40a8dc:	b	40a924 <ferror@plt+0x4e84>
  40a8e0:	ldr	w0, [sp, #20]
  40a8e4:	cmp	w0, #0x0
  40a8e8:	b.ge	40a904 <ferror@plt+0x4e64>  // b.tcont
  40a8ec:	ldr	x0, [sp, #24]
  40a8f0:	ldr	x0, [x0, #24]
  40a8f4:	ldr	x0, [x0, #32]
  40a8f8:	sub	w0, w0, #0x1
  40a8fc:	str	w0, [sp, #20]
  40a900:	b	40a924 <ferror@plt+0x4e84>
  40a904:	ldrsw	x1, [sp, #20]
  40a908:	ldr	x0, [sp, #24]
  40a90c:	ldr	x0, [x0, #24]
  40a910:	ldr	x0, [x0, #32]
  40a914:	sub	x0, x0, #0x1
  40a918:	cmp	x1, x0
  40a91c:	b.ls	40a924 <ferror@plt+0x4e84>  // b.plast
  40a920:	str	wzr, [sp, #20]
  40a924:	ldrsw	x1, [sp, #20]
  40a928:	ldr	x0, [sp, #24]
  40a92c:	ldr	x0, [x0, #24]
  40a930:	ldr	x0, [x0, #48]
  40a934:	cmp	x1, x0
  40a938:	b.eq	40a9cc <ferror@plt+0x4f2c>  // b.none
  40a93c:	bl	407ec4 <ferror@plt+0x2424>
  40a940:	ldr	x0, [sp, #24]
  40a944:	ldr	x0, [x0, #24]
  40a948:	ldr	x0, [x0, #48]
  40a94c:	str	x0, [sp, #40]
  40a950:	ldr	x0, [sp, #24]
  40a954:	ldr	x0, [x0, #24]
  40a958:	ldrsw	x1, [sp, #20]
  40a95c:	str	x1, [x0, #48]
  40a960:	ldr	x1, [sp, #40]
  40a964:	ldr	x0, [sp, #24]
  40a968:	bl	408bec <ferror@plt+0x314c>
  40a96c:	cmp	w0, #0x0
  40a970:	b.ne	40a980 <ferror@plt+0x4ee0>  // b.any
  40a974:	ldr	x0, [sp, #24]
  40a978:	bl	4092e4 <ferror@plt+0x3844>
  40a97c:	b	40a9d0 <ferror@plt+0x4f30>
  40a980:	ldr	x1, [sp, #40]
  40a984:	ldr	x0, [sp, #24]
  40a988:	bl	408c54 <ferror@plt+0x31b4>
  40a98c:	str	x0, [sp, #32]
  40a990:	ldr	x2, [sp, #40]
  40a994:	ldr	x1, [sp, #32]
  40a998:	ldr	x0, [sp, #24]
  40a99c:	bl	408dd0 <ferror@plt+0x3330>
  40a9a0:	ldrsw	x0, [sp, #20]
  40a9a4:	mov	x1, x0
  40a9a8:	ldr	x0, [sp, #24]
  40a9ac:	bl	408c54 <ferror@plt+0x31b4>
  40a9b0:	str	x0, [sp, #32]
  40a9b4:	ldrsw	x0, [sp, #20]
  40a9b8:	mov	x2, x0
  40a9bc:	ldr	x1, [sp, #32]
  40a9c0:	ldr	x0, [sp, #24]
  40a9c4:	bl	408dd0 <ferror@plt+0x3330>
  40a9c8:	b	40a9d0 <ferror@plt+0x4f30>
  40a9cc:	nop
  40a9d0:	ldp	x29, x30, [sp], #48
  40a9d4:	ret
  40a9d8:	stp	x29, x30, [sp, #-64]!
  40a9dc:	mov	x29, sp
  40a9e0:	str	x19, [sp, #16]
  40a9e4:	str	x0, [sp, #40]
  40a9e8:	str	w1, [sp, #36]
  40a9ec:	ldr	x0, [sp, #40]
  40a9f0:	cmp	x0, #0x0
  40a9f4:	b.ne	40aa18 <ferror@plt+0x4f78>  // b.any
  40a9f8:	adrp	x0, 416000 <ferror@plt+0x10560>
  40a9fc:	add	x3, x0, #0xa70
  40aa00:	mov	w2, #0x5d3                 	// #1491
  40aa04:	adrp	x0, 415000 <ferror@plt+0xf560>
  40aa08:	add	x1, x0, #0x980
  40aa0c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40aa10:	add	x0, x0, #0x998
  40aa14:	bl	405910 <__assert_fail@plt>
  40aa18:	ldr	x0, [sp, #40]
  40aa1c:	ldr	x0, [x0, #24]
  40aa20:	cmp	x0, #0x0
  40aa24:	b.ne	40aa48 <ferror@plt+0x4fa8>  // b.any
  40aa28:	adrp	x0, 416000 <ferror@plt+0x10560>
  40aa2c:	add	x3, x0, #0xa70
  40aa30:	mov	w2, #0x5d4                 	// #1492
  40aa34:	adrp	x0, 415000 <ferror@plt+0xf560>
  40aa38:	add	x1, x0, #0x980
  40aa3c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40aa40:	add	x0, x0, #0xaf0
  40aa44:	bl	405910 <__assert_fail@plt>
  40aa48:	ldr	w0, [sp, #36]
  40aa4c:	cmn	w0, #0x1
  40aa50:	b.ne	40aa5c <ferror@plt+0x4fbc>  // b.any
  40aa54:	mov	w0, #0x0                   	// #0
  40aa58:	b	40adac <ferror@plt+0x530c>
  40aa5c:	ldr	x0, [sp, #40]
  40aa60:	ldr	x0, [x0, #24]
  40aa64:	str	x0, [sp, #56]
  40aa68:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40aa6c:	add	x0, x0, #0xc98
  40aa70:	ldr	w0, [x0]
  40aa74:	and	w0, w0, #0x8
  40aa78:	cmp	w0, #0x0
  40aa7c:	b.eq	40aac8 <ferror@plt+0x5028>  // b.none
  40aa80:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40aa84:	add	x0, x0, #0xc30
  40aa88:	ldr	x19, [x0]
  40aa8c:	bl	405090 <getpid@plt>
  40aa90:	mov	w1, w0
  40aa94:	adrp	x0, 415000 <ferror@plt+0xf560>
  40aa98:	add	x4, x0, #0xb18
  40aa9c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40aaa0:	add	x3, x0, #0x938
  40aaa4:	mov	w2, w1
  40aaa8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40aaac:	add	x1, x0, #0x9a8
  40aab0:	mov	x0, x19
  40aab4:	bl	405a20 <fprintf@plt>
  40aab8:	ldr	w1, [sp, #36]
  40aabc:	adrp	x0, 415000 <ferror@plt+0xf560>
  40aac0:	add	x0, x0, #0xd90
  40aac4:	bl	406038 <ferror@plt+0x598>
  40aac8:	ldr	x0, [sp, #56]
  40aacc:	ldrb	w0, [x0, #80]
  40aad0:	and	w0, w0, #0x1
  40aad4:	and	w0, w0, #0xff
  40aad8:	cmp	w0, #0x0
  40aadc:	b.eq	40aca4 <ferror@plt+0x5204>  // b.none
  40aae0:	ldr	w0, [sp, #36]
  40aae4:	cmp	w0, #0x168
  40aae8:	b.eq	40ac88 <ferror@plt+0x51e8>  // b.none
  40aaec:	ldr	w0, [sp, #36]
  40aaf0:	cmp	w0, #0x168
  40aaf4:	b.gt	40ad30 <ferror@plt+0x5290>
  40aaf8:	ldr	w0, [sp, #36]
  40aafc:	cmp	w0, #0x153
  40ab00:	b.eq	40abfc <ferror@plt+0x515c>  // b.none
  40ab04:	ldr	w0, [sp, #36]
  40ab08:	cmp	w0, #0x153
  40ab0c:	b.gt	40ad30 <ferror@plt+0x5290>
  40ab10:	ldr	w0, [sp, #36]
  40ab14:	cmp	w0, #0x152
  40ab18:	b.eq	40ac4c <ferror@plt+0x51ac>  // b.none
  40ab1c:	ldr	w0, [sp, #36]
  40ab20:	cmp	w0, #0x152
  40ab24:	b.gt	40ad30 <ferror@plt+0x5290>
  40ab28:	ldr	w0, [sp, #36]
  40ab2c:	cmp	w0, #0x106
  40ab30:	b.eq	40ac38 <ferror@plt+0x5198>  // b.none
  40ab34:	ldr	w0, [sp, #36]
  40ab38:	cmp	w0, #0x106
  40ab3c:	b.gt	40ad30 <ferror@plt+0x5290>
  40ab40:	ldr	w0, [sp, #36]
  40ab44:	cmp	w0, #0x103
  40ab48:	b.eq	40abdc <ferror@plt+0x513c>  // b.none
  40ab4c:	ldr	w0, [sp, #36]
  40ab50:	cmp	w0, #0x103
  40ab54:	b.gt	40ad30 <ferror@plt+0x5290>
  40ab58:	ldr	w0, [sp, #36]
  40ab5c:	cmp	w0, #0x102
  40ab60:	b.eq	40abbc <ferror@plt+0x511c>  // b.none
  40ab64:	ldr	w0, [sp, #36]
  40ab68:	cmp	w0, #0x102
  40ab6c:	b.gt	40ad30 <ferror@plt+0x5290>
  40ab70:	ldr	w0, [sp, #36]
  40ab74:	cmp	w0, #0x6b
  40ab78:	b.eq	40abdc <ferror@plt+0x513c>  // b.none
  40ab7c:	ldr	w0, [sp, #36]
  40ab80:	cmp	w0, #0x6b
  40ab84:	b.gt	40ad30 <ferror@plt+0x5290>
  40ab88:	ldr	w0, [sp, #36]
  40ab8c:	cmp	w0, #0x6a
  40ab90:	b.eq	40abbc <ferror@plt+0x511c>  // b.none
  40ab94:	ldr	w0, [sp, #36]
  40ab98:	cmp	w0, #0x6a
  40ab9c:	b.gt	40ad30 <ferror@plt+0x5290>
  40aba0:	ldr	w0, [sp, #36]
  40aba4:	cmp	w0, #0xe
  40aba8:	b.eq	40abbc <ferror@plt+0x511c>  // b.none
  40abac:	ldr	w0, [sp, #36]
  40abb0:	cmp	w0, #0x10
  40abb4:	b.eq	40abdc <ferror@plt+0x513c>  // b.none
  40abb8:	b	40ad30 <ferror@plt+0x5290>
  40abbc:	ldr	x0, [sp, #56]
  40abc0:	ldr	x0, [x0, #48]
  40abc4:	add	w0, w0, #0x1
  40abc8:	mov	w1, w0
  40abcc:	ldr	x0, [sp, #40]
  40abd0:	bl	40a86c <ferror@plt+0x4dcc>
  40abd4:	mov	w0, #0x0                   	// #0
  40abd8:	b	40adac <ferror@plt+0x530c>
  40abdc:	ldr	x0, [sp, #56]
  40abe0:	ldr	x0, [x0, #48]
  40abe4:	sub	w0, w0, #0x1
  40abe8:	mov	w1, w0
  40abec:	ldr	x0, [sp, #40]
  40abf0:	bl	40a86c <ferror@plt+0x4dcc>
  40abf4:	mov	w0, #0x0                   	// #0
  40abf8:	b	40adac <ferror@plt+0x530c>
  40abfc:	ldr	x0, [sp, #56]
  40ac00:	ldr	x0, [x0, #40]
  40ac04:	cmp	x0, #0x0
  40ac08:	b.eq	40ac38 <ferror@plt+0x5198>  // b.none
  40ac0c:	ldr	x0, [sp, #56]
  40ac10:	ldr	x0, [x0, #48]
  40ac14:	mov	w1, w0
  40ac18:	ldr	x0, [sp, #56]
  40ac1c:	ldr	x0, [x0, #40]
  40ac20:	sub	w0, w1, w0
  40ac24:	mov	w1, w0
  40ac28:	ldr	x0, [sp, #40]
  40ac2c:	bl	40a86c <ferror@plt+0x4dcc>
  40ac30:	mov	w0, #0x0                   	// #0
  40ac34:	b	40adac <ferror@plt+0x530c>
  40ac38:	mov	w1, #0x0                   	// #0
  40ac3c:	ldr	x0, [sp, #40]
  40ac40:	bl	40a86c <ferror@plt+0x4dcc>
  40ac44:	mov	w0, #0x0                   	// #0
  40ac48:	b	40adac <ferror@plt+0x530c>
  40ac4c:	ldr	x0, [sp, #56]
  40ac50:	ldr	x0, [x0, #40]
  40ac54:	cmp	x0, #0x0
  40ac58:	b.eq	40ac88 <ferror@plt+0x51e8>  // b.none
  40ac5c:	ldr	x0, [sp, #56]
  40ac60:	ldr	x0, [x0, #48]
  40ac64:	mov	w1, w0
  40ac68:	ldr	x0, [sp, #56]
  40ac6c:	ldr	x0, [x0, #40]
  40ac70:	add	w0, w1, w0
  40ac74:	mov	w1, w0
  40ac78:	ldr	x0, [sp, #40]
  40ac7c:	bl	40a86c <ferror@plt+0x4dcc>
  40ac80:	mov	w0, #0x0                   	// #0
  40ac84:	b	40adac <ferror@plt+0x530c>
  40ac88:	ldr	x0, [sp, #56]
  40ac8c:	ldr	x0, [x0, #32]
  40ac90:	mov	w1, w0
  40ac94:	ldr	x0, [sp, #40]
  40ac98:	bl	40a86c <ferror@plt+0x4dcc>
  40ac9c:	mov	w0, #0x0                   	// #0
  40aca0:	b	40adac <ferror@plt+0x530c>
  40aca4:	ldr	w0, [sp, #36]
  40aca8:	cmp	w0, #0x161
  40acac:	b.eq	40ad10 <ferror@plt+0x5270>  // b.none
  40acb0:	ldr	w0, [sp, #36]
  40acb4:	cmp	w0, #0x161
  40acb8:	b.gt	40ad30 <ferror@plt+0x5290>
  40acbc:	ldr	w0, [sp, #36]
  40acc0:	cmp	w0, #0x105
  40acc4:	b.eq	40acf0 <ferror@plt+0x5250>  // b.none
  40acc8:	ldr	w0, [sp, #36]
  40accc:	cmp	w0, #0x105
  40acd0:	b.gt	40ad30 <ferror@plt+0x5290>
  40acd4:	ldr	w0, [sp, #36]
  40acd8:	cmp	w0, #0x9
  40acdc:	b.eq	40acf0 <ferror@plt+0x5250>  // b.none
  40ace0:	ldr	w0, [sp, #36]
  40ace4:	cmp	w0, #0x104
  40ace8:	b.eq	40ad10 <ferror@plt+0x5270>  // b.none
  40acec:	b	40ad30 <ferror@plt+0x5290>
  40acf0:	ldr	x0, [sp, #56]
  40acf4:	ldr	x0, [x0, #48]
  40acf8:	add	w0, w0, #0x1
  40acfc:	mov	w1, w0
  40ad00:	ldr	x0, [sp, #40]
  40ad04:	bl	40a86c <ferror@plt+0x4dcc>
  40ad08:	mov	w0, #0x0                   	// #0
  40ad0c:	b	40adac <ferror@plt+0x530c>
  40ad10:	ldr	x0, [sp, #56]
  40ad14:	ldr	x0, [x0, #48]
  40ad18:	sub	w0, w0, #0x1
  40ad1c:	mov	w1, w0
  40ad20:	ldr	x0, [sp, #40]
  40ad24:	bl	40a86c <ferror@plt+0x4dcc>
  40ad28:	mov	w0, #0x0                   	// #0
  40ad2c:	b	40adac <ferror@plt+0x530c>
  40ad30:	ldr	w0, [sp, #36]
  40ad34:	cmp	w0, #0xc
  40ad38:	b.ne	40ad4c <ferror@plt+0x52ac>  // b.any
  40ad3c:	ldr	x0, [sp, #40]
  40ad40:	bl	40adb8 <ferror@plt+0x5318>
  40ad44:	mov	w0, #0x0                   	// #0
  40ad48:	b	40adac <ferror@plt+0x530c>
  40ad4c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ad50:	add	x0, x0, #0xc98
  40ad54:	ldr	w0, [x0]
  40ad58:	and	w0, w0, #0x8
  40ad5c:	cmp	w0, #0x0
  40ad60:	b.eq	40ada8 <ferror@plt+0x5308>  // b.none
  40ad64:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ad68:	add	x0, x0, #0xc30
  40ad6c:	ldr	x19, [x0]
  40ad70:	bl	405090 <getpid@plt>
  40ad74:	mov	w1, w0
  40ad78:	adrp	x0, 415000 <ferror@plt+0xf560>
  40ad7c:	add	x4, x0, #0xb18
  40ad80:	adrp	x0, 415000 <ferror@plt+0xf560>
  40ad84:	add	x3, x0, #0x938
  40ad88:	mov	w2, w1
  40ad8c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40ad90:	add	x1, x0, #0x9a8
  40ad94:	mov	x0, x19
  40ad98:	bl	405a20 <fprintf@plt>
  40ad9c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40ada0:	add	x0, x0, #0xda8
  40ada4:	bl	406038 <ferror@plt+0x598>
  40ada8:	mov	w0, #0x1                   	// #1
  40adac:	ldr	x19, [sp, #16]
  40adb0:	ldp	x29, x30, [sp], #64
  40adb4:	ret
  40adb8:	stp	x29, x30, [sp, #-48]!
  40adbc:	mov	x29, sp
  40adc0:	str	x19, [sp, #16]
  40adc4:	str	x0, [sp, #40]
  40adc8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40adcc:	add	x0, x0, #0xc98
  40add0:	ldr	w0, [x0]
  40add4:	and	w0, w0, #0x8
  40add8:	cmp	w0, #0x0
  40addc:	b.eq	40ae24 <ferror@plt+0x5384>  // b.none
  40ade0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ade4:	add	x0, x0, #0xc30
  40ade8:	ldr	x19, [x0]
  40adec:	bl	405090 <getpid@plt>
  40adf0:	mov	w1, w0
  40adf4:	adrp	x0, 415000 <ferror@plt+0xf560>
  40adf8:	add	x4, x0, #0xb18
  40adfc:	adrp	x0, 415000 <ferror@plt+0xf560>
  40ae00:	add	x3, x0, #0x938
  40ae04:	mov	w2, w1
  40ae08:	adrp	x0, 415000 <ferror@plt+0xf560>
  40ae0c:	add	x1, x0, #0x9a8
  40ae10:	mov	x0, x19
  40ae14:	bl	405a20 <fprintf@plt>
  40ae18:	adrp	x0, 415000 <ferror@plt+0xf560>
  40ae1c:	add	x0, x0, #0xdc0
  40ae20:	bl	406038 <ferror@plt+0x598>
  40ae24:	bl	4064a0 <ferror@plt+0xa00>
  40ae28:	ldr	x0, [sp, #40]
  40ae2c:	bl	40914c <ferror@plt+0x36ac>
  40ae30:	ldr	x0, [sp, #40]
  40ae34:	bl	4080d0 <ferror@plt+0x2630>
  40ae38:	ldr	x0, [sp, #40]
  40ae3c:	bl	4092e4 <ferror@plt+0x3844>
  40ae40:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ae44:	add	x0, x0, #0xc58
  40ae48:	ldr	x0, [x0]
  40ae4c:	bl	4050e0 <wrefresh@plt>
  40ae50:	nop
  40ae54:	ldr	x19, [sp, #16]
  40ae58:	ldp	x29, x30, [sp], #48
  40ae5c:	ret
  40ae60:	sub	sp, sp, #0x10
  40ae64:	str	x0, [sp, #8]
  40ae68:	str	x1, [sp]
  40ae6c:	ldr	x0, [sp, #8]
  40ae70:	ldr	x0, [x0, #88]
  40ae74:	cmp	x0, #0x0
  40ae78:	b.eq	40aea8 <ferror@plt+0x5408>  // b.none
  40ae7c:	ldr	x0, [sp, #8]
  40ae80:	ldr	x1, [x0, #80]
  40ae84:	ldr	x0, [sp, #8]
  40ae88:	ldr	x0, [x0, #88]
  40ae8c:	udiv	x1, x1, x0
  40ae90:	ldr	x0, [sp, #8]
  40ae94:	ldr	x0, [x0, #88]
  40ae98:	ldr	x2, [sp]
  40ae9c:	udiv	x0, x2, x0
  40aea0:	cmp	x1, x0
  40aea4:	b.ne	40aeb0 <ferror@plt+0x5410>  // b.any
  40aea8:	mov	w0, #0x1                   	// #1
  40aeac:	b	40aeb4 <ferror@plt+0x5414>
  40aeb0:	mov	w0, #0x0                   	// #0
  40aeb4:	add	sp, sp, #0x10
  40aeb8:	ret
  40aebc:	stp	x29, x30, [sp, #-80]!
  40aec0:	mov	x29, sp
  40aec4:	str	x19, [sp, #16]
  40aec8:	str	x0, [sp, #40]
  40aecc:	str	x1, [sp, #32]
  40aed0:	ldr	x0, [sp, #32]
  40aed4:	add	w0, w0, #0x5
  40aed8:	str	w0, [sp, #76]
  40aedc:	mov	w0, #0x4                   	// #4
  40aee0:	str	w0, [sp, #56]
  40aee4:	ldr	x0, [sp, #40]
  40aee8:	ldr	x0, [x0, #80]
  40aeec:	ldr	x1, [sp, #32]
  40aef0:	cmp	x1, x0
  40aef4:	cset	w0, eq  // eq = none
  40aef8:	and	w0, w0, #0xff
  40aefc:	str	w0, [sp, #52]
  40af00:	str	xzr, [sp, #64]
  40af04:	ldr	x0, [sp, #40]
  40af08:	ldr	x0, [x0, #88]
  40af0c:	cmp	x0, #0x0
  40af10:	b.eq	40af60 <ferror@plt+0x54c0>  // b.none
  40af14:	ldr	x1, [sp, #32]
  40af18:	ldr	x0, [sp, #40]
  40af1c:	bl	40ae60 <ferror@plt+0x53c0>
  40af20:	cmp	w0, #0x0
  40af24:	b.eq	40b300 <ferror@plt+0x5860>  // b.none
  40af28:	ldr	x0, [sp, #40]
  40af2c:	ldr	x1, [x0, #88]
  40af30:	ldr	x0, [sp, #32]
  40af34:	udiv	x2, x0, x1
  40af38:	mul	x1, x2, x1
  40af3c:	sub	x0, x0, x1
  40af40:	add	w0, w0, #0x5
  40af44:	str	w0, [sp, #76]
  40af48:	ldr	x0, [sp, #40]
  40af4c:	ldr	x1, [x0, #80]
  40af50:	ldr	x0, [sp, #40]
  40af54:	ldr	x0, [x0, #88]
  40af58:	udiv	x0, x1, x0
  40af5c:	str	x0, [sp, #64]
  40af60:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40af64:	add	x0, x0, #0xc98
  40af68:	ldr	w0, [x0]
  40af6c:	and	w0, w0, #0x4
  40af70:	cmp	w0, #0x0
  40af74:	b.eq	40afdc <ferror@plt+0x553c>  // b.none
  40af78:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40af7c:	add	x0, x0, #0xc30
  40af80:	ldr	x19, [x0]
  40af84:	bl	405090 <getpid@plt>
  40af88:	mov	w1, w0
  40af8c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40af90:	add	x4, x0, #0x9c8
  40af94:	adrp	x0, 415000 <ferror@plt+0xf560>
  40af98:	add	x3, x0, #0x938
  40af9c:	mov	w2, w1
  40afa0:	adrp	x0, 415000 <ferror@plt+0xf560>
  40afa4:	add	x1, x0, #0x9a8
  40afa8:	mov	x0, x19
  40afac:	bl	405a20 <fprintf@plt>
  40afb0:	ldr	x0, [sp, #40]
  40afb4:	ldr	x1, [x0, #88]
  40afb8:	ldr	x0, [sp, #40]
  40afbc:	ldr	x0, [x0, #80]
  40afc0:	mov	x4, x0
  40afc4:	ldr	w3, [sp, #76]
  40afc8:	mov	x2, x1
  40afcc:	ldr	x1, [sp, #32]
  40afd0:	adrp	x0, 415000 <ferror@plt+0xf560>
  40afd4:	add	x0, x0, #0xdd8
  40afd8:	bl	406038 <ferror@plt+0x598>
  40afdc:	ldr	w0, [sp, #52]
  40afe0:	cmp	w0, #0x0
  40afe4:	b.eq	40b0c0 <ferror@plt+0x5620>  // b.none
  40afe8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40afec:	add	x0, x0, #0xc58
  40aff0:	ldr	x0, [x0]
  40aff4:	mov	x2, #0x0                   	// #0
  40aff8:	mov	w1, #0x40000               	// #262144
  40affc:	bl	404e50 <wattr_on@plt>
  40b000:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b004:	add	x0, x0, #0xc58
  40b008:	ldr	x0, [x0]
  40b00c:	mov	w2, #0x0                   	// #0
  40b010:	ldr	w1, [sp, #76]
  40b014:	bl	4058c0 <wmove@plt>
  40b018:	cmn	w0, #0x1
  40b01c:	b.eq	40b040 <ferror@plt+0x55a0>  // b.none
  40b020:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b024:	add	x0, x0, #0xc58
  40b028:	ldr	x3, [x0]
  40b02c:	mov	w2, #0xffffffff            	// #-1
  40b030:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b034:	add	x1, x0, #0xe10
  40b038:	mov	x0, x3
  40b03c:	bl	404f40 <waddnstr@plt>
  40b040:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b044:	add	x0, x0, #0xc58
  40b048:	ldr	x0, [x0]
  40b04c:	ldr	w2, [sp, #56]
  40b050:	ldr	w1, [sp, #76]
  40b054:	bl	4058c0 <wmove@plt>
  40b058:	cmn	w0, #0x1
  40b05c:	b.eq	40b0a4 <ferror@plt+0x5604>  // b.none
  40b060:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b064:	add	x0, x0, #0xc58
  40b068:	ldr	x3, [x0]
  40b06c:	ldr	x0, [sp, #40]
  40b070:	ldr	x2, [x0, #64]
  40b074:	ldr	x0, [sp, #32]
  40b078:	add	x1, x0, #0x1
  40b07c:	mov	x0, x1
  40b080:	lsl	x0, x0, #1
  40b084:	add	x0, x0, x1
  40b088:	lsl	x0, x0, #3
  40b08c:	add	x0, x2, x0
  40b090:	ldr	x0, [x0]
  40b094:	mov	w2, #0xffffffff            	// #-1
  40b098:	mov	x1, x0
  40b09c:	mov	x0, x3
  40b0a0:	bl	404f40 <waddnstr@plt>
  40b0a4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b0a8:	add	x0, x0, #0xc58
  40b0ac:	ldr	x0, [x0]
  40b0b0:	mov	x2, #0x0                   	// #0
  40b0b4:	mov	w1, #0x40000               	// #262144
  40b0b8:	bl	4051f0 <wattr_off@plt>
  40b0bc:	b	40b1cc <ferror@plt+0x572c>
  40b0c0:	str	wzr, [sp, #60]
  40b0c4:	bl	4151f0 <ferror@plt+0xf750>
  40b0c8:	cmp	w0, #0x0
  40b0cc:	b.eq	40b104 <ferror@plt+0x5664>  // b.none
  40b0d0:	ldr	x1, [sp, #32]
  40b0d4:	ldr	x0, [sp, #40]
  40b0d8:	bl	4071e4 <ferror@plt+0x1744>
  40b0dc:	cmp	w0, #0x0
  40b0e0:	b.eq	40b104 <ferror@plt+0x5664>  // b.none
  40b0e4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b0e8:	add	x0, x0, #0xc58
  40b0ec:	ldr	x0, [x0]
  40b0f0:	mov	x2, #0x0                   	// #0
  40b0f4:	mov	w1, #0x200                 	// #512
  40b0f8:	bl	404e50 <wattr_on@plt>
  40b0fc:	mov	w0, #0x1                   	// #1
  40b100:	str	w0, [sp, #60]
  40b104:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b108:	add	x0, x0, #0xc58
  40b10c:	ldr	x0, [x0]
  40b110:	mov	w2, #0x0                   	// #0
  40b114:	ldr	w1, [sp, #76]
  40b118:	bl	4058c0 <wmove@plt>
  40b11c:	cmn	w0, #0x1
  40b120:	b.eq	40b144 <ferror@plt+0x56a4>  // b.none
  40b124:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b128:	add	x0, x0, #0xc58
  40b12c:	ldr	x3, [x0]
  40b130:	mov	w2, #0xffffffff            	// #-1
  40b134:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b138:	add	x1, x0, #0xe18
  40b13c:	mov	x0, x3
  40b140:	bl	404f40 <waddnstr@plt>
  40b144:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b148:	add	x0, x0, #0xc58
  40b14c:	ldr	x0, [x0]
  40b150:	ldr	w2, [sp, #56]
  40b154:	ldr	w1, [sp, #76]
  40b158:	bl	4058c0 <wmove@plt>
  40b15c:	cmn	w0, #0x1
  40b160:	b.eq	40b1a8 <ferror@plt+0x5708>  // b.none
  40b164:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b168:	add	x0, x0, #0xc58
  40b16c:	ldr	x3, [x0]
  40b170:	ldr	x0, [sp, #40]
  40b174:	ldr	x2, [x0, #64]
  40b178:	ldr	x0, [sp, #32]
  40b17c:	add	x1, x0, #0x1
  40b180:	mov	x0, x1
  40b184:	lsl	x0, x0, #1
  40b188:	add	x0, x0, x1
  40b18c:	lsl	x0, x0, #3
  40b190:	add	x0, x2, x0
  40b194:	ldr	x0, [x0]
  40b198:	mov	w2, #0xffffffff            	// #-1
  40b19c:	mov	x1, x0
  40b1a0:	mov	x0, x3
  40b1a4:	bl	404f40 <waddnstr@plt>
  40b1a8:	ldr	w0, [sp, #60]
  40b1ac:	cmp	w0, #0x0
  40b1b0:	b.eq	40b1cc <ferror@plt+0x572c>  // b.none
  40b1b4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b1b8:	add	x0, x0, #0xc58
  40b1bc:	ldr	x0, [x0]
  40b1c0:	mov	x2, #0x0                   	// #0
  40b1c4:	mov	w1, #0x200                 	// #512
  40b1c8:	bl	4051f0 <wattr_off@plt>
  40b1cc:	ldrsw	x1, [sp, #76]
  40b1d0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b1d4:	add	x0, x0, #0xc88
  40b1d8:	ldr	x0, [x0]
  40b1dc:	sub	x0, x0, #0x5
  40b1e0:	cmp	x1, x0
  40b1e4:	b.ne	40b304 <ferror@plt+0x5864>  // b.any
  40b1e8:	ldr	x0, [sp, #40]
  40b1ec:	ldr	x0, [x0, #88]
  40b1f0:	cmp	x0, #0x0
  40b1f4:	b.eq	40b304 <ferror@plt+0x5864>  // b.none
  40b1f8:	ldr	x0, [sp, #40]
  40b1fc:	ldr	x1, [x0, #72]
  40b200:	ldr	x0, [sp, #40]
  40b204:	ldr	x0, [x0, #88]
  40b208:	udiv	x0, x1, x0
  40b20c:	ldr	x1, [sp, #64]
  40b210:	cmp	x1, x0
  40b214:	b.cs	40b304 <ferror@plt+0x5864>  // b.hs, b.nlast
  40b218:	ldr	w0, [sp, #52]
  40b21c:	cmp	w0, #0x0
  40b220:	b.eq	40b23c <ferror@plt+0x579c>  // b.none
  40b224:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b228:	add	x0, x0, #0xc58
  40b22c:	ldr	x0, [x0]
  40b230:	mov	x2, #0x0                   	// #0
  40b234:	mov	w1, #0x40000               	// #262144
  40b238:	bl	404e50 <wattr_on@plt>
  40b23c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b240:	add	x0, x0, #0xc58
  40b244:	ldr	x3, [x0]
  40b248:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b24c:	add	x0, x0, #0xc90
  40b250:	ldr	x0, [x0]
  40b254:	sub	w0, w0, #0x1
  40b258:	mov	w2, w0
  40b25c:	ldr	w1, [sp, #76]
  40b260:	mov	x0, x3
  40b264:	bl	4058c0 <wmove@plt>
  40b268:	cmn	w0, #0x1
  40b26c:	b.eq	40b294 <ferror@plt+0x57f4>  // b.none
  40b270:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b274:	add	x0, x0, #0xc58
  40b278:	ldr	x2, [x0]
  40b27c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b280:	add	x0, x0, #0xa30
  40b284:	ldr	w0, [x0, #184]
  40b288:	mov	w1, w0
  40b28c:	mov	x0, x2
  40b290:	bl	404e80 <waddch@plt>
  40b294:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b298:	add	x0, x0, #0xc58
  40b29c:	ldr	x0, [x0]
  40b2a0:	mov	w2, #0x0                   	// #0
  40b2a4:	ldr	w1, [sp, #76]
  40b2a8:	bl	4058c0 <wmove@plt>
  40b2ac:	cmn	w0, #0x1
  40b2b0:	b.eq	40b2d8 <ferror@plt+0x5838>  // b.none
  40b2b4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b2b8:	add	x0, x0, #0xc58
  40b2bc:	ldr	x2, [x0]
  40b2c0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b2c4:	add	x0, x0, #0xa30
  40b2c8:	ldr	w0, [x0, #184]
  40b2cc:	mov	w1, w0
  40b2d0:	mov	x0, x2
  40b2d4:	bl	404e80 <waddch@plt>
  40b2d8:	ldr	w0, [sp, #52]
  40b2dc:	cmp	w0, #0x0
  40b2e0:	b.eq	40b304 <ferror@plt+0x5864>  // b.none
  40b2e4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b2e8:	add	x0, x0, #0xc58
  40b2ec:	ldr	x0, [x0]
  40b2f0:	mov	x2, #0x0                   	// #0
  40b2f4:	mov	w1, #0x40000               	// #262144
  40b2f8:	bl	4051f0 <wattr_off@plt>
  40b2fc:	b	40b304 <ferror@plt+0x5864>
  40b300:	nop
  40b304:	ldr	x19, [sp, #16]
  40b308:	ldp	x29, x30, [sp], #80
  40b30c:	ret
  40b310:	stp	x29, x30, [sp, #-80]!
  40b314:	mov	x29, sp
  40b318:	str	x19, [sp, #16]
  40b31c:	str	x0, [sp, #40]
  40b320:	mov	w0, #0x4                   	// #4
  40b324:	str	w0, [sp, #68]
  40b328:	ldr	x0, [sp, #40]
  40b32c:	ldr	x0, [x0, #8]
  40b330:	bl	405630 <fdisk_table_get_nents@plt>
  40b334:	str	x0, [sp, #56]
  40b338:	ldr	x0, [sp, #40]
  40b33c:	ldr	x0, [x0, #88]
  40b340:	cmp	x0, #0x0
  40b344:	b.eq	40b360 <ferror@plt+0x58c0>  // b.none
  40b348:	ldr	x0, [sp, #40]
  40b34c:	ldr	x1, [x0, #80]
  40b350:	ldr	x0, [sp, #40]
  40b354:	ldr	x0, [x0, #88]
  40b358:	udiv	x0, x1, x0
  40b35c:	b	40b364 <ferror@plt+0x58c4>
  40b360:	mov	x0, #0x0                   	// #0
  40b364:	str	x0, [sp, #48]
  40b368:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b36c:	add	x0, x0, #0xc98
  40b370:	ldr	w0, [x0]
  40b374:	and	w0, w0, #0x4
  40b378:	cmp	w0, #0x0
  40b37c:	b.eq	40b3c4 <ferror@plt+0x5924>  // b.none
  40b380:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b384:	add	x0, x0, #0xc30
  40b388:	ldr	x19, [x0]
  40b38c:	bl	405090 <getpid@plt>
  40b390:	mov	w1, w0
  40b394:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b398:	add	x4, x0, #0x9c8
  40b39c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b3a0:	add	x3, x0, #0x938
  40b3a4:	mov	w2, w1
  40b3a8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b3ac:	add	x1, x0, #0x9a8
  40b3b0:	mov	x0, x19
  40b3b4:	bl	405a20 <fprintf@plt>
  40b3b8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b3bc:	add	x0, x0, #0xe20
  40b3c0:	bl	406038 <ferror@plt+0x598>
  40b3c4:	mov	x0, #0x4                   	// #4
  40b3c8:	str	x0, [sp, #72]
  40b3cc:	b	40b404 <ferror@plt+0x5964>
  40b3d0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b3d4:	add	x0, x0, #0xc58
  40b3d8:	ldr	x0, [x0]
  40b3dc:	ldr	x1, [sp, #72]
  40b3e0:	mov	w2, #0x0                   	// #0
  40b3e4:	bl	4058c0 <wmove@plt>
  40b3e8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b3ec:	add	x0, x0, #0xc58
  40b3f0:	ldr	x0, [x0]
  40b3f4:	bl	405010 <wclrtoeol@plt>
  40b3f8:	ldr	x0, [sp, #72]
  40b3fc:	add	x0, x0, #0x1
  40b400:	str	x0, [sp, #72]
  40b404:	ldr	x0, [sp, #40]
  40b408:	ldr	x0, [x0, #88]
  40b40c:	add	x0, x0, #0x4
  40b410:	ldr	x1, [sp, #72]
  40b414:	cmp	x1, x0
  40b418:	b.ls	40b3d0 <ferror@plt+0x5930>  // b.plast
  40b41c:	ldr	x0, [sp, #56]
  40b420:	cmp	x0, #0x0
  40b424:	b.eq	40b440 <ferror@plt+0x59a0>  // b.none
  40b428:	ldr	x0, [sp, #40]
  40b42c:	ldr	x1, [x0, #80]
  40b430:	ldr	x0, [sp, #56]
  40b434:	sub	x0, x0, #0x1
  40b438:	cmp	x1, x0
  40b43c:	b.ls	40b464 <ferror@plt+0x59c4>  // b.plast
  40b440:	ldr	x0, [sp, #56]
  40b444:	cmp	x0, #0x0
  40b448:	b.eq	40b458 <ferror@plt+0x59b8>  // b.none
  40b44c:	ldr	x0, [sp, #56]
  40b450:	sub	x0, x0, #0x1
  40b454:	b	40b45c <ferror@plt+0x59bc>
  40b458:	mov	x0, #0x0                   	// #0
  40b45c:	ldr	x1, [sp, #40]
  40b460:	str	x0, [x1, #80]
  40b464:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b468:	add	x0, x0, #0xc58
  40b46c:	ldr	x0, [x0]
  40b470:	mov	x2, #0x0                   	// #0
  40b474:	mov	w1, #0x200000              	// #2097152
  40b478:	bl	404e50 <wattr_on@plt>
  40b47c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b480:	add	x0, x0, #0xc58
  40b484:	ldr	x0, [x0]
  40b488:	ldr	w2, [sp, #68]
  40b48c:	mov	w1, #0x4                   	// #4
  40b490:	bl	4058c0 <wmove@plt>
  40b494:	cmn	w0, #0x1
  40b498:	b.eq	40b4c4 <ferror@plt+0x5a24>  // b.none
  40b49c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b4a0:	add	x0, x0, #0xc58
  40b4a4:	ldr	x3, [x0]
  40b4a8:	ldr	x0, [sp, #40]
  40b4ac:	ldr	x0, [x0, #64]
  40b4b0:	ldr	x0, [x0]
  40b4b4:	mov	w2, #0xffffffff            	// #-1
  40b4b8:	mov	x1, x0
  40b4bc:	mov	x0, x3
  40b4c0:	bl	404f40 <waddnstr@plt>
  40b4c4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b4c8:	add	x0, x0, #0xc58
  40b4cc:	ldr	x0, [x0]
  40b4d0:	mov	x2, #0x0                   	// #0
  40b4d4:	mov	w1, #0x200000              	// #2097152
  40b4d8:	bl	4051f0 <wattr_off@plt>
  40b4dc:	str	xzr, [sp, #72]
  40b4e0:	b	40b4fc <ferror@plt+0x5a5c>
  40b4e4:	ldr	x1, [sp, #72]
  40b4e8:	ldr	x0, [sp, #40]
  40b4ec:	bl	40aebc <ferror@plt+0x541c>
  40b4f0:	ldr	x0, [sp, #72]
  40b4f4:	add	x0, x0, #0x1
  40b4f8:	str	x0, [sp, #72]
  40b4fc:	ldr	x1, [sp, #72]
  40b500:	ldr	x0, [sp, #56]
  40b504:	cmp	x1, x0
  40b508:	b.cc	40b4e4 <ferror@plt+0x5a44>  // b.lo, b.ul, b.last
  40b50c:	ldr	x0, [sp, #48]
  40b510:	cmp	x0, #0x0
  40b514:	b.eq	40b5b4 <ferror@plt+0x5b14>  // b.none
  40b518:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b51c:	add	x0, x0, #0xc58
  40b520:	ldr	x3, [x0]
  40b524:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b528:	add	x0, x0, #0xc90
  40b52c:	ldr	x0, [x0]
  40b530:	sub	w0, w0, #0x1
  40b534:	mov	w2, w0
  40b538:	mov	w1, #0x4                   	// #4
  40b53c:	mov	x0, x3
  40b540:	bl	4058c0 <wmove@plt>
  40b544:	cmn	w0, #0x1
  40b548:	b.eq	40b570 <ferror@plt+0x5ad0>  // b.none
  40b54c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b550:	add	x0, x0, #0xc58
  40b554:	ldr	x2, [x0]
  40b558:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b55c:	add	x0, x0, #0xa30
  40b560:	ldr	w0, [x0, #180]
  40b564:	mov	w1, w0
  40b568:	mov	x0, x2
  40b56c:	bl	404e80 <waddch@plt>
  40b570:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b574:	add	x0, x0, #0xc58
  40b578:	ldr	x0, [x0]
  40b57c:	mov	w2, #0x0                   	// #0
  40b580:	mov	w1, #0x4                   	// #4
  40b584:	bl	4058c0 <wmove@plt>
  40b588:	cmn	w0, #0x1
  40b58c:	b.eq	40b5b4 <ferror@plt+0x5b14>  // b.none
  40b590:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b594:	add	x0, x0, #0xc58
  40b598:	ldr	x2, [x0]
  40b59c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b5a0:	add	x0, x0, #0xa30
  40b5a4:	ldr	w0, [x0, #180]
  40b5a8:	mov	w1, w0
  40b5ac:	mov	x0, x2
  40b5b0:	bl	404e80 <waddch@plt>
  40b5b4:	ldr	x0, [sp, #40]
  40b5b8:	ldr	x0, [x0, #88]
  40b5bc:	cmp	x0, #0x0
  40b5c0:	b.eq	40b6a4 <ferror@plt+0x5c04>  // b.none
  40b5c4:	ldr	x0, [sp, #40]
  40b5c8:	ldr	x1, [x0, #72]
  40b5cc:	ldr	x0, [sp, #40]
  40b5d0:	ldr	x0, [x0, #88]
  40b5d4:	udiv	x0, x1, x0
  40b5d8:	ldr	x1, [sp, #48]
  40b5dc:	cmp	x1, x0
  40b5e0:	b.cs	40b6a4 <ferror@plt+0x5c04>  // b.hs, b.nlast
  40b5e4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b5e8:	add	x0, x0, #0xc58
  40b5ec:	ldr	x3, [x0]
  40b5f0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b5f4:	add	x0, x0, #0xc88
  40b5f8:	ldr	x0, [x0]
  40b5fc:	sub	w0, w0, #0x5
  40b600:	mov	w1, w0
  40b604:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b608:	add	x0, x0, #0xc90
  40b60c:	ldr	x0, [x0]
  40b610:	sub	w0, w0, #0x1
  40b614:	mov	w2, w0
  40b618:	mov	x0, x3
  40b61c:	bl	4058c0 <wmove@plt>
  40b620:	cmn	w0, #0x1
  40b624:	b.eq	40b64c <ferror@plt+0x5bac>  // b.none
  40b628:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b62c:	add	x0, x0, #0xc58
  40b630:	ldr	x2, [x0]
  40b634:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b638:	add	x0, x0, #0xa30
  40b63c:	ldr	w0, [x0, #184]
  40b640:	mov	w1, w0
  40b644:	mov	x0, x2
  40b648:	bl	404e80 <waddch@plt>
  40b64c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b650:	add	x0, x0, #0xc58
  40b654:	ldr	x3, [x0]
  40b658:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b65c:	add	x0, x0, #0xc88
  40b660:	ldr	x0, [x0]
  40b664:	sub	w0, w0, #0x5
  40b668:	mov	w2, #0x0                   	// #0
  40b66c:	mov	w1, w0
  40b670:	mov	x0, x3
  40b674:	bl	4058c0 <wmove@plt>
  40b678:	cmn	w0, #0x1
  40b67c:	b.eq	40b6a4 <ferror@plt+0x5c04>  // b.none
  40b680:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b684:	add	x0, x0, #0xc58
  40b688:	ldr	x2, [x0]
  40b68c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b690:	add	x0, x0, #0xa30
  40b694:	ldr	w0, [x0, #184]
  40b698:	mov	w1, w0
  40b69c:	mov	x0, x2
  40b6a0:	bl	404e80 <waddch@plt>
  40b6a4:	mov	w0, #0x0                   	// #0
  40b6a8:	ldr	x19, [sp, #16]
  40b6ac:	ldp	x29, x30, [sp], #80
  40b6b0:	ret
  40b6b4:	stp	x29, x30, [sp, #-64]!
  40b6b8:	mov	x29, sp
  40b6bc:	str	x19, [sp, #16]
  40b6c0:	str	x0, [sp, #40]
  40b6c4:	str	w1, [sp, #36]
  40b6c8:	ldr	x0, [sp, #40]
  40b6cc:	ldr	x0, [x0, #8]
  40b6d0:	bl	405630 <fdisk_table_get_nents@plt>
  40b6d4:	str	x0, [sp, #56]
  40b6d8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b6dc:	add	x0, x0, #0xc98
  40b6e0:	ldr	w0, [x0]
  40b6e4:	and	w0, w0, #0x4
  40b6e8:	cmp	w0, #0x0
  40b6ec:	b.eq	40b738 <ferror@plt+0x5c98>  // b.none
  40b6f0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b6f4:	add	x0, x0, #0xc30
  40b6f8:	ldr	x19, [x0]
  40b6fc:	bl	405090 <getpid@plt>
  40b700:	mov	w1, w0
  40b704:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b708:	add	x4, x0, #0x9c8
  40b70c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b710:	add	x3, x0, #0x938
  40b714:	mov	w2, w1
  40b718:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b71c:	add	x1, x0, #0x9a8
  40b720:	mov	x0, x19
  40b724:	bl	405a20 <fprintf@plt>
  40b728:	ldr	w1, [sp, #36]
  40b72c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b730:	add	x0, x0, #0xe30
  40b734:	bl	406038 <ferror@plt+0x598>
  40b738:	ldr	w0, [sp, #36]
  40b73c:	cmp	w0, #0x0
  40b740:	b.ge	40b74c <ferror@plt+0x5cac>  // b.tcont
  40b744:	str	wzr, [sp, #36]
  40b748:	b	40b76c <ferror@plt+0x5ccc>
  40b74c:	ldrsw	x1, [sp, #36]
  40b750:	ldr	x0, [sp, #56]
  40b754:	sub	x0, x0, #0x1
  40b758:	cmp	x1, x0
  40b75c:	b.ls	40b76c <ferror@plt+0x5ccc>  // b.plast
  40b760:	ldr	x0, [sp, #56]
  40b764:	sub	w0, w0, #0x1
  40b768:	str	w0, [sp, #36]
  40b76c:	ldrsw	x1, [sp, #36]
  40b770:	ldr	x0, [sp, #40]
  40b774:	ldr	x0, [x0, #80]
  40b778:	cmp	x1, x0
  40b77c:	b.ne	40b788 <ferror@plt+0x5ce8>  // b.any
  40b780:	mov	w0, #0x0                   	// #0
  40b784:	b	40b81c <ferror@plt+0x5d7c>
  40b788:	ldr	x0, [sp, #40]
  40b78c:	ldr	x0, [x0, #80]
  40b790:	str	x0, [sp, #48]
  40b794:	ldrsw	x1, [sp, #36]
  40b798:	ldr	x0, [sp, #40]
  40b79c:	str	x1, [x0, #80]
  40b7a0:	ldr	x1, [sp, #48]
  40b7a4:	ldr	x0, [sp, #40]
  40b7a8:	bl	40ae60 <ferror@plt+0x53c0>
  40b7ac:	cmp	w0, #0x0
  40b7b0:	b.eq	40b7cc <ferror@plt+0x5d2c>  // b.none
  40b7b4:	ldrsw	x0, [sp, #36]
  40b7b8:	mov	x1, x0
  40b7bc:	ldr	x0, [sp, #40]
  40b7c0:	bl	40ae60 <ferror@plt+0x53c0>
  40b7c4:	cmp	w0, #0x0
  40b7c8:	b.ne	40b7d8 <ferror@plt+0x5d38>  // b.any
  40b7cc:	ldr	x0, [sp, #40]
  40b7d0:	bl	40b310 <ferror@plt+0x5870>
  40b7d4:	b	40b7f4 <ferror@plt+0x5d54>
  40b7d8:	ldr	x1, [sp, #48]
  40b7dc:	ldr	x0, [sp, #40]
  40b7e0:	bl	40aebc <ferror@plt+0x541c>
  40b7e4:	ldrsw	x0, [sp, #36]
  40b7e8:	mov	x1, x0
  40b7ec:	ldr	x0, [sp, #40]
  40b7f0:	bl	40aebc <ferror@plt+0x541c>
  40b7f4:	bl	407ec4 <ferror@plt+0x2424>
  40b7f8:	ldr	x0, [sp, #40]
  40b7fc:	bl	4092e4 <ferror@plt+0x3844>
  40b800:	ldr	x0, [sp, #40]
  40b804:	bl	40a3c8 <ferror@plt+0x4928>
  40b808:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b80c:	add	x0, x0, #0xc58
  40b810:	ldr	x0, [x0]
  40b814:	bl	4050e0 <wrefresh@plt>
  40b818:	mov	w0, #0x0                   	// #0
  40b81c:	ldr	x19, [sp, #16]
  40b820:	ldp	x29, x30, [sp], #64
  40b824:	ret
  40b828:	stp	x29, x30, [sp, #-80]!
  40b82c:	mov	x29, sp
  40b830:	str	x19, [sp, #16]
  40b834:	str	x0, [sp, #40]
  40b838:	str	xzr, [sp, #48]
  40b83c:	ldr	x0, [sp, #40]
  40b840:	ldr	x0, [x0]
  40b844:	bl	405960 <fdisk_get_nsectors@plt>
  40b848:	mov	x19, x0
  40b84c:	ldr	x0, [sp, #40]
  40b850:	ldr	x0, [x0]
  40b854:	bl	4056d0 <fdisk_get_sector_size@plt>
  40b858:	mul	x0, x19, x0
  40b85c:	str	x0, [sp, #72]
  40b860:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b864:	add	x0, x0, #0xc78
  40b868:	ldr	w0, [x0]
  40b86c:	cmp	w0, #0x0
  40b870:	b.ne	40b87c <ferror@plt+0x5ddc>  // b.any
  40b874:	mov	w0, #0xffffffea            	// #-22
  40b878:	b	40ba1c <ferror@plt+0x5f7c>
  40b87c:	ldr	x1, [sp, #72]
  40b880:	mov	w0, #0x7                   	// #7
  40b884:	bl	411e44 <ferror@plt+0xc3a4>
  40b888:	str	x0, [sp, #64]
  40b88c:	ldr	x0, [sp, #40]
  40b890:	ldr	x0, [x0]
  40b894:	mov	x1, #0x0                   	// #0
  40b898:	bl	4057d0 <fdisk_get_label@plt>
  40b89c:	str	x0, [sp, #56]
  40b8a0:	ldr	x0, [sp, #56]
  40b8a4:	cmp	x0, #0x0
  40b8a8:	b.ne	40b8cc <ferror@plt+0x5e2c>  // b.any
  40b8ac:	adrp	x0, 416000 <ferror@plt+0x10560>
  40b8b0:	add	x3, x0, #0xa80
  40b8b4:	mov	w2, #0x6ac                 	// #1708
  40b8b8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b8bc:	add	x1, x0, #0x980
  40b8c0:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b8c4:	add	x0, x0, #0xa40
  40b8c8:	bl	405910 <__assert_fail@plt>
  40b8cc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b8d0:	add	x0, x0, #0xc58
  40b8d4:	ldr	x0, [x0]
  40b8d8:	bl	405740 <wclear@plt>
  40b8dc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b8e0:	add	x0, x0, #0xc58
  40b8e4:	ldr	x0, [x0]
  40b8e8:	mov	x2, #0x0                   	// #0
  40b8ec:	mov	w1, #0x200000              	// #2097152
  40b8f0:	bl	404e50 <wattr_on@plt>
  40b8f4:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b8f8:	add	x0, x0, #0xe40
  40b8fc:	bl	4059f0 <gettext@plt>
  40b900:	mov	x19, x0
  40b904:	ldr	x0, [sp, #40]
  40b908:	ldr	x0, [x0]
  40b90c:	bl	405150 <fdisk_get_devname@plt>
  40b910:	mov	x2, x0
  40b914:	mov	x1, x19
  40b918:	mov	x0, #0x0                   	// #0
  40b91c:	bl	4078dc <ferror@plt+0x1e3c>
  40b920:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40b924:	add	x0, x0, #0xc58
  40b928:	ldr	x0, [x0]
  40b92c:	mov	x2, #0x0                   	// #0
  40b930:	mov	w1, #0x200000              	// #2097152
  40b934:	bl	4051f0 <wattr_off@plt>
  40b938:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b93c:	add	x0, x0, #0xe50
  40b940:	bl	4059f0 <gettext@plt>
  40b944:	mov	x19, x0
  40b948:	ldr	x0, [sp, #40]
  40b94c:	ldr	x0, [x0]
  40b950:	bl	405960 <fdisk_get_nsectors@plt>
  40b954:	mov	x4, x0
  40b958:	ldr	x3, [sp, #72]
  40b95c:	ldr	x2, [sp, #64]
  40b960:	mov	x1, x19
  40b964:	mov	x0, #0x1                   	// #1
  40b968:	bl	4078dc <ferror@plt+0x1e3c>
  40b96c:	ldr	x0, [sp, #40]
  40b970:	ldr	x0, [x0]
  40b974:	add	x1, sp, #0x30
  40b978:	bl	4053a0 <fdisk_get_disklabel_id@plt>
  40b97c:	cmp	w0, #0x0
  40b980:	b.ne	40b9c8 <ferror@plt+0x5f28>  // b.any
  40b984:	ldr	x0, [sp, #48]
  40b988:	cmp	x0, #0x0
  40b98c:	b.eq	40b9c8 <ferror@plt+0x5f28>  // b.none
  40b990:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b994:	add	x0, x0, #0xe78
  40b998:	bl	4059f0 <gettext@plt>
  40b99c:	mov	x19, x0
  40b9a0:	ldr	x0, [sp, #56]
  40b9a4:	bl	4051b0 <fdisk_label_get_name@plt>
  40b9a8:	mov	x1, x0
  40b9ac:	ldr	x0, [sp, #48]
  40b9b0:	mov	x3, x0
  40b9b4:	mov	x2, x1
  40b9b8:	mov	x1, x19
  40b9bc:	mov	x0, #0x2                   	// #2
  40b9c0:	bl	4078dc <ferror@plt+0x1e3c>
  40b9c4:	b	40b9f0 <ferror@plt+0x5f50>
  40b9c8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40b9cc:	add	x0, x0, #0xe98
  40b9d0:	bl	4059f0 <gettext@plt>
  40b9d4:	mov	x19, x0
  40b9d8:	ldr	x0, [sp, #56]
  40b9dc:	bl	4051b0 <fdisk_label_get_name@plt>
  40b9e0:	mov	x2, x0
  40b9e4:	mov	x1, x19
  40b9e8:	mov	x0, #0x2                   	// #2
  40b9ec:	bl	4078dc <ferror@plt+0x1e3c>
  40b9f0:	ldr	x0, [sp, #64]
  40b9f4:	bl	405560 <free@plt>
  40b9f8:	ldr	x0, [sp, #40]
  40b9fc:	bl	40b310 <ferror@plt+0x5870>
  40ba00:	ldr	x0, [sp, #40]
  40ba04:	bl	4092e4 <ferror@plt+0x3844>
  40ba08:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ba0c:	add	x0, x0, #0xc58
  40ba10:	ldr	x0, [x0]
  40ba14:	bl	4050e0 <wrefresh@plt>
  40ba18:	mov	w0, #0x0                   	// #0
  40ba1c:	ldr	x19, [sp, #16]
  40ba20:	ldp	x29, x30, [sp], #80
  40ba24:	ret
  40ba28:	stp	x29, x30, [sp, #-112]!
  40ba2c:	mov	x29, sp
  40ba30:	str	x19, [sp, #16]
  40ba34:	str	x0, [sp, #56]
  40ba38:	str	x1, [sp, #48]
  40ba3c:	str	x2, [sp, #40]
  40ba40:	str	x3, [sp, #32]
  40ba44:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ba48:	add	x0, x0, #0xc88
  40ba4c:	ldr	x0, [x0]
  40ba50:	sub	w0, w0, #0x4
  40ba54:	str	w0, [sp, #92]
  40ba58:	mov	w0, #0x1                   	// #1
  40ba5c:	str	w0, [sp, #108]
  40ba60:	mov	x0, #0xffffffffffffffff    	// #-1
  40ba64:	str	x0, [sp, #96]
  40ba68:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ba6c:	add	x0, x0, #0xc98
  40ba70:	ldr	w0, [x0]
  40ba74:	and	w0, w0, #0x4
  40ba78:	cmp	w0, #0x0
  40ba7c:	b.eq	40bac4 <ferror@plt+0x6024>  // b.none
  40ba80:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ba84:	add	x0, x0, #0xc30
  40ba88:	ldr	x19, [x0]
  40ba8c:	bl	405090 <getpid@plt>
  40ba90:	mov	w1, w0
  40ba94:	adrp	x0, 415000 <ferror@plt+0xf560>
  40ba98:	add	x4, x0, #0x9c8
  40ba9c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40baa0:	add	x3, x0, #0x938
  40baa4:	mov	w2, w1
  40baa8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40baac:	add	x1, x0, #0x9a8
  40bab0:	mov	x0, x19
  40bab4:	bl	405a20 <fprintf@plt>
  40bab8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40babc:	add	x0, x0, #0xea8
  40bac0:	bl	406038 <ferror@plt+0x598>
  40bac4:	ldr	x0, [sp, #40]
  40bac8:	cmp	x0, #0x0
  40bacc:	b.ne	40baf0 <ferror@plt+0x6050>  // b.any
  40bad0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40bad4:	add	x3, x0, #0xa90
  40bad8:	mov	w2, #0x6cc                 	// #1740
  40badc:	adrp	x0, 415000 <ferror@plt+0xf560>
  40bae0:	add	x1, x0, #0x980
  40bae4:	adrp	x0, 415000 <ferror@plt+0xf560>
  40bae8:	add	x0, x0, #0xeb8
  40baec:	bl	405910 <__assert_fail@plt>
  40baf0:	ldr	x0, [sp, #32]
  40baf4:	cmp	x0, #0x0
  40baf8:	b.ne	40bb1c <ferror@plt+0x607c>  // b.any
  40bafc:	adrp	x0, 416000 <ferror@plt+0x10560>
  40bb00:	add	x3, x0, #0xa90
  40bb04:	mov	w2, #0x6cd                 	// #1741
  40bb08:	adrp	x0, 415000 <ferror@plt+0xf560>
  40bb0c:	add	x1, x0, #0x980
  40bb10:	adrp	x0, 415000 <ferror@plt+0xf560>
  40bb14:	add	x0, x0, #0xec0
  40bb18:	bl	405910 <__assert_fail@plt>
  40bb1c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bb20:	add	x0, x0, #0xc58
  40bb24:	ldr	x0, [x0]
  40bb28:	mov	w2, #0x0                   	// #0
  40bb2c:	ldr	w1, [sp, #92]
  40bb30:	bl	4058c0 <wmove@plt>
  40bb34:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bb38:	add	x0, x0, #0xc58
  40bb3c:	ldr	x0, [x0]
  40bb40:	bl	405010 <wclrtoeol@plt>
  40bb44:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bb48:	add	x0, x0, #0xc58
  40bb4c:	ldr	x3, [x0]
  40bb50:	ldr	w0, [sp, #92]
  40bb54:	add	w0, w0, #0x1
  40bb58:	mov	w2, #0x0                   	// #0
  40bb5c:	mov	w1, w0
  40bb60:	mov	x0, x3
  40bb64:	bl	4058c0 <wmove@plt>
  40bb68:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bb6c:	add	x0, x0, #0xc58
  40bb70:	ldr	x0, [x0]
  40bb74:	bl	405010 <wclrtoeol@plt>
  40bb78:	ldr	x0, [sp, #56]
  40bb7c:	cmp	x0, #0x0
  40bb80:	b.eq	40bbd4 <ferror@plt+0x6134>  // b.none
  40bb84:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bb88:	add	x0, x0, #0xc58
  40bb8c:	ldr	x0, [x0]
  40bb90:	ldr	w2, [sp, #108]
  40bb94:	ldr	w1, [sp, #92]
  40bb98:	bl	4058c0 <wmove@plt>
  40bb9c:	cmn	w0, #0x1
  40bba0:	b.eq	40bbbc <ferror@plt+0x611c>  // b.none
  40bba4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bba8:	add	x0, x0, #0xc58
  40bbac:	ldr	x0, [x0]
  40bbb0:	mov	w2, #0xffffffff            	// #-1
  40bbb4:	ldr	x1, [sp, #56]
  40bbb8:	bl	404f40 <waddnstr@plt>
  40bbbc:	ldr	x0, [sp, #56]
  40bbc0:	bl	40ef58 <ferror@plt+0x94b8>
  40bbc4:	mov	w1, w0
  40bbc8:	ldr	w0, [sp, #108]
  40bbcc:	add	w0, w1, w0
  40bbd0:	str	w0, [sp, #108]
  40bbd4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bbd8:	add	x0, x0, #0xc90
  40bbdc:	ldr	x1, [x0]
  40bbe0:	ldrsw	x0, [sp, #108]
  40bbe4:	sub	x0, x1, x0
  40bbe8:	mov	x2, x0
  40bbec:	ldr	x1, [sp, #32]
  40bbf0:	ldr	x0, [sp, #40]
  40bbf4:	bl	40fdf0 <ferror@plt+0xa350>
  40bbf8:	str	x0, [sp, #80]
  40bbfc:	ldr	x0, [sp, #80]
  40bc00:	cmp	x0, #0x0
  40bc04:	b.eq	40bf7c <ferror@plt+0x64dc>  // b.none
  40bc08:	mov	w1, #0x2                   	// #2
  40bc0c:	ldr	x0, [sp, #80]
  40bc10:	bl	410048 <ferror@plt+0xa5a8>
  40bc14:	ldr	x0, [sp, #48]
  40bc18:	cmp	x0, #0x0
  40bc1c:	b.eq	40bc2c <ferror@plt+0x618c>  // b.none
  40bc20:	ldr	x0, [sp, #48]
  40bc24:	bl	407f14 <ferror@plt+0x2474>
  40bc28:	b	40bc30 <ferror@plt+0x6190>
  40bc2c:	bl	408038 <ferror@plt+0x2598>
  40bc30:	mov	w0, #0x1                   	// #1
  40bc34:	bl	405980 <curs_set@plt>
  40bc38:	b	40bf34 <ferror@plt+0x6494>
  40bc3c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bc40:	add	x0, x0, #0xc58
  40bc44:	ldr	x0, [x0]
  40bc48:	ldr	w2, [sp, #108]
  40bc4c:	ldr	w1, [sp, #92]
  40bc50:	bl	4058c0 <wmove@plt>
  40bc54:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bc58:	add	x0, x0, #0xc58
  40bc5c:	ldr	x0, [x0]
  40bc60:	bl	405010 <wclrtoeol@plt>
  40bc64:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bc68:	add	x0, x0, #0xc58
  40bc6c:	ldr	x0, [x0]
  40bc70:	ldr	w2, [sp, #108]
  40bc74:	ldr	w1, [sp, #92]
  40bc78:	bl	4058c0 <wmove@plt>
  40bc7c:	cmn	w0, #0x1
  40bc80:	b.eq	40bca8 <ferror@plt+0x6208>  // b.none
  40bc84:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bc88:	add	x0, x0, #0xc58
  40bc8c:	ldr	x3, [x0]
  40bc90:	ldr	x0, [sp, #80]
  40bc94:	ldr	x0, [x0]
  40bc98:	mov	w2, #0xffffffff            	// #-1
  40bc9c:	mov	x1, x0
  40bca0:	mov	x0, x3
  40bca4:	bl	404f40 <waddnstr@plt>
  40bca8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bcac:	add	x0, x0, #0xc58
  40bcb0:	ldr	x3, [x0]
  40bcb4:	ldr	x0, [sp, #80]
  40bcb8:	ldr	x0, [x0, #48]
  40bcbc:	mov	w1, w0
  40bcc0:	ldr	w0, [sp, #108]
  40bcc4:	add	w0, w1, w0
  40bcc8:	mov	w2, w0
  40bccc:	ldr	w1, [sp, #92]
  40bcd0:	mov	x0, x3
  40bcd4:	bl	4058c0 <wmove@plt>
  40bcd8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bcdc:	add	x0, x0, #0xc58
  40bce0:	ldr	x0, [x0]
  40bce4:	bl	4050e0 <wrefresh@plt>
  40bce8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bcec:	add	x0, x0, #0xc58
  40bcf0:	ldr	x0, [x0]
  40bcf4:	add	x1, sp, #0x4c
  40bcf8:	bl	405720 <wget_wch@plt>
  40bcfc:	cmn	w0, #0x1
  40bd00:	b.ne	40bd4c <ferror@plt+0x62ac>  // b.any
  40bd04:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bd08:	add	x0, x0, #0xc80
  40bd0c:	ldr	w0, [x0]
  40bd10:	cmp	w0, #0x0
  40bd14:	b.ne	40bf4c <ferror@plt+0x64ac>  // b.any
  40bd18:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bd1c:	add	x0, x0, #0xc7c
  40bd20:	ldr	w0, [x0]
  40bd24:	cmp	w0, #0x0
  40bd28:	b.eq	40bd34 <ferror@plt+0x6294>  // b.none
  40bd2c:	bl	4064a0 <ferror@plt+0xa00>
  40bd30:	b	40bf34 <ferror@plt+0x6494>
  40bd34:	mov	w0, #0x0                   	// #0
  40bd38:	bl	405780 <isatty@plt>
  40bd3c:	cmp	w0, #0x0
  40bd40:	b.ne	40bf84 <ferror@plt+0x64e4>  // b.any
  40bd44:	mov	w0, #0x2                   	// #2
  40bd48:	bl	404cc0 <exit@plt>
  40bd4c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bd50:	add	x0, x0, #0xc98
  40bd54:	ldr	w0, [x0]
  40bd58:	and	w0, w0, #0x4
  40bd5c:	cmp	w0, #0x0
  40bd60:	b.eq	40bdb0 <ferror@plt+0x6310>  // b.none
  40bd64:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bd68:	add	x0, x0, #0xc30
  40bd6c:	ldr	x19, [x0]
  40bd70:	bl	405090 <getpid@plt>
  40bd74:	mov	w1, w0
  40bd78:	adrp	x0, 415000 <ferror@plt+0xf560>
  40bd7c:	add	x4, x0, #0x9c8
  40bd80:	adrp	x0, 415000 <ferror@plt+0xf560>
  40bd84:	add	x3, x0, #0x938
  40bd88:	mov	w2, w1
  40bd8c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40bd90:	add	x1, x0, #0x9a8
  40bd94:	mov	x0, x19
  40bd98:	bl	405a20 <fprintf@plt>
  40bd9c:	ldr	w0, [sp, #76]
  40bda0:	mov	w1, w0
  40bda4:	adrp	x0, 415000 <ferror@plt+0xf560>
  40bda8:	add	x0, x0, #0xec8
  40bdac:	bl	406038 <ferror@plt+0x598>
  40bdb0:	ldr	w0, [sp, #76]
  40bdb4:	cmp	w0, #0xd
  40bdb8:	b.eq	40bf4c <ferror@plt+0x64ac>  // b.none
  40bdbc:	ldr	w0, [sp, #76]
  40bdc0:	cmp	w0, #0xa
  40bdc4:	b.eq	40bf4c <ferror@plt+0x64ac>  // b.none
  40bdc8:	ldr	w0, [sp, #76]
  40bdcc:	cmp	w0, #0x157
  40bdd0:	b.eq	40bf4c <ferror@plt+0x64ac>  // b.none
  40bdd4:	mov	x0, #0x1                   	// #1
  40bdd8:	str	x0, [sp, #96]
  40bddc:	ldr	w0, [sp, #76]
  40bde0:	cmp	w0, #0x168
  40bde4:	b.eq	40beac <ferror@plt+0x640c>  // b.none
  40bde8:	cmp	w0, #0x168
  40bdec:	b.hi	40bf04 <ferror@plt+0x6464>  // b.pmore
  40bdf0:	cmp	w0, #0x14a
  40bdf4:	b.eq	40bedc <ferror@plt+0x643c>  // b.none
  40bdf8:	cmp	w0, #0x14a
  40bdfc:	b.hi	40bf04 <ferror@plt+0x6464>  // b.pmore
  40be00:	cmp	w0, #0x107
  40be04:	b.eq	40bef0 <ferror@plt+0x6450>  // b.none
  40be08:	cmp	w0, #0x107
  40be0c:	b.hi	40bf04 <ferror@plt+0x6464>  // b.pmore
  40be10:	cmp	w0, #0x106
  40be14:	b.eq	40bec4 <ferror@plt+0x6424>  // b.none
  40be18:	cmp	w0, #0x106
  40be1c:	b.hi	40bf04 <ferror@plt+0x6464>  // b.pmore
  40be20:	cmp	w0, #0x105
  40be24:	b.eq	40be94 <ferror@plt+0x63f4>  // b.none
  40be28:	cmp	w0, #0x105
  40be2c:	b.hi	40bf04 <ferror@plt+0x6464>  // b.pmore
  40be30:	cmp	w0, #0x104
  40be34:	b.eq	40be7c <ferror@plt+0x63dc>  // b.none
  40be38:	cmp	w0, #0x104
  40be3c:	b.hi	40bf04 <ferror@plt+0x6464>  // b.pmore
  40be40:	cmp	w0, #0x103
  40be44:	b.hi	40bf04 <ferror@plt+0x6464>  // b.pmore
  40be48:	cmp	w0, #0x102
  40be4c:	b.cs	40bf20 <ferror@plt+0x6480>  // b.hs, b.nlast
  40be50:	cmp	w0, #0x7f
  40be54:	b.eq	40bef0 <ferror@plt+0x6450>  // b.none
  40be58:	cmp	w0, #0x7f
  40be5c:	b.hi	40bf04 <ferror@plt+0x6464>  // b.pmore
  40be60:	cmp	w0, #0x8
  40be64:	b.eq	40bef0 <ferror@plt+0x6450>  // b.none
  40be68:	cmp	w0, #0x1b
  40be6c:	b.ne	40bf04 <ferror@plt+0x6464>  // b.any
  40be70:	mov	x0, #0xffffffffffffec78    	// #-5000
  40be74:	str	x0, [sp, #96]
  40be78:	b	40bf88 <ferror@plt+0x64e8>
  40be7c:	mov	w1, #0x0                   	// #0
  40be80:	ldr	x0, [sp, #80]
  40be84:	bl	410048 <ferror@plt+0xa5a8>
  40be88:	sxtw	x0, w0
  40be8c:	str	x0, [sp, #96]
  40be90:	b	40bf24 <ferror@plt+0x6484>
  40be94:	mov	w1, #0x1                   	// #1
  40be98:	ldr	x0, [sp, #80]
  40be9c:	bl	410048 <ferror@plt+0xa5a8>
  40bea0:	sxtw	x0, w0
  40bea4:	str	x0, [sp, #96]
  40bea8:	b	40bf24 <ferror@plt+0x6484>
  40beac:	mov	w1, #0x2                   	// #2
  40beb0:	ldr	x0, [sp, #80]
  40beb4:	bl	410048 <ferror@plt+0xa5a8>
  40beb8:	sxtw	x0, w0
  40bebc:	str	x0, [sp, #96]
  40bec0:	b	40bf24 <ferror@plt+0x6484>
  40bec4:	mov	w1, #0x3                   	// #3
  40bec8:	ldr	x0, [sp, #80]
  40becc:	bl	410048 <ferror@plt+0xa5a8>
  40bed0:	sxtw	x0, w0
  40bed4:	str	x0, [sp, #96]
  40bed8:	b	40bf24 <ferror@plt+0x6484>
  40bedc:	ldr	x0, [sp, #80]
  40bee0:	bl	410484 <ferror@plt+0xa9e4>
  40bee4:	sxtw	x0, w0
  40bee8:	str	x0, [sp, #96]
  40beec:	b	40bf24 <ferror@plt+0x6484>
  40bef0:	ldr	x0, [sp, #80]
  40bef4:	bl	4104d4 <ferror@plt+0xaa34>
  40bef8:	sxtw	x0, w0
  40befc:	str	x0, [sp, #96]
  40bf00:	b	40bf24 <ferror@plt+0x6484>
  40bf04:	ldr	w0, [sp, #76]
  40bf08:	mov	w1, w0
  40bf0c:	ldr	x0, [sp, #80]
  40bf10:	bl	41050c <ferror@plt+0xaa6c>
  40bf14:	sxtw	x0, w0
  40bf18:	str	x0, [sp, #96]
  40bf1c:	b	40bf24 <ferror@plt+0x6484>
  40bf20:	nop
  40bf24:	ldr	x0, [sp, #96]
  40bf28:	cmp	x0, #0x1
  40bf2c:	b.ne	40bf34 <ferror@plt+0x6494>  // b.any
  40bf30:	bl	405300 <beep@plt>
  40bf34:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bf38:	add	x0, x0, #0xc80
  40bf3c:	ldr	w0, [x0]
  40bf40:	cmp	w0, #0x0
  40bf44:	b.eq	40bc3c <ferror@plt+0x619c>  // b.none
  40bf48:	b	40bf50 <ferror@plt+0x64b0>
  40bf4c:	nop
  40bf50:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bf54:	add	x0, x0, #0xc80
  40bf58:	ldr	w0, [x0]
  40bf5c:	cmp	w0, #0x0
  40bf60:	b.eq	40bf68 <ferror@plt+0x64c8>  // b.none
  40bf64:	bl	40642c <ferror@plt+0x98c>
  40bf68:	ldr	x0, [sp, #80]
  40bf6c:	ldr	x0, [x0]
  40bf70:	bl	404c40 <strlen@plt>
  40bf74:	str	x0, [sp, #96]
  40bf78:	b	40bf88 <ferror@plt+0x64e8>
  40bf7c:	nop
  40bf80:	b	40bf88 <ferror@plt+0x64e8>
  40bf84:	nop
  40bf88:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bf8c:	add	x0, x0, #0xc58
  40bf90:	ldr	x0, [x0]
  40bf94:	mov	w2, #0x0                   	// #0
  40bf98:	ldr	w1, [sp, #92]
  40bf9c:	bl	4058c0 <wmove@plt>
  40bfa0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bfa4:	add	x0, x0, #0xc58
  40bfa8:	ldr	x0, [x0]
  40bfac:	bl	405010 <wclrtoeol@plt>
  40bfb0:	mov	w0, #0x0                   	// #0
  40bfb4:	bl	405980 <curs_set@plt>
  40bfb8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40bfbc:	add	x0, x0, #0xc58
  40bfc0:	ldr	x0, [x0]
  40bfc4:	bl	4050e0 <wrefresh@plt>
  40bfc8:	ldr	x0, [sp, #80]
  40bfcc:	bl	40fe78 <ferror@plt+0xa3d8>
  40bfd0:	ldr	x0, [sp, #96]
  40bfd4:	ldr	x19, [sp, #16]
  40bfd8:	ldp	x29, x30, [sp], #112
  40bfdc:	ret
  40bfe0:	stp	x29, x30, [sp, #-256]!
  40bfe4:	mov	x29, sp
  40bfe8:	str	x19, [sp, #16]
  40bfec:	str	x0, [sp, #72]
  40bff0:	str	x1, [sp, #64]
  40bff4:	str	x2, [sp, #56]
  40bff8:	str	x3, [sp, #48]
  40bffc:	str	x4, [sp, #40]
  40c000:	str	x5, [sp, #32]
  40c004:	str	xzr, [sp, #88]
  40c008:	ldr	x0, [sp, #56]
  40c00c:	ldr	x0, [x0]
  40c010:	mov	x1, x0
  40c014:	mov	w0, #0x0                   	// #0
  40c018:	bl	411e44 <ferror@plt+0xc3a4>
  40c01c:	str	x0, [sp, #232]
  40c020:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c024:	add	x0, x0, #0xc98
  40c028:	ldr	w0, [x0]
  40c02c:	and	w0, w0, #0x4
  40c030:	cmp	w0, #0x0
  40c034:	b.eq	40c088 <ferror@plt+0x65e8>  // b.none
  40c038:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c03c:	add	x0, x0, #0xc30
  40c040:	ldr	x19, [x0]
  40c044:	bl	405090 <getpid@plt>
  40c048:	mov	w1, w0
  40c04c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c050:	add	x4, x0, #0x9c8
  40c054:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c058:	add	x3, x0, #0x938
  40c05c:	mov	w2, w1
  40c060:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c064:	add	x1, x0, #0x9a8
  40c068:	mov	x0, x19
  40c06c:	bl	405a20 <fprintf@plt>
  40c070:	ldr	x0, [sp, #56]
  40c074:	ldr	x0, [x0]
  40c078:	mov	x1, x0
  40c07c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c080:	add	x0, x0, #0xee0
  40c084:	bl	406038 <ferror@plt+0x598>
  40c088:	bl	407ec4 <ferror@plt+0x2424>
  40c08c:	add	x4, sp, #0x60
  40c090:	ldr	x3, [sp, #232]
  40c094:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c098:	add	x2, x0, #0xbb0
  40c09c:	mov	x1, #0x80                  	// #128
  40c0a0:	mov	x0, x4
  40c0a4:	bl	404fb0 <snprintf@plt>
  40c0a8:	str	wzr, [sp, #84]
  40c0ac:	str	wzr, [sp, #244]
  40c0b0:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c0b4:	add	x0, x0, #0xef8
  40c0b8:	bl	4059f0 <gettext@plt>
  40c0bc:	mov	x1, x0
  40c0c0:	add	x0, sp, #0x60
  40c0c4:	mov	x3, #0x80                  	// #128
  40c0c8:	mov	x2, x0
  40c0cc:	ldr	x0, [sp, #64]
  40c0d0:	bl	40ba28 <ferror@plt+0x5f88>
  40c0d4:	str	x0, [sp, #248]
  40c0d8:	bl	407c38 <ferror@plt+0x2198>
  40c0dc:	ldr	x0, [sp, #248]
  40c0e0:	cmp	x0, #0x0
  40c0e4:	b.ne	40c0fc <ferror@plt+0x665c>  // b.any
  40c0e8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c0ec:	add	x0, x0, #0xf40
  40c0f0:	bl	4059f0 <gettext@plt>
  40c0f4:	bl	407988 <ferror@plt+0x1ee8>
  40c0f8:	b	40c350 <ferror@plt+0x68b0>
  40c0fc:	ldr	x1, [sp, #248]
  40c100:	mov	x0, #0xffffffffffffec78    	// #-5000
  40c104:	cmp	x1, x0
  40c108:	b.eq	40c360 <ferror@plt+0x68c0>  // b.none
  40c10c:	add	x0, sp, #0x60
  40c110:	ldr	x1, [sp, #232]
  40c114:	bl	4054c0 <strcmp@plt>
  40c118:	cmp	w0, #0x0
  40c11c:	b.ne	40c134 <ferror@plt+0x6694>  // b.any
  40c120:	ldr	x0, [sp, #56]
  40c124:	ldr	x0, [x0]
  40c128:	str	x0, [sp, #88]
  40c12c:	str	xzr, [sp, #248]
  40c130:	b	40c1a0 <ferror@plt+0x6700>
  40c134:	add	x0, sp, #0x60
  40c138:	bl	404c40 <strlen@plt>
  40c13c:	str	x0, [sp, #224]
  40c140:	ldr	x0, [sp, #224]
  40c144:	sub	x0, x0, #0x1
  40c148:	add	x1, sp, #0x60
  40c14c:	ldrsb	w0, [x1, x0]
  40c150:	cmp	w0, #0x53
  40c154:	b.eq	40c170 <ferror@plt+0x66d0>  // b.none
  40c158:	ldr	x0, [sp, #224]
  40c15c:	sub	x0, x0, #0x1
  40c160:	add	x1, sp, #0x60
  40c164:	ldrsb	w0, [x1, x0]
  40c168:	cmp	w0, #0x73
  40c16c:	b.ne	40c188 <ferror@plt+0x66e8>  // b.any
  40c170:	mov	w0, #0x1                   	// #1
  40c174:	str	w0, [sp, #244]
  40c178:	ldr	x0, [sp, #224]
  40c17c:	sub	x0, x0, #0x1
  40c180:	add	x1, sp, #0x60
  40c184:	strb	wzr, [x1, x0]
  40c188:	add	x2, sp, #0x54
  40c18c:	add	x1, sp, #0x58
  40c190:	add	x0, sp, #0x60
  40c194:	bl	410698 <ferror@plt+0xabf8>
  40c198:	sxtw	x0, w0
  40c19c:	str	x0, [sp, #248]
  40c1a0:	ldr	x0, [sp, #248]
  40c1a4:	cmp	x0, #0x0
  40c1a8:	b.ne	40c340 <ferror@plt+0x68a0>  // b.any
  40c1ac:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c1b0:	add	x0, x0, #0xc98
  40c1b4:	ldr	w0, [x0]
  40c1b8:	and	w0, w0, #0x4
  40c1bc:	cmp	w0, #0x0
  40c1c0:	b.eq	40c234 <ferror@plt+0x6794>  // b.none
  40c1c4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c1c8:	add	x0, x0, #0xc30
  40c1cc:	ldr	x19, [x0]
  40c1d0:	bl	405090 <getpid@plt>
  40c1d4:	mov	w1, w0
  40c1d8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c1dc:	add	x4, x0, #0x9c8
  40c1e0:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c1e4:	add	x3, x0, #0x938
  40c1e8:	mov	w2, w1
  40c1ec:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c1f0:	add	x1, x0, #0x9a8
  40c1f4:	mov	x0, x19
  40c1f8:	bl	405a20 <fprintf@plt>
  40c1fc:	ldr	x1, [sp, #88]
  40c200:	ldr	w2, [sp, #84]
  40c204:	ldr	w0, [sp, #244]
  40c208:	cmp	w0, #0x0
  40c20c:	b.eq	40c21c <ferror@plt+0x677c>  // b.none
  40c210:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c214:	add	x0, x0, #0xf58
  40c218:	b	40c224 <ferror@plt+0x6784>
  40c21c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c220:	add	x0, x0, #0xf60
  40c224:	mov	x3, x0
  40c228:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c22c:	add	x0, x0, #0xf68
  40c230:	bl	406038 <ferror@plt+0x598>
  40c234:	ldr	w0, [sp, #244]
  40c238:	cmp	w0, #0x0
  40c23c:	b.eq	40c25c <ferror@plt+0x67bc>  // b.none
  40c240:	ldr	x0, [sp, #72]
  40c244:	ldr	x0, [x0]
  40c248:	bl	4056d0 <fdisk_get_sector_size@plt>
  40c24c:	mov	x1, x0
  40c250:	ldr	x0, [sp, #88]
  40c254:	mul	x0, x1, x0
  40c258:	str	x0, [sp, #88]
  40c25c:	ldr	x0, [sp, #88]
  40c260:	ldr	x1, [sp, #48]
  40c264:	cmp	x1, x0
  40c268:	b.ls	40c288 <ferror@plt+0x67e8>  // b.plast
  40c26c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c270:	add	x0, x0, #0xf98
  40c274:	bl	4059f0 <gettext@plt>
  40c278:	ldr	x1, [sp, #48]
  40c27c:	bl	407988 <ferror@plt+0x1ee8>
  40c280:	mov	x0, #0xffffffffffffffde    	// #-34
  40c284:	str	x0, [sp, #248]
  40c288:	ldr	x0, [sp, #88]
  40c28c:	ldr	x1, [sp, #40]
  40c290:	cmp	x1, x0
  40c294:	b.cs	40c2e0 <ferror@plt+0x6840>  // b.hs, b.nlast
  40c298:	ldr	w0, [sp, #84]
  40c29c:	cmp	w0, #0x0
  40c2a0:	b.eq	40c2e0 <ferror@plt+0x6840>  // b.none
  40c2a4:	ldr	w1, [sp, #84]
  40c2a8:	mov	w0, w1
  40c2ac:	lsl	w0, w0, #2
  40c2b0:	add	w0, w0, w1
  40c2b4:	lsl	w0, w0, #1
  40c2b8:	mov	w1, w0
  40c2bc:	mov	x0, #0x1                   	// #1
  40c2c0:	lsl	x1, x0, x1
  40c2c4:	ldr	x0, [sp, #40]
  40c2c8:	add	x1, x1, x0
  40c2cc:	ldr	x0, [sp, #88]
  40c2d0:	cmp	x1, x0
  40c2d4:	b.ls	40c2e0 <ferror@plt+0x6840>  // b.plast
  40c2d8:	ldr	x0, [sp, #40]
  40c2dc:	str	x0, [sp, #88]
  40c2e0:	ldr	x0, [sp, #88]
  40c2e4:	ldr	x1, [sp, #40]
  40c2e8:	cmp	x1, x0
  40c2ec:	b.cs	40c30c <ferror@plt+0x686c>  // b.hs, b.nlast
  40c2f0:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c2f4:	add	x0, x0, #0xfb8
  40c2f8:	bl	4059f0 <gettext@plt>
  40c2fc:	ldr	x1, [sp, #40]
  40c300:	bl	407988 <ferror@plt+0x1ee8>
  40c304:	mov	x0, #0xffffffffffffffde    	// #-34
  40c308:	str	x0, [sp, #248]
  40c30c:	ldr	x0, [sp, #248]
  40c310:	cmp	x0, #0x0
  40c314:	b.ne	40c350 <ferror@plt+0x68b0>  // b.any
  40c318:	ldr	w0, [sp, #244]
  40c31c:	cmp	w0, #0x0
  40c320:	b.eq	40c350 <ferror@plt+0x68b0>  // b.none
  40c324:	ldr	x0, [sp, #32]
  40c328:	cmp	x0, #0x0
  40c32c:	b.eq	40c350 <ferror@plt+0x68b0>  // b.none
  40c330:	ldr	x0, [sp, #32]
  40c334:	mov	w1, #0x1                   	// #1
  40c338:	str	w1, [x0]
  40c33c:	b	40c350 <ferror@plt+0x68b0>
  40c340:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c344:	add	x0, x0, #0xfd8
  40c348:	bl	4059f0 <gettext@plt>
  40c34c:	bl	407988 <ferror@plt+0x1ee8>
  40c350:	ldr	x0, [sp, #248]
  40c354:	cmp	x0, #0x0
  40c358:	b.ne	40c0a8 <ferror@plt+0x6608>  // b.any
  40c35c:	b	40c364 <ferror@plt+0x68c4>
  40c360:	nop
  40c364:	ldr	x0, [sp, #248]
  40c368:	cmp	x0, #0x0
  40c36c:	b.ne	40c37c <ferror@plt+0x68dc>  // b.any
  40c370:	ldr	x1, [sp, #88]
  40c374:	ldr	x0, [sp, #56]
  40c378:	str	x1, [x0]
  40c37c:	ldr	x0, [sp, #232]
  40c380:	bl	405560 <free@plt>
  40c384:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c388:	add	x0, x0, #0xc98
  40c38c:	ldr	w0, [x0]
  40c390:	and	w0, w0, #0x4
  40c394:	cmp	w0, #0x0
  40c398:	b.eq	40c3f0 <ferror@plt+0x6950>  // b.none
  40c39c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c3a0:	add	x0, x0, #0xc30
  40c3a4:	ldr	x19, [x0]
  40c3a8:	bl	405090 <getpid@plt>
  40c3ac:	mov	w1, w0
  40c3b0:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c3b4:	add	x4, x0, #0x9c8
  40c3b8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c3bc:	add	x3, x0, #0x938
  40c3c0:	mov	w2, w1
  40c3c4:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c3c8:	add	x1, x0, #0x9a8
  40c3cc:	mov	x0, x19
  40c3d0:	bl	405a20 <fprintf@plt>
  40c3d4:	ldr	x0, [sp, #56]
  40c3d8:	ldr	x0, [x0]
  40c3dc:	ldr	x2, [sp, #248]
  40c3e0:	mov	x1, x0
  40c3e4:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c3e8:	add	x0, x0, #0xff0
  40c3ec:	bl	406038 <ferror@plt+0x598>
  40c3f0:	ldr	x0, [sp, #248]
  40c3f4:	ldr	x19, [sp, #16]
  40c3f8:	ldp	x29, x30, [sp], #256
  40c3fc:	ret
  40c400:	stp	x29, x30, [sp, #-144]!
  40c404:	mov	x29, sp
  40c408:	str	x19, [sp, #16]
  40c40c:	str	x0, [sp, #40]
  40c410:	str	x1, [sp, #32]
  40c414:	str	xzr, [sp, #136]
  40c418:	str	xzr, [sp, #128]
  40c41c:	str	xzr, [sp, #120]
  40c420:	str	wzr, [sp, #116]
  40c424:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c428:	add	x0, x0, #0xc98
  40c42c:	ldr	w0, [x0]
  40c430:	and	w0, w0, #0x4
  40c434:	cmp	w0, #0x0
  40c438:	b.eq	40c480 <ferror@plt+0x69e0>  // b.none
  40c43c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c440:	add	x0, x0, #0xc30
  40c444:	ldr	x19, [x0]
  40c448:	bl	405090 <getpid@plt>
  40c44c:	mov	w1, w0
  40c450:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c454:	add	x4, x0, #0x9c8
  40c458:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c45c:	add	x3, x0, #0x938
  40c460:	mov	w2, w1
  40c464:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c468:	add	x1, x0, #0x9a8
  40c46c:	mov	x0, x19
  40c470:	bl	405a20 <fprintf@plt>
  40c474:	adrp	x0, 416000 <ferror@plt+0x10560>
  40c478:	add	x0, x0, #0x10
  40c47c:	bl	406038 <ferror@plt+0x598>
  40c480:	ldr	x0, [sp, #40]
  40c484:	ldr	x0, [x0]
  40c488:	mov	x1, #0x0                   	// #0
  40c48c:	bl	4057d0 <fdisk_get_label@plt>
  40c490:	str	x0, [sp, #104]
  40c494:	ldr	x0, [sp, #104]
  40c498:	bl	4054b0 <fdisk_label_get_nparttypes@plt>
  40c49c:	str	x0, [sp, #96]
  40c4a0:	ldr	x0, [sp, #96]
  40c4a4:	cmp	x0, #0x0
  40c4a8:	b.ne	40c4b4 <ferror@plt+0x6a14>  // b.any
  40c4ac:	mov	x0, #0x0                   	// #0
  40c4b0:	b	40c870 <ferror@plt+0x6dd0>
  40c4b4:	ldr	x0, [sp, #96]
  40c4b8:	add	x0, x0, #0x1
  40c4bc:	mov	x1, #0x20                  	// #32
  40c4c0:	bl	405e2c <ferror@plt+0x38c>
  40c4c4:	str	x0, [sp, #88]
  40c4c8:	ldr	x0, [sp, #88]
  40c4cc:	cmp	x0, #0x0
  40c4d0:	b.ne	40c4dc <ferror@plt+0x6a3c>  // b.any
  40c4d4:	mov	x0, #0x0                   	// #0
  40c4d8:	b	40c870 <ferror@plt+0x6dd0>
  40c4dc:	ldr	x0, [sp, #104]
  40c4e0:	bl	404f30 <fdisk_label_has_code_parttypes@plt>
  40c4e4:	str	w0, [sp, #116]
  40c4e8:	str	xzr, [sp, #136]
  40c4ec:	b	40c5c4 <ferror@plt+0x6b24>
  40c4f0:	ldr	x1, [sp, #136]
  40c4f4:	ldr	x0, [sp, #104]
  40c4f8:	bl	405840 <fdisk_label_get_parttype@plt>
  40c4fc:	str	x0, [sp, #64]
  40c500:	ldr	x0, [sp, #136]
  40c504:	lsl	x0, x0, #5
  40c508:	ldr	x1, [sp, #88]
  40c50c:	add	x0, x1, x0
  40c510:	ldr	x1, [sp, #64]
  40c514:	str	x1, [x0, #24]
  40c518:	ldr	w0, [sp, #116]
  40c51c:	cmp	w0, #0x0
  40c520:	b.eq	40c55c <ferror@plt+0x6abc>  // b.none
  40c524:	ldr	x0, [sp, #64]
  40c528:	bl	405750 <fdisk_parttype_get_code@plt>
  40c52c:	mov	w19, w0
  40c530:	ldr	x0, [sp, #64]
  40c534:	bl	404be0 <fdisk_parttype_get_name@plt>
  40c538:	bl	4059f0 <gettext@plt>
  40c53c:	add	x4, sp, #0x38
  40c540:	mov	x3, x0
  40c544:	mov	w2, w19
  40c548:	adrp	x0, 416000 <ferror@plt+0x10560>
  40c54c:	add	x1, x0, #0x28
  40c550:	mov	x0, x4
  40c554:	bl	405efc <ferror@plt+0x45c>
  40c558:	b	40c588 <ferror@plt+0x6ae8>
  40c55c:	ldr	x0, [sp, #64]
  40c560:	bl	404be0 <fdisk_parttype_get_name@plt>
  40c564:	bl	4059f0 <gettext@plt>
  40c568:	str	x0, [sp, #56]
  40c56c:	ldr	x0, [sp, #136]
  40c570:	lsl	x0, x0, #5
  40c574:	ldr	x1, [sp, #88]
  40c578:	add	x19, x1, x0
  40c57c:	ldr	x0, [sp, #64]
  40c580:	bl	405220 <fdisk_parttype_get_string@plt>
  40c584:	str	x0, [x19, #16]
  40c588:	ldr	x0, [sp, #136]
  40c58c:	lsl	x0, x0, #5
  40c590:	ldr	x1, [sp, #88]
  40c594:	add	x0, x1, x0
  40c598:	ldr	x1, [sp, #56]
  40c59c:	str	x1, [x0, #8]
  40c5a0:	ldr	x1, [sp, #64]
  40c5a4:	ldr	x0, [sp, #32]
  40c5a8:	cmp	x1, x0
  40c5ac:	b.ne	40c5b8 <ferror@plt+0x6b18>  // b.any
  40c5b0:	ldr	x0, [sp, #136]
  40c5b4:	str	x0, [sp, #128]
  40c5b8:	ldr	x0, [sp, #136]
  40c5bc:	add	x0, x0, #0x1
  40c5c0:	str	x0, [sp, #136]
  40c5c4:	ldr	x1, [sp, #136]
  40c5c8:	ldr	x0, [sp, #96]
  40c5cc:	cmp	x1, x0
  40c5d0:	b.cc	40c4f0 <ferror@plt+0x6a50>  // b.lo, b.ul, b.last
  40c5d4:	ldr	x1, [sp, #88]
  40c5d8:	ldr	x0, [sp, #40]
  40c5dc:	bl	4084cc <ferror@plt+0x2a2c>
  40c5e0:	ldr	x0, [sp, #40]
  40c5e4:	ldr	x0, [x0, #24]
  40c5e8:	ldrb	w1, [x0, #80]
  40c5ec:	orr	w1, w1, #0x1
  40c5f0:	strb	w1, [x0, #80]
  40c5f4:	ldr	x0, [sp, #40]
  40c5f8:	ldr	x0, [x0, #24]
  40c5fc:	ldr	x1, [sp, #128]
  40c600:	str	x1, [x0, #48]
  40c604:	ldr	x0, [sp, #40]
  40c608:	ldr	x19, [x0, #24]
  40c60c:	adrp	x0, 416000 <ferror@plt+0x10560>
  40c610:	add	x0, x0, #0x30
  40c614:	bl	4059f0 <gettext@plt>
  40c618:	mov	x1, x0
  40c61c:	mov	x0, x19
  40c620:	bl	40873c <ferror@plt+0x2c9c>
  40c624:	ldr	x0, [sp, #40]
  40c628:	bl	4092e4 <ferror@plt+0x3844>
  40c62c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c630:	add	x0, x0, #0xc58
  40c634:	ldr	x0, [x0]
  40c638:	bl	4050e0 <wrefresh@plt>
  40c63c:	b	40c74c <ferror@plt+0x6cac>
  40c640:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c644:	add	x0, x0, #0xc58
  40c648:	ldr	x0, [x0]
  40c64c:	bl	405710 <wgetch@plt>
  40c650:	str	w0, [sp, #84]
  40c654:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c658:	add	x0, x0, #0xc80
  40c65c:	ldr	w0, [x0]
  40c660:	cmp	w0, #0x0
  40c664:	b.ne	40c764 <ferror@plt+0x6cc4>  // b.any
  40c668:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c66c:	add	x0, x0, #0xc7c
  40c670:	ldr	w0, [x0]
  40c674:	cmp	w0, #0x0
  40c678:	b.eq	40c684 <ferror@plt+0x6be4>  // b.none
  40c67c:	ldr	x0, [sp, #40]
  40c680:	bl	40adb8 <ferror@plt+0x5318>
  40c684:	ldr	w1, [sp, #84]
  40c688:	ldr	x0, [sp, #40]
  40c68c:	bl	40a9d8 <ferror@plt+0x4f38>
  40c690:	cmp	w0, #0x0
  40c694:	b.ne	40c69c <ferror@plt+0x6bfc>  // b.any
  40c698:	b	40c74c <ferror@plt+0x6cac>
  40c69c:	ldr	w0, [sp, #84]
  40c6a0:	cmp	w0, #0x157
  40c6a4:	b.eq	40c714 <ferror@plt+0x6c74>  // b.none
  40c6a8:	ldr	w0, [sp, #84]
  40c6ac:	cmp	w0, #0x157
  40c6b0:	b.gt	40c74c <ferror@plt+0x6cac>
  40c6b4:	ldr	w0, [sp, #84]
  40c6b8:	cmp	w0, #0x71
  40c6bc:	b.eq	40c784 <ferror@plt+0x6ce4>  // b.none
  40c6c0:	ldr	w0, [sp, #84]
  40c6c4:	cmp	w0, #0x71
  40c6c8:	b.gt	40c74c <ferror@plt+0x6cac>
  40c6cc:	ldr	w0, [sp, #84]
  40c6d0:	cmp	w0, #0x51
  40c6d4:	b.eq	40c784 <ferror@plt+0x6ce4>  // b.none
  40c6d8:	ldr	w0, [sp, #84]
  40c6dc:	cmp	w0, #0x51
  40c6e0:	b.gt	40c74c <ferror@plt+0x6cac>
  40c6e4:	ldr	w0, [sp, #84]
  40c6e8:	cmp	w0, #0x1b
  40c6ec:	b.eq	40c784 <ferror@plt+0x6ce4>  // b.none
  40c6f0:	ldr	w0, [sp, #84]
  40c6f4:	cmp	w0, #0x1b
  40c6f8:	b.gt	40c74c <ferror@plt+0x6cac>
  40c6fc:	ldr	w0, [sp, #84]
  40c700:	cmp	w0, #0xa
  40c704:	b.eq	40c714 <ferror@plt+0x6c74>  // b.none
  40c708:	ldr	w0, [sp, #84]
  40c70c:	cmp	w0, #0xd
  40c710:	b.ne	40c74c <ferror@plt+0x6cac>  // b.any
  40c714:	ldr	x0, [sp, #40]
  40c718:	ldr	x0, [x0, #24]
  40c71c:	ldr	x0, [x0, #48]
  40c720:	mov	x1, x0
  40c724:	ldr	x0, [sp, #40]
  40c728:	bl	408c54 <ferror@plt+0x31b4>
  40c72c:	str	x0, [sp, #72]
  40c730:	ldr	x0, [sp, #72]
  40c734:	cmp	x0, #0x0
  40c738:	b.eq	40c78c <ferror@plt+0x6cec>  // b.none
  40c73c:	ldr	x0, [sp, #72]
  40c740:	ldr	x0, [x0, #24]
  40c744:	str	x0, [sp, #120]
  40c748:	b	40c78c <ferror@plt+0x6cec>
  40c74c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c750:	add	x0, x0, #0xc80
  40c754:	ldr	w0, [x0]
  40c758:	cmp	w0, #0x0
  40c75c:	b.eq	40c640 <ferror@plt+0x6ba0>  // b.none
  40c760:	b	40c768 <ferror@plt+0x6cc8>
  40c764:	nop
  40c768:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c76c:	add	x0, x0, #0xc80
  40c770:	ldr	w0, [x0]
  40c774:	cmp	w0, #0x0
  40c778:	b.eq	40c794 <ferror@plt+0x6cf4>  // b.none
  40c77c:	bl	40642c <ferror@plt+0x98c>
  40c780:	b	40c798 <ferror@plt+0x6cf8>
  40c784:	nop
  40c788:	b	40c798 <ferror@plt+0x6cf8>
  40c78c:	nop
  40c790:	b	40c798 <ferror@plt+0x6cf8>
  40c794:	nop
  40c798:	ldr	x0, [sp, #40]
  40c79c:	bl	408634 <ferror@plt+0x2b94>
  40c7a0:	ldr	w0, [sp, #116]
  40c7a4:	cmp	w0, #0x0
  40c7a8:	b.eq	40c7e8 <ferror@plt+0x6d48>  // b.none
  40c7ac:	str	xzr, [sp, #136]
  40c7b0:	b	40c7d8 <ferror@plt+0x6d38>
  40c7b4:	ldr	x0, [sp, #136]
  40c7b8:	lsl	x0, x0, #5
  40c7bc:	ldr	x1, [sp, #88]
  40c7c0:	add	x0, x1, x0
  40c7c4:	ldr	x0, [x0, #8]
  40c7c8:	bl	405560 <free@plt>
  40c7cc:	ldr	x0, [sp, #136]
  40c7d0:	add	x0, x0, #0x1
  40c7d4:	str	x0, [sp, #136]
  40c7d8:	ldr	x1, [sp, #136]
  40c7dc:	ldr	x0, [sp, #96]
  40c7e0:	cmp	x1, x0
  40c7e4:	b.cc	40c7b4 <ferror@plt+0x6d14>  // b.lo, b.ul, b.last
  40c7e8:	ldr	x0, [sp, #88]
  40c7ec:	bl	405560 <free@plt>
  40c7f0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c7f4:	add	x0, x0, #0xc98
  40c7f8:	ldr	w0, [x0]
  40c7fc:	and	w0, w0, #0x4
  40c800:	cmp	w0, #0x0
  40c804:	b.eq	40c86c <ferror@plt+0x6dcc>  // b.none
  40c808:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c80c:	add	x0, x0, #0xc30
  40c810:	ldr	x19, [x0]
  40c814:	bl	405090 <getpid@plt>
  40c818:	mov	w1, w0
  40c81c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c820:	add	x4, x0, #0x9c8
  40c824:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c828:	add	x3, x0, #0x938
  40c82c:	mov	w2, w1
  40c830:	adrp	x0, 415000 <ferror@plt+0xf560>
  40c834:	add	x1, x0, #0x9a8
  40c838:	mov	x0, x19
  40c83c:	bl	405a20 <fprintf@plt>
  40c840:	ldr	x0, [sp, #120]
  40c844:	cmp	x0, #0x0
  40c848:	b.eq	40c858 <ferror@plt+0x6db8>  // b.none
  40c84c:	ldr	x0, [sp, #120]
  40c850:	bl	404be0 <fdisk_parttype_get_name@plt>
  40c854:	b	40c85c <ferror@plt+0x6dbc>
  40c858:	mov	x0, #0x0                   	// #0
  40c85c:	mov	x1, x0
  40c860:	adrp	x0, 416000 <ferror@plt+0x10560>
  40c864:	add	x0, x0, #0x48
  40c868:	bl	406038 <ferror@plt+0x598>
  40c86c:	ldr	x0, [sp, #120]
  40c870:	ldr	x19, [sp, #16]
  40c874:	ldp	x29, x30, [sp], #144
  40c878:	ret
  40c87c:	mov	x12, #0x1040                	// #4160
  40c880:	sub	sp, sp, x12
  40c884:	stp	x29, x30, [sp]
  40c888:	mov	x29, sp
  40c88c:	str	x19, [sp, #16]
  40c890:	str	x0, [sp, #40]
  40c894:	str	xzr, [sp, #4144]
  40c898:	stp	xzr, xzr, [sp, #48]
  40c89c:	add	x0, sp, #0x40
  40c8a0:	mov	x1, #0xff0                 	// #4080
  40c8a4:	mov	x2, x1
  40c8a8:	mov	w1, #0x0                   	// #0
  40c8ac:	bl	4051e0 <memset@plt>
  40c8b0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40c8b4:	add	x0, x0, #0xc58
  40c8b8:	ldr	x0, [x0]
  40c8bc:	bl	405a10 <werase@plt>
  40c8c0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40c8c4:	add	x0, x0, #0x68
  40c8c8:	bl	4059f0 <gettext@plt>
  40c8cc:	mov	x19, x0
  40c8d0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40c8d4:	add	x0, x0, #0x88
  40c8d8:	bl	4059f0 <gettext@plt>
  40c8dc:	mov	x1, x0
  40c8e0:	add	x0, sp, #0x30
  40c8e4:	mov	x3, #0x1000                	// #4096
  40c8e8:	mov	x2, x0
  40c8ec:	mov	x0, x19
  40c8f0:	bl	40ba28 <ferror@plt+0x5f88>
  40c8f4:	str	w0, [sp, #4156]
  40c8f8:	ldr	w0, [sp, #4156]
  40c8fc:	cmp	w0, #0x0
  40c900:	b.gt	40c90c <ferror@plt+0x6e6c>
  40c904:	ldr	w0, [sp, #4156]
  40c908:	b	40c9f0 <ferror@plt+0x6f50>
  40c90c:	mov	w0, #0xffffffff            	// #-1
  40c910:	str	w0, [sp, #4156]
  40c914:	bl	405920 <__errno_location@plt>
  40c918:	str	wzr, [x0]
  40c91c:	ldr	x0, [sp, #40]
  40c920:	ldr	x0, [x0]
  40c924:	add	x1, sp, #0x30
  40c928:	bl	404de0 <fdisk_new_script_from_file@plt>
  40c92c:	str	x0, [sp, #4144]
  40c930:	ldr	x0, [sp, #4144]
  40c934:	cmp	x0, #0x0
  40c938:	b.ne	40c970 <ferror@plt+0x6ed0>  // b.any
  40c93c:	bl	405920 <__errno_location@plt>
  40c940:	ldr	w0, [x0]
  40c944:	cmp	w0, #0x0
  40c948:	b.eq	40c970 <ferror@plt+0x6ed0>  // b.none
  40c94c:	adrp	x0, 416000 <ferror@plt+0x10560>
  40c950:	add	x0, x0, #0xc8
  40c954:	bl	4059f0 <gettext@plt>
  40c958:	mov	x2, x0
  40c95c:	add	x0, sp, #0x30
  40c960:	mov	x1, x0
  40c964:	mov	x0, x2
  40c968:	bl	407acc <ferror@plt+0x202c>
  40c96c:	b	40c9e0 <ferror@plt+0x6f40>
  40c970:	ldr	x0, [sp, #4144]
  40c974:	cmp	x0, #0x0
  40c978:	b.ne	40c9a0 <ferror@plt+0x6f00>  // b.any
  40c97c:	adrp	x0, 416000 <ferror@plt+0x10560>
  40c980:	add	x0, x0, #0xd8
  40c984:	bl	4059f0 <gettext@plt>
  40c988:	mov	x2, x0
  40c98c:	add	x0, sp, #0x30
  40c990:	mov	x1, x0
  40c994:	mov	x0, x2
  40c998:	bl	407988 <ferror@plt+0x1ee8>
  40c99c:	b	40c9e0 <ferror@plt+0x6f40>
  40c9a0:	ldr	x0, [sp, #40]
  40c9a4:	ldr	x0, [x0]
  40c9a8:	ldr	x1, [sp, #4144]
  40c9ac:	bl	404f10 <fdisk_apply_script@plt>
  40c9b0:	cmp	w0, #0x0
  40c9b4:	b.eq	40c9dc <ferror@plt+0x6f3c>  // b.none
  40c9b8:	adrp	x0, 416000 <ferror@plt+0x10560>
  40c9bc:	add	x0, x0, #0xf8
  40c9c0:	bl	4059f0 <gettext@plt>
  40c9c4:	mov	x2, x0
  40c9c8:	add	x0, sp, #0x30
  40c9cc:	mov	x1, x0
  40c9d0:	mov	x0, x2
  40c9d4:	bl	407988 <ferror@plt+0x1ee8>
  40c9d8:	b	40c9e0 <ferror@plt+0x6f40>
  40c9dc:	str	wzr, [sp, #4156]
  40c9e0:	bl	408038 <ferror@plt+0x2598>
  40c9e4:	ldr	x0, [sp, #4144]
  40c9e8:	bl	4057e0 <fdisk_unref_script@plt>
  40c9ec:	ldr	w0, [sp, #4156]
  40c9f0:	ldr	x19, [sp, #16]
  40c9f4:	ldp	x29, x30, [sp]
  40c9f8:	mov	x12, #0x1040                	// #4160
  40c9fc:	add	sp, sp, x12
  40ca00:	ret
  40ca04:	mov	x12, #0x1050                	// #4176
  40ca08:	sub	sp, sp, x12
  40ca0c:	stp	x29, x30, [sp]
  40ca10:	mov	x29, sp
  40ca14:	str	x19, [sp, #16]
  40ca18:	str	x0, [sp, #40]
  40ca1c:	str	xzr, [sp, #4152]
  40ca20:	stp	xzr, xzr, [sp, #56]
  40ca24:	add	x0, sp, #0x48
  40ca28:	mov	x1, #0xff0                 	// #4080
  40ca2c:	mov	x2, x1
  40ca30:	mov	w1, #0x0                   	// #0
  40ca34:	bl	4051e0 <memset@plt>
  40ca38:	str	xzr, [sp, #4168]
  40ca3c:	adrp	x0, 416000 <ferror@plt+0x10560>
  40ca40:	add	x0, x0, #0x68
  40ca44:	bl	4059f0 <gettext@plt>
  40ca48:	mov	x19, x0
  40ca4c:	adrp	x0, 416000 <ferror@plt+0x10560>
  40ca50:	add	x0, x0, #0x118
  40ca54:	bl	4059f0 <gettext@plt>
  40ca58:	mov	x1, x0
  40ca5c:	add	x0, sp, #0x38
  40ca60:	mov	x3, #0x1000                	// #4096
  40ca64:	mov	x2, x0
  40ca68:	mov	x0, x19
  40ca6c:	bl	40ba28 <ferror@plt+0x5f88>
  40ca70:	str	w0, [sp, #4164]
  40ca74:	ldr	w0, [sp, #4164]
  40ca78:	cmp	w0, #0x0
  40ca7c:	b.gt	40ca88 <ferror@plt+0x6fe8>
  40ca80:	ldr	w0, [sp, #4164]
  40ca84:	b	40cc28 <ferror@plt+0x7188>
  40ca88:	str	wzr, [sp, #4164]
  40ca8c:	ldr	x0, [sp, #40]
  40ca90:	ldr	x0, [x0]
  40ca94:	bl	4057b0 <fdisk_new_script@plt>
  40ca98:	str	x0, [sp, #4152]
  40ca9c:	ldr	x0, [sp, #4152]
  40caa0:	cmp	x0, #0x0
  40caa4:	b.ne	40cabc <ferror@plt+0x701c>  // b.any
  40caa8:	adrp	x0, 416000 <ferror@plt+0x10560>
  40caac:	add	x0, x0, #0x160
  40cab0:	bl	4059f0 <gettext@plt>
  40cab4:	bl	407acc <ferror@plt+0x202c>
  40cab8:	b	40cbdc <ferror@plt+0x713c>
  40cabc:	mov	x1, #0x0                   	// #0
  40cac0:	ldr	x0, [sp, #4152]
  40cac4:	bl	405200 <fdisk_script_read_context@plt>
  40cac8:	str	w0, [sp, #4164]
  40cacc:	ldr	w0, [sp, #4164]
  40cad0:	cmp	w0, #0x0
  40cad4:	b.eq	40caec <ferror@plt+0x704c>  // b.none
  40cad8:	adrp	x0, 416000 <ferror@plt+0x10560>
  40cadc:	add	x0, x0, #0x188
  40cae0:	bl	4059f0 <gettext@plt>
  40cae4:	bl	407988 <ferror@plt+0x1ee8>
  40cae8:	b	40cbdc <ferror@plt+0x713c>
  40caec:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40caf0:	add	x0, x0, #0xc98
  40caf4:	ldr	w0, [x0]
  40caf8:	and	w0, w0, #0x4
  40cafc:	cmp	w0, #0x0
  40cb00:	b.eq	40cb50 <ferror@plt+0x70b0>  // b.none
  40cb04:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40cb08:	add	x0, x0, #0xc30
  40cb0c:	ldr	x19, [x0]
  40cb10:	bl	405090 <getpid@plt>
  40cb14:	mov	w1, w0
  40cb18:	adrp	x0, 415000 <ferror@plt+0xf560>
  40cb1c:	add	x4, x0, #0x9c8
  40cb20:	adrp	x0, 415000 <ferror@plt+0xf560>
  40cb24:	add	x3, x0, #0x938
  40cb28:	mov	w2, w1
  40cb2c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40cb30:	add	x1, x0, #0x9a8
  40cb34:	mov	x0, x19
  40cb38:	bl	405a20 <fprintf@plt>
  40cb3c:	add	x0, sp, #0x38
  40cb40:	mov	x1, x0
  40cb44:	adrp	x0, 416000 <ferror@plt+0x10560>
  40cb48:	add	x0, x0, #0x1b0
  40cb4c:	bl	406038 <ferror@plt+0x598>
  40cb50:	add	x2, sp, #0x38
  40cb54:	adrp	x0, 416000 <ferror@plt+0x10560>
  40cb58:	add	x1, x0, #0x1c8
  40cb5c:	mov	x0, x2
  40cb60:	bl	4050b0 <fopen@plt>
  40cb64:	str	x0, [sp, #4168]
  40cb68:	ldr	x0, [sp, #4168]
  40cb6c:	cmp	x0, #0x0
  40cb70:	b.ne	40cba8 <ferror@plt+0x7108>  // b.any
  40cb74:	adrp	x0, 416000 <ferror@plt+0x10560>
  40cb78:	add	x0, x0, #0xc8
  40cb7c:	bl	4059f0 <gettext@plt>
  40cb80:	mov	x2, x0
  40cb84:	add	x0, sp, #0x38
  40cb88:	mov	x1, x0
  40cb8c:	mov	x0, x2
  40cb90:	bl	407acc <ferror@plt+0x202c>
  40cb94:	bl	405920 <__errno_location@plt>
  40cb98:	ldr	w0, [x0]
  40cb9c:	neg	w0, w0
  40cba0:	str	w0, [sp, #4164]
  40cba4:	b	40cbdc <ferror@plt+0x713c>
  40cba8:	ldr	x1, [sp, #4168]
  40cbac:	ldr	x0, [sp, #4152]
  40cbb0:	bl	405230 <fdisk_script_write_file@plt>
  40cbb4:	str	w0, [sp, #4164]
  40cbb8:	ldr	w0, [sp, #4164]
  40cbbc:	cmp	w0, #0x0
  40cbc0:	b.ne	40cbd8 <ferror@plt+0x7138>  // b.any
  40cbc4:	adrp	x0, 416000 <ferror@plt+0x10560>
  40cbc8:	add	x0, x0, #0x1d0
  40cbcc:	bl	4059f0 <gettext@plt>
  40cbd0:	bl	407d80 <ferror@plt+0x22e0>
  40cbd4:	b	40cbdc <ferror@plt+0x713c>
  40cbd8:	nop
  40cbdc:	ldr	w0, [sp, #4164]
  40cbe0:	cmp	w0, #0x0
  40cbe4:	b.eq	40cc08 <ferror@plt+0x7168>  // b.none
  40cbe8:	adrp	x0, 416000 <ferror@plt+0x10560>
  40cbec:	add	x0, x0, #0x1f8
  40cbf0:	bl	4059f0 <gettext@plt>
  40cbf4:	mov	x2, x0
  40cbf8:	add	x0, sp, #0x38
  40cbfc:	mov	x1, x0
  40cc00:	mov	x0, x2
  40cc04:	bl	407acc <ferror@plt+0x202c>
  40cc08:	ldr	x0, [sp, #4168]
  40cc0c:	cmp	x0, #0x0
  40cc10:	b.eq	40cc1c <ferror@plt+0x717c>  // b.none
  40cc14:	ldr	x0, [sp, #4168]
  40cc18:	bl	405060 <fclose@plt>
  40cc1c:	ldr	x0, [sp, #4152]
  40cc20:	bl	4057e0 <fdisk_unref_script@plt>
  40cc24:	ldr	w0, [sp, #4164]
  40cc28:	ldr	x19, [sp, #16]
  40cc2c:	ldp	x29, x30, [sp]
  40cc30:	mov	x12, #0x1050                	// #4176
  40cc34:	add	sp, sp, x12
  40cc38:	ret
  40cc3c:	stp	x29, x30, [sp, #-112]!
  40cc40:	mov	x29, sp
  40cc44:	str	x19, [sp, #16]
  40cc48:	str	x0, [sp, #40]
  40cc4c:	mov	w0, #0x1                   	// #1
  40cc50:	str	w0, [sp, #108]
  40cc54:	mov	w0, #0x1                   	// #1
  40cc58:	str	w0, [sp, #104]
  40cc5c:	str	xzr, [sp, #96]
  40cc60:	str	xzr, [sp, #56]
  40cc64:	ldr	x0, [sp, #40]
  40cc68:	cmp	x0, #0x0
  40cc6c:	b.ne	40cc90 <ferror@plt+0x71f0>  // b.any
  40cc70:	adrp	x0, 416000 <ferror@plt+0x10560>
  40cc74:	add	x3, x0, #0xaa0
  40cc78:	mov	w2, #0x835                 	// #2101
  40cc7c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40cc80:	add	x1, x0, #0x980
  40cc84:	adrp	x0, 415000 <ferror@plt+0xf560>
  40cc88:	add	x0, x0, #0x998
  40cc8c:	bl	405910 <__assert_fail@plt>
  40cc90:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40cc94:	add	x0, x0, #0xc98
  40cc98:	ldr	w0, [x0]
  40cc9c:	and	w0, w0, #0x4
  40cca0:	cmp	w0, #0x0
  40cca4:	b.eq	40ccec <ferror@plt+0x724c>  // b.none
  40cca8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ccac:	add	x0, x0, #0xc30
  40ccb0:	ldr	x19, [x0]
  40ccb4:	bl	405090 <getpid@plt>
  40ccb8:	mov	w1, w0
  40ccbc:	adrp	x0, 415000 <ferror@plt+0xf560>
  40ccc0:	add	x4, x0, #0x9c8
  40ccc4:	adrp	x0, 415000 <ferror@plt+0xf560>
  40ccc8:	add	x3, x0, #0x938
  40cccc:	mov	w2, w1
  40ccd0:	adrp	x0, 415000 <ferror@plt+0xf560>
  40ccd4:	add	x1, x0, #0x9a8
  40ccd8:	mov	x0, x19
  40ccdc:	bl	405a20 <fprintf@plt>
  40cce0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40cce4:	add	x0, x0, #0x218
  40cce8:	bl	406038 <ferror@plt+0x598>
  40ccec:	ldr	x0, [sp, #40]
  40ccf0:	ldr	x0, [x0]
  40ccf4:	bl	4052e0 <fdisk_get_nlabels@plt>
  40ccf8:	str	x0, [sp, #88]
  40ccfc:	ldr	x0, [sp, #88]
  40cd00:	add	x0, x0, #0x1
  40cd04:	mov	x1, #0x20                  	// #32
  40cd08:	bl	405e2c <ferror@plt+0x38c>
  40cd0c:	str	x0, [sp, #80]
  40cd10:	b	40cd60 <ferror@plt+0x72c0>
  40cd14:	ldr	x0, [sp, #56]
  40cd18:	bl	405440 <fdisk_label_is_disabled@plt>
  40cd1c:	cmp	w0, #0x0
  40cd20:	b.ne	40cd60 <ferror@plt+0x72c0>  // b.any
  40cd24:	ldr	x0, [sp, #56]
  40cd28:	bl	405820 <fdisk_label_get_type@plt>
  40cd2c:	cmp	w0, #0x10
  40cd30:	b.ne	40cd38 <ferror@plt+0x7298>  // b.any
  40cd34:	b	40cd60 <ferror@plt+0x72c0>
  40cd38:	ldr	x2, [sp, #56]
  40cd3c:	ldr	x0, [sp, #96]
  40cd40:	add	x1, x0, #0x1
  40cd44:	str	x1, [sp, #96]
  40cd48:	lsl	x0, x0, #5
  40cd4c:	ldr	x1, [sp, #80]
  40cd50:	add	x19, x1, x0
  40cd54:	mov	x0, x2
  40cd58:	bl	4051b0 <fdisk_label_get_name@plt>
  40cd5c:	str	x0, [x19, #8]
  40cd60:	ldr	x0, [sp, #40]
  40cd64:	ldr	x0, [x0]
  40cd68:	add	x1, sp, #0x38
  40cd6c:	bl	405790 <fdisk_next_label@plt>
  40cd70:	cmp	w0, #0x0
  40cd74:	b.eq	40cd14 <ferror@plt+0x7274>  // b.none
  40cd78:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40cd7c:	add	x0, x0, #0xc58
  40cd80:	ldr	x0, [x0]
  40cd84:	bl	405a10 <werase@plt>
  40cd88:	ldr	x1, [sp, #80]
  40cd8c:	ldr	x0, [sp, #40]
  40cd90:	bl	4084cc <ferror@plt+0x2a2c>
  40cd94:	ldr	x0, [sp, #40]
  40cd98:	ldr	x0, [x0, #24]
  40cd9c:	ldrb	w1, [x0, #80]
  40cda0:	orr	w1, w1, #0x1
  40cda4:	strb	w1, [x0, #80]
  40cda8:	ldr	x0, [sp, #40]
  40cdac:	ldr	x19, [x0, #24]
  40cdb0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40cdb4:	add	x0, x0, #0x238
  40cdb8:	bl	4059f0 <gettext@plt>
  40cdbc:	mov	x1, x0
  40cdc0:	mov	x0, x19
  40cdc4:	bl	40873c <ferror@plt+0x2c9c>
  40cdc8:	ldr	x0, [sp, #40]
  40cdcc:	ldrb	w0, [x0, #136]
  40cdd0:	and	w0, w0, #0x2
  40cdd4:	and	w0, w0, #0xff
  40cdd8:	cmp	w0, #0x0
  40cddc:	b.ne	40cfa0 <ferror@plt+0x7500>  // b.any
  40cde0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40cde4:	add	x0, x0, #0x250
  40cde8:	bl	4059f0 <gettext@plt>
  40cdec:	bl	407d80 <ferror@plt+0x22e0>
  40cdf0:	b	40cfa0 <ferror@plt+0x7500>
  40cdf4:	ldr	w0, [sp, #104]
  40cdf8:	cmp	w0, #0x0
  40cdfc:	b.eq	40ce2c <ferror@plt+0x738c>  // b.none
  40ce00:	ldr	x0, [sp, #40]
  40ce04:	bl	4092e4 <ferror@plt+0x3844>
  40ce08:	adrp	x0, 416000 <ferror@plt+0x10560>
  40ce0c:	add	x0, x0, #0x288
  40ce10:	bl	4059f0 <gettext@plt>
  40ce14:	bl	407f14 <ferror@plt+0x2474>
  40ce18:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ce1c:	add	x0, x0, #0xc58
  40ce20:	ldr	x0, [x0]
  40ce24:	bl	4050e0 <wrefresh@plt>
  40ce28:	str	wzr, [sp, #104]
  40ce2c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ce30:	add	x0, x0, #0xc58
  40ce34:	ldr	x0, [x0]
  40ce38:	bl	405710 <wgetch@plt>
  40ce3c:	str	w0, [sp, #76]
  40ce40:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ce44:	add	x0, x0, #0xc80
  40ce48:	ldr	w0, [x0]
  40ce4c:	cmp	w0, #0x0
  40ce50:	b.ne	40cfb8 <ferror@plt+0x7518>  // b.any
  40ce54:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ce58:	add	x0, x0, #0xc7c
  40ce5c:	ldr	w0, [x0]
  40ce60:	cmp	w0, #0x0
  40ce64:	b.eq	40ce70 <ferror@plt+0x73d0>  // b.none
  40ce68:	ldr	x0, [sp, #40]
  40ce6c:	bl	40adb8 <ferror@plt+0x5318>
  40ce70:	ldr	w1, [sp, #76]
  40ce74:	ldr	x0, [sp, #40]
  40ce78:	bl	40a9d8 <ferror@plt+0x4f38>
  40ce7c:	cmp	w0, #0x0
  40ce80:	b.ne	40ce88 <ferror@plt+0x73e8>  // b.any
  40ce84:	b	40cfa0 <ferror@plt+0x7500>
  40ce88:	ldr	w0, [sp, #76]
  40ce8c:	cmp	w0, #0x157
  40ce90:	b.eq	40cf30 <ferror@plt+0x7490>  // b.none
  40ce94:	ldr	w0, [sp, #76]
  40ce98:	cmp	w0, #0x157
  40ce9c:	b.gt	40cfa0 <ferror@plt+0x7500>
  40cea0:	ldr	w0, [sp, #76]
  40cea4:	cmp	w0, #0x71
  40cea8:	b.eq	40cfd8 <ferror@plt+0x7538>  // b.none
  40ceac:	ldr	w0, [sp, #76]
  40ceb0:	cmp	w0, #0x71
  40ceb4:	b.gt	40cfa0 <ferror@plt+0x7500>
  40ceb8:	ldr	w0, [sp, #76]
  40cebc:	cmp	w0, #0x6c
  40cec0:	b.eq	40cf7c <ferror@plt+0x74dc>  // b.none
  40cec4:	ldr	w0, [sp, #76]
  40cec8:	cmp	w0, #0x6c
  40cecc:	b.gt	40cfa0 <ferror@plt+0x7500>
  40ced0:	ldr	w0, [sp, #76]
  40ced4:	cmp	w0, #0x51
  40ced8:	b.eq	40cfd8 <ferror@plt+0x7538>  // b.none
  40cedc:	ldr	w0, [sp, #76]
  40cee0:	cmp	w0, #0x51
  40cee4:	b.gt	40cfa0 <ferror@plt+0x7500>
  40cee8:	ldr	w0, [sp, #76]
  40ceec:	cmp	w0, #0x4c
  40cef0:	b.eq	40cf7c <ferror@plt+0x74dc>  // b.none
  40cef4:	ldr	w0, [sp, #76]
  40cef8:	cmp	w0, #0x4c
  40cefc:	b.gt	40cfa0 <ferror@plt+0x7500>
  40cf00:	ldr	w0, [sp, #76]
  40cf04:	cmp	w0, #0x1b
  40cf08:	b.eq	40cfd8 <ferror@plt+0x7538>  // b.none
  40cf0c:	ldr	w0, [sp, #76]
  40cf10:	cmp	w0, #0x1b
  40cf14:	b.gt	40cfa0 <ferror@plt+0x7500>
  40cf18:	ldr	w0, [sp, #76]
  40cf1c:	cmp	w0, #0xa
  40cf20:	b.eq	40cf30 <ferror@plt+0x7490>  // b.none
  40cf24:	ldr	w0, [sp, #76]
  40cf28:	cmp	w0, #0xd
  40cf2c:	b.ne	40cfa0 <ferror@plt+0x7500>  // b.any
  40cf30:	ldr	x0, [sp, #40]
  40cf34:	ldr	x0, [x0, #24]
  40cf38:	ldr	x0, [x0, #48]
  40cf3c:	mov	x1, x0
  40cf40:	ldr	x0, [sp, #40]
  40cf44:	bl	408c54 <ferror@plt+0x31b4>
  40cf48:	str	x0, [sp, #64]
  40cf4c:	ldr	x0, [sp, #64]
  40cf50:	cmp	x0, #0x0
  40cf54:	b.eq	40cfe0 <ferror@plt+0x7540>  // b.none
  40cf58:	ldr	x0, [sp, #40]
  40cf5c:	ldr	x2, [x0]
  40cf60:	ldr	x0, [sp, #64]
  40cf64:	ldr	x0, [x0, #8]
  40cf68:	mov	x1, x0
  40cf6c:	mov	x0, x2
  40cf70:	bl	4058a0 <fdisk_create_disklabel@plt>
  40cf74:	str	w0, [sp, #108]
  40cf78:	b	40cfe0 <ferror@plt+0x7540>
  40cf7c:	ldr	x0, [sp, #40]
  40cf80:	bl	40c87c <ferror@plt+0x6ddc>
  40cf84:	str	w0, [sp, #108]
  40cf88:	ldr	w0, [sp, #108]
  40cf8c:	cmp	w0, #0x0
  40cf90:	b.eq	40cfe8 <ferror@plt+0x7548>  // b.none
  40cf94:	mov	w0, #0x1                   	// #1
  40cf98:	str	w0, [sp, #104]
  40cf9c:	nop
  40cfa0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40cfa4:	add	x0, x0, #0xc80
  40cfa8:	ldr	w0, [x0]
  40cfac:	cmp	w0, #0x0
  40cfb0:	b.eq	40cdf4 <ferror@plt+0x7354>  // b.none
  40cfb4:	b	40cfbc <ferror@plt+0x751c>
  40cfb8:	nop
  40cfbc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40cfc0:	add	x0, x0, #0xc80
  40cfc4:	ldr	w0, [x0]
  40cfc8:	cmp	w0, #0x0
  40cfcc:	b.eq	40cff0 <ferror@plt+0x7550>  // b.none
  40cfd0:	bl	40642c <ferror@plt+0x98c>
  40cfd4:	b	40cff4 <ferror@plt+0x7554>
  40cfd8:	nop
  40cfdc:	b	40cff4 <ferror@plt+0x7554>
  40cfe0:	nop
  40cfe4:	b	40cff4 <ferror@plt+0x7554>
  40cfe8:	nop
  40cfec:	b	40cff4 <ferror@plt+0x7554>
  40cff0:	nop
  40cff4:	ldr	x0, [sp, #40]
  40cff8:	bl	408634 <ferror@plt+0x2b94>
  40cffc:	ldr	x0, [sp, #80]
  40d000:	bl	405560 <free@plt>
  40d004:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40d008:	add	x0, x0, #0xc98
  40d00c:	ldr	w0, [x0]
  40d010:	and	w0, w0, #0x4
  40d014:	cmp	w0, #0x0
  40d018:	b.eq	40d064 <ferror@plt+0x75c4>  // b.none
  40d01c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40d020:	add	x0, x0, #0xc30
  40d024:	ldr	x19, [x0]
  40d028:	bl	405090 <getpid@plt>
  40d02c:	mov	w1, w0
  40d030:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d034:	add	x4, x0, #0x9c8
  40d038:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d03c:	add	x3, x0, #0x938
  40d040:	mov	w2, w1
  40d044:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d048:	add	x1, x0, #0x9a8
  40d04c:	mov	x0, x19
  40d050:	bl	405a20 <fprintf@plt>
  40d054:	ldr	w1, [sp, #108]
  40d058:	adrp	x0, 416000 <ferror@plt+0x10560>
  40d05c:	add	x0, x0, #0x2d0
  40d060:	bl	406038 <ferror@plt+0x598>
  40d064:	ldr	w0, [sp, #108]
  40d068:	ldr	x19, [sp, #16]
  40d06c:	ldp	x29, x30, [sp], #112
  40d070:	ret
  40d074:	stp	x29, x30, [sp, #-48]!
  40d078:	mov	x29, sp
  40d07c:	str	x19, [sp, #16]
  40d080:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40d084:	add	x0, x0, #0xc58
  40d088:	ldr	x0, [x0]
  40d08c:	bl	405a10 <werase@plt>
  40d090:	str	xzr, [sp, #40]
  40d094:	b	40d0f4 <ferror@plt+0x7654>
  40d098:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40d09c:	add	x0, x0, #0xc58
  40d0a0:	ldr	x0, [x0]
  40d0a4:	ldr	x1, [sp, #40]
  40d0a8:	mov	w2, #0x1                   	// #1
  40d0ac:	bl	4058c0 <wmove@plt>
  40d0b0:	cmn	w0, #0x1
  40d0b4:	b.eq	40d0e8 <ferror@plt+0x7648>  // b.none
  40d0b8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40d0bc:	add	x0, x0, #0xc58
  40d0c0:	ldr	x19, [x0]
  40d0c4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40d0c8:	add	x0, x0, #0x910
  40d0cc:	ldr	x1, [sp, #40]
  40d0d0:	ldr	x0, [x0, x1, lsl #3]
  40d0d4:	bl	4059f0 <gettext@plt>
  40d0d8:	mov	w2, #0xffffffff            	// #-1
  40d0dc:	mov	x1, x0
  40d0e0:	mov	x0, x19
  40d0e4:	bl	404f40 <waddnstr@plt>
  40d0e8:	ldr	x0, [sp, #40]
  40d0ec:	add	x0, x0, #0x1
  40d0f0:	str	x0, [sp, #40]
  40d0f4:	ldr	x0, [sp, #40]
  40d0f8:	cmp	x0, #0x1c
  40d0fc:	b.ls	40d098 <ferror@plt+0x75f8>  // b.plast
  40d100:	adrp	x0, 416000 <ferror@plt+0x10560>
  40d104:	add	x0, x0, #0x2f0
  40d108:	bl	4059f0 <gettext@plt>
  40d10c:	bl	407d80 <ferror@plt+0x22e0>
  40d110:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40d114:	add	x0, x0, #0xc58
  40d118:	ldr	x0, [x0]
  40d11c:	bl	405710 <wgetch@plt>
  40d120:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40d124:	add	x0, x0, #0xc80
  40d128:	ldr	w0, [x0]
  40d12c:	cmp	w0, #0x0
  40d130:	b.eq	40d138 <ferror@plt+0x7698>  // b.none
  40d134:	bl	40642c <ferror@plt+0x98c>
  40d138:	mov	w0, #0x0                   	// #0
  40d13c:	ldr	x19, [sp, #16]
  40d140:	ldp	x29, x30, [sp], #48
  40d144:	ret
  40d148:	stp	x29, x30, [sp, #-64]!
  40d14c:	mov	x29, sp
  40d150:	str	x0, [sp, #40]
  40d154:	str	x1, [sp, #32]
  40d158:	str	x2, [sp, #24]
  40d15c:	ldr	x0, [sp, #40]
  40d160:	bl	407158 <ferror@plt+0x16b8>
  40d164:	str	x0, [sp, #48]
  40d168:	str	xzr, [sp, #56]
  40d16c:	ldr	x0, [sp, #48]
  40d170:	cmp	x0, #0x0
  40d174:	b.ne	40d180 <ferror@plt+0x76e0>  // b.any
  40d178:	mov	w0, #0x0                   	// #0
  40d17c:	b	40d2f4 <ferror@plt+0x7854>
  40d180:	ldr	x0, [sp, #48]
  40d184:	bl	405770 <fdisk_partition_is_freespace@plt>
  40d188:	cmp	w0, #0x0
  40d18c:	b.eq	40d214 <ferror@plt+0x7774>  // b.none
  40d190:	ldr	x0, [sp, #56]
  40d194:	add	x1, x0, #0x1
  40d198:	str	x1, [sp, #56]
  40d19c:	ldr	x1, [sp, #32]
  40d1a0:	add	x0, x1, x0
  40d1a4:	mov	w1, #0x64                  	// #100
  40d1a8:	strb	w1, [x0]
  40d1ac:	ldr	x0, [sp, #56]
  40d1b0:	add	x1, x0, #0x1
  40d1b4:	str	x1, [sp, #56]
  40d1b8:	ldr	x1, [sp, #32]
  40d1bc:	add	x0, x1, x0
  40d1c0:	mov	w1, #0x74                  	// #116
  40d1c4:	strb	w1, [x0]
  40d1c8:	ldr	x0, [sp, #56]
  40d1cc:	add	x1, x0, #0x1
  40d1d0:	str	x1, [sp, #56]
  40d1d4:	ldr	x1, [sp, #32]
  40d1d8:	add	x0, x1, x0
  40d1dc:	mov	w1, #0x62                  	// #98
  40d1e0:	strb	w1, [x0]
  40d1e4:	ldr	x0, [sp, #56]
  40d1e8:	add	x1, x0, #0x1
  40d1ec:	str	x1, [sp, #56]
  40d1f0:	ldr	x1, [sp, #32]
  40d1f4:	add	x0, x1, x0
  40d1f8:	mov	w1, #0x72                  	// #114
  40d1fc:	strb	w1, [x0]
  40d200:	ldr	x0, [sp, #40]
  40d204:	ldr	x0, [x0, #24]
  40d208:	mov	w1, #0x6e                  	// #110
  40d20c:	str	w1, [x0, #56]
  40d210:	b	40d28c <ferror@plt+0x77ec>
  40d214:	ldr	x0, [sp, #40]
  40d218:	ldr	x0, [x0, #24]
  40d21c:	mov	w1, #0x71                  	// #113
  40d220:	str	w1, [x0, #56]
  40d224:	ldr	x0, [sp, #56]
  40d228:	add	x1, x0, #0x1
  40d22c:	str	x1, [sp, #56]
  40d230:	ldr	x1, [sp, #32]
  40d234:	add	x0, x1, x0
  40d238:	mov	w1, #0x6e                  	// #110
  40d23c:	strb	w1, [x0]
  40d240:	ldr	x0, [sp, #40]
  40d244:	ldr	x0, [x0]
  40d248:	mov	w1, #0x2                   	// #2
  40d24c:	bl	404d40 <fdisk_is_labeltype@plt>
  40d250:	cmp	w0, #0x0
  40d254:	b.ne	40d28c <ferror@plt+0x77ec>  // b.any
  40d258:	ldr	x0, [sp, #40]
  40d25c:	ldr	x0, [x0]
  40d260:	mov	w1, #0x8                   	// #8
  40d264:	bl	404d40 <fdisk_is_labeltype@plt>
  40d268:	cmp	w0, #0x0
  40d26c:	b.ne	40d28c <ferror@plt+0x77ec>  // b.any
  40d270:	ldr	x0, [sp, #56]
  40d274:	add	x1, x0, #0x1
  40d278:	str	x1, [sp, #56]
  40d27c:	ldr	x1, [sp, #32]
  40d280:	add	x0, x1, x0
  40d284:	mov	w1, #0x62                  	// #98
  40d288:	strb	w1, [x0]
  40d28c:	ldr	x0, [sp, #40]
  40d290:	ldrb	w0, [x0, #136]
  40d294:	and	w0, w0, #0x1
  40d298:	and	w0, w0, #0xff
  40d29c:	cmp	w0, #0x0
  40d2a0:	b.ne	40d2c0 <ferror@plt+0x7820>  // b.any
  40d2a4:	ldr	x0, [sp, #56]
  40d2a8:	add	x1, x0, #0x1
  40d2ac:	str	x1, [sp, #56]
  40d2b0:	ldr	x1, [sp, #32]
  40d2b4:	add	x0, x1, x0
  40d2b8:	mov	w1, #0x73                  	// #115
  40d2bc:	strb	w1, [x0]
  40d2c0:	ldr	x0, [sp, #40]
  40d2c4:	ldr	x0, [x0]
  40d2c8:	bl	404df0 <fdisk_is_readonly@plt>
  40d2cc:	cmp	w0, #0x0
  40d2d0:	b.eq	40d2f0 <ferror@plt+0x7850>  // b.none
  40d2d4:	ldr	x0, [sp, #56]
  40d2d8:	add	x1, x0, #0x1
  40d2dc:	str	x1, [sp, #56]
  40d2e0:	ldr	x1, [sp, #32]
  40d2e4:	add	x0, x1, x0
  40d2e8:	mov	w1, #0x57                  	// #87
  40d2ec:	strb	w1, [x0]
  40d2f0:	ldr	x0, [sp, #56]
  40d2f4:	ldp	x29, x30, [sp], #64
  40d2f8:	ret
  40d2fc:	stp	x29, x30, [sp, #-288]!
  40d300:	mov	x29, sp
  40d304:	str	x19, [sp, #16]
  40d308:	str	x0, [sp, #40]
  40d30c:	str	w1, [sp, #36]
  40d310:	str	wzr, [sp, #284]
  40d314:	ldr	x0, [sp, #40]
  40d318:	ldrb	w0, [x0, #136]
  40d31c:	ubfx	x0, x0, #0, #1
  40d320:	and	w0, w0, #0xff
  40d324:	str	w0, [sp, #260]
  40d328:	str	xzr, [sp, #272]
  40d32c:	str	xzr, [sp, #264]
  40d330:	ldr	x0, [sp, #40]
  40d334:	cmp	x0, #0x0
  40d338:	b.ne	40d35c <ferror@plt+0x78bc>  // b.any
  40d33c:	adrp	x0, 417000 <ferror@plt+0x11560>
  40d340:	add	x3, x0, #0x0
  40d344:	mov	w2, #0x8db                 	// #2267
  40d348:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d34c:	add	x1, x0, #0x980
  40d350:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d354:	add	x0, x0, #0x998
  40d358:	bl	405910 <__assert_fail@plt>
  40d35c:	ldr	x0, [sp, #40]
  40d360:	ldr	x0, [x0]
  40d364:	cmp	x0, #0x0
  40d368:	b.ne	40d38c <ferror@plt+0x78ec>  // b.any
  40d36c:	adrp	x0, 417000 <ferror@plt+0x11560>
  40d370:	add	x3, x0, #0x0
  40d374:	mov	w2, #0x8dc                 	// #2268
  40d378:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d37c:	add	x1, x0, #0x980
  40d380:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d384:	add	x0, x0, #0xa20
  40d388:	bl	405910 <__assert_fail@plt>
  40d38c:	ldr	x0, [sp, #40]
  40d390:	ldr	x0, [x0, #24]
  40d394:	cmp	x0, #0x0
  40d398:	b.ne	40d3bc <ferror@plt+0x791c>  // b.any
  40d39c:	adrp	x0, 417000 <ferror@plt+0x11560>
  40d3a0:	add	x3, x0, #0x0
  40d3a4:	mov	w2, #0x8dd                 	// #2269
  40d3a8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d3ac:	add	x1, x0, #0x980
  40d3b0:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d3b4:	add	x0, x0, #0xaf0
  40d3b8:	bl	405910 <__assert_fail@plt>
  40d3bc:	ldr	w0, [sp, #36]
  40d3c0:	cmp	w0, #0x0
  40d3c4:	b.ne	40d408 <ferror@plt+0x7968>  // b.any
  40d3c8:	ldr	x0, [sp, #40]
  40d3cc:	ldr	x0, [x0, #24]
  40d3d0:	ldr	x0, [x0, #48]
  40d3d4:	mov	x1, x0
  40d3d8:	ldr	x0, [sp, #40]
  40d3dc:	bl	408c54 <ferror@plt+0x31b4>
  40d3e0:	str	x0, [sp, #248]
  40d3e4:	ldr	x0, [sp, #248]
  40d3e8:	cmp	x0, #0x0
  40d3ec:	b.ne	40d3f8 <ferror@plt+0x7958>  // b.any
  40d3f0:	mov	w0, #0x0                   	// #0
  40d3f4:	b	40ddfc <ferror@plt+0x835c>
  40d3f8:	ldr	x0, [sp, #248]
  40d3fc:	ldr	w0, [x0]
  40d400:	str	w0, [sp, #36]
  40d404:	b	40d42c <ferror@plt+0x798c>
  40d408:	ldr	w0, [sp, #36]
  40d40c:	cmp	w0, #0x77
  40d410:	b.eq	40d42c <ferror@plt+0x798c>  // b.none
  40d414:	ldr	w0, [sp, #36]
  40d418:	cmp	w0, #0x57
  40d41c:	b.eq	40d42c <ferror@plt+0x798c>  // b.none
  40d420:	ldr	w0, [sp, #36]
  40d424:	bl	405930 <tolower@plt>
  40d428:	str	w0, [sp, #36]
  40d42c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40d430:	add	x0, x0, #0xc98
  40d434:	ldr	w0, [x0]
  40d438:	and	w0, w0, #0x8
  40d43c:	cmp	w0, #0x0
  40d440:	b.eq	40d48c <ferror@plt+0x79ec>  // b.none
  40d444:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40d448:	add	x0, x0, #0xc30
  40d44c:	ldr	x19, [x0]
  40d450:	bl	405090 <getpid@plt>
  40d454:	mov	w1, w0
  40d458:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d45c:	add	x4, x0, #0xb18
  40d460:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d464:	add	x3, x0, #0x938
  40d468:	mov	w2, w1
  40d46c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d470:	add	x1, x0, #0x9a8
  40d474:	mov	x0, x19
  40d478:	bl	405a20 <fprintf@plt>
  40d47c:	ldr	w1, [sp, #36]
  40d480:	adrp	x0, 416000 <ferror@plt+0x10560>
  40d484:	add	x0, x0, #0x310
  40d488:	bl	406038 <ferror@plt+0x598>
  40d48c:	ldr	x0, [sp, #40]
  40d490:	ldr	x0, [x0, #24]
  40d494:	ldr	x0, [x0, #16]
  40d498:	cmp	x0, #0x0
  40d49c:	b.eq	40d524 <ferror@plt+0x7a84>  // b.none
  40d4a0:	ldr	x0, [sp, #40]
  40d4a4:	ldr	x0, [x0, #24]
  40d4a8:	ldr	x0, [x0, #16]
  40d4ac:	ldr	w1, [sp, #36]
  40d4b0:	bl	405640 <strchr@plt>
  40d4b4:	cmp	x0, #0x0
  40d4b8:	b.eq	40d524 <ferror@plt+0x7a84>  // b.none
  40d4bc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40d4c0:	add	x0, x0, #0xc98
  40d4c4:	ldr	w0, [x0]
  40d4c8:	and	w0, w0, #0x8
  40d4cc:	cmp	w0, #0x0
  40d4d0:	b.eq	40d51c <ferror@plt+0x7a7c>  // b.none
  40d4d4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40d4d8:	add	x0, x0, #0xc30
  40d4dc:	ldr	x19, [x0]
  40d4e0:	bl	405090 <getpid@plt>
  40d4e4:	mov	w1, w0
  40d4e8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d4ec:	add	x4, x0, #0xb18
  40d4f0:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d4f4:	add	x3, x0, #0x938
  40d4f8:	mov	w2, w1
  40d4fc:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d500:	add	x1, x0, #0x9a8
  40d504:	mov	x0, x19
  40d508:	bl	405a20 <fprintf@plt>
  40d50c:	ldr	w1, [sp, #36]
  40d510:	adrp	x0, 416000 <ferror@plt+0x10560>
  40d514:	add	x0, x0, #0x330
  40d518:	bl	406038 <ferror@plt+0x598>
  40d51c:	mov	w0, #0x0                   	// #0
  40d520:	b	40ddfc <ferror@plt+0x835c>
  40d524:	ldr	x0, [sp, #40]
  40d528:	bl	407158 <ferror@plt+0x16b8>
  40d52c:	str	x0, [sp, #240]
  40d530:	ldr	x0, [sp, #240]
  40d534:	cmp	x0, #0x0
  40d538:	b.ne	40d544 <ferror@plt+0x7aa4>  // b.any
  40d53c:	mov	w0, #0xffffffea            	// #-22
  40d540:	b	40ddfc <ferror@plt+0x835c>
  40d544:	ldr	x0, [sp, #240]
  40d548:	bl	405270 <fdisk_partition_get_partno@plt>
  40d54c:	str	x0, [sp, #232]
  40d550:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40d554:	add	x0, x0, #0xc98
  40d558:	ldr	w0, [x0]
  40d55c:	and	w0, w0, #0x8
  40d560:	cmp	w0, #0x0
  40d564:	b.eq	40d5b0 <ferror@plt+0x7b10>  // b.none
  40d568:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40d56c:	add	x0, x0, #0xc30
  40d570:	ldr	x19, [x0]
  40d574:	bl	405090 <getpid@plt>
  40d578:	mov	w1, w0
  40d57c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d580:	add	x4, x0, #0xb18
  40d584:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d588:	add	x3, x0, #0x938
  40d58c:	mov	w2, w1
  40d590:	adrp	x0, 415000 <ferror@plt+0xf560>
  40d594:	add	x1, x0, #0x9a8
  40d598:	mov	x0, x19
  40d59c:	bl	405a20 <fprintf@plt>
  40d5a0:	ldr	x1, [sp, #240]
  40d5a4:	adrp	x0, 416000 <ferror@plt+0x10560>
  40d5a8:	add	x0, x0, #0x340
  40d5ac:	bl	406038 <ferror@plt+0x598>
  40d5b0:	bl	408038 <ferror@plt+0x2598>
  40d5b4:	bl	407ec4 <ferror@plt+0x2424>
  40d5b8:	ldr	w0, [sp, #36]
  40d5bc:	cmp	w0, #0x14a
  40d5c0:	b.eq	40d760 <ferror@plt+0x7cc0>  // b.none
  40d5c4:	ldr	w0, [sp, #36]
  40d5c8:	cmp	w0, #0x14a
  40d5cc:	b.gt	40dd08 <ferror@plt+0x8268>
  40d5d0:	ldr	w0, [sp, #36]
  40d5d4:	cmp	w0, #0x75
  40d5d8:	b.eq	40db8c <ferror@plt+0x80ec>  // b.none
  40d5dc:	ldr	w0, [sp, #36]
  40d5e0:	cmp	w0, #0x75
  40d5e4:	b.gt	40dd08 <ferror@plt+0x8268>
  40d5e8:	ldr	w0, [sp, #36]
  40d5ec:	cmp	w0, #0x74
  40d5f0:	b.eq	40d944 <ferror@plt+0x7ea4>  // b.none
  40d5f4:	ldr	w0, [sp, #36]
  40d5f8:	cmp	w0, #0x74
  40d5fc:	b.gt	40dd08 <ferror@plt+0x8268>
  40d600:	ldr	w0, [sp, #36]
  40d604:	cmp	w0, #0x73
  40d608:	b.eq	40db5c <ferror@plt+0x80bc>  // b.none
  40d60c:	ldr	w0, [sp, #36]
  40d610:	cmp	w0, #0x73
  40d614:	b.gt	40dd08 <ferror@plt+0x8268>
  40d618:	ldr	w0, [sp, #36]
  40d61c:	cmp	w0, #0x72
  40d620:	b.eq	40d9d4 <ferror@plt+0x7f34>  // b.none
  40d624:	ldr	w0, [sp, #36]
  40d628:	cmp	w0, #0x72
  40d62c:	b.gt	40dd08 <ferror@plt+0x8268>
  40d630:	ldr	w0, [sp, #36]
  40d634:	cmp	w0, #0x71
  40d638:	b.eq	40d93c <ferror@plt+0x7e9c>  // b.none
  40d63c:	ldr	w0, [sp, #36]
  40d640:	cmp	w0, #0x71
  40d644:	b.gt	40dd08 <ferror@plt+0x8268>
  40d648:	ldr	w0, [sp, #36]
  40d64c:	cmp	w0, #0x6e
  40d650:	b.eq	40d7b8 <ferror@plt+0x7d18>  // b.none
  40d654:	ldr	w0, [sp, #36]
  40d658:	cmp	w0, #0x6e
  40d65c:	b.gt	40dd08 <ferror@plt+0x8268>
  40d660:	ldr	w0, [sp, #36]
  40d664:	cmp	w0, #0x68
  40d668:	b.eq	40d7a8 <ferror@plt+0x7d08>  // b.none
  40d66c:	ldr	w0, [sp, #36]
  40d670:	cmp	w0, #0x68
  40d674:	b.gt	40dd08 <ferror@plt+0x8268>
  40d678:	ldr	w0, [sp, #36]
  40d67c:	cmp	w0, #0x64
  40d680:	b.eq	40d760 <ferror@plt+0x7cc0>  // b.none
  40d684:	ldr	w0, [sp, #36]
  40d688:	cmp	w0, #0x64
  40d68c:	b.gt	40dd08 <ferror@plt+0x8268>
  40d690:	ldr	w0, [sp, #36]
  40d694:	cmp	w0, #0x62
  40d698:	b.eq	40d6c4 <ferror@plt+0x7c24>  // b.none
  40d69c:	ldr	w0, [sp, #36]
  40d6a0:	cmp	w0, #0x62
  40d6a4:	b.gt	40dd08 <ferror@plt+0x8268>
  40d6a8:	ldr	w0, [sp, #36]
  40d6ac:	cmp	w0, #0x3f
  40d6b0:	b.eq	40d7a8 <ferror@plt+0x7d08>  // b.none
  40d6b4:	ldr	w0, [sp, #36]
  40d6b8:	cmp	w0, #0x57
  40d6bc:	b.eq	40db98 <ferror@plt+0x80f8>  // b.none
  40d6c0:	b	40dd08 <ferror@plt+0x8268>
  40d6c4:	ldr	x0, [sp, #40]
  40d6c8:	ldr	x0, [x0]
  40d6cc:	mov	w1, #0x2                   	// #2
  40d6d0:	bl	404d40 <fdisk_is_labeltype@plt>
  40d6d4:	cmp	w0, #0x0
  40d6d8:	b.ne	40d6f4 <ferror@plt+0x7c54>  // b.any
  40d6dc:	ldr	x0, [sp, #40]
  40d6e0:	ldr	x0, [x0]
  40d6e4:	mov	w1, #0x8                   	// #8
  40d6e8:	bl	404d40 <fdisk_is_labeltype@plt>
  40d6ec:	cmp	w0, #0x0
  40d6f0:	b.eq	40d6fc <ferror@plt+0x7c5c>  // b.none
  40d6f4:	mov	w0, #0x1                   	// #1
  40d6f8:	b	40d700 <ferror@plt+0x7c60>
  40d6fc:	mov	w0, #0x0                   	// #0
  40d700:	str	w0, [sp, #140]
  40d704:	ldr	w0, [sp, #140]
  40d708:	cmp	w0, #0x0
  40d70c:	b.eq	40d748 <ferror@plt+0x7ca8>  // b.none
  40d710:	ldr	x0, [sp, #40]
  40d714:	ldr	x0, [x0]
  40d718:	ldrsw	x1, [sp, #140]
  40d71c:	mov	x2, x1
  40d720:	ldr	x1, [sp, #232]
  40d724:	bl	405280 <fdisk_toggle_partition_flag@plt>
  40d728:	cmp	w0, #0x0
  40d72c:	b.eq	40d748 <ferror@plt+0x7ca8>  // b.none
  40d730:	adrp	x0, 416000 <ferror@plt+0x10560>
  40d734:	add	x0, x0, #0x358
  40d738:	bl	4059f0 <gettext@plt>
  40d73c:	str	x0, [sp, #264]
  40d740:	nop
  40d744:	b	40dd10 <ferror@plt+0x8270>
  40d748:	ldr	w0, [sp, #140]
  40d74c:	cmp	w0, #0x0
  40d750:	b.eq	40dd10 <ferror@plt+0x8270>  // b.none
  40d754:	mov	w0, #0x1                   	// #1
  40d758:	str	w0, [sp, #284]
  40d75c:	b	40dd10 <ferror@plt+0x8270>
  40d760:	ldr	x0, [sp, #40]
  40d764:	ldr	x0, [x0]
  40d768:	ldr	x1, [sp, #232]
  40d76c:	bl	404c90 <fdisk_delete_partition@plt>
  40d770:	cmp	w0, #0x0
  40d774:	b.eq	40d78c <ferror@plt+0x7cec>  // b.none
  40d778:	adrp	x0, 416000 <ferror@plt+0x10560>
  40d77c:	add	x0, x0, #0x378
  40d780:	bl	4059f0 <gettext@plt>
  40d784:	str	x0, [sp, #264]
  40d788:	b	40d79c <ferror@plt+0x7cfc>
  40d78c:	adrp	x0, 416000 <ferror@plt+0x10560>
  40d790:	add	x0, x0, #0x398
  40d794:	bl	4059f0 <gettext@plt>
  40d798:	str	x0, [sp, #272]
  40d79c:	mov	w0, #0x1                   	// #1
  40d7a0:	str	w0, [sp, #284]
  40d7a4:	b	40dd3c <ferror@plt+0x829c>
  40d7a8:	bl	40d074 <ferror@plt+0x75d4>
  40d7ac:	mov	w0, #0x1                   	// #1
  40d7b0:	str	w0, [sp, #284]
  40d7b4:	b	40dd3c <ferror@plt+0x829c>
  40d7b8:	str	wzr, [sp, #124]
  40d7bc:	ldr	x0, [sp, #240]
  40d7c0:	bl	405770 <fdisk_partition_is_freespace@plt>
  40d7c4:	cmp	w0, #0x0
  40d7c8:	b.eq	40d7dc <ferror@plt+0x7d3c>  // b.none
  40d7cc:	ldr	x0, [sp, #240]
  40d7d0:	bl	4057c0 <fdisk_partition_has_start@plt>
  40d7d4:	cmp	w0, #0x0
  40d7d8:	b.ne	40d7e4 <ferror@plt+0x7d44>  // b.any
  40d7dc:	mov	w0, #0xffffffea            	// #-22
  40d7e0:	b	40ddfc <ferror@plt+0x835c>
  40d7e4:	ldr	x0, [sp, #240]
  40d7e8:	bl	404c60 <fdisk_partition_get_start@plt>
  40d7ec:	str	x0, [sp, #176]
  40d7f0:	ldr	x0, [sp, #240]
  40d7f4:	bl	404ce0 <fdisk_partition_get_size@plt>
  40d7f8:	mov	x19, x0
  40d7fc:	ldr	x0, [sp, #40]
  40d800:	ldr	x0, [x0]
  40d804:	bl	4056d0 <fdisk_get_sector_size@plt>
  40d808:	mul	x0, x19, x0
  40d80c:	str	x0, [sp, #168]
  40d810:	ldr	x0, [sp, #168]
  40d814:	str	x0, [sp, #160]
  40d818:	ldr	x0, [sp, #160]
  40d81c:	str	x0, [sp, #128]
  40d820:	adrp	x0, 416000 <ferror@plt+0x10560>
  40d824:	add	x0, x0, #0x3b8
  40d828:	bl	4059f0 <gettext@plt>
  40d82c:	mov	x19, x0
  40d830:	ldr	x0, [sp, #40]
  40d834:	ldr	x0, [x0]
  40d838:	bl	4056d0 <fdisk_get_sector_size@plt>
  40d83c:	mov	x2, x0
  40d840:	add	x1, sp, #0x7c
  40d844:	add	x0, sp, #0x80
  40d848:	mov	x5, x1
  40d84c:	ldr	x4, [sp, #160]
  40d850:	mov	x3, x2
  40d854:	mov	x2, x0
  40d858:	mov	x1, x19
  40d85c:	ldr	x0, [sp, #40]
  40d860:	bl	40bfe0 <ferror@plt+0x6540>
  40d864:	mov	w1, w0
  40d868:	mov	w0, #0xffffec78            	// #-5000
  40d86c:	cmp	w1, w0
  40d870:	b.eq	40dd18 <ferror@plt+0x8278>  // b.none
  40d874:	ldr	x19, [sp, #128]
  40d878:	ldr	x0, [sp, #40]
  40d87c:	ldr	x0, [x0]
  40d880:	bl	4056d0 <fdisk_get_sector_size@plt>
  40d884:	udiv	x0, x19, x0
  40d888:	str	x0, [sp, #152]
  40d88c:	bl	4056a0 <fdisk_new_partition@plt>
  40d890:	str	x0, [sp, #144]
  40d894:	ldr	x0, [sp, #144]
  40d898:	cmp	x0, #0x0
  40d89c:	b.ne	40d8a8 <ferror@plt+0x7e08>  // b.any
  40d8a0:	mov	w0, #0xfffffff4            	// #-12
  40d8a4:	b	40ddfc <ferror@plt+0x835c>
  40d8a8:	ldr	x0, [sp, #128]
  40d8ac:	ldr	x1, [sp, #168]
  40d8b0:	cmp	x1, x0
  40d8b4:	b.ne	40d8c8 <ferror@plt+0x7e28>  // b.any
  40d8b8:	mov	w1, #0x1                   	// #1
  40d8bc:	ldr	x0, [sp, #144]
  40d8c0:	bl	404d10 <fdisk_partition_end_follow_default@plt>
  40d8c4:	b	40d8d4 <ferror@plt+0x7e34>
  40d8c8:	ldr	x1, [sp, #152]
  40d8cc:	ldr	x0, [sp, #144]
  40d8d0:	bl	405860 <fdisk_partition_set_size@plt>
  40d8d4:	ldr	w0, [sp, #124]
  40d8d8:	cmp	w0, #0x0
  40d8dc:	b.eq	40d8ec <ferror@plt+0x7e4c>  // b.none
  40d8e0:	mov	w1, #0x1                   	// #1
  40d8e4:	ldr	x0, [sp, #240]
  40d8e8:	bl	404fd0 <fdisk_partition_size_explicit@plt>
  40d8ec:	ldr	x1, [sp, #176]
  40d8f0:	ldr	x0, [sp, #144]
  40d8f4:	bl	404bd0 <fdisk_partition_set_start@plt>
  40d8f8:	mov	w1, #0x1                   	// #1
  40d8fc:	ldr	x0, [sp, #144]
  40d900:	bl	404ea0 <fdisk_partition_partno_follow_default@plt>
  40d904:	ldr	x0, [sp, #40]
  40d908:	ldr	x0, [x0]
  40d90c:	mov	x2, #0x0                   	// #0
  40d910:	ldr	x1, [sp, #144]
  40d914:	bl	4055c0 <fdisk_add_partition@plt>
  40d918:	str	w0, [sp, #188]
  40d91c:	ldr	x0, [sp, #144]
  40d920:	bl	405140 <fdisk_unref_partition@plt>
  40d924:	ldr	w0, [sp, #188]
  40d928:	cmp	w0, #0x0
  40d92c:	b.ne	40dd20 <ferror@plt+0x8280>  // b.any
  40d930:	mov	w0, #0x1                   	// #1
  40d934:	str	w0, [sp, #284]
  40d938:	b	40dd20 <ferror@plt+0x8280>
  40d93c:	mov	w0, #0x1                   	// #1
  40d940:	b	40ddfc <ferror@plt+0x835c>
  40d944:	ldr	x0, [sp, #240]
  40d948:	bl	405770 <fdisk_partition_is_freespace@plt>
  40d94c:	cmp	w0, #0x0
  40d950:	b.eq	40d95c <ferror@plt+0x7ebc>  // b.none
  40d954:	mov	w0, #0xffffffea            	// #-22
  40d958:	b	40ddfc <ferror@plt+0x835c>
  40d95c:	ldr	x0, [sp, #240]
  40d960:	bl	405870 <fdisk_partition_get_type@plt>
  40d964:	str	x0, [sp, #224]
  40d968:	ldr	x1, [sp, #224]
  40d96c:	ldr	x0, [sp, #40]
  40d970:	bl	40c400 <ferror@plt+0x6960>
  40d974:	str	x0, [sp, #224]
  40d978:	mov	w0, #0x1                   	// #1
  40d97c:	str	w0, [sp, #284]
  40d980:	ldr	x0, [sp, #224]
  40d984:	cmp	x0, #0x0
  40d988:	b.eq	40d9c0 <ferror@plt+0x7f20>  // b.none
  40d98c:	ldr	x0, [sp, #40]
  40d990:	ldr	x0, [x0]
  40d994:	ldr	x2, [sp, #224]
  40d998:	ldr	x1, [sp, #232]
  40d99c:	bl	405070 <fdisk_set_partition_type@plt>
  40d9a0:	cmp	w0, #0x0
  40d9a4:	b.ne	40d9c0 <ferror@plt+0x7f20>  // b.any
  40d9a8:	adrp	x0, 416000 <ferror@plt+0x10560>
  40d9ac:	add	x0, x0, #0x3d0
  40d9b0:	bl	4059f0 <gettext@plt>
  40d9b4:	str	x0, [sp, #272]
  40d9b8:	nop
  40d9bc:	b	40dd3c <ferror@plt+0x829c>
  40d9c0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40d9c4:	add	x0, x0, #0x3f0
  40d9c8:	bl	4059f0 <gettext@plt>
  40d9cc:	str	x0, [sp, #272]
  40d9d0:	b	40dd3c <ferror@plt+0x829c>
  40d9d4:	ldr	x0, [sp, #240]
  40d9d8:	bl	405770 <fdisk_partition_is_freespace@plt>
  40d9dc:	cmp	w0, #0x0
  40d9e0:	b.ne	40d9f4 <ferror@plt+0x7f54>  // b.any
  40d9e4:	ldr	x0, [sp, #240]
  40d9e8:	bl	4057c0 <fdisk_partition_has_start@plt>
  40d9ec:	cmp	w0, #0x0
  40d9f0:	b.ne	40d9fc <ferror@plt+0x7f5c>  // b.any
  40d9f4:	mov	w0, #0xffffffea            	// #-22
  40d9f8:	b	40ddfc <ferror@plt+0x835c>
  40d9fc:	ldr	x0, [sp, #240]
  40da00:	bl	404ce0 <fdisk_partition_get_size@plt>
  40da04:	str	x0, [sp, #112]
  40da08:	ldr	x0, [sp, #40]
  40da0c:	ldr	x2, [x0, #8]
  40da10:	ldr	x0, [sp, #40]
  40da14:	ldr	x0, [x0, #80]
  40da18:	add	x0, x0, #0x1
  40da1c:	mov	x1, x0
  40da20:	mov	x0, x2
  40da24:	bl	404e90 <fdisk_table_get_partition@plt>
  40da28:	str	x0, [sp, #216]
  40da2c:	ldr	x0, [sp, #216]
  40da30:	cmp	x0, #0x0
  40da34:	b.eq	40da60 <ferror@plt+0x7fc0>  // b.none
  40da38:	ldr	x0, [sp, #216]
  40da3c:	bl	405770 <fdisk_partition_is_freespace@plt>
  40da40:	cmp	w0, #0x0
  40da44:	b.eq	40da60 <ferror@plt+0x7fc0>  // b.none
  40da48:	ldr	x0, [sp, #216]
  40da4c:	bl	404ce0 <fdisk_partition_get_size@plt>
  40da50:	mov	x1, x0
  40da54:	ldr	x0, [sp, #112]
  40da58:	add	x0, x1, x0
  40da5c:	str	x0, [sp, #112]
  40da60:	ldr	x0, [sp, #40]
  40da64:	ldr	x0, [x0]
  40da68:	bl	4056d0 <fdisk_get_sector_size@plt>
  40da6c:	mov	x1, x0
  40da70:	ldr	x0, [sp, #112]
  40da74:	mul	x0, x1, x0
  40da78:	str	x0, [sp, #112]
  40da7c:	ldr	x0, [sp, #112]
  40da80:	str	x0, [sp, #208]
  40da84:	adrp	x0, 416000 <ferror@plt+0x10560>
  40da88:	add	x0, x0, #0x418
  40da8c:	bl	4059f0 <gettext@plt>
  40da90:	mov	x19, x0
  40da94:	ldr	x0, [sp, #40]
  40da98:	ldr	x0, [x0]
  40da9c:	bl	4056d0 <fdisk_get_sector_size@plt>
  40daa0:	mov	x1, x0
  40daa4:	add	x0, sp, #0x70
  40daa8:	mov	x5, #0x0                   	// #0
  40daac:	ldr	x4, [sp, #208]
  40dab0:	mov	x3, x1
  40dab4:	mov	x2, x0
  40dab8:	mov	x1, x19
  40dabc:	ldr	x0, [sp, #40]
  40dac0:	bl	40bfe0 <ferror@plt+0x6540>
  40dac4:	mov	w1, w0
  40dac8:	mov	w0, #0xffffec78            	// #-5000
  40dacc:	cmp	w1, w0
  40dad0:	b.eq	40dd28 <ferror@plt+0x8288>  // b.none
  40dad4:	ldr	x19, [sp, #112]
  40dad8:	ldr	x0, [sp, #40]
  40dadc:	ldr	x0, [x0]
  40dae0:	bl	4056d0 <fdisk_get_sector_size@plt>
  40dae4:	udiv	x0, x19, x0
  40dae8:	str	x0, [sp, #200]
  40daec:	bl	4056a0 <fdisk_new_partition@plt>
  40daf0:	str	x0, [sp, #192]
  40daf4:	ldr	x0, [sp, #192]
  40daf8:	cmp	x0, #0x0
  40dafc:	b.ne	40db08 <ferror@plt+0x8068>  // b.any
  40db00:	mov	w0, #0xfffffff4            	// #-12
  40db04:	b	40ddfc <ferror@plt+0x835c>
  40db08:	ldr	x1, [sp, #200]
  40db0c:	ldr	x0, [sp, #192]
  40db10:	bl	405860 <fdisk_partition_set_size@plt>
  40db14:	ldr	x0, [sp, #40]
  40db18:	ldr	x0, [x0]
  40db1c:	ldr	x2, [sp, #192]
  40db20:	ldr	x1, [sp, #232]
  40db24:	bl	405310 <fdisk_set_partition@plt>
  40db28:	str	w0, [sp, #188]
  40db2c:	ldr	x0, [sp, #192]
  40db30:	bl	405140 <fdisk_unref_partition@plt>
  40db34:	ldr	w0, [sp, #188]
  40db38:	cmp	w0, #0x0
  40db3c:	b.ne	40dd30 <ferror@plt+0x8290>  // b.any
  40db40:	mov	w0, #0x1                   	// #1
  40db44:	str	w0, [sp, #284]
  40db48:	adrp	x0, 416000 <ferror@plt+0x10560>
  40db4c:	add	x0, x0, #0x428
  40db50:	bl	4059f0 <gettext@plt>
  40db54:	str	x0, [sp, #272]
  40db58:	b	40dd30 <ferror@plt+0x8290>
  40db5c:	ldr	x0, [sp, #40]
  40db60:	ldrb	w0, [x0, #136]
  40db64:	and	w0, w0, #0x1
  40db68:	and	w0, w0, #0xff
  40db6c:	cmp	w0, #0x0
  40db70:	b.eq	40dd38 <ferror@plt+0x8298>  // b.none
  40db74:	ldr	x0, [sp, #40]
  40db78:	ldr	x0, [x0]
  40db7c:	bl	404c50 <fdisk_reorder_partitions@plt>
  40db80:	mov	w0, #0x1                   	// #1
  40db84:	str	w0, [sp, #284]
  40db88:	b	40dd38 <ferror@plt+0x8298>
  40db8c:	ldr	x0, [sp, #40]
  40db90:	bl	40ca04 <ferror@plt+0x6f64>
  40db94:	b	40dd3c <ferror@plt+0x829c>
  40db98:	stp	xzr, xzr, [sp, #48]
  40db9c:	stp	xzr, xzr, [sp, #64]
  40dba0:	stp	xzr, xzr, [sp, #80]
  40dba4:	stp	xzr, xzr, [sp, #96]
  40dba8:	ldr	x0, [sp, #40]
  40dbac:	ldr	x0, [x0]
  40dbb0:	bl	404df0 <fdisk_is_readonly@plt>
  40dbb4:	cmp	w0, #0x0
  40dbb8:	b.eq	40dbd0 <ferror@plt+0x8130>  // b.none
  40dbbc:	adrp	x0, 416000 <ferror@plt+0x10560>
  40dbc0:	add	x0, x0, #0x440
  40dbc4:	bl	4059f0 <gettext@plt>
  40dbc8:	str	x0, [sp, #264]
  40dbcc:	b	40dd3c <ferror@plt+0x829c>
  40dbd0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40dbd4:	add	x0, x0, #0x468
  40dbd8:	bl	4059f0 <gettext@plt>
  40dbdc:	mov	x19, x0
  40dbe0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40dbe4:	add	x0, x0, #0x4a8
  40dbe8:	bl	4059f0 <gettext@plt>
  40dbec:	mov	x1, x0
  40dbf0:	add	x0, sp, #0x30
  40dbf4:	mov	x3, #0x40                  	// #64
  40dbf8:	mov	x2, x0
  40dbfc:	mov	x0, x19
  40dc00:	bl	40ba28 <ferror@plt+0x5f88>
  40dc04:	str	w0, [sp, #188]
  40dc08:	mov	w0, #0x1                   	// #1
  40dc0c:	str	w0, [sp, #284]
  40dc10:	ldr	w0, [sp, #188]
  40dc14:	cmp	w0, #0x0
  40dc18:	b.le	40dc58 <ferror@plt+0x81b8>
  40dc1c:	add	x2, sp, #0x30
  40dc20:	adrp	x0, 415000 <ferror@plt+0xf560>
  40dc24:	add	x1, x0, #0xf58
  40dc28:	mov	x0, x2
  40dc2c:	bl	4052c0 <strcasecmp@plt>
  40dc30:	cmp	w0, #0x0
  40dc34:	b.eq	40dc6c <ferror@plt+0x81cc>  // b.none
  40dc38:	adrp	x0, 415000 <ferror@plt+0xf560>
  40dc3c:	add	x0, x0, #0xf58
  40dc40:	bl	4059f0 <gettext@plt>
  40dc44:	mov	x1, x0
  40dc48:	add	x0, sp, #0x30
  40dc4c:	bl	4052c0 <strcasecmp@plt>
  40dc50:	cmp	w0, #0x0
  40dc54:	b.eq	40dc6c <ferror@plt+0x81cc>  // b.none
  40dc58:	adrp	x0, 416000 <ferror@plt+0x10560>
  40dc5c:	add	x0, x0, #0x4e0
  40dc60:	bl	4059f0 <gettext@plt>
  40dc64:	str	x0, [sp, #272]
  40dc68:	b	40dd3c <ferror@plt+0x829c>
  40dc6c:	ldr	x0, [sp, #40]
  40dc70:	ldr	x0, [x0]
  40dc74:	bl	404f60 <fdisk_write_disklabel@plt>
  40dc78:	str	w0, [sp, #188]
  40dc7c:	ldr	w0, [sp, #188]
  40dc80:	cmp	w0, #0x0
  40dc84:	b.eq	40dc9c <ferror@plt+0x81fc>  // b.none
  40dc88:	adrp	x0, 416000 <ferror@plt+0x10560>
  40dc8c:	add	x0, x0, #0x508
  40dc90:	bl	4059f0 <gettext@plt>
  40dc94:	str	x0, [sp, #264]
  40dc98:	b	40dcf0 <ferror@plt+0x8250>
  40dc9c:	ldr	x0, [sp, #40]
  40dca0:	ldrb	w0, [x0, #136]
  40dca4:	and	w0, w0, #0x4
  40dca8:	and	w0, w0, #0xff
  40dcac:	cmp	w0, #0x0
  40dcb0:	b.eq	40dcd4 <ferror@plt+0x8234>  // b.none
  40dcb4:	ldr	x0, [sp, #40]
  40dcb8:	ldr	x2, [x0]
  40dcbc:	ldr	x0, [sp, #40]
  40dcc0:	ldr	x0, [x0, #16]
  40dcc4:	mov	x1, x0
  40dcc8:	mov	x0, x2
  40dccc:	bl	405850 <fdisk_reread_changes@plt>
  40dcd0:	b	40dce0 <ferror@plt+0x8240>
  40dcd4:	ldr	x0, [sp, #40]
  40dcd8:	ldr	x0, [x0]
  40dcdc:	bl	404e60 <fdisk_reread_partition_table@plt>
  40dce0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40dce4:	add	x0, x0, #0x528
  40dce8:	bl	4059f0 <gettext@plt>
  40dcec:	str	x0, [sp, #272]
  40dcf0:	ldr	x0, [sp, #40]
  40dcf4:	ldr	w0, [x0, #96]
  40dcf8:	add	w1, w0, #0x1
  40dcfc:	ldr	x0, [sp, #40]
  40dd00:	str	w1, [x0, #96]
  40dd04:	b	40dd3c <ferror@plt+0x829c>
  40dd08:	nop
  40dd0c:	b	40dd3c <ferror@plt+0x829c>
  40dd10:	nop
  40dd14:	b	40dd3c <ferror@plt+0x829c>
  40dd18:	nop
  40dd1c:	b	40dd3c <ferror@plt+0x829c>
  40dd20:	nop
  40dd24:	b	40dd3c <ferror@plt+0x829c>
  40dd28:	nop
  40dd2c:	b	40dd3c <ferror@plt+0x829c>
  40dd30:	nop
  40dd34:	b	40dd3c <ferror@plt+0x829c>
  40dd38:	nop
  40dd3c:	ldr	w0, [sp, #284]
  40dd40:	cmp	w0, #0x0
  40dd44:	b.eq	40dd64 <ferror@plt+0x82c4>  // b.none
  40dd48:	ldr	x0, [sp, #40]
  40dd4c:	bl	406dc8 <ferror@plt+0x1328>
  40dd50:	ldr	x0, [sp, #40]
  40dd54:	bl	40b828 <ferror@plt+0x5d88>
  40dd58:	ldr	x0, [sp, #40]
  40dd5c:	bl	40a3c8 <ferror@plt+0x4928>
  40dd60:	b	40dd6c <ferror@plt+0x82cc>
  40dd64:	ldr	x0, [sp, #40]
  40dd68:	bl	4092e4 <ferror@plt+0x3844>
  40dd6c:	bl	408038 <ferror@plt+0x2598>
  40dd70:	ldr	x0, [sp, #264]
  40dd74:	cmp	x0, #0x0
  40dd78:	b.eq	40dd94 <ferror@plt+0x82f4>  // b.none
  40dd7c:	ldr	x0, [sp, #232]
  40dd80:	add	x0, x0, #0x1
  40dd84:	mov	x1, x0
  40dd88:	ldr	x0, [sp, #264]
  40dd8c:	bl	407988 <ferror@plt+0x1ee8>
  40dd90:	b	40ddf8 <ferror@plt+0x8358>
  40dd94:	ldr	x0, [sp, #272]
  40dd98:	cmp	x0, #0x0
  40dd9c:	b.eq	40ddb8 <ferror@plt+0x8318>  // b.none
  40dda0:	ldr	x0, [sp, #232]
  40dda4:	add	x0, x0, #0x1
  40dda8:	mov	x1, x0
  40ddac:	ldr	x0, [sp, #272]
  40ddb0:	bl	407d80 <ferror@plt+0x22e0>
  40ddb4:	b	40ddf8 <ferror@plt+0x8358>
  40ddb8:	ldr	w0, [sp, #36]
  40ddbc:	cmp	w0, #0x6e
  40ddc0:	b.ne	40ddf8 <ferror@plt+0x8358>  // b.any
  40ddc4:	ldr	x0, [sp, #40]
  40ddc8:	ldrb	w0, [x0, #136]
  40ddcc:	and	w0, w0, #0x1
  40ddd0:	and	w0, w0, #0xff
  40ddd4:	cmp	w0, #0x0
  40ddd8:	b.eq	40ddf8 <ferror@plt+0x8358>  // b.none
  40dddc:	ldr	w0, [sp, #260]
  40dde0:	cmp	w0, #0x0
  40dde4:	b.ne	40ddf8 <ferror@plt+0x8358>  // b.any
  40dde8:	adrp	x0, 416000 <ferror@plt+0x10560>
  40ddec:	add	x0, x0, #0x550
  40ddf0:	bl	4059f0 <gettext@plt>
  40ddf4:	bl	407d80 <ferror@plt+0x22e0>
  40ddf8:	mov	w0, #0x0                   	// #0
  40ddfc:	ldr	x19, [sp, #16]
  40de00:	ldp	x29, x30, [sp], #288
  40de04:	ret
  40de08:	stp	x29, x30, [sp, #-48]!
  40de0c:	mov	x29, sp
  40de10:	str	x19, [sp, #16]
  40de14:	str	x0, [sp, #40]
  40de18:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40de1c:	add	x0, x0, #0xc98
  40de20:	ldr	w0, [x0]
  40de24:	and	w0, w0, #0x4
  40de28:	cmp	w0, #0x0
  40de2c:	b.eq	40de74 <ferror@plt+0x83d4>  // b.none
  40de30:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40de34:	add	x0, x0, #0xc30
  40de38:	ldr	x19, [x0]
  40de3c:	bl	405090 <getpid@plt>
  40de40:	mov	w1, w0
  40de44:	adrp	x0, 415000 <ferror@plt+0xf560>
  40de48:	add	x4, x0, #0x9c8
  40de4c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40de50:	add	x3, x0, #0x938
  40de54:	mov	w2, w1
  40de58:	adrp	x0, 415000 <ferror@plt+0xf560>
  40de5c:	add	x1, x0, #0x9a8
  40de60:	mov	x0, x19
  40de64:	bl	405a20 <fprintf@plt>
  40de68:	adrp	x0, 416000 <ferror@plt+0x10560>
  40de6c:	add	x0, x0, #0x590
  40de70:	bl	406038 <ferror@plt+0x598>
  40de74:	bl	4064a0 <ferror@plt+0xa00>
  40de78:	ldr	x0, [sp, #40]
  40de7c:	bl	4080d0 <ferror@plt+0x2630>
  40de80:	ldr	x0, [sp, #40]
  40de84:	bl	406dc8 <ferror@plt+0x1328>
  40de88:	ldr	x0, [sp, #40]
  40de8c:	bl	40b828 <ferror@plt+0x5d88>
  40de90:	ldr	x0, [sp, #40]
  40de94:	bl	40a3c8 <ferror@plt+0x4928>
  40de98:	nop
  40de9c:	ldr	x19, [sp, #16]
  40dea0:	ldp	x29, x30, [sp], #48
  40dea4:	ret
  40dea8:	stp	x29, x30, [sp, #-48]!
  40deac:	mov	x29, sp
  40deb0:	str	x19, [sp, #16]
  40deb4:	str	x0, [sp, #40]
  40deb8:	ldr	x0, [sp, #40]
  40debc:	ldrb	w0, [x0, #136]
  40dec0:	and	w0, w0, #0x8
  40dec4:	and	w0, w0, #0xff
  40dec8:	cmp	w0, #0x0
  40decc:	b.eq	40df3c <ferror@plt+0x849c>  // b.none
  40ded0:	ldr	x0, [sp, #40]
  40ded4:	ldr	x0, [x0, #104]
  40ded8:	cmp	x0, #0x0
  40dedc:	b.eq	40df3c <ferror@plt+0x849c>  // b.none
  40dee0:	ldr	x0, [sp, #40]
  40dee4:	ldr	x0, [x0, #104]
  40dee8:	bl	405740 <wclear@plt>
  40deec:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40def0:	add	x0, x0, #0xc58
  40def4:	ldr	x4, [x0]
  40def8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40defc:	add	x0, x0, #0xc58
  40df00:	ldr	x0, [x0]
  40df04:	cmp	x0, #0x0
  40df08:	b.eq	40df24 <ferror@plt+0x8484>  // b.none
  40df0c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40df10:	add	x0, x0, #0xc58
  40df14:	ldr	x0, [x0]
  40df18:	ldrsh	w0, [x0, #4]
  40df1c:	add	w0, w0, #0x1
  40df20:	b	40df28 <ferror@plt+0x8488>
  40df24:	mov	w0, #0xffffffff            	// #-1
  40df28:	mov	w3, #0x1                   	// #1
  40df2c:	mov	w2, w0
  40df30:	mov	w1, #0x0                   	// #0
  40df34:	mov	x0, x4
  40df38:	bl	404bc0 <wtouchln@plt>
  40df3c:	ldr	x0, [sp, #40]
  40df40:	ldrb	w0, [x0, #136]
  40df44:	and	w0, w0, #0x8
  40df48:	and	w0, w0, #0xff
  40df4c:	cmp	w0, #0x0
  40df50:	cset	w0, eq  // eq = none
  40df54:	and	w2, w0, #0xff
  40df58:	ldr	x1, [sp, #40]
  40df5c:	ldrb	w0, [x1, #136]
  40df60:	bfi	w0, w2, #3, #1
  40df64:	strb	w0, [x1, #136]
  40df68:	ldr	x0, [sp, #40]
  40df6c:	ldrb	w0, [x0, #136]
  40df70:	and	w0, w0, #0x8
  40df74:	and	w0, w0, #0xff
  40df78:	cmp	w0, #0x0
  40df7c:	b.eq	40df88 <ferror@plt+0x84e8>  // b.none
  40df80:	ldr	x0, [sp, #40]
  40df84:	bl	40a3c8 <ferror@plt+0x4928>
  40df88:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40df8c:	add	x0, x0, #0xc98
  40df90:	ldr	w0, [x0]
  40df94:	and	w0, w0, #0x8
  40df98:	cmp	w0, #0x0
  40df9c:	b.eq	40e014 <ferror@plt+0x8574>  // b.none
  40dfa0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40dfa4:	add	x0, x0, #0xc30
  40dfa8:	ldr	x19, [x0]
  40dfac:	bl	405090 <getpid@plt>
  40dfb0:	mov	w1, w0
  40dfb4:	adrp	x0, 415000 <ferror@plt+0xf560>
  40dfb8:	add	x4, x0, #0xb18
  40dfbc:	adrp	x0, 415000 <ferror@plt+0xf560>
  40dfc0:	add	x3, x0, #0x938
  40dfc4:	mov	w2, w1
  40dfc8:	adrp	x0, 415000 <ferror@plt+0xf560>
  40dfcc:	add	x1, x0, #0x9a8
  40dfd0:	mov	x0, x19
  40dfd4:	bl	405a20 <fprintf@plt>
  40dfd8:	ldr	x0, [sp, #40]
  40dfdc:	ldrb	w0, [x0, #136]
  40dfe0:	and	w0, w0, #0x8
  40dfe4:	and	w0, w0, #0xff
  40dfe8:	cmp	w0, #0x0
  40dfec:	b.eq	40dffc <ferror@plt+0x855c>  // b.none
  40dff0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40dff4:	add	x0, x0, #0x5a8
  40dff8:	b	40e004 <ferror@plt+0x8564>
  40dffc:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e000:	add	x0, x0, #0x5b0
  40e004:	mov	x1, x0
  40e008:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e00c:	add	x0, x0, #0x5c0
  40e010:	bl	406038 <ferror@plt+0x598>
  40e014:	nop
  40e018:	ldr	x19, [sp, #16]
  40e01c:	ldp	x29, x30, [sp], #48
  40e020:	ret
  40e024:	stp	x29, x30, [sp, #-64]!
  40e028:	mov	x29, sp
  40e02c:	str	x19, [sp, #16]
  40e030:	str	x0, [sp, #40]
  40e034:	str	wzr, [sp, #60]
  40e038:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e03c:	add	x0, x0, #0xc60
  40e040:	ldr	w0, [x0]
  40e044:	sxtw	x1, w0
  40e048:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e04c:	add	x0, x0, #0xc88
  40e050:	str	x1, [x0]
  40e054:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e058:	add	x0, x0, #0xc50
  40e05c:	ldr	w0, [x0]
  40e060:	sxtw	x1, w0
  40e064:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e068:	add	x0, x0, #0xc90
  40e06c:	str	x1, [x0]
  40e070:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e074:	add	x0, x0, #0xc98
  40e078:	ldr	w0, [x0]
  40e07c:	and	w0, w0, #0x4
  40e080:	cmp	w0, #0x0
  40e084:	b.eq	40e0e8 <ferror@plt+0x8648>  // b.none
  40e088:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e08c:	add	x0, x0, #0xc30
  40e090:	ldr	x19, [x0]
  40e094:	bl	405090 <getpid@plt>
  40e098:	mov	w1, w0
  40e09c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40e0a0:	add	x4, x0, #0x9c8
  40e0a4:	adrp	x0, 415000 <ferror@plt+0xf560>
  40e0a8:	add	x3, x0, #0x938
  40e0ac:	mov	w2, w1
  40e0b0:	adrp	x0, 415000 <ferror@plt+0xf560>
  40e0b4:	add	x1, x0, #0x9a8
  40e0b8:	mov	x0, x19
  40e0bc:	bl	405a20 <fprintf@plt>
  40e0c0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e0c4:	add	x0, x0, #0xc90
  40e0c8:	ldr	x1, [x0]
  40e0cc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e0d0:	add	x0, x0, #0xc88
  40e0d4:	ldr	x0, [x0]
  40e0d8:	mov	x2, x0
  40e0dc:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e0e0:	add	x0, x0, #0x5d0
  40e0e4:	bl	406038 <ferror@plt+0x598>
  40e0e8:	ldr	x0, [sp, #40]
  40e0ec:	ldr	x0, [x0]
  40e0f0:	bl	4056c0 <fdisk_get_collision@plt>
  40e0f4:	cmp	x0, #0x0
  40e0f8:	b.eq	40e154 <ferror@plt+0x86b4>  // b.none
  40e0fc:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e100:	add	x0, x0, #0x5f0
  40e104:	bl	4059f0 <gettext@plt>
  40e108:	mov	x19, x0
  40e10c:	ldr	x0, [sp, #40]
  40e110:	ldr	x0, [x0]
  40e114:	bl	4056c0 <fdisk_get_collision@plt>
  40e118:	mov	x1, x0
  40e11c:	mov	x0, x19
  40e120:	bl	407988 <ferror@plt+0x1ee8>
  40e124:	ldr	x0, [sp, #40]
  40e128:	ldr	x0, [x0]
  40e12c:	mov	w1, #0x1                   	// #1
  40e130:	bl	4059a0 <fdisk_enable_wipe@plt>
  40e134:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e138:	add	x0, x0, #0x2f0
  40e13c:	bl	4059f0 <gettext@plt>
  40e140:	bl	407f14 <ferror@plt+0x2474>
  40e144:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e148:	add	x0, x0, #0xc58
  40e14c:	ldr	x0, [x0]
  40e150:	bl	405710 <wgetch@plt>
  40e154:	ldr	x0, [sp, #40]
  40e158:	ldr	x0, [x0]
  40e15c:	bl	405500 <fdisk_has_label@plt>
  40e160:	cmp	w0, #0x0
  40e164:	b.eq	40e180 <ferror@plt+0x86e0>  // b.none
  40e168:	ldr	x0, [sp, #40]
  40e16c:	ldrb	w0, [x0, #136]
  40e170:	and	w0, w0, #0x2
  40e174:	and	w0, w0, #0xff
  40e178:	cmp	w0, #0x0
  40e17c:	b.eq	40e1c4 <ferror@plt+0x8724>  // b.none
  40e180:	ldr	x0, [sp, #40]
  40e184:	bl	40cc3c <ferror@plt+0x719c>
  40e188:	str	w0, [sp, #60]
  40e18c:	ldr	w0, [sp, #60]
  40e190:	cmp	w0, #0x0
  40e194:	b.ge	40e1b0 <ferror@plt+0x8710>  // b.tcont
  40e198:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e19c:	add	x0, x0, #0x640
  40e1a0:	bl	4059f0 <gettext@plt>
  40e1a4:	mov	x1, x0
  40e1a8:	mov	w0, #0x1                   	// #1
  40e1ac:	bl	407c88 <ferror@plt+0x21e8>
  40e1b0:	ldr	w0, [sp, #60]
  40e1b4:	cmp	w0, #0x0
  40e1b8:	b.eq	40e1c4 <ferror@plt+0x8724>  // b.none
  40e1bc:	ldr	w0, [sp, #60]
  40e1c0:	b	40e698 <ferror@plt+0x8bf8>
  40e1c4:	ldr	x0, [sp, #40]
  40e1c8:	bl	4063ac <ferror@plt+0x90c>
  40e1cc:	ldr	x0, [sp, #40]
  40e1d0:	bl	406dc8 <ferror@plt+0x1328>
  40e1d4:	str	w0, [sp, #60]
  40e1d8:	ldr	w0, [sp, #60]
  40e1dc:	cmp	w0, #0x0
  40e1e0:	b.eq	40e1fc <ferror@plt+0x875c>  // b.none
  40e1e4:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e1e8:	add	x0, x0, #0x668
  40e1ec:	bl	4059f0 <gettext@plt>
  40e1f0:	mov	x1, x0
  40e1f4:	mov	w0, #0x1                   	// #1
  40e1f8:	bl	407c88 <ferror@plt+0x21e8>
  40e1fc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e200:	add	x1, x0, #0x7b0
  40e204:	ldr	x0, [sp, #40]
  40e208:	bl	4084cc <ferror@plt+0x2a2c>
  40e20c:	ldr	x0, [sp, #40]
  40e210:	ldr	x0, [x0, #24]
  40e214:	adrp	x1, 40d000 <ferror@plt+0x7560>
  40e218:	add	x1, x1, #0x148
  40e21c:	str	x1, [x0, #72]
  40e220:	ldr	x0, [sp, #40]
  40e224:	bl	40b828 <ferror@plt+0x5d88>
  40e228:	str	w0, [sp, #60]
  40e22c:	ldr	w0, [sp, #60]
  40e230:	cmp	w0, #0x0
  40e234:	b.eq	40e240 <ferror@plt+0x87a0>  // b.none
  40e238:	ldr	w0, [sp, #60]
  40e23c:	b	40e698 <ferror@plt+0x8bf8>
  40e240:	ldr	x0, [sp, #40]
  40e244:	ldrb	w1, [x0, #136]
  40e248:	orr	w1, w1, #0x8
  40e24c:	strb	w1, [x0, #136]
  40e250:	ldr	x0, [sp, #40]
  40e254:	bl	40a3c8 <ferror@plt+0x4928>
  40e258:	ldr	x0, [sp, #40]
  40e25c:	ldr	x0, [x0]
  40e260:	bl	404df0 <fdisk_is_readonly@plt>
  40e264:	cmp	w0, #0x0
  40e268:	b.eq	40e280 <ferror@plt+0x87e0>  // b.none
  40e26c:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e270:	add	x0, x0, #0x440
  40e274:	bl	4059f0 <gettext@plt>
  40e278:	bl	407988 <ferror@plt+0x1ee8>
  40e27c:	b	40e60c <ferror@plt+0x8b6c>
  40e280:	ldr	x0, [sp, #40]
  40e284:	ldrb	w0, [x0, #136]
  40e288:	and	w0, w0, #0x1
  40e28c:	and	w0, w0, #0xff
  40e290:	cmp	w0, #0x0
  40e294:	b.eq	40e60c <ferror@plt+0x8b6c>  // b.none
  40e298:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e29c:	add	x0, x0, #0x550
  40e2a0:	bl	4059f0 <gettext@plt>
  40e2a4:	bl	407d80 <ferror@plt+0x22e0>
  40e2a8:	b	40e60c <ferror@plt+0x8b6c>
  40e2ac:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e2b0:	add	x0, x0, #0xc58
  40e2b4:	ldr	x0, [x0]
  40e2b8:	bl	405710 <wgetch@plt>
  40e2bc:	str	w0, [sp, #56]
  40e2c0:	str	wzr, [sp, #60]
  40e2c4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e2c8:	add	x0, x0, #0xc80
  40e2cc:	ldr	w0, [x0]
  40e2d0:	cmp	w0, #0x0
  40e2d4:	b.ne	40e624 <ferror@plt+0x8b84>  // b.any
  40e2d8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e2dc:	add	x0, x0, #0xc7c
  40e2e0:	ldr	w0, [x0]
  40e2e4:	cmp	w0, #0x0
  40e2e8:	b.eq	40e2f4 <ferror@plt+0x8854>  // b.none
  40e2ec:	ldr	x0, [sp, #40]
  40e2f0:	bl	40de08 <ferror@plt+0x8368>
  40e2f4:	ldr	w0, [sp, #56]
  40e2f8:	cmn	w0, #0x1
  40e2fc:	b.ne	40e304 <ferror@plt+0x8864>  // b.any
  40e300:	b	40e60c <ferror@plt+0x8b6c>
  40e304:	ldr	w0, [sp, #56]
  40e308:	cmp	w0, #0xc
  40e30c:	b.ne	40e31c <ferror@plt+0x887c>  // b.any
  40e310:	ldr	x0, [sp, #40]
  40e314:	bl	40de08 <ferror@plt+0x8368>
  40e318:	b	40e60c <ferror@plt+0x8b6c>
  40e31c:	ldr	w1, [sp, #56]
  40e320:	ldr	x0, [sp, #40]
  40e324:	bl	40a9d8 <ferror@plt+0x4f38>
  40e328:	cmp	w0, #0x0
  40e32c:	b.ne	40e334 <ferror@plt+0x8894>  // b.any
  40e330:	b	40e60c <ferror@plt+0x8b6c>
  40e334:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e338:	add	x0, x0, #0xc98
  40e33c:	ldr	w0, [x0]
  40e340:	and	w0, w0, #0x4
  40e344:	cmp	w0, #0x0
  40e348:	b.eq	40e394 <ferror@plt+0x88f4>  // b.none
  40e34c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e350:	add	x0, x0, #0xc30
  40e354:	ldr	x19, [x0]
  40e358:	bl	405090 <getpid@plt>
  40e35c:	mov	w1, w0
  40e360:	adrp	x0, 415000 <ferror@plt+0xf560>
  40e364:	add	x4, x0, #0x9c8
  40e368:	adrp	x0, 415000 <ferror@plt+0xf560>
  40e36c:	add	x3, x0, #0x938
  40e370:	mov	w2, w1
  40e374:	adrp	x0, 415000 <ferror@plt+0xf560>
  40e378:	add	x1, x0, #0x9a8
  40e37c:	mov	x0, x19
  40e380:	bl	405a20 <fprintf@plt>
  40e384:	ldr	w1, [sp, #56]
  40e388:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e38c:	add	x0, x0, #0x688
  40e390:	bl	406038 <ferror@plt+0x598>
  40e394:	ldr	w0, [sp, #56]
  40e398:	cmp	w0, #0x168
  40e39c:	b.eq	40e5a0 <ferror@plt+0x8b00>  // b.none
  40e3a0:	ldr	w0, [sp, #56]
  40e3a4:	cmp	w0, #0x168
  40e3a8:	b.gt	40e5dc <ferror@plt+0x8b3c>
  40e3ac:	ldr	w0, [sp, #56]
  40e3b0:	cmp	w0, #0x157
  40e3b4:	b.eq	40e5bc <ferror@plt+0x8b1c>  // b.none
  40e3b8:	ldr	w0, [sp, #56]
  40e3bc:	cmp	w0, #0x157
  40e3c0:	b.gt	40e5dc <ferror@plt+0x8b3c>
  40e3c4:	ldr	w0, [sp, #56]
  40e3c8:	cmp	w0, #0x153
  40e3cc:	b.eq	40e520 <ferror@plt+0x8a80>  // b.none
  40e3d0:	ldr	w0, [sp, #56]
  40e3d4:	cmp	w0, #0x153
  40e3d8:	b.gt	40e5dc <ferror@plt+0x8b3c>
  40e3dc:	ldr	w0, [sp, #56]
  40e3e0:	cmp	w0, #0x152
  40e3e4:	b.eq	40e568 <ferror@plt+0x8ac8>  // b.none
  40e3e8:	ldr	w0, [sp, #56]
  40e3ec:	cmp	w0, #0x152
  40e3f0:	b.gt	40e5dc <ferror@plt+0x8b3c>
  40e3f4:	ldr	w0, [sp, #56]
  40e3f8:	cmp	w0, #0x106
  40e3fc:	b.eq	40e558 <ferror@plt+0x8ab8>  // b.none
  40e400:	ldr	w0, [sp, #56]
  40e404:	cmp	w0, #0x106
  40e408:	b.gt	40e5dc <ferror@plt+0x8b3c>
  40e40c:	ldr	w0, [sp, #56]
  40e410:	cmp	w0, #0x103
  40e414:	b.eq	40e504 <ferror@plt+0x8a64>  // b.none
  40e418:	ldr	w0, [sp, #56]
  40e41c:	cmp	w0, #0x103
  40e420:	b.gt	40e5dc <ferror@plt+0x8b3c>
  40e424:	ldr	w0, [sp, #56]
  40e428:	cmp	w0, #0x102
  40e42c:	b.eq	40e4e8 <ferror@plt+0x8a48>  // b.none
  40e430:	ldr	w0, [sp, #56]
  40e434:	cmp	w0, #0x102
  40e438:	b.gt	40e5dc <ferror@plt+0x8b3c>
  40e43c:	ldr	w0, [sp, #56]
  40e440:	cmp	w0, #0x78
  40e444:	b.eq	40e5d0 <ferror@plt+0x8b30>  // b.none
  40e448:	ldr	w0, [sp, #56]
  40e44c:	cmp	w0, #0x78
  40e450:	b.gt	40e5dc <ferror@plt+0x8b3c>
  40e454:	ldr	w0, [sp, #56]
  40e458:	cmp	w0, #0x6b
  40e45c:	b.eq	40e504 <ferror@plt+0x8a64>  // b.none
  40e460:	ldr	w0, [sp, #56]
  40e464:	cmp	w0, #0x6b
  40e468:	b.gt	40e5dc <ferror@plt+0x8b3c>
  40e46c:	ldr	w0, [sp, #56]
  40e470:	cmp	w0, #0x6a
  40e474:	b.eq	40e4e8 <ferror@plt+0x8a48>  // b.none
  40e478:	ldr	w0, [sp, #56]
  40e47c:	cmp	w0, #0x6a
  40e480:	b.gt	40e5dc <ferror@plt+0x8b3c>
  40e484:	ldr	w0, [sp, #56]
  40e488:	cmp	w0, #0x58
  40e48c:	b.eq	40e5d0 <ferror@plt+0x8b30>  // b.none
  40e490:	ldr	w0, [sp, #56]
  40e494:	cmp	w0, #0x58
  40e498:	b.gt	40e5dc <ferror@plt+0x8b3c>
  40e49c:	ldr	w0, [sp, #56]
  40e4a0:	cmp	w0, #0x10
  40e4a4:	b.eq	40e504 <ferror@plt+0x8a64>  // b.none
  40e4a8:	ldr	w0, [sp, #56]
  40e4ac:	cmp	w0, #0x10
  40e4b0:	b.gt	40e5dc <ferror@plt+0x8b3c>
  40e4b4:	ldr	w0, [sp, #56]
  40e4b8:	cmp	w0, #0xe
  40e4bc:	b.eq	40e4e8 <ferror@plt+0x8a48>  // b.none
  40e4c0:	ldr	w0, [sp, #56]
  40e4c4:	cmp	w0, #0xe
  40e4c8:	b.gt	40e5dc <ferror@plt+0x8b3c>
  40e4cc:	ldr	w0, [sp, #56]
  40e4d0:	cmp	w0, #0xa
  40e4d4:	b.eq	40e5bc <ferror@plt+0x8b1c>  // b.none
  40e4d8:	ldr	w0, [sp, #56]
  40e4dc:	cmp	w0, #0xd
  40e4e0:	b.eq	40e5bc <ferror@plt+0x8b1c>  // b.none
  40e4e4:	b	40e5dc <ferror@plt+0x8b3c>
  40e4e8:	ldr	x0, [sp, #40]
  40e4ec:	ldr	x0, [x0, #80]
  40e4f0:	add	w0, w0, #0x1
  40e4f4:	mov	w1, w0
  40e4f8:	ldr	x0, [sp, #40]
  40e4fc:	bl	40b6b4 <ferror@plt+0x5c14>
  40e500:	b	40e600 <ferror@plt+0x8b60>
  40e504:	ldr	x0, [sp, #40]
  40e508:	ldr	x0, [x0, #80]
  40e50c:	sub	w0, w0, #0x1
  40e510:	mov	w1, w0
  40e514:	ldr	x0, [sp, #40]
  40e518:	bl	40b6b4 <ferror@plt+0x5c14>
  40e51c:	b	40e600 <ferror@plt+0x8b60>
  40e520:	ldr	x0, [sp, #40]
  40e524:	ldr	x0, [x0, #88]
  40e528:	cmp	x0, #0x0
  40e52c:	b.eq	40e558 <ferror@plt+0x8ab8>  // b.none
  40e530:	ldr	x0, [sp, #40]
  40e534:	ldr	x0, [x0, #80]
  40e538:	mov	w1, w0
  40e53c:	ldr	x0, [sp, #40]
  40e540:	ldr	x0, [x0, #88]
  40e544:	sub	w0, w1, w0
  40e548:	mov	w1, w0
  40e54c:	ldr	x0, [sp, #40]
  40e550:	bl	40b6b4 <ferror@plt+0x5c14>
  40e554:	b	40e600 <ferror@plt+0x8b60>
  40e558:	mov	w1, #0x0                   	// #0
  40e55c:	ldr	x0, [sp, #40]
  40e560:	bl	40b6b4 <ferror@plt+0x5c14>
  40e564:	b	40e600 <ferror@plt+0x8b60>
  40e568:	ldr	x0, [sp, #40]
  40e56c:	ldr	x0, [x0, #88]
  40e570:	cmp	x0, #0x0
  40e574:	b.eq	40e5a0 <ferror@plt+0x8b00>  // b.none
  40e578:	ldr	x0, [sp, #40]
  40e57c:	ldr	x0, [x0, #80]
  40e580:	mov	w1, w0
  40e584:	ldr	x0, [sp, #40]
  40e588:	ldr	x0, [x0, #88]
  40e58c:	add	w0, w1, w0
  40e590:	mov	w1, w0
  40e594:	ldr	x0, [sp, #40]
  40e598:	bl	40b6b4 <ferror@plt+0x5c14>
  40e59c:	b	40e600 <ferror@plt+0x8b60>
  40e5a0:	ldr	x0, [sp, #40]
  40e5a4:	ldr	x0, [x0, #72]
  40e5a8:	sub	w0, w0, #0x1
  40e5ac:	mov	w1, w0
  40e5b0:	ldr	x0, [sp, #40]
  40e5b4:	bl	40b6b4 <ferror@plt+0x5c14>
  40e5b8:	b	40e600 <ferror@plt+0x8b60>
  40e5bc:	mov	w1, #0x0                   	// #0
  40e5c0:	ldr	x0, [sp, #40]
  40e5c4:	bl	40d2fc <ferror@plt+0x785c>
  40e5c8:	str	w0, [sp, #60]
  40e5cc:	b	40e600 <ferror@plt+0x8b60>
  40e5d0:	ldr	x0, [sp, #40]
  40e5d4:	bl	40dea8 <ferror@plt+0x8408>
  40e5d8:	b	40e600 <ferror@plt+0x8b60>
  40e5dc:	ldr	w1, [sp, #56]
  40e5e0:	ldr	x0, [sp, #40]
  40e5e4:	bl	40d2fc <ferror@plt+0x785c>
  40e5e8:	str	w0, [sp, #60]
  40e5ec:	ldr	w0, [sp, #60]
  40e5f0:	cmp	w0, #0x0
  40e5f4:	b.ge	40e5fc <ferror@plt+0x8b5c>  // b.tcont
  40e5f8:	bl	405300 <beep@plt>
  40e5fc:	nop
  40e600:	ldr	w0, [sp, #60]
  40e604:	cmp	w0, #0x1
  40e608:	b.eq	40e62c <ferror@plt+0x8b8c>  // b.none
  40e60c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e610:	add	x0, x0, #0xc80
  40e614:	ldr	w0, [x0]
  40e618:	cmp	w0, #0x0
  40e61c:	b.eq	40e2ac <ferror@plt+0x880c>  // b.none
  40e620:	b	40e630 <ferror@plt+0x8b90>
  40e624:	nop
  40e628:	b	40e630 <ferror@plt+0x8b90>
  40e62c:	nop
  40e630:	ldr	x0, [sp, #40]
  40e634:	bl	408634 <ferror@plt+0x2b94>
  40e638:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e63c:	add	x0, x0, #0xc98
  40e640:	ldr	w0, [x0]
  40e644:	and	w0, w0, #0x4
  40e648:	cmp	w0, #0x0
  40e64c:	b.eq	40e694 <ferror@plt+0x8bf4>  // b.none
  40e650:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e654:	add	x0, x0, #0xc30
  40e658:	ldr	x19, [x0]
  40e65c:	bl	405090 <getpid@plt>
  40e660:	mov	w1, w0
  40e664:	adrp	x0, 415000 <ferror@plt+0xf560>
  40e668:	add	x4, x0, #0x9c8
  40e66c:	adrp	x0, 415000 <ferror@plt+0xf560>
  40e670:	add	x3, x0, #0x938
  40e674:	mov	w2, w1
  40e678:	adrp	x0, 415000 <ferror@plt+0xf560>
  40e67c:	add	x1, x0, #0x9a8
  40e680:	mov	x0, x19
  40e684:	bl	405a20 <fprintf@plt>
  40e688:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e68c:	add	x0, x0, #0x6b0
  40e690:	bl	406038 <ferror@plt+0x598>
  40e694:	mov	w0, #0x0                   	// #0
  40e698:	ldr	x19, [sp, #16]
  40e69c:	ldp	x29, x30, [sp], #64
  40e6a0:	ret
  40e6a4:	stp	x29, x30, [sp, #-48]!
  40e6a8:	mov	x29, sp
  40e6ac:	str	x19, [sp, #16]
  40e6b0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e6b4:	add	x0, x0, #0xc48
  40e6b8:	ldr	x0, [x0]
  40e6bc:	str	x0, [sp, #40]
  40e6c0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e6c4:	add	x0, x0, #0x6b8
  40e6c8:	bl	4059f0 <gettext@plt>
  40e6cc:	ldr	x1, [sp, #40]
  40e6d0:	bl	404c80 <fputs@plt>
  40e6d4:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e6d8:	add	x0, x0, #0x6c8
  40e6dc:	bl	4059f0 <gettext@plt>
  40e6e0:	mov	x1, x0
  40e6e4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e6e8:	add	x0, x0, #0xc68
  40e6ec:	ldr	x0, [x0]
  40e6f0:	mov	x2, x0
  40e6f4:	ldr	x0, [sp, #40]
  40e6f8:	bl	405a20 <fprintf@plt>
  40e6fc:	ldr	x1, [sp, #40]
  40e700:	mov	w0, #0xa                   	// #10
  40e704:	bl	404f00 <fputc@plt>
  40e708:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e70c:	add	x0, x0, #0x6e0
  40e710:	bl	4059f0 <gettext@plt>
  40e714:	ldr	x1, [sp, #40]
  40e718:	bl	404c80 <fputs@plt>
  40e71c:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e720:	add	x0, x0, #0x710
  40e724:	bl	4059f0 <gettext@plt>
  40e728:	ldr	x1, [sp, #40]
  40e72c:	bl	404c80 <fputs@plt>
  40e730:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e734:	add	x0, x0, #0x720
  40e738:	bl	4059f0 <gettext@plt>
  40e73c:	mov	x1, x0
  40e740:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e744:	add	x4, x0, #0x760
  40e748:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e74c:	add	x3, x0, #0x768
  40e750:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e754:	add	x2, x0, #0x770
  40e758:	ldr	x0, [sp, #40]
  40e75c:	bl	405a20 <fprintf@plt>
  40e760:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e764:	add	x0, x0, #0x778
  40e768:	bl	4059f0 <gettext@plt>
  40e76c:	mov	x2, x0
  40e770:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e774:	add	x1, x0, #0x798
  40e778:	ldr	x0, [sp, #40]
  40e77c:	bl	405a20 <fprintf@plt>
  40e780:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e784:	add	x0, x0, #0x7b8
  40e788:	bl	4059f0 <gettext@plt>
  40e78c:	ldr	x1, [sp, #40]
  40e790:	bl	404c80 <fputs@plt>
  40e794:	ldr	x1, [sp, #40]
  40e798:	mov	w0, #0xa                   	// #10
  40e79c:	bl	404f00 <fputc@plt>
  40e7a0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e7a4:	add	x0, x0, #0x7f8
  40e7a8:	bl	4059f0 <gettext@plt>
  40e7ac:	mov	x19, x0
  40e7b0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e7b4:	add	x0, x0, #0x810
  40e7b8:	bl	4059f0 <gettext@plt>
  40e7bc:	mov	x4, x0
  40e7c0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e7c4:	add	x3, x0, #0x820
  40e7c8:	mov	x2, x19
  40e7cc:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e7d0:	add	x1, x0, #0x830
  40e7d4:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e7d8:	add	x0, x0, #0x840
  40e7dc:	bl	4058f0 <printf@plt>
  40e7e0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e7e4:	add	x0, x0, #0x858
  40e7e8:	bl	4059f0 <gettext@plt>
  40e7ec:	mov	x2, x0
  40e7f0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e7f4:	add	x1, x0, #0x878
  40e7f8:	mov	x0, x2
  40e7fc:	bl	4058f0 <printf@plt>
  40e800:	mov	w0, #0x0                   	// #0
  40e804:	bl	404cc0 <exit@plt>
  40e808:	stp	x29, x30, [sp, #-240]!
  40e80c:	mov	x29, sp
  40e810:	str	x19, [sp, #16]
  40e814:	str	w0, [sp, #44]
  40e818:	str	x1, [sp, #32]
  40e81c:	str	xzr, [sp, #232]
  40e820:	mov	w0, #0x3                   	// #3
  40e824:	str	w0, [sp, #224]
  40e828:	stp	xzr, xzr, [sp, #56]
  40e82c:	stp	xzr, xzr, [sp, #72]
  40e830:	stp	xzr, xzr, [sp, #88]
  40e834:	stp	xzr, xzr, [sp, #104]
  40e838:	stp	xzr, xzr, [sp, #120]
  40e83c:	stp	xzr, xzr, [sp, #136]
  40e840:	stp	xzr, xzr, [sp, #152]
  40e844:	stp	xzr, xzr, [sp, #168]
  40e848:	stp	xzr, xzr, [sp, #184]
  40e84c:	add	x0, sp, #0x38
  40e850:	str	x0, [sp, #208]
  40e854:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e858:	add	x1, x0, #0x888
  40e85c:	mov	w0, #0x6                   	// #6
  40e860:	bl	405a80 <setlocale@plt>
  40e864:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e868:	add	x1, x0, #0x890
  40e86c:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e870:	add	x0, x0, #0x8a8
  40e874:	bl	405190 <bindtextdomain@plt>
  40e878:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e87c:	add	x0, x0, #0x8a8
  40e880:	bl	405490 <textdomain@plt>
  40e884:	bl	405dbc <ferror@plt+0x31c>
  40e888:	b	40e9a4 <ferror@plt+0x8f04>
  40e88c:	ldr	w0, [sp, #204]
  40e890:	cmp	w0, #0x7a
  40e894:	b.eq	40e954 <ferror@plt+0x8eb4>  // b.none
  40e898:	ldr	w0, [sp, #204]
  40e89c:	cmp	w0, #0x7a
  40e8a0:	b.gt	40e968 <ferror@plt+0x8ec8>
  40e8a4:	ldr	w0, [sp, #204]
  40e8a8:	cmp	w0, #0x68
  40e8ac:	b.eq	40e8d8 <ferror@plt+0x8e38>  // b.none
  40e8b0:	ldr	w0, [sp, #204]
  40e8b4:	cmp	w0, #0x68
  40e8b8:	b.gt	40e968 <ferror@plt+0x8ec8>
  40e8bc:	ldr	w0, [sp, #204]
  40e8c0:	cmp	w0, #0x4c
  40e8c4:	b.eq	40e8dc <ferror@plt+0x8e3c>  // b.none
  40e8c8:	ldr	w0, [sp, #204]
  40e8cc:	cmp	w0, #0x56
  40e8d0:	b.eq	40e920 <ferror@plt+0x8e80>  // b.none
  40e8d4:	b	40e968 <ferror@plt+0x8ec8>
  40e8d8:	bl	40e6a4 <ferror@plt+0x8c04>
  40e8dc:	str	wzr, [sp, #224]
  40e8e0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e8e4:	add	x0, x0, #0xc38
  40e8e8:	ldr	x0, [x0]
  40e8ec:	cmp	x0, #0x0
  40e8f0:	b.eq	40e9a4 <ferror@plt+0x8f04>  // b.none
  40e8f4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e8f8:	add	x0, x0, #0xc38
  40e8fc:	ldr	x19, [x0]
  40e900:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e904:	add	x0, x0, #0x8b8
  40e908:	bl	4059f0 <gettext@plt>
  40e90c:	mov	x1, x0
  40e910:	mov	x0, x19
  40e914:	bl	415458 <ferror@plt+0xf9b8>
  40e918:	str	w0, [sp, #224]
  40e91c:	b	40e9a4 <ferror@plt+0x8f04>
  40e920:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e924:	add	x0, x0, #0x8d0
  40e928:	bl	4059f0 <gettext@plt>
  40e92c:	mov	x3, x0
  40e930:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e934:	add	x0, x0, #0xc68
  40e938:	ldr	x1, [x0]
  40e93c:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e940:	add	x2, x0, #0x8e0
  40e944:	mov	x0, x3
  40e948:	bl	4058f0 <printf@plt>
  40e94c:	mov	w0, #0x0                   	// #0
  40e950:	bl	404cc0 <exit@plt>
  40e954:	ldr	x0, [sp, #208]
  40e958:	ldrb	w1, [x0, #136]
  40e95c:	orr	w1, w1, #0x2
  40e960:	strb	w1, [x0, #136]
  40e964:	b	40e9a4 <ferror@plt+0x8f04>
  40e968:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e96c:	add	x0, x0, #0xc30
  40e970:	ldr	x19, [x0]
  40e974:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e978:	add	x0, x0, #0x8f8
  40e97c:	bl	4059f0 <gettext@plt>
  40e980:	mov	x1, x0
  40e984:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40e988:	add	x0, x0, #0xc68
  40e98c:	ldr	x0, [x0]
  40e990:	mov	x2, x0
  40e994:	mov	x0, x19
  40e998:	bl	405a20 <fprintf@plt>
  40e99c:	mov	w0, #0x1                   	// #1
  40e9a0:	bl	404cc0 <exit@plt>
  40e9a4:	mov	x4, #0x0                   	// #0
  40e9a8:	adrp	x0, 417000 <ferror@plt+0x11560>
  40e9ac:	add	x3, x0, #0x38
  40e9b0:	adrp	x0, 416000 <ferror@plt+0x10560>
  40e9b4:	add	x2, x0, #0x920
  40e9b8:	ldr	x1, [sp, #32]
  40e9bc:	ldr	w0, [sp, #44]
  40e9c0:	bl	4054a0 <getopt_long@plt>
  40e9c4:	str	w0, [sp, #204]
  40e9c8:	ldr	w0, [sp, #204]
  40e9cc:	cmn	w0, #0x1
  40e9d0:	b.ne	40e88c <ferror@plt+0x8dec>  // b.any
  40e9d4:	adrp	x0, 415000 <ferror@plt+0xf560>
  40e9d8:	add	x1, x0, #0x938
  40e9dc:	ldr	w0, [sp, #224]
  40e9e0:	bl	415014 <ferror@plt+0xf574>
  40e9e4:	mov	w0, #0x0                   	// #0
  40e9e8:	bl	4059d0 <fdisk_init_debug@plt>
  40e9ec:	mov	w0, #0x0                   	// #0
  40e9f0:	bl	405a40 <scols_init_debug@plt>
  40e9f4:	bl	406288 <ferror@plt+0x7e8>
  40e9f8:	bl	404c10 <fdisk_new_context@plt>
  40e9fc:	mov	x1, x0
  40ea00:	ldr	x0, [sp, #208]
  40ea04:	str	x1, [x0]
  40ea08:	ldr	x0, [sp, #208]
  40ea0c:	ldr	x0, [x0]
  40ea10:	cmp	x0, #0x0
  40ea14:	b.ne	40ea30 <ferror@plt+0x8f90>  // b.any
  40ea18:	adrp	x0, 416000 <ferror@plt+0x10560>
  40ea1c:	add	x0, x0, #0x928
  40ea20:	bl	4059f0 <gettext@plt>
  40ea24:	mov	x1, x0
  40ea28:	mov	w0, #0x1                   	// #1
  40ea2c:	bl	405a50 <err@plt>
  40ea30:	ldr	x0, [sp, #208]
  40ea34:	ldr	x3, [x0]
  40ea38:	ldr	x2, [sp, #208]
  40ea3c:	adrp	x0, 407000 <ferror@plt+0x1560>
  40ea40:	add	x1, x0, #0x4f0
  40ea44:	mov	x0, x3
  40ea48:	bl	404dd0 <fdisk_set_ask@plt>
  40ea4c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ea50:	add	x0, x0, #0xc40
  40ea54:	ldr	w0, [x0]
  40ea58:	ldr	w1, [sp, #44]
  40ea5c:	cmp	w1, w0
  40ea60:	b.ne	40eadc <ferror@plt+0x903c>  // b.any
  40ea64:	str	xzr, [sp, #216]
  40ea68:	b	40eab0 <ferror@plt+0x9010>
  40ea6c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ea70:	add	x0, x0, #0x798
  40ea74:	ldr	x1, [sp, #216]
  40ea78:	ldr	x0, [x0, x1, lsl #3]
  40ea7c:	mov	w1, #0x0                   	// #0
  40ea80:	bl	405450 <access@plt>
  40ea84:	cmp	w0, #0x0
  40ea88:	b.ne	40eaa4 <ferror@plt+0x9004>  // b.any
  40ea8c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ea90:	add	x0, x0, #0x798
  40ea94:	ldr	x1, [sp, #216]
  40ea98:	ldr	x0, [x0, x1, lsl #3]
  40ea9c:	str	x0, [sp, #232]
  40eaa0:	b	40eabc <ferror@plt+0x901c>
  40eaa4:	ldr	x0, [sp, #216]
  40eaa8:	add	x0, x0, #0x1
  40eaac:	str	x0, [sp, #216]
  40eab0:	ldr	x0, [sp, #216]
  40eab4:	cmp	x0, #0x2
  40eab8:	b.ls	40ea6c <ferror@plt+0x8fcc>  // b.plast
  40eabc:	ldr	x0, [sp, #232]
  40eac0:	cmp	x0, #0x0
  40eac4:	b.ne	40eb00 <ferror@plt+0x9060>  // b.any
  40eac8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40eacc:	add	x0, x0, #0x798
  40ead0:	ldr	x0, [x0]
  40ead4:	str	x0, [sp, #232]
  40ead8:	b	40eb00 <ferror@plt+0x9060>
  40eadc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40eae0:	add	x0, x0, #0xc40
  40eae4:	ldr	w0, [x0]
  40eae8:	sxtw	x0, w0
  40eaec:	lsl	x0, x0, #3
  40eaf0:	ldr	x1, [sp, #32]
  40eaf4:	add	x0, x1, x0
  40eaf8:	ldr	x0, [x0]
  40eafc:	str	x0, [sp, #232]
  40eb00:	ldr	x0, [sp, #208]
  40eb04:	ldr	x0, [x0]
  40eb08:	mov	w2, #0x0                   	// #0
  40eb0c:	ldr	x1, [sp, #232]
  40eb10:	bl	404f70 <fdisk_assign_device@plt>
  40eb14:	str	w0, [sp, #228]
  40eb18:	ldr	w0, [sp, #228]
  40eb1c:	cmn	w0, #0xd
  40eb20:	b.ne	40eb3c <ferror@plt+0x909c>  // b.any
  40eb24:	ldr	x0, [sp, #208]
  40eb28:	ldr	x0, [x0]
  40eb2c:	mov	w2, #0x1                   	// #1
  40eb30:	ldr	x1, [sp, #232]
  40eb34:	bl	404f70 <fdisk_assign_device@plt>
  40eb38:	str	w0, [sp, #228]
  40eb3c:	ldr	w0, [sp, #228]
  40eb40:	cmp	w0, #0x0
  40eb44:	b.eq	40eb64 <ferror@plt+0x90c4>  // b.none
  40eb48:	adrp	x0, 416000 <ferror@plt+0x10560>
  40eb4c:	add	x0, x0, #0x950
  40eb50:	bl	4059f0 <gettext@plt>
  40eb54:	ldr	x2, [sp, #232]
  40eb58:	mov	x1, x0
  40eb5c:	mov	w0, #0x1                   	// #1
  40eb60:	bl	405a50 <err@plt>
  40eb64:	ldr	x0, [sp, #208]
  40eb68:	ldr	x0, [x0]
  40eb6c:	bl	404df0 <fdisk_is_readonly@plt>
  40eb70:	cmp	w0, #0x0
  40eb74:	b.ne	40ebb8 <ferror@plt+0x9118>  // b.any
  40eb78:	ldr	x0, [sp, #208]
  40eb7c:	ldr	x0, [x0]
  40eb80:	bl	404e40 <fdisk_device_is_used@plt>
  40eb84:	and	w0, w0, #0x1
  40eb88:	and	w2, w0, #0xff
  40eb8c:	ldr	x1, [sp, #208]
  40eb90:	ldrb	w0, [x1, #136]
  40eb94:	bfi	w0, w2, #2, #1
  40eb98:	strb	w0, [x1, #136]
  40eb9c:	ldr	x0, [sp, #208]
  40eba0:	ldr	x2, [x0]
  40eba4:	ldr	x0, [sp, #208]
  40eba8:	add	x0, x0, #0x10
  40ebac:	mov	x1, x0
  40ebb0:	mov	x0, x2
  40ebb4:	bl	4059e0 <fdisk_get_partitions@plt>
  40ebb8:	ldr	x0, [sp, #208]
  40ebbc:	bl	4087b4 <ferror@plt+0x2d14>
  40ebc0:	ldr	x0, [sp, #208]
  40ebc4:	bl	40e024 <ferror@plt+0x8584>
  40ebc8:	bl	4075f0 <ferror@plt+0x1b50>
  40ebcc:	ldr	x0, [sp, #208]
  40ebd0:	bl	406c40 <ferror@plt+0x11a0>
  40ebd4:	ldr	x0, [sp, #208]
  40ebd8:	ldr	x0, [x0, #48]
  40ebdc:	bl	405560 <free@plt>
  40ebe0:	ldr	x0, [sp, #208]
  40ebe4:	ldr	x0, [x0, #32]
  40ebe8:	bl	405560 <free@plt>
  40ebec:	ldr	x0, [sp, #208]
  40ebf0:	ldr	x0, [x0, #8]
  40ebf4:	bl	405030 <fdisk_unref_table@plt>
  40ebf8:	ldr	x0, [sp, #208]
  40ebfc:	ldr	x0, [x0, #120]
  40ec00:	bl	404cd0 <mnt_unref_table@plt>
  40ec04:	ldr	x0, [sp, #208]
  40ec08:	ldr	x0, [x0, #112]
  40ec0c:	bl	404cd0 <mnt_unref_table@plt>
  40ec10:	ldr	x0, [sp, #208]
  40ec14:	ldr	x0, [x0, #128]
  40ec18:	bl	405550 <mnt_unref_cache@plt>
  40ec1c:	ldr	x0, [sp, #208]
  40ec20:	ldr	x2, [x0]
  40ec24:	ldr	x0, [sp, #208]
  40ec28:	ldr	w0, [x0, #96]
  40ec2c:	cmp	w0, #0x0
  40ec30:	cset	w0, eq  // eq = none
  40ec34:	and	w0, w0, #0xff
  40ec38:	mov	w1, w0
  40ec3c:	mov	x0, x2
  40ec40:	bl	4050d0 <fdisk_deassign_device@plt>
  40ec44:	str	w0, [sp, #228]
  40ec48:	ldr	x0, [sp, #208]
  40ec4c:	ldr	x0, [x0]
  40ec50:	bl	405290 <fdisk_unref_context@plt>
  40ec54:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ec58:	add	x0, x0, #0xc98
  40ec5c:	ldr	w0, [x0]
  40ec60:	and	w0, w0, #0x10
  40ec64:	cmp	w0, #0x0
  40ec68:	b.eq	40ecb4 <ferror@plt+0x9214>  // b.none
  40ec6c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  40ec70:	add	x0, x0, #0xc30
  40ec74:	ldr	x19, [x0]
  40ec78:	bl	405090 <getpid@plt>
  40ec7c:	mov	w1, w0
  40ec80:	adrp	x0, 415000 <ferror@plt+0xf560>
  40ec84:	add	x4, x0, #0x9a0
  40ec88:	adrp	x0, 415000 <ferror@plt+0xf560>
  40ec8c:	add	x3, x0, #0x938
  40ec90:	mov	w2, w1
  40ec94:	adrp	x0, 415000 <ferror@plt+0xf560>
  40ec98:	add	x1, x0, #0x9a8
  40ec9c:	mov	x0, x19
  40eca0:	bl	405a20 <fprintf@plt>
  40eca4:	ldr	w1, [sp, #228]
  40eca8:	adrp	x0, 416000 <ferror@plt+0x10560>
  40ecac:	add	x0, x0, #0x960
  40ecb0:	bl	406038 <ferror@plt+0x598>
  40ecb4:	ldr	w0, [sp, #228]
  40ecb8:	cmp	w0, #0x0
  40ecbc:	cset	w0, ne  // ne = any
  40ecc0:	and	w0, w0, #0xff
  40ecc4:	ldr	x19, [sp, #16]
  40ecc8:	ldp	x29, x30, [sp], #240
  40eccc:	ret
  40ecd0:	stp	x29, x30, [sp, #-112]!
  40ecd4:	mov	x29, sp
  40ecd8:	str	x0, [sp, #40]
  40ecdc:	str	x1, [sp, #32]
  40ece0:	str	x2, [sp, #24]
  40ece4:	ldr	x0, [sp, #40]
  40ece8:	str	x0, [sp, #104]
  40ecec:	ldr	x0, [sp, #40]
  40ecf0:	str	x0, [sp, #96]
  40ecf4:	str	xzr, [sp, #88]
  40ecf8:	str	xzr, [sp, #80]
  40ecfc:	add	x0, sp, #0x40
  40ed00:	mov	x2, #0x8                   	// #8
  40ed04:	mov	w1, #0x0                   	// #0
  40ed08:	bl	4051e0 <memset@plt>
  40ed0c:	ldr	x0, [sp, #104]
  40ed10:	cmp	x0, #0x0
  40ed14:	b.eq	40ef00 <ferror@plt+0x9460>  // b.none
  40ed18:	ldr	x0, [sp, #104]
  40ed1c:	ldrsb	w0, [x0]
  40ed20:	cmp	w0, #0x0
  40ed24:	b.eq	40ef00 <ferror@plt+0x9460>  // b.none
  40ed28:	ldr	x0, [sp, #32]
  40ed2c:	cmp	x0, #0x0
  40ed30:	b.eq	40ef00 <ferror@plt+0x9460>  // b.none
  40ed34:	ldr	x0, [sp, #32]
  40ed38:	sub	x0, x0, #0x1
  40ed3c:	ldr	x1, [sp, #104]
  40ed40:	add	x0, x1, x0
  40ed44:	str	x0, [sp, #96]
  40ed48:	b	40ef00 <ferror@plt+0x9460>
  40ed4c:	ldr	x1, [sp, #104]
  40ed50:	ldr	x0, [sp, #96]
  40ed54:	cmp	x1, x0
  40ed58:	b.cs	40ed80 <ferror@plt+0x92e0>  // b.hs, b.nlast
  40ed5c:	ldr	x0, [sp, #104]
  40ed60:	ldrsb	w0, [x0]
  40ed64:	cmp	w0, #0x5c
  40ed68:	b.ne	40ed80 <ferror@plt+0x92e0>  // b.any
  40ed6c:	ldr	x0, [sp, #104]
  40ed70:	add	x0, x0, #0x1
  40ed74:	ldrsb	w0, [x0]
  40ed78:	cmp	w0, #0x78
  40ed7c:	b.eq	40edb0 <ferror@plt+0x9310>  // b.none
  40ed80:	bl	4054f0 <__ctype_b_loc@plt>
  40ed84:	ldr	x1, [x0]
  40ed88:	ldr	x0, [sp, #104]
  40ed8c:	ldrsb	w0, [x0]
  40ed90:	and	w0, w0, #0xff
  40ed94:	and	x0, x0, #0xff
  40ed98:	lsl	x0, x0, #1
  40ed9c:	add	x0, x1, x0
  40eda0:	ldrh	w0, [x0]
  40eda4:	and	w0, w0, #0x2
  40eda8:	cmp	w0, #0x0
  40edac:	b.eq	40edd8 <ferror@plt+0x9338>  // b.none
  40edb0:	ldr	x0, [sp, #88]
  40edb4:	add	x0, x0, #0x4
  40edb8:	str	x0, [sp, #88]
  40edbc:	ldr	x0, [sp, #80]
  40edc0:	add	x0, x0, #0x4
  40edc4:	str	x0, [sp, #80]
  40edc8:	ldr	x0, [sp, #104]
  40edcc:	add	x0, x0, #0x1
  40edd0:	str	x0, [sp, #104]
  40edd4:	b	40ef00 <ferror@plt+0x9460>
  40edd8:	bl	405570 <__ctype_get_mb_cur_max@plt>
  40eddc:	mov	x2, x0
  40ede0:	add	x1, sp, #0x40
  40ede4:	add	x0, sp, #0x3c
  40ede8:	mov	x3, x1
  40edec:	ldr	x1, [sp, #104]
  40edf0:	bl	404ba0 <mbrtowc@plt>
  40edf4:	str	x0, [sp, #72]
  40edf8:	ldr	x0, [sp, #72]
  40edfc:	cmp	x0, #0x0
  40ee00:	b.eq	40ef30 <ferror@plt+0x9490>  // b.none
  40ee04:	ldr	x0, [sp, #72]
  40ee08:	cmn	x0, #0x1
  40ee0c:	b.eq	40ee1c <ferror@plt+0x937c>  // b.none
  40ee10:	ldr	x0, [sp, #72]
  40ee14:	cmn	x0, #0x2
  40ee18:	b.ne	40ee8c <ferror@plt+0x93ec>  // b.any
  40ee1c:	mov	x0, #0x1                   	// #1
  40ee20:	str	x0, [sp, #72]
  40ee24:	bl	4054f0 <__ctype_b_loc@plt>
  40ee28:	ldr	x1, [x0]
  40ee2c:	ldr	x0, [sp, #104]
  40ee30:	ldrsb	w0, [x0]
  40ee34:	and	w0, w0, #0xff
  40ee38:	and	x0, x0, #0xff
  40ee3c:	lsl	x0, x0, #1
  40ee40:	add	x0, x1, x0
  40ee44:	ldrh	w0, [x0]
  40ee48:	and	w0, w0, #0x4000
  40ee4c:	cmp	w0, #0x0
  40ee50:	b.eq	40ee70 <ferror@plt+0x93d0>  // b.none
  40ee54:	ldr	x0, [sp, #88]
  40ee58:	add	x0, x0, #0x1
  40ee5c:	str	x0, [sp, #88]
  40ee60:	ldr	x0, [sp, #80]
  40ee64:	add	x0, x0, #0x1
  40ee68:	str	x0, [sp, #80]
  40ee6c:	b	40eef0 <ferror@plt+0x9450>
  40ee70:	ldr	x0, [sp, #88]
  40ee74:	add	x0, x0, #0x4
  40ee78:	str	x0, [sp, #88]
  40ee7c:	ldr	x0, [sp, #80]
  40ee80:	add	x0, x0, #0x4
  40ee84:	str	x0, [sp, #80]
  40ee88:	b	40eef0 <ferror@plt+0x9450>
  40ee8c:	ldr	w0, [sp, #60]
  40ee90:	bl	4058b0 <iswprint@plt>
  40ee94:	cmp	w0, #0x0
  40ee98:	b.ne	40eec8 <ferror@plt+0x9428>  // b.any
  40ee9c:	ldr	x0, [sp, #72]
  40eea0:	lsl	x0, x0, #2
  40eea4:	ldr	x1, [sp, #88]
  40eea8:	add	x0, x1, x0
  40eeac:	str	x0, [sp, #88]
  40eeb0:	ldr	x0, [sp, #72]
  40eeb4:	lsl	x0, x0, #2
  40eeb8:	ldr	x1, [sp, #80]
  40eebc:	add	x0, x1, x0
  40eec0:	str	x0, [sp, #80]
  40eec4:	b	40eef0 <ferror@plt+0x9450>
  40eec8:	ldr	w0, [sp, #60]
  40eecc:	bl	405110 <wcwidth@plt>
  40eed0:	sxtw	x0, w0
  40eed4:	ldr	x1, [sp, #88]
  40eed8:	add	x0, x1, x0
  40eedc:	str	x0, [sp, #88]
  40eee0:	ldr	x1, [sp, #80]
  40eee4:	ldr	x0, [sp, #72]
  40eee8:	add	x0, x1, x0
  40eeec:	str	x0, [sp, #80]
  40eef0:	ldr	x1, [sp, #104]
  40eef4:	ldr	x0, [sp, #72]
  40eef8:	add	x0, x1, x0
  40eefc:	str	x0, [sp, #104]
  40ef00:	ldr	x0, [sp, #104]
  40ef04:	cmp	x0, #0x0
  40ef08:	b.eq	40ef34 <ferror@plt+0x9494>  // b.none
  40ef0c:	ldr	x0, [sp, #104]
  40ef10:	ldrsb	w0, [x0]
  40ef14:	cmp	w0, #0x0
  40ef18:	b.eq	40ef34 <ferror@plt+0x9494>  // b.none
  40ef1c:	ldr	x1, [sp, #104]
  40ef20:	ldr	x0, [sp, #96]
  40ef24:	cmp	x1, x0
  40ef28:	b.ls	40ed4c <ferror@plt+0x92ac>  // b.plast
  40ef2c:	b	40ef34 <ferror@plt+0x9494>
  40ef30:	nop
  40ef34:	ldr	x0, [sp, #24]
  40ef38:	cmp	x0, #0x0
  40ef3c:	b.eq	40ef4c <ferror@plt+0x94ac>  // b.none
  40ef40:	ldr	x0, [sp, #24]
  40ef44:	ldr	x1, [sp, #80]
  40ef48:	str	x1, [x0]
  40ef4c:	ldr	x0, [sp, #88]
  40ef50:	ldp	x29, x30, [sp], #112
  40ef54:	ret
  40ef58:	stp	x29, x30, [sp, #-32]!
  40ef5c:	mov	x29, sp
  40ef60:	str	x0, [sp, #24]
  40ef64:	ldr	x0, [sp, #24]
  40ef68:	cmp	x0, #0x0
  40ef6c:	b.eq	40ef80 <ferror@plt+0x94e0>  // b.none
  40ef70:	ldr	x0, [sp, #24]
  40ef74:	ldrsb	w0, [x0]
  40ef78:	cmp	w0, #0x0
  40ef7c:	b.ne	40ef88 <ferror@plt+0x94e8>  // b.any
  40ef80:	mov	x0, #0x0                   	// #0
  40ef84:	b	40efa0 <ferror@plt+0x9500>
  40ef88:	ldr	x0, [sp, #24]
  40ef8c:	bl	404c40 <strlen@plt>
  40ef90:	mov	x2, #0x0                   	// #0
  40ef94:	mov	x1, x0
  40ef98:	ldr	x0, [sp, #24]
  40ef9c:	bl	40ecd0 <ferror@plt+0x9230>
  40efa0:	ldp	x29, x30, [sp], #32
  40efa4:	ret
  40efa8:	stp	x29, x30, [sp, #-112]!
  40efac:	mov	x29, sp
  40efb0:	str	x0, [sp, #40]
  40efb4:	str	x1, [sp, #32]
  40efb8:	str	x2, [sp, #24]
  40efbc:	str	x3, [sp, #16]
  40efc0:	ldr	x0, [sp, #40]
  40efc4:	str	x0, [sp, #104]
  40efc8:	ldr	x0, [sp, #40]
  40efcc:	cmp	x0, #0x0
  40efd0:	b.eq	40efe0 <ferror@plt+0x9540>  // b.none
  40efd4:	ldr	x0, [sp, #40]
  40efd8:	bl	404c40 <strlen@plt>
  40efdc:	b	40efe4 <ferror@plt+0x9544>
  40efe0:	mov	x0, #0x0                   	// #0
  40efe4:	str	x0, [sp, #72]
  40efe8:	add	x0, sp, #0x40
  40efec:	mov	x2, #0x8                   	// #8
  40eff0:	mov	w1, #0x0                   	// #0
  40eff4:	bl	4051e0 <memset@plt>
  40eff8:	ldr	x0, [sp, #72]
  40effc:	cmp	x0, #0x0
  40f000:	b.eq	40f010 <ferror@plt+0x9570>  // b.none
  40f004:	ldr	x0, [sp, #24]
  40f008:	cmp	x0, #0x0
  40f00c:	b.ne	40f018 <ferror@plt+0x9578>  // b.any
  40f010:	mov	x0, #0x0                   	// #0
  40f014:	b	40f310 <ferror@plt+0x9870>
  40f018:	ldr	x0, [sp, #24]
  40f01c:	str	x0, [sp, #96]
  40f020:	ldr	x0, [sp, #32]
  40f024:	str	xzr, [x0]
  40f028:	b	40f2e0 <ferror@plt+0x9840>
  40f02c:	ldr	x0, [sp, #16]
  40f030:	cmp	x0, #0x0
  40f034:	b.eq	40f078 <ferror@plt+0x95d8>  // b.none
  40f038:	ldr	x0, [sp, #104]
  40f03c:	ldrsb	w0, [x0]
  40f040:	mov	w1, w0
  40f044:	ldr	x0, [sp, #16]
  40f048:	bl	405640 <strchr@plt>
  40f04c:	cmp	x0, #0x0
  40f050:	b.eq	40f078 <ferror@plt+0x95d8>  // b.none
  40f054:	ldr	x1, [sp, #104]
  40f058:	add	x0, x1, #0x1
  40f05c:	str	x0, [sp, #104]
  40f060:	ldr	x0, [sp, #96]
  40f064:	add	x2, x0, #0x1
  40f068:	str	x2, [sp, #96]
  40f06c:	ldrsb	w1, [x1]
  40f070:	strb	w1, [x0]
  40f074:	b	40f2e0 <ferror@plt+0x9840>
  40f078:	ldr	x0, [sp, #104]
  40f07c:	ldrsb	w0, [x0]
  40f080:	cmp	w0, #0x5c
  40f084:	b.ne	40f09c <ferror@plt+0x95fc>  // b.any
  40f088:	ldr	x0, [sp, #104]
  40f08c:	add	x0, x0, #0x1
  40f090:	ldrsb	w0, [x0]
  40f094:	cmp	w0, #0x78
  40f098:	b.eq	40f0cc <ferror@plt+0x962c>  // b.none
  40f09c:	bl	4054f0 <__ctype_b_loc@plt>
  40f0a0:	ldr	x1, [x0]
  40f0a4:	ldr	x0, [sp, #104]
  40f0a8:	ldrsb	w0, [x0]
  40f0ac:	and	w0, w0, #0xff
  40f0b0:	and	x0, x0, #0xff
  40f0b4:	lsl	x0, x0, #1
  40f0b8:	add	x0, x1, x0
  40f0bc:	ldrh	w0, [x0]
  40f0c0:	and	w0, w0, #0x2
  40f0c4:	cmp	w0, #0x0
  40f0c8:	b.eq	40f11c <ferror@plt+0x967c>  // b.none
  40f0cc:	ldr	x0, [sp, #104]
  40f0d0:	ldrsb	w0, [x0]
  40f0d4:	and	w0, w0, #0xff
  40f0d8:	mov	w2, w0
  40f0dc:	adrp	x0, 417000 <ferror@plt+0x11560>
  40f0e0:	add	x1, x0, #0xd8
  40f0e4:	ldr	x0, [sp, #96]
  40f0e8:	bl	404eb0 <sprintf@plt>
  40f0ec:	ldr	x0, [sp, #96]
  40f0f0:	add	x0, x0, #0x4
  40f0f4:	str	x0, [sp, #96]
  40f0f8:	ldr	x0, [sp, #32]
  40f0fc:	ldr	x0, [x0]
  40f100:	add	x1, x0, #0x4
  40f104:	ldr	x0, [sp, #32]
  40f108:	str	x1, [x0]
  40f10c:	ldr	x0, [sp, #104]
  40f110:	add	x0, x0, #0x1
  40f114:	str	x0, [sp, #104]
  40f118:	b	40f2e0 <ferror@plt+0x9840>
  40f11c:	bl	405570 <__ctype_get_mb_cur_max@plt>
  40f120:	mov	x2, x0
  40f124:	add	x1, sp, #0x40
  40f128:	add	x0, sp, #0x3c
  40f12c:	mov	x3, x1
  40f130:	ldr	x1, [sp, #104]
  40f134:	bl	404ba0 <mbrtowc@plt>
  40f138:	str	x0, [sp, #88]
  40f13c:	ldr	x0, [sp, #88]
  40f140:	cmp	x0, #0x0
  40f144:	b.eq	40f300 <ferror@plt+0x9860>  // b.none
  40f148:	ldr	x0, [sp, #88]
  40f14c:	cmn	x0, #0x1
  40f150:	b.eq	40f160 <ferror@plt+0x96c0>  // b.none
  40f154:	ldr	x0, [sp, #88]
  40f158:	cmn	x0, #0x2
  40f15c:	b.ne	40f20c <ferror@plt+0x976c>  // b.any
  40f160:	mov	x0, #0x1                   	// #1
  40f164:	str	x0, [sp, #88]
  40f168:	bl	4054f0 <__ctype_b_loc@plt>
  40f16c:	ldr	x1, [x0]
  40f170:	ldr	x0, [sp, #104]
  40f174:	ldrsb	w0, [x0]
  40f178:	and	w0, w0, #0xff
  40f17c:	and	x0, x0, #0xff
  40f180:	lsl	x0, x0, #1
  40f184:	add	x0, x1, x0
  40f188:	ldrh	w0, [x0]
  40f18c:	and	w0, w0, #0x4000
  40f190:	cmp	w0, #0x0
  40f194:	b.ne	40f1dc <ferror@plt+0x973c>  // b.any
  40f198:	ldr	x0, [sp, #104]
  40f19c:	ldrsb	w0, [x0]
  40f1a0:	and	w0, w0, #0xff
  40f1a4:	mov	w2, w0
  40f1a8:	adrp	x0, 417000 <ferror@plt+0x11560>
  40f1ac:	add	x1, x0, #0xd8
  40f1b0:	ldr	x0, [sp, #96]
  40f1b4:	bl	404eb0 <sprintf@plt>
  40f1b8:	ldr	x0, [sp, #96]
  40f1bc:	add	x0, x0, #0x4
  40f1c0:	str	x0, [sp, #96]
  40f1c4:	ldr	x0, [sp, #32]
  40f1c8:	ldr	x0, [x0]
  40f1cc:	add	x1, x0, #0x4
  40f1d0:	ldr	x0, [sp, #32]
  40f1d4:	str	x1, [x0]
  40f1d8:	b	40f2d0 <ferror@plt+0x9830>
  40f1dc:	ldr	x0, [sp, #32]
  40f1e0:	ldr	x0, [x0]
  40f1e4:	add	x1, x0, #0x1
  40f1e8:	ldr	x0, [sp, #32]
  40f1ec:	str	x1, [x0]
  40f1f0:	ldr	x0, [sp, #96]
  40f1f4:	add	x1, x0, #0x1
  40f1f8:	str	x1, [sp, #96]
  40f1fc:	ldr	x1, [sp, #104]
  40f200:	ldrsb	w1, [x1]
  40f204:	strb	w1, [x0]
  40f208:	b	40f2d0 <ferror@plt+0x9830>
  40f20c:	ldr	w0, [sp, #60]
  40f210:	bl	4058b0 <iswprint@plt>
  40f214:	cmp	w0, #0x0
  40f218:	b.ne	40f28c <ferror@plt+0x97ec>  // b.any
  40f21c:	str	xzr, [sp, #80]
  40f220:	b	40f278 <ferror@plt+0x97d8>
  40f224:	ldr	x1, [sp, #104]
  40f228:	ldr	x0, [sp, #80]
  40f22c:	add	x0, x1, x0
  40f230:	ldrsb	w0, [x0]
  40f234:	and	w0, w0, #0xff
  40f238:	mov	w2, w0
  40f23c:	adrp	x0, 417000 <ferror@plt+0x11560>
  40f240:	add	x1, x0, #0xd8
  40f244:	ldr	x0, [sp, #96]
  40f248:	bl	404eb0 <sprintf@plt>
  40f24c:	ldr	x0, [sp, #96]
  40f250:	add	x0, x0, #0x4
  40f254:	str	x0, [sp, #96]
  40f258:	ldr	x0, [sp, #32]
  40f25c:	ldr	x0, [x0]
  40f260:	add	x1, x0, #0x4
  40f264:	ldr	x0, [sp, #32]
  40f268:	str	x1, [x0]
  40f26c:	ldr	x0, [sp, #80]
  40f270:	add	x0, x0, #0x1
  40f274:	str	x0, [sp, #80]
  40f278:	ldr	x1, [sp, #80]
  40f27c:	ldr	x0, [sp, #88]
  40f280:	cmp	x1, x0
  40f284:	b.cc	40f224 <ferror@plt+0x9784>  // b.lo, b.ul, b.last
  40f288:	b	40f2d0 <ferror@plt+0x9830>
  40f28c:	ldr	x2, [sp, #88]
  40f290:	ldr	x1, [sp, #104]
  40f294:	ldr	x0, [sp, #96]
  40f298:	bl	404bb0 <memcpy@plt>
  40f29c:	ldr	x1, [sp, #96]
  40f2a0:	ldr	x0, [sp, #88]
  40f2a4:	add	x0, x1, x0
  40f2a8:	str	x0, [sp, #96]
  40f2ac:	ldr	w0, [sp, #60]
  40f2b0:	bl	405110 <wcwidth@plt>
  40f2b4:	mov	w2, w0
  40f2b8:	ldr	x0, [sp, #32]
  40f2bc:	ldr	x1, [x0]
  40f2c0:	sxtw	x0, w2
  40f2c4:	add	x1, x1, x0
  40f2c8:	ldr	x0, [sp, #32]
  40f2cc:	str	x1, [x0]
  40f2d0:	ldr	x1, [sp, #104]
  40f2d4:	ldr	x0, [sp, #88]
  40f2d8:	add	x0, x1, x0
  40f2dc:	str	x0, [sp, #104]
  40f2e0:	ldr	x0, [sp, #104]
  40f2e4:	cmp	x0, #0x0
  40f2e8:	b.eq	40f304 <ferror@plt+0x9864>  // b.none
  40f2ec:	ldr	x0, [sp, #104]
  40f2f0:	ldrsb	w0, [x0]
  40f2f4:	cmp	w0, #0x0
  40f2f8:	b.ne	40f02c <ferror@plt+0x958c>  // b.any
  40f2fc:	b	40f304 <ferror@plt+0x9864>
  40f300:	nop
  40f304:	ldr	x0, [sp, #96]
  40f308:	strb	wzr, [x0]
  40f30c:	ldr	x0, [sp, #24]
  40f310:	ldp	x29, x30, [sp], #112
  40f314:	ret
  40f318:	stp	x29, x30, [sp, #-96]!
  40f31c:	mov	x29, sp
  40f320:	str	x0, [sp, #40]
  40f324:	str	x1, [sp, #32]
  40f328:	str	x2, [sp, #24]
  40f32c:	ldr	x0, [sp, #40]
  40f330:	str	x0, [sp, #88]
  40f334:	ldr	x0, [sp, #40]
  40f338:	cmp	x0, #0x0
  40f33c:	b.eq	40f34c <ferror@plt+0x98ac>  // b.none
  40f340:	ldr	x0, [sp, #40]
  40f344:	bl	404c40 <strlen@plt>
  40f348:	b	40f350 <ferror@plt+0x98b0>
  40f34c:	mov	x0, #0x0                   	// #0
  40f350:	str	x0, [sp, #64]
  40f354:	add	x0, sp, #0x38
  40f358:	mov	x2, #0x8                   	// #8
  40f35c:	mov	w1, #0x0                   	// #0
  40f360:	bl	4051e0 <memset@plt>
  40f364:	ldr	x0, [sp, #64]
  40f368:	cmp	x0, #0x0
  40f36c:	b.eq	40f37c <ferror@plt+0x98dc>  // b.none
  40f370:	ldr	x0, [sp, #24]
  40f374:	cmp	x0, #0x0
  40f378:	b.ne	40f384 <ferror@plt+0x98e4>  // b.any
  40f37c:	mov	x0, #0x0                   	// #0
  40f380:	b	40f574 <ferror@plt+0x9ad4>
  40f384:	ldr	x0, [sp, #24]
  40f388:	str	x0, [sp, #80]
  40f38c:	ldr	x0, [sp, #32]
  40f390:	str	xzr, [x0]
  40f394:	b	40f544 <ferror@plt+0x9aa4>
  40f398:	bl	405570 <__ctype_get_mb_cur_max@plt>
  40f39c:	mov	x2, x0
  40f3a0:	add	x1, sp, #0x38
  40f3a4:	add	x0, sp, #0x34
  40f3a8:	mov	x3, x1
  40f3ac:	ldr	x1, [sp, #88]
  40f3b0:	bl	404ba0 <mbrtowc@plt>
  40f3b4:	str	x0, [sp, #72]
  40f3b8:	ldr	x0, [sp, #72]
  40f3bc:	cmp	x0, #0x0
  40f3c0:	b.eq	40f564 <ferror@plt+0x9ac4>  // b.none
  40f3c4:	ldr	x0, [sp, #72]
  40f3c8:	cmn	x0, #0x1
  40f3cc:	b.eq	40f3dc <ferror@plt+0x993c>  // b.none
  40f3d0:	ldr	x0, [sp, #72]
  40f3d4:	cmn	x0, #0x2
  40f3d8:	b.ne	40f488 <ferror@plt+0x99e8>  // b.any
  40f3dc:	mov	x0, #0x1                   	// #1
  40f3e0:	str	x0, [sp, #72]
  40f3e4:	bl	4054f0 <__ctype_b_loc@plt>
  40f3e8:	ldr	x1, [x0]
  40f3ec:	ldr	x0, [sp, #88]
  40f3f0:	ldrsb	w0, [x0]
  40f3f4:	and	w0, w0, #0xff
  40f3f8:	and	x0, x0, #0xff
  40f3fc:	lsl	x0, x0, #1
  40f400:	add	x0, x1, x0
  40f404:	ldrh	w0, [x0]
  40f408:	and	w0, w0, #0x4000
  40f40c:	cmp	w0, #0x0
  40f410:	b.ne	40f458 <ferror@plt+0x99b8>  // b.any
  40f414:	ldr	x0, [sp, #88]
  40f418:	ldrsb	w0, [x0]
  40f41c:	and	w0, w0, #0xff
  40f420:	mov	w2, w0
  40f424:	adrp	x0, 417000 <ferror@plt+0x11560>
  40f428:	add	x1, x0, #0xd8
  40f42c:	ldr	x0, [sp, #80]
  40f430:	bl	404eb0 <sprintf@plt>
  40f434:	ldr	x0, [sp, #80]
  40f438:	add	x0, x0, #0x4
  40f43c:	str	x0, [sp, #80]
  40f440:	ldr	x0, [sp, #32]
  40f444:	ldr	x0, [x0]
  40f448:	add	x1, x0, #0x4
  40f44c:	ldr	x0, [sp, #32]
  40f450:	str	x1, [x0]
  40f454:	b	40f534 <ferror@plt+0x9a94>
  40f458:	ldr	x0, [sp, #32]
  40f45c:	ldr	x0, [x0]
  40f460:	add	x1, x0, #0x1
  40f464:	ldr	x0, [sp, #32]
  40f468:	str	x1, [x0]
  40f46c:	ldr	x0, [sp, #80]
  40f470:	add	x1, x0, #0x1
  40f474:	str	x1, [sp, #80]
  40f478:	ldr	x1, [sp, #88]
  40f47c:	ldrsb	w1, [x1]
  40f480:	strb	w1, [x0]
  40f484:	b	40f534 <ferror@plt+0x9a94>
  40f488:	ldr	x0, [sp, #88]
  40f48c:	ldrsb	w0, [x0]
  40f490:	cmp	w0, #0x5c
  40f494:	b.ne	40f4f0 <ferror@plt+0x9a50>  // b.any
  40f498:	ldr	x0, [sp, #88]
  40f49c:	add	x0, x0, #0x1
  40f4a0:	ldrsb	w0, [x0]
  40f4a4:	cmp	w0, #0x78
  40f4a8:	b.ne	40f4f0 <ferror@plt+0x9a50>  // b.any
  40f4ac:	ldr	x0, [sp, #88]
  40f4b0:	ldrsb	w0, [x0]
  40f4b4:	and	w0, w0, #0xff
  40f4b8:	mov	w2, w0
  40f4bc:	adrp	x0, 417000 <ferror@plt+0x11560>
  40f4c0:	add	x1, x0, #0xd8
  40f4c4:	ldr	x0, [sp, #80]
  40f4c8:	bl	404eb0 <sprintf@plt>
  40f4cc:	ldr	x0, [sp, #80]
  40f4d0:	add	x0, x0, #0x4
  40f4d4:	str	x0, [sp, #80]
  40f4d8:	ldr	x0, [sp, #32]
  40f4dc:	ldr	x0, [x0]
  40f4e0:	add	x1, x0, #0x4
  40f4e4:	ldr	x0, [sp, #32]
  40f4e8:	str	x1, [x0]
  40f4ec:	b	40f534 <ferror@plt+0x9a94>
  40f4f0:	ldr	x2, [sp, #72]
  40f4f4:	ldr	x1, [sp, #88]
  40f4f8:	ldr	x0, [sp, #80]
  40f4fc:	bl	404bb0 <memcpy@plt>
  40f500:	ldr	x1, [sp, #80]
  40f504:	ldr	x0, [sp, #72]
  40f508:	add	x0, x1, x0
  40f50c:	str	x0, [sp, #80]
  40f510:	ldr	w0, [sp, #52]
  40f514:	bl	405110 <wcwidth@plt>
  40f518:	mov	w2, w0
  40f51c:	ldr	x0, [sp, #32]
  40f520:	ldr	x1, [x0]
  40f524:	sxtw	x0, w2
  40f528:	add	x1, x1, x0
  40f52c:	ldr	x0, [sp, #32]
  40f530:	str	x1, [x0]
  40f534:	ldr	x1, [sp, #88]
  40f538:	ldr	x0, [sp, #72]
  40f53c:	add	x0, x1, x0
  40f540:	str	x0, [sp, #88]
  40f544:	ldr	x0, [sp, #88]
  40f548:	cmp	x0, #0x0
  40f54c:	b.eq	40f568 <ferror@plt+0x9ac8>  // b.none
  40f550:	ldr	x0, [sp, #88]
  40f554:	ldrsb	w0, [x0]
  40f558:	cmp	w0, #0x0
  40f55c:	b.ne	40f398 <ferror@plt+0x98f8>  // b.any
  40f560:	b	40f568 <ferror@plt+0x9ac8>
  40f564:	nop
  40f568:	ldr	x0, [sp, #80]
  40f56c:	strb	wzr, [x0]
  40f570:	ldr	x0, [sp, #24]
  40f574:	ldp	x29, x30, [sp], #96
  40f578:	ret
  40f57c:	sub	sp, sp, #0x10
  40f580:	str	x0, [sp, #8]
  40f584:	ldr	x0, [sp, #8]
  40f588:	lsl	x0, x0, #2
  40f58c:	add	x0, x0, #0x1
  40f590:	add	sp, sp, #0x10
  40f594:	ret
  40f598:	stp	x29, x30, [sp, #-64]!
  40f59c:	mov	x29, sp
  40f5a0:	str	x0, [sp, #24]
  40f5a4:	str	x1, [sp, #16]
  40f5a8:	ldr	x0, [sp, #24]
  40f5ac:	cmp	x0, #0x0
  40f5b0:	b.eq	40f5c0 <ferror@plt+0x9b20>  // b.none
  40f5b4:	ldr	x0, [sp, #24]
  40f5b8:	bl	404c40 <strlen@plt>
  40f5bc:	b	40f5c4 <ferror@plt+0x9b24>
  40f5c0:	mov	x0, #0x0                   	// #0
  40f5c4:	str	x0, [sp, #48]
  40f5c8:	str	xzr, [sp, #56]
  40f5cc:	ldr	x0, [sp, #48]
  40f5d0:	cmp	x0, #0x0
  40f5d4:	b.ne	40f5e0 <ferror@plt+0x9b40>  // b.any
  40f5d8:	mov	x0, #0x0                   	// #0
  40f5dc:	b	40f62c <ferror@plt+0x9b8c>
  40f5e0:	ldr	x0, [sp, #48]
  40f5e4:	bl	40f57c <ferror@plt+0x9adc>
  40f5e8:	bl	4050c0 <malloc@plt>
  40f5ec:	str	x0, [sp, #40]
  40f5f0:	ldr	x0, [sp, #40]
  40f5f4:	cmp	x0, #0x0
  40f5f8:	b.eq	40f614 <ferror@plt+0x9b74>  // b.none
  40f5fc:	mov	x3, #0x0                   	// #0
  40f600:	ldr	x2, [sp, #40]
  40f604:	ldr	x1, [sp, #16]
  40f608:	ldr	x0, [sp, #24]
  40f60c:	bl	40efa8 <ferror@plt+0x9508>
  40f610:	str	x0, [sp, #56]
  40f614:	ldr	x0, [sp, #56]
  40f618:	cmp	x0, #0x0
  40f61c:	b.ne	40f628 <ferror@plt+0x9b88>  // b.any
  40f620:	ldr	x0, [sp, #40]
  40f624:	bl	405560 <free@plt>
  40f628:	ldr	x0, [sp, #56]
  40f62c:	ldp	x29, x30, [sp], #64
  40f630:	ret
  40f634:	stp	x29, x30, [sp, #-64]!
  40f638:	mov	x29, sp
  40f63c:	str	x0, [sp, #24]
  40f640:	str	x1, [sp, #16]
  40f644:	ldr	x0, [sp, #24]
  40f648:	cmp	x0, #0x0
  40f64c:	b.eq	40f65c <ferror@plt+0x9bbc>  // b.none
  40f650:	ldr	x0, [sp, #24]
  40f654:	bl	404c40 <strlen@plt>
  40f658:	b	40f660 <ferror@plt+0x9bc0>
  40f65c:	mov	x0, #0x0                   	// #0
  40f660:	str	x0, [sp, #48]
  40f664:	str	xzr, [sp, #56]
  40f668:	ldr	x0, [sp, #48]
  40f66c:	cmp	x0, #0x0
  40f670:	b.ne	40f67c <ferror@plt+0x9bdc>  // b.any
  40f674:	mov	x0, #0x0                   	// #0
  40f678:	b	40f6c4 <ferror@plt+0x9c24>
  40f67c:	ldr	x0, [sp, #48]
  40f680:	bl	40f57c <ferror@plt+0x9adc>
  40f684:	bl	4050c0 <malloc@plt>
  40f688:	str	x0, [sp, #40]
  40f68c:	ldr	x0, [sp, #40]
  40f690:	cmp	x0, #0x0
  40f694:	b.eq	40f6ac <ferror@plt+0x9c0c>  // b.none
  40f698:	ldr	x2, [sp, #40]
  40f69c:	ldr	x1, [sp, #16]
  40f6a0:	ldr	x0, [sp, #24]
  40f6a4:	bl	40f318 <ferror@plt+0x9878>
  40f6a8:	str	x0, [sp, #56]
  40f6ac:	ldr	x0, [sp, #56]
  40f6b0:	cmp	x0, #0x0
  40f6b4:	b.ne	40f6c0 <ferror@plt+0x9c20>  // b.any
  40f6b8:	ldr	x0, [sp, #40]
  40f6bc:	bl	405560 <free@plt>
  40f6c0:	ldr	x0, [sp, #56]
  40f6c4:	ldp	x29, x30, [sp], #64
  40f6c8:	ret
  40f6cc:	stp	x29, x30, [sp, #-48]!
  40f6d0:	mov	x29, sp
  40f6d4:	str	x0, [sp, #24]
  40f6d8:	strb	wzr, [sp, #47]
  40f6dc:	ldr	x0, [sp, #24]
  40f6e0:	str	x0, [sp, #32]
  40f6e4:	b	40f71c <ferror@plt+0x9c7c>
  40f6e8:	ldr	x0, [sp, #32]
  40f6ec:	ldr	w0, [x0]
  40f6f0:	bl	4058b0 <iswprint@plt>
  40f6f4:	cmp	w0, #0x0
  40f6f8:	b.ne	40f710 <ferror@plt+0x9c70>  // b.any
  40f6fc:	ldr	x0, [sp, #32]
  40f700:	mov	w1, #0xfffd                	// #65533
  40f704:	str	w1, [x0]
  40f708:	mov	w0, #0x1                   	// #1
  40f70c:	strb	w0, [sp, #47]
  40f710:	ldr	x0, [sp, #32]
  40f714:	add	x0, x0, #0x4
  40f718:	str	x0, [sp, #32]
  40f71c:	ldr	x0, [sp, #32]
  40f720:	ldr	w0, [x0]
  40f724:	cmp	w0, #0x0
  40f728:	b.ne	40f6e8 <ferror@plt+0x9c48>  // b.any
  40f72c:	ldrb	w0, [sp, #47]
  40f730:	ldp	x29, x30, [sp], #48
  40f734:	ret
  40f738:	stp	x29, x30, [sp, #-48]!
  40f73c:	mov	x29, sp
  40f740:	str	x0, [sp, #24]
  40f744:	str	x1, [sp, #16]
  40f748:	str	xzr, [sp, #40]
  40f74c:	str	wzr, [sp, #36]
  40f750:	b	40f7b8 <ferror@plt+0x9d18>
  40f754:	ldr	x0, [sp, #24]
  40f758:	ldr	w0, [x0]
  40f75c:	bl	405110 <wcwidth@plt>
  40f760:	str	w0, [sp, #36]
  40f764:	ldr	w0, [sp, #36]
  40f768:	cmn	w0, #0x1
  40f76c:	b.ne	40f784 <ferror@plt+0x9ce4>  // b.any
  40f770:	ldr	x0, [sp, #24]
  40f774:	mov	w1, #0xfffd                	// #65533
  40f778:	str	w1, [x0]
  40f77c:	mov	w0, #0x1                   	// #1
  40f780:	str	w0, [sp, #36]
  40f784:	ldrsw	x1, [sp, #36]
  40f788:	ldr	x0, [sp, #40]
  40f78c:	add	x0, x1, x0
  40f790:	ldr	x1, [sp, #16]
  40f794:	cmp	x1, x0
  40f798:	b.cc	40f7cc <ferror@plt+0x9d2c>  // b.lo, b.ul, b.last
  40f79c:	ldrsw	x0, [sp, #36]
  40f7a0:	ldr	x1, [sp, #40]
  40f7a4:	add	x0, x1, x0
  40f7a8:	str	x0, [sp, #40]
  40f7ac:	ldr	x0, [sp, #24]
  40f7b0:	add	x0, x0, #0x4
  40f7b4:	str	x0, [sp, #24]
  40f7b8:	ldr	x0, [sp, #24]
  40f7bc:	ldr	w0, [x0]
  40f7c0:	cmp	w0, #0x0
  40f7c4:	b.ne	40f754 <ferror@plt+0x9cb4>  // b.any
  40f7c8:	b	40f7d0 <ferror@plt+0x9d30>
  40f7cc:	nop
  40f7d0:	ldr	x0, [sp, #24]
  40f7d4:	str	wzr, [x0]
  40f7d8:	ldr	x0, [sp, #40]
  40f7dc:	ldp	x29, x30, [sp], #48
  40f7e0:	ret
  40f7e4:	stp	x29, x30, [sp, #-48]!
  40f7e8:	mov	x29, sp
  40f7ec:	str	x0, [sp, #24]
  40f7f0:	str	x1, [sp, #16]
  40f7f4:	str	wzr, [sp, #44]
  40f7f8:	b	40f858 <ferror@plt+0x9db8>
  40f7fc:	ldr	x0, [sp, #24]
  40f800:	add	x1, x0, #0x4
  40f804:	str	x1, [sp, #24]
  40f808:	ldr	w0, [x0]
  40f80c:	bl	405110 <wcwidth@plt>
  40f810:	str	w0, [sp, #40]
  40f814:	ldr	w0, [sp, #40]
  40f818:	cmn	w0, #0x1
  40f81c:	b.ne	40f828 <ferror@plt+0x9d88>  // b.any
  40f820:	mov	w0, #0xffffffff            	// #-1
  40f824:	b	40f880 <ferror@plt+0x9de0>
  40f828:	mov	w1, #0x7fffffff            	// #2147483647
  40f82c:	ldr	w0, [sp, #40]
  40f830:	sub	w0, w1, w0
  40f834:	ldr	w1, [sp, #44]
  40f838:	cmp	w1, w0
  40f83c:	b.le	40f848 <ferror@plt+0x9da8>
  40f840:	mov	w0, #0xffffffff            	// #-1
  40f844:	b	40f880 <ferror@plt+0x9de0>
  40f848:	ldr	w1, [sp, #44]
  40f84c:	ldr	w0, [sp, #40]
  40f850:	add	w0, w1, w0
  40f854:	str	w0, [sp, #44]
  40f858:	ldr	x0, [sp, #16]
  40f85c:	sub	x1, x0, #0x1
  40f860:	str	x1, [sp, #16]
  40f864:	cmp	x0, #0x0
  40f868:	b.eq	40f87c <ferror@plt+0x9ddc>  // b.none
  40f86c:	ldr	x0, [sp, #24]
  40f870:	ldr	w0, [x0]
  40f874:	cmp	w0, #0x0
  40f878:	b.ne	40f7fc <ferror@plt+0x9d5c>  // b.any
  40f87c:	ldr	w0, [sp, #44]
  40f880:	ldp	x29, x30, [sp], #48
  40f884:	ret
  40f888:	stp	x29, x30, [sp, #-64]!
  40f88c:	mov	x29, sp
  40f890:	str	x0, [sp, #24]
  40f894:	str	x1, [sp, #16]
  40f898:	ldr	x0, [sp, #24]
  40f89c:	bl	404c40 <strlen@plt>
  40f8a0:	str	x0, [sp, #56]
  40f8a4:	mov	x2, #0x0                   	// #0
  40f8a8:	ldr	x1, [sp, #24]
  40f8ac:	mov	x0, #0x0                   	// #0
  40f8b0:	bl	404ca0 <mbstowcs@plt>
  40f8b4:	str	x0, [sp, #40]
  40f8b8:	str	xzr, [sp, #48]
  40f8bc:	ldr	x0, [sp, #40]
  40f8c0:	cmn	x0, #0x1
  40f8c4:	b.eq	40f948 <ferror@plt+0x9ea8>  // b.none
  40f8c8:	ldr	x0, [sp, #40]
  40f8cc:	add	x0, x0, #0x1
  40f8d0:	lsl	x0, x0, #2
  40f8d4:	mov	x1, x0
  40f8d8:	mov	x0, #0x1                   	// #1
  40f8dc:	bl	405260 <calloc@plt>
  40f8e0:	str	x0, [sp, #48]
  40f8e4:	ldr	x0, [sp, #48]
  40f8e8:	cmp	x0, #0x0
  40f8ec:	b.eq	40f950 <ferror@plt+0x9eb0>  // b.none
  40f8f0:	ldr	x0, [sp, #40]
  40f8f4:	mov	x2, x0
  40f8f8:	ldr	x1, [sp, #24]
  40f8fc:	ldr	x0, [sp, #48]
  40f900:	bl	404ca0 <mbstowcs@plt>
  40f904:	cmp	x0, #0x0
  40f908:	b.eq	40f958 <ferror@plt+0x9eb8>  // b.none
  40f90c:	ldr	x0, [sp, #16]
  40f910:	ldr	x0, [x0]
  40f914:	mov	x1, x0
  40f918:	ldr	x0, [sp, #48]
  40f91c:	bl	40f738 <ferror@plt+0x9c98>
  40f920:	mov	x1, x0
  40f924:	ldr	x0, [sp, #16]
  40f928:	str	x1, [x0]
  40f92c:	ldr	x0, [sp, #56]
  40f930:	mov	x2, x0
  40f934:	ldr	x1, [sp, #48]
  40f938:	ldr	x0, [sp, #24]
  40f93c:	bl	4057a0 <wcstombs@plt>
  40f940:	str	x0, [sp, #56]
  40f944:	b	40f95c <ferror@plt+0x9ebc>
  40f948:	nop
  40f94c:	b	40f95c <ferror@plt+0x9ebc>
  40f950:	nop
  40f954:	b	40f95c <ferror@plt+0x9ebc>
  40f958:	nop
  40f95c:	ldr	x0, [sp, #48]
  40f960:	bl	405560 <free@plt>
  40f964:	ldr	x0, [sp, #56]
  40f968:	cmp	x0, #0x0
  40f96c:	b.lt	40f980 <ferror@plt+0x9ee0>  // b.tstop
  40f970:	ldr	x0, [sp, #56]
  40f974:	ldr	x1, [sp, #24]
  40f978:	add	x0, x1, x0
  40f97c:	strb	wzr, [x0]
  40f980:	ldr	x0, [sp, #56]
  40f984:	ldp	x29, x30, [sp], #64
  40f988:	ret
  40f98c:	sub	sp, sp, #0x20
  40f990:	str	x0, [sp, #24]
  40f994:	str	x1, [sp, #16]
  40f998:	str	x2, [sp, #8]
  40f99c:	str	w3, [sp, #4]
  40f9a0:	b	40f9c8 <ferror@plt+0x9f28>
  40f9a4:	ldr	x0, [sp, #24]
  40f9a8:	add	x1, x0, #0x1
  40f9ac:	str	x1, [sp, #24]
  40f9b0:	ldr	w1, [sp, #4]
  40f9b4:	sxtb	w1, w1
  40f9b8:	strb	w1, [x0]
  40f9bc:	ldr	x0, [sp, #8]
  40f9c0:	sub	x0, x0, #0x1
  40f9c4:	str	x0, [sp, #8]
  40f9c8:	ldr	x0, [sp, #8]
  40f9cc:	cmp	x0, #0x0
  40f9d0:	b.eq	40f9e4 <ferror@plt+0x9f44>  // b.none
  40f9d4:	ldr	x1, [sp, #24]
  40f9d8:	ldr	x0, [sp, #16]
  40f9dc:	cmp	x1, x0
  40f9e0:	b.cc	40f9a4 <ferror@plt+0x9f04>  // b.lo, b.ul, b.last
  40f9e4:	ldr	x0, [sp, #24]
  40f9e8:	strb	wzr, [x0]
  40f9ec:	ldr	x0, [sp, #24]
  40f9f0:	add	sp, sp, #0x20
  40f9f4:	ret
  40f9f8:	stp	x29, x30, [sp, #-64]!
  40f9fc:	mov	x29, sp
  40fa00:	str	x0, [sp, #56]
  40fa04:	str	x1, [sp, #48]
  40fa08:	str	x2, [sp, #40]
  40fa0c:	str	x3, [sp, #32]
  40fa10:	str	w4, [sp, #28]
  40fa14:	str	w5, [sp, #24]
  40fa18:	mov	w6, #0x20                  	// #32
  40fa1c:	ldr	w5, [sp, #24]
  40fa20:	ldr	w4, [sp, #28]
  40fa24:	ldr	x3, [sp, #32]
  40fa28:	ldr	x2, [sp, #40]
  40fa2c:	ldr	x1, [sp, #48]
  40fa30:	ldr	x0, [sp, #56]
  40fa34:	bl	40fa40 <ferror@plt+0x9fa0>
  40fa38:	ldp	x29, x30, [sp], #64
  40fa3c:	ret
  40fa40:	stp	x29, x30, [sp, #-192]!
  40fa44:	mov	x29, sp
  40fa48:	str	x0, [sp, #56]
  40fa4c:	str	x1, [sp, #48]
  40fa50:	str	x2, [sp, #40]
  40fa54:	str	x3, [sp, #32]
  40fa58:	str	w4, [sp, #28]
  40fa5c:	str	w5, [sp, #24]
  40fa60:	str	w6, [sp, #20]
  40fa64:	mov	x0, #0xffffffffffffffff    	// #-1
  40fa68:	str	x0, [sp, #184]
  40fa6c:	ldr	x0, [sp, #56]
  40fa70:	bl	404c40 <strlen@plt>
  40fa74:	add	x0, x0, #0x1
  40fa78:	str	x0, [sp, #176]
  40fa7c:	str	xzr, [sp, #168]
  40fa80:	str	xzr, [sp, #160]
  40fa84:	ldr	x0, [sp, #56]
  40fa88:	str	x0, [sp, #152]
  40fa8c:	ldr	x0, [sp, #176]
  40fa90:	sub	x0, x0, #0x1
  40fa94:	str	x0, [sp, #144]
  40fa98:	ldr	x0, [sp, #144]
  40fa9c:	str	x0, [sp, #136]
  40faa0:	str	xzr, [sp, #128]
  40faa4:	strb	wzr, [sp, #127]
  40faa8:	strb	wzr, [sp, #126]
  40faac:	bl	405570 <__ctype_get_mb_cur_max@plt>
  40fab0:	cmp	x0, #0x1
  40fab4:	b.ls	40fb80 <ferror@plt+0xa0e0>  // b.plast
  40fab8:	mov	x2, #0x0                   	// #0
  40fabc:	ldr	x1, [sp, #56]
  40fac0:	mov	x0, #0x0                   	// #0
  40fac4:	bl	404ca0 <mbstowcs@plt>
  40fac8:	str	x0, [sp, #96]
  40facc:	ldr	x0, [sp, #96]
  40fad0:	cmn	x0, #0x1
  40fad4:	b.ne	40faec <ferror@plt+0xa04c>  // b.any
  40fad8:	ldr	w0, [sp, #24]
  40fadc:	and	w0, w0, #0x1
  40fae0:	cmp	w0, #0x0
  40fae4:	b.eq	40fdb8 <ferror@plt+0xa318>  // b.none
  40fae8:	b	40fc38 <ferror@plt+0xa198>
  40faec:	ldr	x0, [sp, #96]
  40faf0:	add	x0, x0, #0x1
  40faf4:	str	x0, [sp, #96]
  40faf8:	ldr	x0, [sp, #96]
  40fafc:	lsl	x0, x0, #2
  40fb00:	bl	4050c0 <malloc@plt>
  40fb04:	str	x0, [sp, #160]
  40fb08:	ldr	x0, [sp, #160]
  40fb0c:	cmp	x0, #0x0
  40fb10:	b.ne	40fb28 <ferror@plt+0xa088>  // b.any
  40fb14:	ldr	w0, [sp, #24]
  40fb18:	and	w0, w0, #0x1
  40fb1c:	cmp	w0, #0x0
  40fb20:	b.eq	40fdc0 <ferror@plt+0xa320>  // b.none
  40fb24:	b	40fc38 <ferror@plt+0xa198>
  40fb28:	ldr	x2, [sp, #96]
  40fb2c:	ldr	x1, [sp, #56]
  40fb30:	ldr	x0, [sp, #160]
  40fb34:	bl	404ca0 <mbstowcs@plt>
  40fb38:	cmp	x0, #0x0
  40fb3c:	b.eq	40fb80 <ferror@plt+0xa0e0>  // b.none
  40fb40:	ldr	x0, [sp, #96]
  40fb44:	lsl	x0, x0, #2
  40fb48:	sub	x0, x0, #0x4
  40fb4c:	ldr	x1, [sp, #160]
  40fb50:	add	x0, x1, x0
  40fb54:	str	wzr, [x0]
  40fb58:	mov	w0, #0x1                   	// #1
  40fb5c:	strb	w0, [sp, #126]
  40fb60:	ldr	x0, [sp, #160]
  40fb64:	bl	40f6cc <ferror@plt+0x9c2c>
  40fb68:	strb	w0, [sp, #127]
  40fb6c:	ldr	x1, [sp, #96]
  40fb70:	ldr	x0, [sp, #160]
  40fb74:	bl	40f7e4 <ferror@plt+0x9d44>
  40fb78:	sxtw	x0, w0
  40fb7c:	str	x0, [sp, #144]
  40fb80:	ldrb	w0, [sp, #126]
  40fb84:	cmp	w0, #0x0
  40fb88:	b.eq	40fc34 <ferror@plt+0xa194>  // b.none
  40fb8c:	ldrb	w0, [sp, #127]
  40fb90:	cmp	w0, #0x0
  40fb94:	b.ne	40fbac <ferror@plt+0xa10c>  // b.any
  40fb98:	ldr	x0, [sp, #32]
  40fb9c:	ldr	x0, [x0]
  40fba0:	ldr	x1, [sp, #144]
  40fba4:	cmp	x1, x0
  40fba8:	b.ls	40fc34 <ferror@plt+0xa194>  // b.plast
  40fbac:	ldrb	w0, [sp, #127]
  40fbb0:	cmp	w0, #0x0
  40fbb4:	b.eq	40fbd0 <ferror@plt+0xa130>  // b.none
  40fbb8:	mov	x2, #0x0                   	// #0
  40fbbc:	ldr	x1, [sp, #160]
  40fbc0:	mov	x0, #0x0                   	// #0
  40fbc4:	bl	4057a0 <wcstombs@plt>
  40fbc8:	add	x0, x0, #0x1
  40fbcc:	str	x0, [sp, #176]
  40fbd0:	ldr	x0, [sp, #176]
  40fbd4:	bl	4050c0 <malloc@plt>
  40fbd8:	str	x0, [sp, #168]
  40fbdc:	ldr	x0, [sp, #168]
  40fbe0:	cmp	x0, #0x0
  40fbe4:	b.ne	40fbfc <ferror@plt+0xa15c>  // b.any
  40fbe8:	ldr	w0, [sp, #24]
  40fbec:	and	w0, w0, #0x1
  40fbf0:	cmp	w0, #0x0
  40fbf4:	b.eq	40fdc8 <ferror@plt+0xa328>  // b.none
  40fbf8:	b	40fc38 <ferror@plt+0xa198>
  40fbfc:	ldr	x0, [sp, #168]
  40fc00:	str	x0, [sp, #152]
  40fc04:	ldr	x0, [sp, #32]
  40fc08:	ldr	x0, [x0]
  40fc0c:	mov	x1, x0
  40fc10:	ldr	x0, [sp, #160]
  40fc14:	bl	40f738 <ferror@plt+0x9c98>
  40fc18:	str	x0, [sp, #144]
  40fc1c:	ldr	x2, [sp, #176]
  40fc20:	ldr	x1, [sp, #160]
  40fc24:	ldr	x0, [sp, #168]
  40fc28:	bl	4057a0 <wcstombs@plt>
  40fc2c:	str	x0, [sp, #136]
  40fc30:	b	40fc38 <ferror@plt+0xa198>
  40fc34:	nop
  40fc38:	ldr	x0, [sp, #32]
  40fc3c:	ldr	x0, [x0]
  40fc40:	ldr	x1, [sp, #144]
  40fc44:	cmp	x1, x0
  40fc48:	b.ls	40fc60 <ferror@plt+0xa1c0>  // b.plast
  40fc4c:	ldr	x0, [sp, #32]
  40fc50:	ldr	x0, [x0]
  40fc54:	str	x0, [sp, #144]
  40fc58:	ldr	x0, [sp, #144]
  40fc5c:	str	x0, [sp, #136]
  40fc60:	ldr	x0, [sp, #32]
  40fc64:	ldr	x0, [x0]
  40fc68:	ldr	x1, [sp, #144]
  40fc6c:	cmp	x1, x0
  40fc70:	b.cs	40fc88 <ferror@plt+0xa1e8>  // b.hs, b.nlast
  40fc74:	ldr	x0, [sp, #32]
  40fc78:	ldr	x1, [x0]
  40fc7c:	ldr	x0, [sp, #144]
  40fc80:	sub	x0, x1, x0
  40fc84:	str	x0, [sp, #128]
  40fc88:	ldr	x0, [sp, #32]
  40fc8c:	ldr	x1, [sp, #144]
  40fc90:	str	x1, [x0]
  40fc94:	ldr	x1, [sp, #136]
  40fc98:	ldr	x0, [sp, #128]
  40fc9c:	add	x0, x1, x0
  40fca0:	str	x0, [sp, #184]
  40fca4:	ldr	x0, [sp, #40]
  40fca8:	cmp	x0, #0x0
  40fcac:	b.eq	40fdd0 <ferror@plt+0xa330>  // b.none
  40fcb0:	ldr	x0, [sp, #40]
  40fcb4:	sub	x0, x0, #0x1
  40fcb8:	ldr	x1, [sp, #48]
  40fcbc:	add	x0, x1, x0
  40fcc0:	str	x0, [sp, #88]
  40fcc4:	ldr	w0, [sp, #28]
  40fcc8:	cmp	w0, #0x2
  40fccc:	b.eq	40fcf8 <ferror@plt+0xa258>  // b.none
  40fcd0:	ldr	w0, [sp, #28]
  40fcd4:	cmp	w0, #0x2
  40fcd8:	b.hi	40fd40 <ferror@plt+0xa2a0>  // b.pmore
  40fcdc:	ldr	w0, [sp, #28]
  40fce0:	cmp	w0, #0x0
  40fce4:	b.eq	40fd20 <ferror@plt+0xa280>  // b.none
  40fce8:	ldr	w0, [sp, #28]
  40fcec:	cmp	w0, #0x1
  40fcf0:	b.eq	40fd30 <ferror@plt+0xa290>  // b.none
  40fcf4:	b	40fd40 <ferror@plt+0xa2a0>
  40fcf8:	ldr	x0, [sp, #128]
  40fcfc:	lsr	x1, x0, #1
  40fd00:	ldr	x0, [sp, #128]
  40fd04:	and	x0, x0, #0x1
  40fd08:	add	x0, x1, x0
  40fd0c:	str	x0, [sp, #112]
  40fd10:	ldr	x0, [sp, #128]
  40fd14:	lsr	x0, x0, #1
  40fd18:	str	x0, [sp, #104]
  40fd1c:	b	40fd44 <ferror@plt+0xa2a4>
  40fd20:	str	xzr, [sp, #112]
  40fd24:	ldr	x0, [sp, #128]
  40fd28:	str	x0, [sp, #104]
  40fd2c:	b	40fd44 <ferror@plt+0xa2a4>
  40fd30:	ldr	x0, [sp, #128]
  40fd34:	str	x0, [sp, #112]
  40fd38:	str	xzr, [sp, #104]
  40fd3c:	b	40fd44 <ferror@plt+0xa2a4>
  40fd40:	bl	405410 <abort@plt>
  40fd44:	ldr	w3, [sp, #20]
  40fd48:	ldr	x2, [sp, #112]
  40fd4c:	ldr	x1, [sp, #88]
  40fd50:	ldr	x0, [sp, #48]
  40fd54:	bl	40f98c <ferror@plt+0x9eec>
  40fd58:	str	x0, [sp, #48]
  40fd5c:	ldr	x1, [sp, #88]
  40fd60:	ldr	x0, [sp, #48]
  40fd64:	sub	x0, x1, x0
  40fd68:	str	x0, [sp, #80]
  40fd6c:	ldr	x0, [sp, #136]
  40fd70:	str	x0, [sp, #72]
  40fd74:	ldr	x0, [sp, #80]
  40fd78:	str	x0, [sp, #64]
  40fd7c:	ldr	x1, [sp, #64]
  40fd80:	ldr	x0, [sp, #72]
  40fd84:	cmp	x1, x0
  40fd88:	csel	x0, x1, x0, ls  // ls = plast
  40fd8c:	mov	x2, x0
  40fd90:	ldr	x1, [sp, #152]
  40fd94:	ldr	x0, [sp, #48]
  40fd98:	bl	405590 <mempcpy@plt>
  40fd9c:	str	x0, [sp, #48]
  40fda0:	ldr	w3, [sp, #20]
  40fda4:	ldr	x2, [sp, #104]
  40fda8:	ldr	x1, [sp, #88]
  40fdac:	ldr	x0, [sp, #48]
  40fdb0:	bl	40f98c <ferror@plt+0x9eec>
  40fdb4:	b	40fdd4 <ferror@plt+0xa334>
  40fdb8:	nop
  40fdbc:	b	40fdd4 <ferror@plt+0xa334>
  40fdc0:	nop
  40fdc4:	b	40fdd4 <ferror@plt+0xa334>
  40fdc8:	nop
  40fdcc:	b	40fdd4 <ferror@plt+0xa334>
  40fdd0:	nop
  40fdd4:	ldr	x0, [sp, #160]
  40fdd8:	bl	405560 <free@plt>
  40fddc:	ldr	x0, [sp, #168]
  40fde0:	bl	405560 <free@plt>
  40fde4:	ldr	x0, [sp, #184]
  40fde8:	ldp	x29, x30, [sp], #192
  40fdec:	ret
  40fdf0:	stp	x29, x30, [sp, #-64]!
  40fdf4:	mov	x29, sp
  40fdf8:	str	x0, [sp, #40]
  40fdfc:	str	x1, [sp, #32]
  40fe00:	str	x2, [sp, #24]
  40fe04:	mov	x1, #0x38                  	// #56
  40fe08:	mov	x0, #0x1                   	// #1
  40fe0c:	bl	405260 <calloc@plt>
  40fe10:	str	x0, [sp, #56]
  40fe14:	ldr	x0, [sp, #56]
  40fe18:	cmp	x0, #0x0
  40fe1c:	b.eq	40fe6c <ferror@plt+0xa3cc>  // b.none
  40fe20:	ldr	x0, [sp, #56]
  40fe24:	ldr	x1, [sp, #40]
  40fe28:	str	x1, [x0]
  40fe2c:	ldr	x0, [sp, #56]
  40fe30:	ldr	x1, [sp, #32]
  40fe34:	str	x1, [x0, #8]
  40fe38:	ldr	x0, [sp, #56]
  40fe3c:	ldr	x1, [sp, #24]
  40fe40:	str	x1, [x0, #16]
  40fe44:	ldr	x0, [sp, #40]
  40fe48:	bl	40ef58 <ferror@plt+0x94b8>
  40fe4c:	mov	x1, x0
  40fe50:	ldr	x0, [sp, #56]
  40fe54:	str	x1, [x0, #24]
  40fe58:	ldr	x0, [sp, #40]
  40fe5c:	bl	404c40 <strlen@plt>
  40fe60:	mov	x1, x0
  40fe64:	ldr	x0, [sp, #56]
  40fe68:	str	x1, [x0, #32]
  40fe6c:	ldr	x0, [sp, #56]
  40fe70:	ldp	x29, x30, [sp], #64
  40fe74:	ret
  40fe78:	stp	x29, x30, [sp, #-48]!
  40fe7c:	mov	x29, sp
  40fe80:	str	x0, [sp, #24]
  40fe84:	ldr	x0, [sp, #24]
  40fe88:	cmp	x0, #0x0
  40fe8c:	b.eq	40fe9c <ferror@plt+0xa3fc>  // b.none
  40fe90:	ldr	x0, [sp, #24]
  40fe94:	ldr	x0, [x0]
  40fe98:	b	40fea0 <ferror@plt+0xa400>
  40fe9c:	mov	x0, #0x0                   	// #0
  40fea0:	str	x0, [sp, #40]
  40fea4:	ldr	x0, [sp, #24]
  40fea8:	bl	405560 <free@plt>
  40feac:	ldr	x0, [sp, #40]
  40feb0:	ldp	x29, x30, [sp], #48
  40feb4:	ret
  40feb8:	stp	x29, x30, [sp, #-48]!
  40febc:	mov	x29, sp
  40fec0:	str	x0, [sp, #24]
  40fec4:	str	x1, [sp, #16]
  40fec8:	str	xzr, [sp, #40]
  40fecc:	ldr	x0, [sp, #24]
  40fed0:	cmp	x0, #0x0
  40fed4:	b.eq	40fee8 <ferror@plt+0xa448>  // b.none
  40fed8:	ldr	x0, [sp, #24]
  40fedc:	ldrsb	w0, [x0]
  40fee0:	cmp	w0, #0x0
  40fee4:	b.ne	40fef0 <ferror@plt+0xa450>  // b.any
  40fee8:	mov	x0, #0x0                   	// #0
  40feec:	b	40ff28 <ferror@plt+0xa488>
  40fef0:	bl	405570 <__ctype_get_mb_cur_max@plt>
  40fef4:	mov	x1, x0
  40fef8:	add	x0, sp, #0x24
  40fefc:	mov	x3, #0x0                   	// #0
  40ff00:	mov	x2, x1
  40ff04:	ldr	x1, [sp, #24]
  40ff08:	bl	404ba0 <mbrtowc@plt>
  40ff0c:	str	x0, [sp, #40]
  40ff10:	ldr	w0, [sp, #36]
  40ff14:	bl	405110 <wcwidth@plt>
  40ff18:	sxtw	x1, w0
  40ff1c:	ldr	x0, [sp, #16]
  40ff20:	str	x1, [x0]
  40ff24:	ldr	x0, [sp, #40]
  40ff28:	ldp	x29, x30, [sp], #48
  40ff2c:	ret
  40ff30:	stp	x29, x30, [sp, #-80]!
  40ff34:	mov	x29, sp
  40ff38:	str	x0, [sp, #40]
  40ff3c:	str	x1, [sp, #32]
  40ff40:	str	x2, [sp, #24]
  40ff44:	str	wzr, [sp, #52]
  40ff48:	str	xzr, [sp, #56]
  40ff4c:	ldr	x0, [sp, #40]
  40ff50:	cmp	x0, #0x0
  40ff54:	b.eq	40ff84 <ferror@plt+0xa4e4>  // b.none
  40ff58:	ldr	x0, [sp, #32]
  40ff5c:	cmp	x0, #0x0
  40ff60:	b.eq	40ff84 <ferror@plt+0xa4e4>  // b.none
  40ff64:	ldr	x1, [sp, #40]
  40ff68:	ldr	x0, [sp, #32]
  40ff6c:	cmp	x1, x0
  40ff70:	b.eq	40ff84 <ferror@plt+0xa4e4>  // b.none
  40ff74:	ldr	x0, [sp, #40]
  40ff78:	ldrsb	w0, [x0]
  40ff7c:	cmp	w0, #0x0
  40ff80:	b.ne	40ff8c <ferror@plt+0xa4ec>  // b.any
  40ff84:	mov	x0, #0x0                   	// #0
  40ff88:	b	410040 <ferror@plt+0xa5a0>
  40ff8c:	ldr	x0, [sp, #40]
  40ff90:	str	x0, [sp, #72]
  40ff94:	ldr	x0, [sp, #72]
  40ff98:	str	x0, [sp, #64]
  40ff9c:	b	410000 <ferror@plt+0xa560>
  40ffa0:	bl	405570 <__ctype_get_mb_cur_max@plt>
  40ffa4:	mov	x1, x0
  40ffa8:	add	x0, sp, #0x34
  40ffac:	mov	x3, #0x0                   	// #0
  40ffb0:	mov	x2, x1
  40ffb4:	ldr	x1, [sp, #72]
  40ffb8:	bl	404ba0 <mbrtowc@plt>
  40ffbc:	str	x0, [sp, #56]
  40ffc0:	ldr	x0, [sp, #72]
  40ffc4:	str	x0, [sp, #64]
  40ffc8:	ldr	x0, [sp, #56]
  40ffcc:	cmn	x0, #0x1
  40ffd0:	b.eq	40ffe0 <ferror@plt+0xa540>  // b.none
  40ffd4:	ldr	x0, [sp, #56]
  40ffd8:	cmn	x0, #0x2
  40ffdc:	b.ne	40fff0 <ferror@plt+0xa550>  // b.any
  40ffe0:	ldr	x0, [sp, #72]
  40ffe4:	add	x0, x0, #0x1
  40ffe8:	str	x0, [sp, #72]
  40ffec:	b	410000 <ferror@plt+0xa560>
  40fff0:	ldr	x1, [sp, #72]
  40fff4:	ldr	x0, [sp, #56]
  40fff8:	add	x0, x1, x0
  40fffc:	str	x0, [sp, #72]
  410000:	ldr	x1, [sp, #72]
  410004:	ldr	x0, [sp, #32]
  410008:	cmp	x1, x0
  41000c:	b.cc	40ffa0 <ferror@plt+0xa500>  // b.lo, b.ul, b.last
  410010:	ldr	x1, [sp, #64]
  410014:	ldr	x0, [sp, #32]
  410018:	cmp	x1, x0
  41001c:	b.ne	410028 <ferror@plt+0xa588>  // b.any
  410020:	mov	x0, #0x0                   	// #0
  410024:	b	410040 <ferror@plt+0xa5a0>
  410028:	ldr	w0, [sp, #52]
  41002c:	bl	405110 <wcwidth@plt>
  410030:	sxtw	x1, w0
  410034:	ldr	x0, [sp, #24]
  410038:	str	x1, [x0]
  41003c:	ldr	x0, [sp, #56]
  410040:	ldp	x29, x30, [sp], #80
  410044:	ret
  410048:	stp	x29, x30, [sp, #-64]!
  41004c:	mov	x29, sp
  410050:	str	x0, [sp, #24]
  410054:	str	w1, [sp, #20]
  410058:	ldr	w0, [sp, #20]
  41005c:	cmp	w0, #0x3
  410060:	b.eq	4101b0 <ferror@plt+0xa710>  // b.none
  410064:	ldr	w0, [sp, #20]
  410068:	cmp	w0, #0x3
  41006c:	b.gt	4101e8 <ferror@plt+0xa748>
  410070:	ldr	w0, [sp, #20]
  410074:	cmp	w0, #0x2
  410078:	b.eq	4101c4 <ferror@plt+0xa724>  // b.none
  41007c:	ldr	w0, [sp, #20]
  410080:	cmp	w0, #0x2
  410084:	b.gt	4101e8 <ferror@plt+0xa748>
  410088:	ldr	w0, [sp, #20]
  41008c:	cmp	w0, #0x0
  410090:	b.eq	4100a4 <ferror@plt+0xa604>  // b.none
  410094:	ldr	w0, [sp, #20]
  410098:	cmp	w0, #0x1
  41009c:	b.eq	410130 <ferror@plt+0xa690>  // b.none
  4100a0:	b	4101e8 <ferror@plt+0xa748>
  4100a4:	ldr	x0, [sp, #24]
  4100a8:	ldr	x0, [x0, #40]
  4100ac:	cmp	x0, #0x0
  4100b0:	b.ne	4100bc <ferror@plt+0xa61c>  // b.any
  4100b4:	mov	w0, #0x1                   	// #1
  4100b8:	b	410200 <ferror@plt+0xa760>
  4100bc:	ldr	x0, [sp, #24]
  4100c0:	ldr	x3, [x0]
  4100c4:	ldr	x0, [sp, #24]
  4100c8:	ldr	x1, [x0]
  4100cc:	ldr	x0, [sp, #24]
  4100d0:	ldr	x0, [x0, #40]
  4100d4:	add	x0, x1, x0
  4100d8:	add	x1, sp, #0x28
  4100dc:	mov	x2, x1
  4100e0:	mov	x1, x0
  4100e4:	mov	x0, x3
  4100e8:	bl	40ff30 <ferror@plt+0xa490>
  4100ec:	str	x0, [sp, #48]
  4100f0:	ldr	x0, [sp, #48]
  4100f4:	cmp	x0, #0x0
  4100f8:	b.eq	4101f0 <ferror@plt+0xa750>  // b.none
  4100fc:	ldr	x0, [sp, #24]
  410100:	ldr	x1, [x0, #40]
  410104:	ldr	x0, [sp, #48]
  410108:	sub	x1, x1, x0
  41010c:	ldr	x0, [sp, #24]
  410110:	str	x1, [x0, #40]
  410114:	ldr	x0, [sp, #24]
  410118:	ldr	x1, [x0, #48]
  41011c:	ldr	x0, [sp, #40]
  410120:	sub	x1, x1, x0
  410124:	ldr	x0, [sp, #24]
  410128:	str	x1, [x0, #48]
  41012c:	b	4101f0 <ferror@plt+0xa750>
  410130:	ldr	x0, [sp, #24]
  410134:	ldr	x1, [x0, #48]
  410138:	ldr	x0, [sp, #24]
  41013c:	ldr	x0, [x0, #24]
  410140:	cmp	x1, x0
  410144:	b.cc	410150 <ferror@plt+0xa6b0>  // b.lo, b.ul, b.last
  410148:	mov	w0, #0x1                   	// #1
  41014c:	b	410200 <ferror@plt+0xa760>
  410150:	ldr	x0, [sp, #24]
  410154:	ldr	x1, [x0]
  410158:	ldr	x0, [sp, #24]
  41015c:	ldr	x0, [x0, #40]
  410160:	add	x0, x1, x0
  410164:	add	x1, sp, #0x20
  410168:	bl	40feb8 <ferror@plt+0xa418>
  41016c:	str	x0, [sp, #56]
  410170:	ldr	x0, [sp, #56]
  410174:	cmp	x0, #0x0
  410178:	b.eq	4101f8 <ferror@plt+0xa758>  // b.none
  41017c:	ldr	x0, [sp, #24]
  410180:	ldr	x1, [x0, #40]
  410184:	ldr	x0, [sp, #56]
  410188:	add	x1, x1, x0
  41018c:	ldr	x0, [sp, #24]
  410190:	str	x1, [x0, #40]
  410194:	ldr	x0, [sp, #24]
  410198:	ldr	x1, [x0, #48]
  41019c:	ldr	x0, [sp, #32]
  4101a0:	add	x1, x1, x0
  4101a4:	ldr	x0, [sp, #24]
  4101a8:	str	x1, [x0, #48]
  4101ac:	b	4101f8 <ferror@plt+0xa758>
  4101b0:	ldr	x0, [sp, #24]
  4101b4:	str	xzr, [x0, #40]
  4101b8:	ldr	x0, [sp, #24]
  4101bc:	str	xzr, [x0, #48]
  4101c0:	b	4101fc <ferror@plt+0xa75c>
  4101c4:	ldr	x0, [sp, #24]
  4101c8:	ldr	x1, [x0, #32]
  4101cc:	ldr	x0, [sp, #24]
  4101d0:	str	x1, [x0, #40]
  4101d4:	ldr	x0, [sp, #24]
  4101d8:	ldr	x1, [x0, #24]
  4101dc:	ldr	x0, [sp, #24]
  4101e0:	str	x1, [x0, #48]
  4101e4:	b	4101fc <ferror@plt+0xa75c>
  4101e8:	mov	w0, #0xffffffea            	// #-22
  4101ec:	b	410200 <ferror@plt+0xa760>
  4101f0:	nop
  4101f4:	b	4101fc <ferror@plt+0xa75c>
  4101f8:	nop
  4101fc:	mov	w0, #0x0                   	// #0
  410200:	ldp	x29, x30, [sp], #64
  410204:	ret
  410208:	stp	x29, x30, [sp, #-64]!
  41020c:	mov	x29, sp
  410210:	str	x0, [sp, #24]
  410214:	str	x1, [sp, #16]
  410218:	ldr	x1, [sp, #16]
  41021c:	ldr	x0, [sp, #24]
  410220:	bl	40feb8 <ferror@plt+0xa418>
  410224:	str	x0, [sp, #56]
  410228:	ldr	x0, [sp, #24]
  41022c:	bl	404c40 <strlen@plt>
  410230:	str	x0, [sp, #48]
  410234:	ldr	x1, [sp, #48]
  410238:	ldr	x0, [sp, #56]
  41023c:	sub	x0, x1, x0
  410240:	str	x0, [sp, #40]
  410244:	ldr	x1, [sp, #24]
  410248:	ldr	x0, [sp, #56]
  41024c:	add	x0, x1, x0
  410250:	ldr	x2, [sp, #40]
  410254:	mov	x1, x0
  410258:	ldr	x0, [sp, #24]
  41025c:	bl	404c00 <memmove@plt>
  410260:	ldr	x1, [sp, #48]
  410264:	ldr	x0, [sp, #56]
  410268:	sub	x0, x1, x0
  41026c:	ldr	x1, [sp, #24]
  410270:	add	x0, x1, x0
  410274:	strb	wzr, [x0]
  410278:	ldr	x0, [sp, #56]
  41027c:	ldp	x29, x30, [sp], #64
  410280:	ret
  410284:	stp	x29, x30, [sp, #-176]!
  410288:	mov	x29, sp
  41028c:	stp	x19, x20, [sp, #16]
  410290:	stp	x21, x22, [sp, #32]
  410294:	stp	x23, x24, [sp, #48]
  410298:	stp	x25, x26, [sp, #64]
  41029c:	str	x27, [sp, #80]
  4102a0:	str	x0, [x29, #120]
  4102a4:	str	w1, [x29, #116]
  4102a8:	str	x2, [x29, #104]
  4102ac:	mov	x0, sp
  4102b0:	mov	x19, x0
  4102b4:	mov	x0, #0x1                   	// #1
  4102b8:	str	x0, [x29, #168]
  4102bc:	ldr	w0, [x29, #116]
  4102c0:	str	w0, [x29, #164]
  4102c4:	bl	405570 <__ctype_get_mb_cur_max@plt>
  4102c8:	mov	x1, x0
  4102cc:	sub	x1, x1, #0x1
  4102d0:	str	x1, [x29, #152]
  4102d4:	mov	x26, x0
  4102d8:	mov	x27, #0x0                   	// #0
  4102dc:	lsr	x1, x26, #61
  4102e0:	lsl	x23, x27, #3
  4102e4:	orr	x23, x1, x23
  4102e8:	lsl	x22, x26, #3
  4102ec:	mov	x24, x0
  4102f0:	mov	x25, #0x0                   	// #0
  4102f4:	lsr	x1, x24, #61
  4102f8:	lsl	x21, x25, #3
  4102fc:	orr	x21, x1, x21
  410300:	lsl	x20, x24, #3
  410304:	add	x0, x0, #0xf
  410308:	lsr	x0, x0, #4
  41030c:	lsl	x0, x0, #4
  410310:	sub	sp, sp, x0
  410314:	mov	x0, sp
  410318:	add	x0, x0, #0x0
  41031c:	str	x0, [x29, #144]
  410320:	ldr	x0, [x29, #144]
  410324:	ldr	w1, [x29, #164]
  410328:	bl	405530 <wctomb@plt>
  41032c:	sxtw	x0, w0
  410330:	str	x0, [x29, #168]
  410334:	ldr	x0, [x29, #168]
  410338:	cmn	x0, #0x1
  41033c:	b.ne	410348 <ferror@plt+0xa8a8>  // b.any
  410340:	ldr	x0, [x29, #168]
  410344:	b	4103b4 <ferror@plt+0xa914>
  410348:	ldr	w0, [x29, #164]
  41034c:	bl	405110 <wcwidth@plt>
  410350:	sxtw	x1, w0
  410354:	ldr	x0, [x29, #104]
  410358:	str	x1, [x0]
  41035c:	ldr	x0, [x29, #144]
  410360:	str	x0, [x29, #136]
  410364:	ldr	x0, [x29, #120]
  410368:	bl	404c40 <strlen@plt>
  41036c:	str	x0, [x29, #128]
  410370:	ldr	x1, [x29, #120]
  410374:	ldr	x0, [x29, #168]
  410378:	add	x0, x1, x0
  41037c:	ldr	x2, [x29, #128]
  410380:	ldr	x1, [x29, #120]
  410384:	bl	404c00 <memmove@plt>
  410388:	ldr	x2, [x29, #168]
  41038c:	ldr	x1, [x29, #136]
  410390:	ldr	x0, [x29, #120]
  410394:	bl	404bb0 <memcpy@plt>
  410398:	ldr	x1, [x29, #128]
  41039c:	ldr	x0, [x29, #168]
  4103a0:	add	x0, x1, x0
  4103a4:	ldr	x1, [x29, #120]
  4103a8:	add	x0, x1, x0
  4103ac:	strb	wzr, [x0]
  4103b0:	ldr	x0, [x29, #168]
  4103b4:	mov	sp, x19
  4103b8:	mov	sp, x29
  4103bc:	ldp	x19, x20, [sp, #16]
  4103c0:	ldp	x21, x22, [sp, #32]
  4103c4:	ldp	x23, x24, [sp, #48]
  4103c8:	ldp	x25, x26, [sp, #64]
  4103cc:	ldr	x27, [sp, #80]
  4103d0:	ldp	x29, x30, [sp], #176
  4103d4:	ret
  4103d8:	stp	x29, x30, [sp, #-48]!
  4103dc:	mov	x29, sp
  4103e0:	str	x0, [sp, #24]
  4103e4:	ldr	x0, [sp, #24]
  4103e8:	ldr	x0, [x0, #24]
  4103ec:	cmp	x0, #0x0
  4103f0:	b.eq	41040c <ferror@plt+0xa96c>  // b.none
  4103f4:	ldr	x0, [sp, #24]
  4103f8:	ldr	x1, [x0, #40]
  4103fc:	ldr	x0, [sp, #24]
  410400:	ldr	x0, [x0, #32]
  410404:	cmp	x1, x0
  410408:	b.cc	410414 <ferror@plt+0xa974>  // b.lo, b.ul, b.last
  41040c:	mov	w0, #0x1                   	// #1
  410410:	b	41047c <ferror@plt+0xa9dc>
  410414:	ldr	x0, [sp, #24]
  410418:	ldr	x1, [x0]
  41041c:	ldr	x0, [sp, #24]
  410420:	ldr	x0, [x0, #40]
  410424:	add	x0, x1, x0
  410428:	add	x1, sp, #0x20
  41042c:	bl	410208 <ferror@plt+0xa768>
  410430:	str	x0, [sp, #40]
  410434:	ldr	x0, [sp, #40]
  410438:	cmn	x0, #0x1
  41043c:	b.ne	410448 <ferror@plt+0xa9a8>  // b.any
  410440:	mov	w0, #0x1                   	// #1
  410444:	b	41047c <ferror@plt+0xa9dc>
  410448:	ldr	x0, [sp, #24]
  41044c:	ldr	x1, [x0, #32]
  410450:	ldr	x0, [sp, #40]
  410454:	sub	x1, x1, x0
  410458:	ldr	x0, [sp, #24]
  41045c:	str	x1, [x0, #32]
  410460:	ldr	x0, [sp, #24]
  410464:	ldr	x0, [x0]
  410468:	bl	40ef58 <ferror@plt+0x94b8>
  41046c:	mov	x1, x0
  410470:	ldr	x0, [sp, #24]
  410474:	str	x1, [x0, #24]
  410478:	mov	w0, #0x0                   	// #0
  41047c:	ldp	x29, x30, [sp], #48
  410480:	ret
  410484:	stp	x29, x30, [sp, #-32]!
  410488:	mov	x29, sp
  41048c:	str	x0, [sp, #24]
  410490:	ldr	x0, [sp, #24]
  410494:	ldr	x1, [x0, #40]
  410498:	ldr	x0, [sp, #24]
  41049c:	ldr	x0, [x0, #32]
  4104a0:	cmp	x1, x0
  4104a4:	b.cc	4104c4 <ferror@plt+0xaa24>  // b.lo, b.ul, b.last
  4104a8:	mov	w1, #0x0                   	// #0
  4104ac:	ldr	x0, [sp, #24]
  4104b0:	bl	410048 <ferror@plt+0xa5a8>
  4104b4:	cmp	w0, #0x1
  4104b8:	b.ne	4104c4 <ferror@plt+0xaa24>  // b.any
  4104bc:	mov	w0, #0x1                   	// #1
  4104c0:	b	4104cc <ferror@plt+0xaa2c>
  4104c4:	ldr	x0, [sp, #24]
  4104c8:	bl	4103d8 <ferror@plt+0xa938>
  4104cc:	ldp	x29, x30, [sp], #32
  4104d0:	ret
  4104d4:	stp	x29, x30, [sp, #-32]!
  4104d8:	mov	x29, sp
  4104dc:	str	x0, [sp, #24]
  4104e0:	mov	w1, #0x0                   	// #0
  4104e4:	ldr	x0, [sp, #24]
  4104e8:	bl	410048 <ferror@plt+0xa5a8>
  4104ec:	cmp	w0, #0x0
  4104f0:	b.ne	410500 <ferror@plt+0xaa60>  // b.any
  4104f4:	ldr	x0, [sp, #24]
  4104f8:	bl	4103d8 <ferror@plt+0xa938>
  4104fc:	b	410504 <ferror@plt+0xaa64>
  410500:	mov	w0, #0x1                   	// #1
  410504:	ldp	x29, x30, [sp], #32
  410508:	ret
  41050c:	stp	x29, x30, [sp, #-64]!
  410510:	mov	x29, sp
  410514:	str	x19, [sp, #16]
  410518:	str	x0, [sp, #40]
  41051c:	str	w1, [sp, #36]
  410520:	ldr	x0, [sp, #40]
  410524:	ldr	x19, [x0, #32]
  410528:	bl	405570 <__ctype_get_mb_cur_max@plt>
  41052c:	add	x1, x19, x0
  410530:	ldr	x0, [sp, #40]
  410534:	ldr	x0, [x0, #8]
  410538:	cmp	x1, x0
  41053c:	b.ls	410548 <ferror@plt+0xaaa8>  // b.plast
  410540:	mov	w0, #0x1                   	// #1
  410544:	b	4105e8 <ferror@plt+0xab48>
  410548:	ldr	x0, [sp, #40]
  41054c:	ldr	x1, [x0]
  410550:	ldr	x0, [sp, #40]
  410554:	ldr	x0, [x0, #40]
  410558:	add	x0, x1, x0
  41055c:	add	x1, sp, #0x30
  410560:	mov	x2, x1
  410564:	ldr	w1, [sp, #36]
  410568:	bl	410284 <ferror@plt+0xa7e4>
  41056c:	str	x0, [sp, #56]
  410570:	ldr	x0, [sp, #56]
  410574:	cmn	x0, #0x1
  410578:	b.ne	410584 <ferror@plt+0xaae4>  // b.any
  41057c:	mov	w0, #0x1                   	// #1
  410580:	b	4105e8 <ferror@plt+0xab48>
  410584:	ldr	x0, [sp, #40]
  410588:	ldr	x1, [x0, #40]
  41058c:	ldr	x0, [sp, #56]
  410590:	add	x1, x1, x0
  410594:	ldr	x0, [sp, #40]
  410598:	str	x1, [x0, #40]
  41059c:	ldr	x0, [sp, #40]
  4105a0:	ldr	x1, [x0, #48]
  4105a4:	ldr	x0, [sp, #48]
  4105a8:	add	x1, x1, x0
  4105ac:	ldr	x0, [sp, #40]
  4105b0:	str	x1, [x0, #48]
  4105b4:	ldr	x0, [sp, #40]
  4105b8:	ldr	x1, [x0, #32]
  4105bc:	ldr	x0, [sp, #56]
  4105c0:	add	x1, x1, x0
  4105c4:	ldr	x0, [sp, #40]
  4105c8:	str	x1, [x0, #32]
  4105cc:	ldr	x0, [sp, #40]
  4105d0:	ldr	x0, [x0]
  4105d4:	bl	40ef58 <ferror@plt+0x94b8>
  4105d8:	mov	x1, x0
  4105dc:	ldr	x0, [sp, #40]
  4105e0:	str	x1, [x0, #24]
  4105e4:	mov	w0, #0x0                   	// #0
  4105e8:	ldr	x19, [sp, #16]
  4105ec:	ldp	x29, x30, [sp], #64
  4105f0:	ret
  4105f4:	sub	sp, sp, #0x10
  4105f8:	str	w0, [sp, #12]
  4105fc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  410600:	add	x0, x0, #0x9f8
  410604:	ldr	w1, [sp, #12]
  410608:	str	w1, [x0]
  41060c:	nop
  410610:	add	sp, sp, #0x10
  410614:	ret
  410618:	sub	sp, sp, #0x10
  41061c:	str	x0, [sp, #8]
  410620:	str	w1, [sp, #4]
  410624:	str	w2, [sp]
  410628:	b	410678 <ferror@plt+0xabd8>
  41062c:	ldr	x0, [sp, #8]
  410630:	ldr	x1, [x0]
  410634:	ldrsw	x0, [sp, #4]
  410638:	mov	x2, #0x0                   	// #0
  41063c:	umulh	x0, x1, x0
  410640:	cmp	x0, #0x0
  410644:	b.eq	41064c <ferror@plt+0xabac>  // b.none
  410648:	mov	x2, #0x1                   	// #1
  41064c:	mov	x0, x2
  410650:	cmp	x0, #0x0
  410654:	b.eq	410660 <ferror@plt+0xabc0>  // b.none
  410658:	mov	w0, #0xffffffde            	// #-34
  41065c:	b	410690 <ferror@plt+0xabf0>
  410660:	ldr	x0, [sp, #8]
  410664:	ldr	x1, [x0]
  410668:	ldrsw	x0, [sp, #4]
  41066c:	mul	x1, x1, x0
  410670:	ldr	x0, [sp, #8]
  410674:	str	x1, [x0]
  410678:	ldr	w0, [sp]
  41067c:	sub	w1, w0, #0x1
  410680:	str	w1, [sp]
  410684:	cmp	w0, #0x0
  410688:	b.ne	41062c <ferror@plt+0xab8c>  // b.any
  41068c:	mov	w0, #0x0                   	// #0
  410690:	add	sp, sp, #0x10
  410694:	ret
  410698:	stp	x29, x30, [sp, #-192]!
  41069c:	mov	x29, sp
  4106a0:	str	x0, [sp, #40]
  4106a4:	str	x1, [sp, #32]
  4106a8:	str	x2, [sp, #24]
  4106ac:	str	xzr, [sp, #176]
  4106b0:	mov	w0, #0x400                 	// #1024
  4106b4:	str	w0, [sp, #172]
  4106b8:	str	wzr, [sp, #168]
  4106bc:	str	wzr, [sp, #164]
  4106c0:	str	wzr, [sp, #160]
  4106c4:	ldr	x0, [sp, #32]
  4106c8:	str	xzr, [x0]
  4106cc:	ldr	x0, [sp, #40]
  4106d0:	cmp	x0, #0x0
  4106d4:	b.eq	4106e8 <ferror@plt+0xac48>  // b.none
  4106d8:	ldr	x0, [sp, #40]
  4106dc:	ldrsb	w0, [x0]
  4106e0:	cmp	w0, #0x0
  4106e4:	b.ne	4106f4 <ferror@plt+0xac54>  // b.any
  4106e8:	mov	w0, #0xffffffea            	// #-22
  4106ec:	str	w0, [sp, #168]
  4106f0:	b	410cdc <ferror@plt+0xb23c>
  4106f4:	ldr	x0, [sp, #40]
  4106f8:	str	x0, [sp, #184]
  4106fc:	b	41070c <ferror@plt+0xac6c>
  410700:	ldr	x0, [sp, #184]
  410704:	add	x0, x0, #0x1
  410708:	str	x0, [sp, #184]
  41070c:	bl	4054f0 <__ctype_b_loc@plt>
  410710:	ldr	x1, [x0]
  410714:	ldr	x0, [sp, #184]
  410718:	ldrsb	w0, [x0]
  41071c:	and	w0, w0, #0xff
  410720:	and	x0, x0, #0xff
  410724:	lsl	x0, x0, #1
  410728:	add	x0, x1, x0
  41072c:	ldrh	w0, [x0]
  410730:	and	w0, w0, #0x2000
  410734:	cmp	w0, #0x0
  410738:	b.ne	410700 <ferror@plt+0xac60>  // b.any
  41073c:	ldr	x0, [sp, #184]
  410740:	ldrsb	w0, [x0]
  410744:	cmp	w0, #0x2d
  410748:	b.ne	410758 <ferror@plt+0xacb8>  // b.any
  41074c:	mov	w0, #0xffffffea            	// #-22
  410750:	str	w0, [sp, #168]
  410754:	b	410cdc <ferror@plt+0xb23c>
  410758:	bl	405920 <__errno_location@plt>
  41075c:	str	wzr, [x0]
  410760:	str	xzr, [sp, #72]
  410764:	add	x0, sp, #0x48
  410768:	mov	w2, #0x0                   	// #0
  41076c:	mov	x1, x0
  410770:	ldr	x0, [sp, #40]
  410774:	bl	4053e0 <strtoumax@plt>
  410778:	str	x0, [sp, #64]
  41077c:	ldr	x0, [sp, #72]
  410780:	ldr	x1, [sp, #40]
  410784:	cmp	x1, x0
  410788:	b.eq	4107b4 <ferror@plt+0xad14>  // b.none
  41078c:	bl	405920 <__errno_location@plt>
  410790:	ldr	w0, [x0]
  410794:	cmp	w0, #0x0
  410798:	b.eq	4107e0 <ferror@plt+0xad40>  // b.none
  41079c:	ldr	x0, [sp, #64]
  4107a0:	cmn	x0, #0x1
  4107a4:	b.eq	4107b4 <ferror@plt+0xad14>  // b.none
  4107a8:	ldr	x0, [sp, #64]
  4107ac:	cmp	x0, #0x0
  4107b0:	b.ne	4107e0 <ferror@plt+0xad40>  // b.any
  4107b4:	bl	405920 <__errno_location@plt>
  4107b8:	ldr	w0, [x0]
  4107bc:	cmp	w0, #0x0
  4107c0:	b.eq	4107d4 <ferror@plt+0xad34>  // b.none
  4107c4:	bl	405920 <__errno_location@plt>
  4107c8:	ldr	w0, [x0]
  4107cc:	neg	w0, w0
  4107d0:	b	4107d8 <ferror@plt+0xad38>
  4107d4:	mov	w0, #0xffffffea            	// #-22
  4107d8:	str	w0, [sp, #168]
  4107dc:	b	410cdc <ferror@plt+0xb23c>
  4107e0:	ldr	x0, [sp, #72]
  4107e4:	cmp	x0, #0x0
  4107e8:	b.eq	410cc4 <ferror@plt+0xb224>  // b.none
  4107ec:	ldr	x0, [sp, #72]
  4107f0:	ldrsb	w0, [x0]
  4107f4:	cmp	w0, #0x0
  4107f8:	b.eq	410cc4 <ferror@plt+0xb224>  // b.none
  4107fc:	ldr	x0, [sp, #72]
  410800:	str	x0, [sp, #184]
  410804:	ldr	x0, [sp, #184]
  410808:	add	x0, x0, #0x1
  41080c:	ldrsb	w0, [x0]
  410810:	cmp	w0, #0x69
  410814:	b.ne	410860 <ferror@plt+0xadc0>  // b.any
  410818:	ldr	x0, [sp, #184]
  41081c:	add	x0, x0, #0x2
  410820:	ldrsb	w0, [x0]
  410824:	cmp	w0, #0x42
  410828:	b.eq	410840 <ferror@plt+0xada0>  // b.none
  41082c:	ldr	x0, [sp, #184]
  410830:	add	x0, x0, #0x2
  410834:	ldrsb	w0, [x0]
  410838:	cmp	w0, #0x62
  41083c:	b.ne	410860 <ferror@plt+0xadc0>  // b.any
  410840:	ldr	x0, [sp, #184]
  410844:	add	x0, x0, #0x3
  410848:	ldrsb	w0, [x0]
  41084c:	cmp	w0, #0x0
  410850:	b.ne	410860 <ferror@plt+0xadc0>  // b.any
  410854:	mov	w0, #0x400                 	// #1024
  410858:	str	w0, [sp, #172]
  41085c:	b	410a98 <ferror@plt+0xaff8>
  410860:	ldr	x0, [sp, #184]
  410864:	add	x0, x0, #0x1
  410868:	ldrsb	w0, [x0]
  41086c:	cmp	w0, #0x42
  410870:	b.eq	410888 <ferror@plt+0xade8>  // b.none
  410874:	ldr	x0, [sp, #184]
  410878:	add	x0, x0, #0x1
  41087c:	ldrsb	w0, [x0]
  410880:	cmp	w0, #0x62
  410884:	b.ne	4108a8 <ferror@plt+0xae08>  // b.any
  410888:	ldr	x0, [sp, #184]
  41088c:	add	x0, x0, #0x2
  410890:	ldrsb	w0, [x0]
  410894:	cmp	w0, #0x0
  410898:	b.ne	4108a8 <ferror@plt+0xae08>  // b.any
  41089c:	mov	w0, #0x3e8                 	// #1000
  4108a0:	str	w0, [sp, #172]
  4108a4:	b	410a98 <ferror@plt+0xaff8>
  4108a8:	ldr	x0, [sp, #184]
  4108ac:	add	x0, x0, #0x1
  4108b0:	ldrsb	w0, [x0]
  4108b4:	cmp	w0, #0x0
  4108b8:	b.eq	410a98 <ferror@plt+0xaff8>  // b.none
  4108bc:	bl	404fc0 <localeconv@plt>
  4108c0:	str	x0, [sp, #128]
  4108c4:	ldr	x0, [sp, #128]
  4108c8:	cmp	x0, #0x0
  4108cc:	b.eq	4108dc <ferror@plt+0xae3c>  // b.none
  4108d0:	ldr	x0, [sp, #128]
  4108d4:	ldr	x0, [x0]
  4108d8:	b	4108e0 <ferror@plt+0xae40>
  4108dc:	mov	x0, #0x0                   	// #0
  4108e0:	str	x0, [sp, #120]
  4108e4:	ldr	x0, [sp, #120]
  4108e8:	cmp	x0, #0x0
  4108ec:	b.eq	4108fc <ferror@plt+0xae5c>  // b.none
  4108f0:	ldr	x0, [sp, #120]
  4108f4:	bl	404c40 <strlen@plt>
  4108f8:	b	410900 <ferror@plt+0xae60>
  4108fc:	mov	x0, #0x0                   	// #0
  410900:	str	x0, [sp, #112]
  410904:	ldr	x0, [sp, #176]
  410908:	cmp	x0, #0x0
  41090c:	b.ne	410a8c <ferror@plt+0xafec>  // b.any
  410910:	ldr	x0, [sp, #184]
  410914:	ldrsb	w0, [x0]
  410918:	cmp	w0, #0x0
  41091c:	b.eq	410a8c <ferror@plt+0xafec>  // b.none
  410920:	ldr	x0, [sp, #120]
  410924:	cmp	x0, #0x0
  410928:	b.eq	410a8c <ferror@plt+0xafec>  // b.none
  41092c:	ldr	x2, [sp, #112]
  410930:	ldr	x1, [sp, #184]
  410934:	ldr	x0, [sp, #120]
  410938:	bl	405180 <strncmp@plt>
  41093c:	cmp	w0, #0x0
  410940:	b.ne	410a8c <ferror@plt+0xafec>  // b.any
  410944:	ldr	x1, [sp, #184]
  410948:	ldr	x0, [sp, #112]
  41094c:	add	x0, x1, x0
  410950:	str	x0, [sp, #104]
  410954:	ldr	x0, [sp, #104]
  410958:	str	x0, [sp, #184]
  41095c:	b	410978 <ferror@plt+0xaed8>
  410960:	ldr	w0, [sp, #160]
  410964:	add	w0, w0, #0x1
  410968:	str	w0, [sp, #160]
  41096c:	ldr	x0, [sp, #184]
  410970:	add	x0, x0, #0x1
  410974:	str	x0, [sp, #184]
  410978:	ldr	x0, [sp, #184]
  41097c:	ldrsb	w0, [x0]
  410980:	cmp	w0, #0x30
  410984:	b.eq	410960 <ferror@plt+0xaec0>  // b.none
  410988:	ldr	x0, [sp, #184]
  41098c:	str	x0, [sp, #104]
  410990:	bl	4054f0 <__ctype_b_loc@plt>
  410994:	ldr	x1, [x0]
  410998:	ldr	x0, [sp, #104]
  41099c:	ldrsb	w0, [x0]
  4109a0:	sxtb	x0, w0
  4109a4:	lsl	x0, x0, #1
  4109a8:	add	x0, x1, x0
  4109ac:	ldrh	w0, [x0]
  4109b0:	and	w0, w0, #0x800
  4109b4:	cmp	w0, #0x0
  4109b8:	b.eq	410a44 <ferror@plt+0xafa4>  // b.none
  4109bc:	bl	405920 <__errno_location@plt>
  4109c0:	str	wzr, [x0]
  4109c4:	str	xzr, [sp, #72]
  4109c8:	add	x0, sp, #0x48
  4109cc:	mov	w2, #0x0                   	// #0
  4109d0:	mov	x1, x0
  4109d4:	ldr	x0, [sp, #104]
  4109d8:	bl	4053e0 <strtoumax@plt>
  4109dc:	str	x0, [sp, #176]
  4109e0:	ldr	x0, [sp, #72]
  4109e4:	ldr	x1, [sp, #104]
  4109e8:	cmp	x1, x0
  4109ec:	b.eq	410a18 <ferror@plt+0xaf78>  // b.none
  4109f0:	bl	405920 <__errno_location@plt>
  4109f4:	ldr	w0, [x0]
  4109f8:	cmp	w0, #0x0
  4109fc:	b.eq	410a4c <ferror@plt+0xafac>  // b.none
  410a00:	ldr	x0, [sp, #176]
  410a04:	cmn	x0, #0x1
  410a08:	b.eq	410a18 <ferror@plt+0xaf78>  // b.none
  410a0c:	ldr	x0, [sp, #176]
  410a10:	cmp	x0, #0x0
  410a14:	b.ne	410a4c <ferror@plt+0xafac>  // b.any
  410a18:	bl	405920 <__errno_location@plt>
  410a1c:	ldr	w0, [x0]
  410a20:	cmp	w0, #0x0
  410a24:	b.eq	410a38 <ferror@plt+0xaf98>  // b.none
  410a28:	bl	405920 <__errno_location@plt>
  410a2c:	ldr	w0, [x0]
  410a30:	neg	w0, w0
  410a34:	b	410a3c <ferror@plt+0xaf9c>
  410a38:	mov	w0, #0xffffffea            	// #-22
  410a3c:	str	w0, [sp, #168]
  410a40:	b	410cdc <ferror@plt+0xb23c>
  410a44:	ldr	x0, [sp, #184]
  410a48:	str	x0, [sp, #72]
  410a4c:	ldr	x0, [sp, #176]
  410a50:	cmp	x0, #0x0
  410a54:	b.eq	410a80 <ferror@plt+0xafe0>  // b.none
  410a58:	ldr	x0, [sp, #72]
  410a5c:	cmp	x0, #0x0
  410a60:	b.eq	410a74 <ferror@plt+0xafd4>  // b.none
  410a64:	ldr	x0, [sp, #72]
  410a68:	ldrsb	w0, [x0]
  410a6c:	cmp	w0, #0x0
  410a70:	b.ne	410a80 <ferror@plt+0xafe0>  // b.any
  410a74:	mov	w0, #0xffffffea            	// #-22
  410a78:	str	w0, [sp, #168]
  410a7c:	b	410cdc <ferror@plt+0xb23c>
  410a80:	ldr	x0, [sp, #72]
  410a84:	str	x0, [sp, #184]
  410a88:	b	410804 <ferror@plt+0xad64>
  410a8c:	mov	w0, #0xffffffea            	// #-22
  410a90:	str	w0, [sp, #168]
  410a94:	b	410cdc <ferror@plt+0xb23c>
  410a98:	adrp	x0, 42a000 <ferror@plt+0x24560>
  410a9c:	add	x0, x0, #0xa00
  410aa0:	ldr	x2, [x0]
  410aa4:	ldr	x0, [sp, #184]
  410aa8:	ldrsb	w0, [x0]
  410aac:	mov	w1, w0
  410ab0:	mov	x0, x2
  410ab4:	bl	405640 <strchr@plt>
  410ab8:	str	x0, [sp, #96]
  410abc:	ldr	x0, [sp, #96]
  410ac0:	cmp	x0, #0x0
  410ac4:	b.eq	410ae8 <ferror@plt+0xb048>  // b.none
  410ac8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  410acc:	add	x0, x0, #0xa00
  410ad0:	ldr	x0, [x0]
  410ad4:	ldr	x1, [sp, #96]
  410ad8:	sub	x0, x1, x0
  410adc:	add	w0, w0, #0x1
  410ae0:	str	w0, [sp, #164]
  410ae4:	b	410b44 <ferror@plt+0xb0a4>
  410ae8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  410aec:	add	x0, x0, #0xa08
  410af0:	ldr	x2, [x0]
  410af4:	ldr	x0, [sp, #184]
  410af8:	ldrsb	w0, [x0]
  410afc:	mov	w1, w0
  410b00:	mov	x0, x2
  410b04:	bl	405640 <strchr@plt>
  410b08:	str	x0, [sp, #96]
  410b0c:	ldr	x0, [sp, #96]
  410b10:	cmp	x0, #0x0
  410b14:	b.eq	410b38 <ferror@plt+0xb098>  // b.none
  410b18:	adrp	x0, 42a000 <ferror@plt+0x24560>
  410b1c:	add	x0, x0, #0xa08
  410b20:	ldr	x0, [x0]
  410b24:	ldr	x1, [sp, #96]
  410b28:	sub	x0, x1, x0
  410b2c:	add	w0, w0, #0x1
  410b30:	str	w0, [sp, #164]
  410b34:	b	410b44 <ferror@plt+0xb0a4>
  410b38:	mov	w0, #0xffffffea            	// #-22
  410b3c:	str	w0, [sp, #168]
  410b40:	b	410cdc <ferror@plt+0xb23c>
  410b44:	add	x0, sp, #0x40
  410b48:	ldr	w2, [sp, #164]
  410b4c:	ldr	w1, [sp, #172]
  410b50:	bl	410618 <ferror@plt+0xab78>
  410b54:	str	w0, [sp, #168]
  410b58:	ldr	x0, [sp, #24]
  410b5c:	cmp	x0, #0x0
  410b60:	b.eq	410b70 <ferror@plt+0xb0d0>  // b.none
  410b64:	ldr	x0, [sp, #24]
  410b68:	ldr	w1, [sp, #164]
  410b6c:	str	w1, [x0]
  410b70:	ldr	x0, [sp, #176]
  410b74:	cmp	x0, #0x0
  410b78:	b.eq	410ccc <ferror@plt+0xb22c>  // b.none
  410b7c:	ldr	w0, [sp, #164]
  410b80:	cmp	w0, #0x0
  410b84:	b.eq	410ccc <ferror@plt+0xb22c>  // b.none
  410b88:	mov	x0, #0xa                   	// #10
  410b8c:	str	x0, [sp, #144]
  410b90:	mov	x0, #0x1                   	// #1
  410b94:	str	x0, [sp, #136]
  410b98:	mov	x0, #0x1                   	// #1
  410b9c:	str	x0, [sp, #56]
  410ba0:	add	x0, sp, #0x38
  410ba4:	ldr	w2, [sp, #164]
  410ba8:	ldr	w1, [sp, #172]
  410bac:	bl	410618 <ferror@plt+0xab78>
  410bb0:	b	410bcc <ferror@plt+0xb12c>
  410bb4:	ldr	x1, [sp, #144]
  410bb8:	mov	x0, x1
  410bbc:	lsl	x0, x0, #2
  410bc0:	add	x0, x0, x1
  410bc4:	lsl	x0, x0, #1
  410bc8:	str	x0, [sp, #144]
  410bcc:	ldr	x1, [sp, #144]
  410bd0:	ldr	x0, [sp, #176]
  410bd4:	cmp	x1, x0
  410bd8:	b.cc	410bb4 <ferror@plt+0xb114>  // b.lo, b.ul, b.last
  410bdc:	str	wzr, [sp, #156]
  410be0:	b	410c08 <ferror@plt+0xb168>
  410be4:	ldr	x1, [sp, #144]
  410be8:	mov	x0, x1
  410bec:	lsl	x0, x0, #2
  410bf0:	add	x0, x0, x1
  410bf4:	lsl	x0, x0, #1
  410bf8:	str	x0, [sp, #144]
  410bfc:	ldr	w0, [sp, #156]
  410c00:	add	w0, w0, #0x1
  410c04:	str	w0, [sp, #156]
  410c08:	ldr	w1, [sp, #156]
  410c0c:	ldr	w0, [sp, #160]
  410c10:	cmp	w1, w0
  410c14:	b.lt	410be4 <ferror@plt+0xb144>  // b.tstop
  410c18:	ldr	x2, [sp, #176]
  410c1c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  410c20:	movk	x0, #0xcccd
  410c24:	umulh	x0, x2, x0
  410c28:	lsr	x1, x0, #3
  410c2c:	mov	x0, x1
  410c30:	lsl	x0, x0, #2
  410c34:	add	x0, x0, x1
  410c38:	lsl	x0, x0, #1
  410c3c:	sub	x1, x2, x0
  410c40:	mov	w0, w1
  410c44:	str	w0, [sp, #92]
  410c48:	ldr	x1, [sp, #144]
  410c4c:	ldr	x0, [sp, #136]
  410c50:	udiv	x0, x1, x0
  410c54:	str	x0, [sp, #80]
  410c58:	ldr	x1, [sp, #176]
  410c5c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  410c60:	movk	x0, #0xcccd
  410c64:	umulh	x0, x1, x0
  410c68:	lsr	x0, x0, #3
  410c6c:	str	x0, [sp, #176]
  410c70:	ldr	x1, [sp, #136]
  410c74:	mov	x0, x1
  410c78:	lsl	x0, x0, #2
  410c7c:	add	x0, x0, x1
  410c80:	lsl	x0, x0, #1
  410c84:	str	x0, [sp, #136]
  410c88:	ldr	w0, [sp, #92]
  410c8c:	cmp	w0, #0x0
  410c90:	b.eq	410cb4 <ferror@plt+0xb214>  // b.none
  410c94:	ldr	x1, [sp, #56]
  410c98:	ldr	w0, [sp, #92]
  410c9c:	ldr	x2, [sp, #80]
  410ca0:	udiv	x0, x2, x0
  410ca4:	udiv	x1, x1, x0
  410ca8:	ldr	x0, [sp, #64]
  410cac:	add	x0, x1, x0
  410cb0:	str	x0, [sp, #64]
  410cb4:	ldr	x0, [sp, #176]
  410cb8:	cmp	x0, #0x0
  410cbc:	b.ne	410c18 <ferror@plt+0xb178>  // b.any
  410cc0:	b	410cd0 <ferror@plt+0xb230>
  410cc4:	nop
  410cc8:	b	410cd0 <ferror@plt+0xb230>
  410ccc:	nop
  410cd0:	ldr	x1, [sp, #64]
  410cd4:	ldr	x0, [sp, #32]
  410cd8:	str	x1, [x0]
  410cdc:	ldr	w0, [sp, #168]
  410ce0:	cmp	w0, #0x0
  410ce4:	b.ge	410cfc <ferror@plt+0xb25c>  // b.tcont
  410ce8:	bl	405920 <__errno_location@plt>
  410cec:	mov	x1, x0
  410cf0:	ldr	w0, [sp, #168]
  410cf4:	neg	w0, w0
  410cf8:	str	w0, [x1]
  410cfc:	ldr	w0, [sp, #168]
  410d00:	ldp	x29, x30, [sp], #192
  410d04:	ret
  410d08:	stp	x29, x30, [sp, #-32]!
  410d0c:	mov	x29, sp
  410d10:	str	x0, [sp, #24]
  410d14:	str	x1, [sp, #16]
  410d18:	mov	x2, #0x0                   	// #0
  410d1c:	ldr	x1, [sp, #16]
  410d20:	ldr	x0, [sp, #24]
  410d24:	bl	410698 <ferror@plt+0xabf8>
  410d28:	ldp	x29, x30, [sp], #32
  410d2c:	ret
  410d30:	stp	x29, x30, [sp, #-48]!
  410d34:	mov	x29, sp
  410d38:	str	x0, [sp, #24]
  410d3c:	str	x1, [sp, #16]
  410d40:	ldr	x0, [sp, #24]
  410d44:	str	x0, [sp, #40]
  410d48:	b	410d58 <ferror@plt+0xb2b8>
  410d4c:	ldr	x0, [sp, #40]
  410d50:	add	x0, x0, #0x1
  410d54:	str	x0, [sp, #40]
  410d58:	ldr	x0, [sp, #40]
  410d5c:	cmp	x0, #0x0
  410d60:	b.eq	410da4 <ferror@plt+0xb304>  // b.none
  410d64:	ldr	x0, [sp, #40]
  410d68:	ldrsb	w0, [x0]
  410d6c:	cmp	w0, #0x0
  410d70:	b.eq	410da4 <ferror@plt+0xb304>  // b.none
  410d74:	bl	4054f0 <__ctype_b_loc@plt>
  410d78:	ldr	x1, [x0]
  410d7c:	ldr	x0, [sp, #40]
  410d80:	ldrsb	w0, [x0]
  410d84:	and	w0, w0, #0xff
  410d88:	and	x0, x0, #0xff
  410d8c:	lsl	x0, x0, #1
  410d90:	add	x0, x1, x0
  410d94:	ldrh	w0, [x0]
  410d98:	and	w0, w0, #0x800
  410d9c:	cmp	w0, #0x0
  410da0:	b.ne	410d4c <ferror@plt+0xb2ac>  // b.any
  410da4:	ldr	x0, [sp, #16]
  410da8:	cmp	x0, #0x0
  410dac:	b.eq	410dbc <ferror@plt+0xb31c>  // b.none
  410db0:	ldr	x0, [sp, #16]
  410db4:	ldr	x1, [sp, #40]
  410db8:	str	x1, [x0]
  410dbc:	ldr	x0, [sp, #40]
  410dc0:	cmp	x0, #0x0
  410dc4:	b.eq	410df0 <ferror@plt+0xb350>  // b.none
  410dc8:	ldr	x1, [sp, #40]
  410dcc:	ldr	x0, [sp, #24]
  410dd0:	cmp	x1, x0
  410dd4:	b.ls	410df0 <ferror@plt+0xb350>  // b.plast
  410dd8:	ldr	x0, [sp, #40]
  410ddc:	ldrsb	w0, [x0]
  410de0:	cmp	w0, #0x0
  410de4:	b.ne	410df0 <ferror@plt+0xb350>  // b.any
  410de8:	mov	w0, #0x1                   	// #1
  410dec:	b	410df4 <ferror@plt+0xb354>
  410df0:	mov	w0, #0x0                   	// #0
  410df4:	ldp	x29, x30, [sp], #48
  410df8:	ret
  410dfc:	stp	x29, x30, [sp, #-48]!
  410e00:	mov	x29, sp
  410e04:	str	x0, [sp, #24]
  410e08:	str	x1, [sp, #16]
  410e0c:	ldr	x0, [sp, #24]
  410e10:	str	x0, [sp, #40]
  410e14:	b	410e24 <ferror@plt+0xb384>
  410e18:	ldr	x0, [sp, #40]
  410e1c:	add	x0, x0, #0x1
  410e20:	str	x0, [sp, #40]
  410e24:	ldr	x0, [sp, #40]
  410e28:	cmp	x0, #0x0
  410e2c:	b.eq	410e70 <ferror@plt+0xb3d0>  // b.none
  410e30:	ldr	x0, [sp, #40]
  410e34:	ldrsb	w0, [x0]
  410e38:	cmp	w0, #0x0
  410e3c:	b.eq	410e70 <ferror@plt+0xb3d0>  // b.none
  410e40:	bl	4054f0 <__ctype_b_loc@plt>
  410e44:	ldr	x1, [x0]
  410e48:	ldr	x0, [sp, #40]
  410e4c:	ldrsb	w0, [x0]
  410e50:	and	w0, w0, #0xff
  410e54:	and	x0, x0, #0xff
  410e58:	lsl	x0, x0, #1
  410e5c:	add	x0, x1, x0
  410e60:	ldrh	w0, [x0]
  410e64:	and	w0, w0, #0x1000
  410e68:	cmp	w0, #0x0
  410e6c:	b.ne	410e18 <ferror@plt+0xb378>  // b.any
  410e70:	ldr	x0, [sp, #16]
  410e74:	cmp	x0, #0x0
  410e78:	b.eq	410e88 <ferror@plt+0xb3e8>  // b.none
  410e7c:	ldr	x0, [sp, #16]
  410e80:	ldr	x1, [sp, #40]
  410e84:	str	x1, [x0]
  410e88:	ldr	x0, [sp, #40]
  410e8c:	cmp	x0, #0x0
  410e90:	b.eq	410ebc <ferror@plt+0xb41c>  // b.none
  410e94:	ldr	x1, [sp, #40]
  410e98:	ldr	x0, [sp, #24]
  410e9c:	cmp	x1, x0
  410ea0:	b.ls	410ebc <ferror@plt+0xb41c>  // b.plast
  410ea4:	ldr	x0, [sp, #40]
  410ea8:	ldrsb	w0, [x0]
  410eac:	cmp	w0, #0x0
  410eb0:	b.ne	410ebc <ferror@plt+0xb41c>  // b.any
  410eb4:	mov	w0, #0x1                   	// #1
  410eb8:	b	410ec0 <ferror@plt+0xb420>
  410ebc:	mov	w0, #0x0                   	// #0
  410ec0:	ldp	x29, x30, [sp], #48
  410ec4:	ret
  410ec8:	stp	x29, x30, [sp, #-256]!
  410ecc:	mov	x29, sp
  410ed0:	str	x0, [sp, #24]
  410ed4:	str	x1, [sp, #16]
  410ed8:	str	x2, [sp, #208]
  410edc:	str	x3, [sp, #216]
  410ee0:	str	x4, [sp, #224]
  410ee4:	str	x5, [sp, #232]
  410ee8:	str	x6, [sp, #240]
  410eec:	str	x7, [sp, #248]
  410ef0:	str	q0, [sp, #80]
  410ef4:	str	q1, [sp, #96]
  410ef8:	str	q2, [sp, #112]
  410efc:	str	q3, [sp, #128]
  410f00:	str	q4, [sp, #144]
  410f04:	str	q5, [sp, #160]
  410f08:	str	q6, [sp, #176]
  410f0c:	str	q7, [sp, #192]
  410f10:	add	x0, sp, #0x100
  410f14:	str	x0, [sp, #32]
  410f18:	add	x0, sp, #0x100
  410f1c:	str	x0, [sp, #40]
  410f20:	add	x0, sp, #0xd0
  410f24:	str	x0, [sp, #48]
  410f28:	mov	w0, #0xffffffd0            	// #-48
  410f2c:	str	w0, [sp, #56]
  410f30:	mov	w0, #0xffffff80            	// #-128
  410f34:	str	w0, [sp, #60]
  410f38:	ldr	w1, [sp, #56]
  410f3c:	ldr	x0, [sp, #32]
  410f40:	cmp	w1, #0x0
  410f44:	b.lt	410f58 <ferror@plt+0xb4b8>  // b.tstop
  410f48:	add	x1, x0, #0xf
  410f4c:	and	x1, x1, #0xfffffffffffffff8
  410f50:	str	x1, [sp, #32]
  410f54:	b	410f88 <ferror@plt+0xb4e8>
  410f58:	add	w2, w1, #0x8
  410f5c:	str	w2, [sp, #56]
  410f60:	ldr	w2, [sp, #56]
  410f64:	cmp	w2, #0x0
  410f68:	b.le	410f7c <ferror@plt+0xb4dc>
  410f6c:	add	x1, x0, #0xf
  410f70:	and	x1, x1, #0xfffffffffffffff8
  410f74:	str	x1, [sp, #32]
  410f78:	b	410f88 <ferror@plt+0xb4e8>
  410f7c:	ldr	x2, [sp, #40]
  410f80:	sxtw	x0, w1
  410f84:	add	x0, x2, x0
  410f88:	ldr	x0, [x0]
  410f8c:	str	x0, [sp, #72]
  410f90:	ldr	x0, [sp, #72]
  410f94:	cmp	x0, #0x0
  410f98:	b.eq	411038 <ferror@plt+0xb598>  // b.none
  410f9c:	ldr	w1, [sp, #56]
  410fa0:	ldr	x0, [sp, #32]
  410fa4:	cmp	w1, #0x0
  410fa8:	b.lt	410fbc <ferror@plt+0xb51c>  // b.tstop
  410fac:	add	x1, x0, #0xf
  410fb0:	and	x1, x1, #0xfffffffffffffff8
  410fb4:	str	x1, [sp, #32]
  410fb8:	b	410fec <ferror@plt+0xb54c>
  410fbc:	add	w2, w1, #0x8
  410fc0:	str	w2, [sp, #56]
  410fc4:	ldr	w2, [sp, #56]
  410fc8:	cmp	w2, #0x0
  410fcc:	b.le	410fe0 <ferror@plt+0xb540>
  410fd0:	add	x1, x0, #0xf
  410fd4:	and	x1, x1, #0xfffffffffffffff8
  410fd8:	str	x1, [sp, #32]
  410fdc:	b	410fec <ferror@plt+0xb54c>
  410fe0:	ldr	x2, [sp, #40]
  410fe4:	sxtw	x0, w1
  410fe8:	add	x0, x2, x0
  410fec:	ldr	x0, [x0]
  410ff0:	str	x0, [sp, #64]
  410ff4:	ldr	x0, [sp, #64]
  410ff8:	cmp	x0, #0x0
  410ffc:	b.eq	411040 <ferror@plt+0xb5a0>  // b.none
  411000:	ldr	x1, [sp, #72]
  411004:	ldr	x0, [sp, #24]
  411008:	bl	4054c0 <strcmp@plt>
  41100c:	cmp	w0, #0x0
  411010:	b.ne	41101c <ferror@plt+0xb57c>  // b.any
  411014:	mov	w0, #0x1                   	// #1
  411018:	b	411068 <ferror@plt+0xb5c8>
  41101c:	ldr	x1, [sp, #64]
  411020:	ldr	x0, [sp, #24]
  411024:	bl	4054c0 <strcmp@plt>
  411028:	cmp	w0, #0x0
  41102c:	b.ne	410f38 <ferror@plt+0xb498>  // b.any
  411030:	mov	w0, #0x0                   	// #0
  411034:	b	411068 <ferror@plt+0xb5c8>
  411038:	nop
  41103c:	b	411044 <ferror@plt+0xb5a4>
  411040:	nop
  411044:	adrp	x0, 42a000 <ferror@plt+0x24560>
  411048:	add	x0, x0, #0x9f8
  41104c:	ldr	w4, [x0]
  411050:	ldr	x3, [sp, #24]
  411054:	ldr	x2, [sp, #16]
  411058:	adrp	x0, 417000 <ferror@plt+0x11560>
  41105c:	add	x1, x0, #0xe0
  411060:	mov	w0, w4
  411064:	bl	405890 <errx@plt>
  411068:	ldp	x29, x30, [sp], #256
  41106c:	ret
  411070:	sub	sp, sp, #0x20
  411074:	str	x0, [sp, #24]
  411078:	str	x1, [sp, #16]
  41107c:	str	w2, [sp, #12]
  411080:	b	4110b0 <ferror@plt+0xb610>
  411084:	ldr	x0, [sp, #24]
  411088:	ldrsb	w1, [x0]
  41108c:	ldr	w0, [sp, #12]
  411090:	sxtb	w0, w0
  411094:	cmp	w1, w0
  411098:	b.ne	4110a4 <ferror@plt+0xb604>  // b.any
  41109c:	ldr	x0, [sp, #24]
  4110a0:	b	4110d8 <ferror@plt+0xb638>
  4110a4:	ldr	x0, [sp, #24]
  4110a8:	add	x0, x0, #0x1
  4110ac:	str	x0, [sp, #24]
  4110b0:	ldr	x0, [sp, #16]
  4110b4:	sub	x1, x0, #0x1
  4110b8:	str	x1, [sp, #16]
  4110bc:	cmp	x0, #0x0
  4110c0:	b.eq	4110d4 <ferror@plt+0xb634>  // b.none
  4110c4:	ldr	x0, [sp, #24]
  4110c8:	ldrsb	w0, [x0]
  4110cc:	cmp	w0, #0x0
  4110d0:	b.ne	411084 <ferror@plt+0xb5e4>  // b.any
  4110d4:	mov	x0, #0x0                   	// #0
  4110d8:	add	sp, sp, #0x20
  4110dc:	ret
  4110e0:	stp	x29, x30, [sp, #-48]!
  4110e4:	mov	x29, sp
  4110e8:	str	x0, [sp, #24]
  4110ec:	str	x1, [sp, #16]
  4110f0:	ldr	x1, [sp, #16]
  4110f4:	ldr	x0, [sp, #24]
  4110f8:	bl	411234 <ferror@plt+0xb794>
  4110fc:	str	w0, [sp, #44]
  411100:	ldr	w0, [sp, #44]
  411104:	cmn	w0, #0x8, lsl #12
  411108:	b.lt	41111c <ferror@plt+0xb67c>  // b.tstop
  41110c:	ldr	w1, [sp, #44]
  411110:	mov	w0, #0x7fff                	// #32767
  411114:	cmp	w1, w0
  411118:	b.le	411150 <ferror@plt+0xb6b0>
  41111c:	bl	405920 <__errno_location@plt>
  411120:	mov	x1, x0
  411124:	mov	w0, #0x22                  	// #34
  411128:	str	w0, [x1]
  41112c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  411130:	add	x0, x0, #0x9f8
  411134:	ldr	w4, [x0]
  411138:	ldr	x3, [sp, #24]
  41113c:	ldr	x2, [sp, #16]
  411140:	adrp	x0, 417000 <ferror@plt+0x11560>
  411144:	add	x1, x0, #0xe0
  411148:	mov	w0, w4
  41114c:	bl	405a50 <err@plt>
  411150:	ldr	w0, [sp, #44]
  411154:	sxth	w0, w0
  411158:	ldp	x29, x30, [sp], #48
  41115c:	ret
  411160:	stp	x29, x30, [sp, #-64]!
  411164:	mov	x29, sp
  411168:	str	x0, [sp, #40]
  41116c:	str	x1, [sp, #32]
  411170:	str	w2, [sp, #28]
  411174:	ldr	w2, [sp, #28]
  411178:	ldr	x1, [sp, #32]
  41117c:	ldr	x0, [sp, #40]
  411180:	bl	4112b4 <ferror@plt+0xb814>
  411184:	str	w0, [sp, #60]
  411188:	ldr	w1, [sp, #60]
  41118c:	mov	w0, #0xffff                	// #65535
  411190:	cmp	w1, w0
  411194:	b.ls	4111cc <ferror@plt+0xb72c>  // b.plast
  411198:	bl	405920 <__errno_location@plt>
  41119c:	mov	x1, x0
  4111a0:	mov	w0, #0x22                  	// #34
  4111a4:	str	w0, [x1]
  4111a8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4111ac:	add	x0, x0, #0x9f8
  4111b0:	ldr	w4, [x0]
  4111b4:	ldr	x3, [sp, #40]
  4111b8:	ldr	x2, [sp, #32]
  4111bc:	adrp	x0, 417000 <ferror@plt+0x11560>
  4111c0:	add	x1, x0, #0xe0
  4111c4:	mov	w0, w4
  4111c8:	bl	405a50 <err@plt>
  4111cc:	ldr	w0, [sp, #60]
  4111d0:	and	w0, w0, #0xffff
  4111d4:	ldp	x29, x30, [sp], #64
  4111d8:	ret
  4111dc:	stp	x29, x30, [sp, #-32]!
  4111e0:	mov	x29, sp
  4111e4:	str	x0, [sp, #24]
  4111e8:	str	x1, [sp, #16]
  4111ec:	mov	w2, #0xa                   	// #10
  4111f0:	ldr	x1, [sp, #16]
  4111f4:	ldr	x0, [sp, #24]
  4111f8:	bl	411160 <ferror@plt+0xb6c0>
  4111fc:	and	w0, w0, #0xffff
  411200:	ldp	x29, x30, [sp], #32
  411204:	ret
  411208:	stp	x29, x30, [sp, #-32]!
  41120c:	mov	x29, sp
  411210:	str	x0, [sp, #24]
  411214:	str	x1, [sp, #16]
  411218:	mov	w2, #0x10                  	// #16
  41121c:	ldr	x1, [sp, #16]
  411220:	ldr	x0, [sp, #24]
  411224:	bl	411160 <ferror@plt+0xb6c0>
  411228:	and	w0, w0, #0xffff
  41122c:	ldp	x29, x30, [sp], #32
  411230:	ret
  411234:	stp	x29, x30, [sp, #-48]!
  411238:	mov	x29, sp
  41123c:	str	x0, [sp, #24]
  411240:	str	x1, [sp, #16]
  411244:	ldr	x1, [sp, #16]
  411248:	ldr	x0, [sp, #24]
  41124c:	bl	41137c <ferror@plt+0xb8dc>
  411250:	str	x0, [sp, #40]
  411254:	ldr	x1, [sp, #40]
  411258:	mov	x0, #0xffffffff80000000    	// #-2147483648
  41125c:	cmp	x1, x0
  411260:	b.lt	411274 <ferror@plt+0xb7d4>  // b.tstop
  411264:	ldr	x1, [sp, #40]
  411268:	mov	x0, #0x7fffffff            	// #2147483647
  41126c:	cmp	x1, x0
  411270:	b.le	4112a8 <ferror@plt+0xb808>
  411274:	bl	405920 <__errno_location@plt>
  411278:	mov	x1, x0
  41127c:	mov	w0, #0x22                  	// #34
  411280:	str	w0, [x1]
  411284:	adrp	x0, 42a000 <ferror@plt+0x24560>
  411288:	add	x0, x0, #0x9f8
  41128c:	ldr	w4, [x0]
  411290:	ldr	x3, [sp, #24]
  411294:	ldr	x2, [sp, #16]
  411298:	adrp	x0, 417000 <ferror@plt+0x11560>
  41129c:	add	x1, x0, #0xe0
  4112a0:	mov	w0, w4
  4112a4:	bl	405a50 <err@plt>
  4112a8:	ldr	x0, [sp, #40]
  4112ac:	ldp	x29, x30, [sp], #48
  4112b0:	ret
  4112b4:	stp	x29, x30, [sp, #-64]!
  4112b8:	mov	x29, sp
  4112bc:	str	x0, [sp, #40]
  4112c0:	str	x1, [sp, #32]
  4112c4:	str	w2, [sp, #28]
  4112c8:	ldr	w2, [sp, #28]
  4112cc:	ldr	x1, [sp, #32]
  4112d0:	ldr	x0, [sp, #40]
  4112d4:	bl	41147c <ferror@plt+0xb9dc>
  4112d8:	str	x0, [sp, #56]
  4112dc:	ldr	x1, [sp, #56]
  4112e0:	mov	x0, #0xffffffff            	// #4294967295
  4112e4:	cmp	x1, x0
  4112e8:	b.ls	411320 <ferror@plt+0xb880>  // b.plast
  4112ec:	bl	405920 <__errno_location@plt>
  4112f0:	mov	x1, x0
  4112f4:	mov	w0, #0x22                  	// #34
  4112f8:	str	w0, [x1]
  4112fc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  411300:	add	x0, x0, #0x9f8
  411304:	ldr	w4, [x0]
  411308:	ldr	x3, [sp, #40]
  41130c:	ldr	x2, [sp, #32]
  411310:	adrp	x0, 417000 <ferror@plt+0x11560>
  411314:	add	x1, x0, #0xe0
  411318:	mov	w0, w4
  41131c:	bl	405a50 <err@plt>
  411320:	ldr	x0, [sp, #56]
  411324:	ldp	x29, x30, [sp], #64
  411328:	ret
  41132c:	stp	x29, x30, [sp, #-32]!
  411330:	mov	x29, sp
  411334:	str	x0, [sp, #24]
  411338:	str	x1, [sp, #16]
  41133c:	mov	w2, #0xa                   	// #10
  411340:	ldr	x1, [sp, #16]
  411344:	ldr	x0, [sp, #24]
  411348:	bl	4112b4 <ferror@plt+0xb814>
  41134c:	ldp	x29, x30, [sp], #32
  411350:	ret
  411354:	stp	x29, x30, [sp, #-32]!
  411358:	mov	x29, sp
  41135c:	str	x0, [sp, #24]
  411360:	str	x1, [sp, #16]
  411364:	mov	w2, #0x10                  	// #16
  411368:	ldr	x1, [sp, #16]
  41136c:	ldr	x0, [sp, #24]
  411370:	bl	4112b4 <ferror@plt+0xb814>
  411374:	ldp	x29, x30, [sp], #32
  411378:	ret
  41137c:	stp	x29, x30, [sp, #-48]!
  411380:	mov	x29, sp
  411384:	str	x0, [sp, #24]
  411388:	str	x1, [sp, #16]
  41138c:	str	xzr, [sp, #32]
  411390:	bl	405920 <__errno_location@plt>
  411394:	str	wzr, [x0]
  411398:	ldr	x0, [sp, #24]
  41139c:	cmp	x0, #0x0
  4113a0:	b.eq	411410 <ferror@plt+0xb970>  // b.none
  4113a4:	ldr	x0, [sp, #24]
  4113a8:	ldrsb	w0, [x0]
  4113ac:	cmp	w0, #0x0
  4113b0:	b.eq	411410 <ferror@plt+0xb970>  // b.none
  4113b4:	add	x0, sp, #0x20
  4113b8:	mov	w2, #0xa                   	// #10
  4113bc:	mov	x1, x0
  4113c0:	ldr	x0, [sp, #24]
  4113c4:	bl	404d30 <strtoimax@plt>
  4113c8:	str	x0, [sp, #40]
  4113cc:	bl	405920 <__errno_location@plt>
  4113d0:	ldr	w0, [x0]
  4113d4:	cmp	w0, #0x0
  4113d8:	b.ne	411418 <ferror@plt+0xb978>  // b.any
  4113dc:	ldr	x0, [sp, #32]
  4113e0:	ldr	x1, [sp, #24]
  4113e4:	cmp	x1, x0
  4113e8:	b.eq	411418 <ferror@plt+0xb978>  // b.none
  4113ec:	ldr	x0, [sp, #32]
  4113f0:	cmp	x0, #0x0
  4113f4:	b.eq	411408 <ferror@plt+0xb968>  // b.none
  4113f8:	ldr	x0, [sp, #32]
  4113fc:	ldrsb	w0, [x0]
  411400:	cmp	w0, #0x0
  411404:	b.ne	411418 <ferror@plt+0xb978>  // b.any
  411408:	ldr	x0, [sp, #40]
  41140c:	b	411474 <ferror@plt+0xb9d4>
  411410:	nop
  411414:	b	41141c <ferror@plt+0xb97c>
  411418:	nop
  41141c:	bl	405920 <__errno_location@plt>
  411420:	ldr	w0, [x0]
  411424:	cmp	w0, #0x22
  411428:	b.ne	411450 <ferror@plt+0xb9b0>  // b.any
  41142c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  411430:	add	x0, x0, #0x9f8
  411434:	ldr	w4, [x0]
  411438:	ldr	x3, [sp, #24]
  41143c:	ldr	x2, [sp, #16]
  411440:	adrp	x0, 417000 <ferror@plt+0x11560>
  411444:	add	x1, x0, #0xe0
  411448:	mov	w0, w4
  41144c:	bl	405a50 <err@plt>
  411450:	adrp	x0, 42a000 <ferror@plt+0x24560>
  411454:	add	x0, x0, #0x9f8
  411458:	ldr	w4, [x0]
  41145c:	ldr	x3, [sp, #24]
  411460:	ldr	x2, [sp, #16]
  411464:	adrp	x0, 417000 <ferror@plt+0x11560>
  411468:	add	x1, x0, #0xe0
  41146c:	mov	w0, w4
  411470:	bl	405890 <errx@plt>
  411474:	ldp	x29, x30, [sp], #48
  411478:	ret
  41147c:	stp	x29, x30, [sp, #-64]!
  411480:	mov	x29, sp
  411484:	str	x0, [sp, #40]
  411488:	str	x1, [sp, #32]
  41148c:	str	w2, [sp, #28]
  411490:	str	xzr, [sp, #48]
  411494:	bl	405920 <__errno_location@plt>
  411498:	str	wzr, [x0]
  41149c:	ldr	x0, [sp, #40]
  4114a0:	cmp	x0, #0x0
  4114a4:	b.eq	411514 <ferror@plt+0xba74>  // b.none
  4114a8:	ldr	x0, [sp, #40]
  4114ac:	ldrsb	w0, [x0]
  4114b0:	cmp	w0, #0x0
  4114b4:	b.eq	411514 <ferror@plt+0xba74>  // b.none
  4114b8:	add	x0, sp, #0x30
  4114bc:	ldr	w2, [sp, #28]
  4114c0:	mov	x1, x0
  4114c4:	ldr	x0, [sp, #40]
  4114c8:	bl	4053e0 <strtoumax@plt>
  4114cc:	str	x0, [sp, #56]
  4114d0:	bl	405920 <__errno_location@plt>
  4114d4:	ldr	w0, [x0]
  4114d8:	cmp	w0, #0x0
  4114dc:	b.ne	41151c <ferror@plt+0xba7c>  // b.any
  4114e0:	ldr	x0, [sp, #48]
  4114e4:	ldr	x1, [sp, #40]
  4114e8:	cmp	x1, x0
  4114ec:	b.eq	41151c <ferror@plt+0xba7c>  // b.none
  4114f0:	ldr	x0, [sp, #48]
  4114f4:	cmp	x0, #0x0
  4114f8:	b.eq	41150c <ferror@plt+0xba6c>  // b.none
  4114fc:	ldr	x0, [sp, #48]
  411500:	ldrsb	w0, [x0]
  411504:	cmp	w0, #0x0
  411508:	b.ne	41151c <ferror@plt+0xba7c>  // b.any
  41150c:	ldr	x0, [sp, #56]
  411510:	b	411578 <ferror@plt+0xbad8>
  411514:	nop
  411518:	b	411520 <ferror@plt+0xba80>
  41151c:	nop
  411520:	bl	405920 <__errno_location@plt>
  411524:	ldr	w0, [x0]
  411528:	cmp	w0, #0x22
  41152c:	b.ne	411554 <ferror@plt+0xbab4>  // b.any
  411530:	adrp	x0, 42a000 <ferror@plt+0x24560>
  411534:	add	x0, x0, #0x9f8
  411538:	ldr	w4, [x0]
  41153c:	ldr	x3, [sp, #40]
  411540:	ldr	x2, [sp, #32]
  411544:	adrp	x0, 417000 <ferror@plt+0x11560>
  411548:	add	x1, x0, #0xe0
  41154c:	mov	w0, w4
  411550:	bl	405a50 <err@plt>
  411554:	adrp	x0, 42a000 <ferror@plt+0x24560>
  411558:	add	x0, x0, #0x9f8
  41155c:	ldr	w4, [x0]
  411560:	ldr	x3, [sp, #40]
  411564:	ldr	x2, [sp, #32]
  411568:	adrp	x0, 417000 <ferror@plt+0x11560>
  41156c:	add	x1, x0, #0xe0
  411570:	mov	w0, w4
  411574:	bl	405890 <errx@plt>
  411578:	ldp	x29, x30, [sp], #64
  41157c:	ret
  411580:	stp	x29, x30, [sp, #-32]!
  411584:	mov	x29, sp
  411588:	str	x0, [sp, #24]
  41158c:	str	x1, [sp, #16]
  411590:	mov	w2, #0xa                   	// #10
  411594:	ldr	x1, [sp, #16]
  411598:	ldr	x0, [sp, #24]
  41159c:	bl	41147c <ferror@plt+0xb9dc>
  4115a0:	ldp	x29, x30, [sp], #32
  4115a4:	ret
  4115a8:	stp	x29, x30, [sp, #-32]!
  4115ac:	mov	x29, sp
  4115b0:	str	x0, [sp, #24]
  4115b4:	str	x1, [sp, #16]
  4115b8:	mov	w2, #0x10                  	// #16
  4115bc:	ldr	x1, [sp, #16]
  4115c0:	ldr	x0, [sp, #24]
  4115c4:	bl	41147c <ferror@plt+0xb9dc>
  4115c8:	ldp	x29, x30, [sp], #32
  4115cc:	ret
  4115d0:	stp	x29, x30, [sp, #-48]!
  4115d4:	mov	x29, sp
  4115d8:	str	x0, [sp, #24]
  4115dc:	str	x1, [sp, #16]
  4115e0:	str	xzr, [sp, #32]
  4115e4:	bl	405920 <__errno_location@plt>
  4115e8:	str	wzr, [x0]
  4115ec:	ldr	x0, [sp, #24]
  4115f0:	cmp	x0, #0x0
  4115f4:	b.eq	411660 <ferror@plt+0xbbc0>  // b.none
  4115f8:	ldr	x0, [sp, #24]
  4115fc:	ldrsb	w0, [x0]
  411600:	cmp	w0, #0x0
  411604:	b.eq	411660 <ferror@plt+0xbbc0>  // b.none
  411608:	add	x0, sp, #0x20
  41160c:	mov	x1, x0
  411610:	ldr	x0, [sp, #24]
  411614:	bl	404da0 <strtod@plt>
  411618:	str	d0, [sp, #40]
  41161c:	bl	405920 <__errno_location@plt>
  411620:	ldr	w0, [x0]
  411624:	cmp	w0, #0x0
  411628:	b.ne	411668 <ferror@plt+0xbbc8>  // b.any
  41162c:	ldr	x0, [sp, #32]
  411630:	ldr	x1, [sp, #24]
  411634:	cmp	x1, x0
  411638:	b.eq	411668 <ferror@plt+0xbbc8>  // b.none
  41163c:	ldr	x0, [sp, #32]
  411640:	cmp	x0, #0x0
  411644:	b.eq	411658 <ferror@plt+0xbbb8>  // b.none
  411648:	ldr	x0, [sp, #32]
  41164c:	ldrsb	w0, [x0]
  411650:	cmp	w0, #0x0
  411654:	b.ne	411668 <ferror@plt+0xbbc8>  // b.any
  411658:	ldr	d0, [sp, #40]
  41165c:	b	4116c4 <ferror@plt+0xbc24>
  411660:	nop
  411664:	b	41166c <ferror@plt+0xbbcc>
  411668:	nop
  41166c:	bl	405920 <__errno_location@plt>
  411670:	ldr	w0, [x0]
  411674:	cmp	w0, #0x22
  411678:	b.ne	4116a0 <ferror@plt+0xbc00>  // b.any
  41167c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  411680:	add	x0, x0, #0x9f8
  411684:	ldr	w4, [x0]
  411688:	ldr	x3, [sp, #24]
  41168c:	ldr	x2, [sp, #16]
  411690:	adrp	x0, 417000 <ferror@plt+0x11560>
  411694:	add	x1, x0, #0xe0
  411698:	mov	w0, w4
  41169c:	bl	405a50 <err@plt>
  4116a0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4116a4:	add	x0, x0, #0x9f8
  4116a8:	ldr	w4, [x0]
  4116ac:	ldr	x3, [sp, #24]
  4116b0:	ldr	x2, [sp, #16]
  4116b4:	adrp	x0, 417000 <ferror@plt+0x11560>
  4116b8:	add	x1, x0, #0xe0
  4116bc:	mov	w0, w4
  4116c0:	bl	405890 <errx@plt>
  4116c4:	ldp	x29, x30, [sp], #48
  4116c8:	ret
  4116cc:	stp	x29, x30, [sp, #-48]!
  4116d0:	mov	x29, sp
  4116d4:	str	x0, [sp, #24]
  4116d8:	str	x1, [sp, #16]
  4116dc:	str	xzr, [sp, #32]
  4116e0:	bl	405920 <__errno_location@plt>
  4116e4:	str	wzr, [x0]
  4116e8:	ldr	x0, [sp, #24]
  4116ec:	cmp	x0, #0x0
  4116f0:	b.eq	411760 <ferror@plt+0xbcc0>  // b.none
  4116f4:	ldr	x0, [sp, #24]
  4116f8:	ldrsb	w0, [x0]
  4116fc:	cmp	w0, #0x0
  411700:	b.eq	411760 <ferror@plt+0xbcc0>  // b.none
  411704:	add	x0, sp, #0x20
  411708:	mov	w2, #0xa                   	// #10
  41170c:	mov	x1, x0
  411710:	ldr	x0, [sp, #24]
  411714:	bl	405520 <strtol@plt>
  411718:	str	x0, [sp, #40]
  41171c:	bl	405920 <__errno_location@plt>
  411720:	ldr	w0, [x0]
  411724:	cmp	w0, #0x0
  411728:	b.ne	411768 <ferror@plt+0xbcc8>  // b.any
  41172c:	ldr	x0, [sp, #32]
  411730:	ldr	x1, [sp, #24]
  411734:	cmp	x1, x0
  411738:	b.eq	411768 <ferror@plt+0xbcc8>  // b.none
  41173c:	ldr	x0, [sp, #32]
  411740:	cmp	x0, #0x0
  411744:	b.eq	411758 <ferror@plt+0xbcb8>  // b.none
  411748:	ldr	x0, [sp, #32]
  41174c:	ldrsb	w0, [x0]
  411750:	cmp	w0, #0x0
  411754:	b.ne	411768 <ferror@plt+0xbcc8>  // b.any
  411758:	ldr	x0, [sp, #40]
  41175c:	b	4117c4 <ferror@plt+0xbd24>
  411760:	nop
  411764:	b	41176c <ferror@plt+0xbccc>
  411768:	nop
  41176c:	bl	405920 <__errno_location@plt>
  411770:	ldr	w0, [x0]
  411774:	cmp	w0, #0x22
  411778:	b.ne	4117a0 <ferror@plt+0xbd00>  // b.any
  41177c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  411780:	add	x0, x0, #0x9f8
  411784:	ldr	w4, [x0]
  411788:	ldr	x3, [sp, #24]
  41178c:	ldr	x2, [sp, #16]
  411790:	adrp	x0, 417000 <ferror@plt+0x11560>
  411794:	add	x1, x0, #0xe0
  411798:	mov	w0, w4
  41179c:	bl	405a50 <err@plt>
  4117a0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4117a4:	add	x0, x0, #0x9f8
  4117a8:	ldr	w4, [x0]
  4117ac:	ldr	x3, [sp, #24]
  4117b0:	ldr	x2, [sp, #16]
  4117b4:	adrp	x0, 417000 <ferror@plt+0x11560>
  4117b8:	add	x1, x0, #0xe0
  4117bc:	mov	w0, w4
  4117c0:	bl	405890 <errx@plt>
  4117c4:	ldp	x29, x30, [sp], #48
  4117c8:	ret
  4117cc:	stp	x29, x30, [sp, #-48]!
  4117d0:	mov	x29, sp
  4117d4:	str	x0, [sp, #24]
  4117d8:	str	x1, [sp, #16]
  4117dc:	str	xzr, [sp, #32]
  4117e0:	bl	405920 <__errno_location@plt>
  4117e4:	str	wzr, [x0]
  4117e8:	ldr	x0, [sp, #24]
  4117ec:	cmp	x0, #0x0
  4117f0:	b.eq	411860 <ferror@plt+0xbdc0>  // b.none
  4117f4:	ldr	x0, [sp, #24]
  4117f8:	ldrsb	w0, [x0]
  4117fc:	cmp	w0, #0x0
  411800:	b.eq	411860 <ferror@plt+0xbdc0>  // b.none
  411804:	add	x0, sp, #0x20
  411808:	mov	w2, #0xa                   	// #10
  41180c:	mov	x1, x0
  411810:	ldr	x0, [sp, #24]
  411814:	bl	404c30 <strtoul@plt>
  411818:	str	x0, [sp, #40]
  41181c:	bl	405920 <__errno_location@plt>
  411820:	ldr	w0, [x0]
  411824:	cmp	w0, #0x0
  411828:	b.ne	411868 <ferror@plt+0xbdc8>  // b.any
  41182c:	ldr	x0, [sp, #32]
  411830:	ldr	x1, [sp, #24]
  411834:	cmp	x1, x0
  411838:	b.eq	411868 <ferror@plt+0xbdc8>  // b.none
  41183c:	ldr	x0, [sp, #32]
  411840:	cmp	x0, #0x0
  411844:	b.eq	411858 <ferror@plt+0xbdb8>  // b.none
  411848:	ldr	x0, [sp, #32]
  41184c:	ldrsb	w0, [x0]
  411850:	cmp	w0, #0x0
  411854:	b.ne	411868 <ferror@plt+0xbdc8>  // b.any
  411858:	ldr	x0, [sp, #40]
  41185c:	b	4118c4 <ferror@plt+0xbe24>
  411860:	nop
  411864:	b	41186c <ferror@plt+0xbdcc>
  411868:	nop
  41186c:	bl	405920 <__errno_location@plt>
  411870:	ldr	w0, [x0]
  411874:	cmp	w0, #0x22
  411878:	b.ne	4118a0 <ferror@plt+0xbe00>  // b.any
  41187c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  411880:	add	x0, x0, #0x9f8
  411884:	ldr	w4, [x0]
  411888:	ldr	x3, [sp, #24]
  41188c:	ldr	x2, [sp, #16]
  411890:	adrp	x0, 417000 <ferror@plt+0x11560>
  411894:	add	x1, x0, #0xe0
  411898:	mov	w0, w4
  41189c:	bl	405a50 <err@plt>
  4118a0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4118a4:	add	x0, x0, #0x9f8
  4118a8:	ldr	w4, [x0]
  4118ac:	ldr	x3, [sp, #24]
  4118b0:	ldr	x2, [sp, #16]
  4118b4:	adrp	x0, 417000 <ferror@plt+0x11560>
  4118b8:	add	x1, x0, #0xe0
  4118bc:	mov	w0, w4
  4118c0:	bl	405890 <errx@plt>
  4118c4:	ldp	x29, x30, [sp], #48
  4118c8:	ret
  4118cc:	stp	x29, x30, [sp, #-48]!
  4118d0:	mov	x29, sp
  4118d4:	str	x0, [sp, #24]
  4118d8:	str	x1, [sp, #16]
  4118dc:	add	x0, sp, #0x28
  4118e0:	mov	x1, x0
  4118e4:	ldr	x0, [sp, #24]
  4118e8:	bl	410d08 <ferror@plt+0xb268>
  4118ec:	cmp	w0, #0x0
  4118f0:	b.ne	4118fc <ferror@plt+0xbe5c>  // b.any
  4118f4:	ldr	x0, [sp, #40]
  4118f8:	b	411954 <ferror@plt+0xbeb4>
  4118fc:	bl	405920 <__errno_location@plt>
  411900:	ldr	w0, [x0]
  411904:	cmp	w0, #0x0
  411908:	b.eq	411930 <ferror@plt+0xbe90>  // b.none
  41190c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  411910:	add	x0, x0, #0x9f8
  411914:	ldr	w4, [x0]
  411918:	ldr	x3, [sp, #24]
  41191c:	ldr	x2, [sp, #16]
  411920:	adrp	x0, 417000 <ferror@plt+0x11560>
  411924:	add	x1, x0, #0xe0
  411928:	mov	w0, w4
  41192c:	bl	405a50 <err@plt>
  411930:	adrp	x0, 42a000 <ferror@plt+0x24560>
  411934:	add	x0, x0, #0x9f8
  411938:	ldr	w4, [x0]
  41193c:	ldr	x3, [sp, #24]
  411940:	ldr	x2, [sp, #16]
  411944:	adrp	x0, 417000 <ferror@plt+0x11560>
  411948:	add	x1, x0, #0xe0
  41194c:	mov	w0, w4
  411950:	bl	405890 <errx@plt>
  411954:	ldp	x29, x30, [sp], #48
  411958:	ret
  41195c:	stp	x29, x30, [sp, #-64]!
  411960:	mov	x29, sp
  411964:	str	x0, [sp, #40]
  411968:	str	x1, [sp, #32]
  41196c:	str	x2, [sp, #24]
  411970:	ldr	x1, [sp, #24]
  411974:	ldr	x0, [sp, #40]
  411978:	bl	4115d0 <ferror@plt+0xbb30>
  41197c:	str	d0, [sp, #56]
  411980:	ldr	d0, [sp, #56]
  411984:	fcvtzs	d0, d0
  411988:	ldr	x0, [sp, #32]
  41198c:	str	d0, [x0]
  411990:	ldr	x0, [sp, #32]
  411994:	ldr	d0, [x0]
  411998:	scvtf	d0, d0
  41199c:	ldr	d1, [sp, #56]
  4119a0:	fsub	d0, d1, d0
  4119a4:	mov	x0, #0x848000000000        	// #145685290680320
  4119a8:	movk	x0, #0x412e, lsl #48
  4119ac:	fmov	d1, x0
  4119b0:	fmul	d0, d0, d1
  4119b4:	fcvtzs	d0, d0
  4119b8:	ldr	x0, [sp, #32]
  4119bc:	str	d0, [x0, #8]
  4119c0:	nop
  4119c4:	ldp	x29, x30, [sp], #64
  4119c8:	ret
  4119cc:	sub	sp, sp, #0x20
  4119d0:	str	w0, [sp, #12]
  4119d4:	str	x1, [sp]
  4119d8:	strh	wzr, [sp, #30]
  4119dc:	ldr	w0, [sp, #12]
  4119e0:	and	w0, w0, #0xf000
  4119e4:	cmp	w0, #0x4, lsl #12
  4119e8:	b.ne	411a10 <ferror@plt+0xbf70>  // b.any
  4119ec:	ldrh	w0, [sp, #30]
  4119f0:	add	w1, w0, #0x1
  4119f4:	strh	w1, [sp, #30]
  4119f8:	and	x0, x0, #0xffff
  4119fc:	ldr	x1, [sp]
  411a00:	add	x0, x1, x0
  411a04:	mov	w1, #0x64                  	// #100
  411a08:	strb	w1, [x0]
  411a0c:	b	411b44 <ferror@plt+0xc0a4>
  411a10:	ldr	w0, [sp, #12]
  411a14:	and	w0, w0, #0xf000
  411a18:	cmp	w0, #0xa, lsl #12
  411a1c:	b.ne	411a44 <ferror@plt+0xbfa4>  // b.any
  411a20:	ldrh	w0, [sp, #30]
  411a24:	add	w1, w0, #0x1
  411a28:	strh	w1, [sp, #30]
  411a2c:	and	x0, x0, #0xffff
  411a30:	ldr	x1, [sp]
  411a34:	add	x0, x1, x0
  411a38:	mov	w1, #0x6c                  	// #108
  411a3c:	strb	w1, [x0]
  411a40:	b	411b44 <ferror@plt+0xc0a4>
  411a44:	ldr	w0, [sp, #12]
  411a48:	and	w0, w0, #0xf000
  411a4c:	cmp	w0, #0x2, lsl #12
  411a50:	b.ne	411a78 <ferror@plt+0xbfd8>  // b.any
  411a54:	ldrh	w0, [sp, #30]
  411a58:	add	w1, w0, #0x1
  411a5c:	strh	w1, [sp, #30]
  411a60:	and	x0, x0, #0xffff
  411a64:	ldr	x1, [sp]
  411a68:	add	x0, x1, x0
  411a6c:	mov	w1, #0x63                  	// #99
  411a70:	strb	w1, [x0]
  411a74:	b	411b44 <ferror@plt+0xc0a4>
  411a78:	ldr	w0, [sp, #12]
  411a7c:	and	w0, w0, #0xf000
  411a80:	cmp	w0, #0x6, lsl #12
  411a84:	b.ne	411aac <ferror@plt+0xc00c>  // b.any
  411a88:	ldrh	w0, [sp, #30]
  411a8c:	add	w1, w0, #0x1
  411a90:	strh	w1, [sp, #30]
  411a94:	and	x0, x0, #0xffff
  411a98:	ldr	x1, [sp]
  411a9c:	add	x0, x1, x0
  411aa0:	mov	w1, #0x62                  	// #98
  411aa4:	strb	w1, [x0]
  411aa8:	b	411b44 <ferror@plt+0xc0a4>
  411aac:	ldr	w0, [sp, #12]
  411ab0:	and	w0, w0, #0xf000
  411ab4:	cmp	w0, #0xc, lsl #12
  411ab8:	b.ne	411ae0 <ferror@plt+0xc040>  // b.any
  411abc:	ldrh	w0, [sp, #30]
  411ac0:	add	w1, w0, #0x1
  411ac4:	strh	w1, [sp, #30]
  411ac8:	and	x0, x0, #0xffff
  411acc:	ldr	x1, [sp]
  411ad0:	add	x0, x1, x0
  411ad4:	mov	w1, #0x73                  	// #115
  411ad8:	strb	w1, [x0]
  411adc:	b	411b44 <ferror@plt+0xc0a4>
  411ae0:	ldr	w0, [sp, #12]
  411ae4:	and	w0, w0, #0xf000
  411ae8:	cmp	w0, #0x1, lsl #12
  411aec:	b.ne	411b14 <ferror@plt+0xc074>  // b.any
  411af0:	ldrh	w0, [sp, #30]
  411af4:	add	w1, w0, #0x1
  411af8:	strh	w1, [sp, #30]
  411afc:	and	x0, x0, #0xffff
  411b00:	ldr	x1, [sp]
  411b04:	add	x0, x1, x0
  411b08:	mov	w1, #0x70                  	// #112
  411b0c:	strb	w1, [x0]
  411b10:	b	411b44 <ferror@plt+0xc0a4>
  411b14:	ldr	w0, [sp, #12]
  411b18:	and	w0, w0, #0xf000
  411b1c:	cmp	w0, #0x8, lsl #12
  411b20:	b.ne	411b44 <ferror@plt+0xc0a4>  // b.any
  411b24:	ldrh	w0, [sp, #30]
  411b28:	add	w1, w0, #0x1
  411b2c:	strh	w1, [sp, #30]
  411b30:	and	x0, x0, #0xffff
  411b34:	ldr	x1, [sp]
  411b38:	add	x0, x1, x0
  411b3c:	mov	w1, #0x2d                  	// #45
  411b40:	strb	w1, [x0]
  411b44:	ldr	w0, [sp, #12]
  411b48:	and	w0, w0, #0x100
  411b4c:	cmp	w0, #0x0
  411b50:	b.eq	411b5c <ferror@plt+0xc0bc>  // b.none
  411b54:	mov	w0, #0x72                  	// #114
  411b58:	b	411b60 <ferror@plt+0xc0c0>
  411b5c:	mov	w0, #0x2d                  	// #45
  411b60:	ldrh	w1, [sp, #30]
  411b64:	add	w2, w1, #0x1
  411b68:	strh	w2, [sp, #30]
  411b6c:	and	x1, x1, #0xffff
  411b70:	ldr	x2, [sp]
  411b74:	add	x1, x2, x1
  411b78:	strb	w0, [x1]
  411b7c:	ldr	w0, [sp, #12]
  411b80:	and	w0, w0, #0x80
  411b84:	cmp	w0, #0x0
  411b88:	b.eq	411b94 <ferror@plt+0xc0f4>  // b.none
  411b8c:	mov	w0, #0x77                  	// #119
  411b90:	b	411b98 <ferror@plt+0xc0f8>
  411b94:	mov	w0, #0x2d                  	// #45
  411b98:	ldrh	w1, [sp, #30]
  411b9c:	add	w2, w1, #0x1
  411ba0:	strh	w2, [sp, #30]
  411ba4:	and	x1, x1, #0xffff
  411ba8:	ldr	x2, [sp]
  411bac:	add	x1, x2, x1
  411bb0:	strb	w0, [x1]
  411bb4:	ldr	w0, [sp, #12]
  411bb8:	and	w0, w0, #0x800
  411bbc:	cmp	w0, #0x0
  411bc0:	b.eq	411be4 <ferror@plt+0xc144>  // b.none
  411bc4:	ldr	w0, [sp, #12]
  411bc8:	and	w0, w0, #0x40
  411bcc:	cmp	w0, #0x0
  411bd0:	b.eq	411bdc <ferror@plt+0xc13c>  // b.none
  411bd4:	mov	w0, #0x73                  	// #115
  411bd8:	b	411c00 <ferror@plt+0xc160>
  411bdc:	mov	w0, #0x53                  	// #83
  411be0:	b	411c00 <ferror@plt+0xc160>
  411be4:	ldr	w0, [sp, #12]
  411be8:	and	w0, w0, #0x40
  411bec:	cmp	w0, #0x0
  411bf0:	b.eq	411bfc <ferror@plt+0xc15c>  // b.none
  411bf4:	mov	w0, #0x78                  	// #120
  411bf8:	b	411c00 <ferror@plt+0xc160>
  411bfc:	mov	w0, #0x2d                  	// #45
  411c00:	ldrh	w1, [sp, #30]
  411c04:	add	w2, w1, #0x1
  411c08:	strh	w2, [sp, #30]
  411c0c:	and	x1, x1, #0xffff
  411c10:	ldr	x2, [sp]
  411c14:	add	x1, x2, x1
  411c18:	strb	w0, [x1]
  411c1c:	ldr	w0, [sp, #12]
  411c20:	and	w0, w0, #0x20
  411c24:	cmp	w0, #0x0
  411c28:	b.eq	411c34 <ferror@plt+0xc194>  // b.none
  411c2c:	mov	w0, #0x72                  	// #114
  411c30:	b	411c38 <ferror@plt+0xc198>
  411c34:	mov	w0, #0x2d                  	// #45
  411c38:	ldrh	w1, [sp, #30]
  411c3c:	add	w2, w1, #0x1
  411c40:	strh	w2, [sp, #30]
  411c44:	and	x1, x1, #0xffff
  411c48:	ldr	x2, [sp]
  411c4c:	add	x1, x2, x1
  411c50:	strb	w0, [x1]
  411c54:	ldr	w0, [sp, #12]
  411c58:	and	w0, w0, #0x10
  411c5c:	cmp	w0, #0x0
  411c60:	b.eq	411c6c <ferror@plt+0xc1cc>  // b.none
  411c64:	mov	w0, #0x77                  	// #119
  411c68:	b	411c70 <ferror@plt+0xc1d0>
  411c6c:	mov	w0, #0x2d                  	// #45
  411c70:	ldrh	w1, [sp, #30]
  411c74:	add	w2, w1, #0x1
  411c78:	strh	w2, [sp, #30]
  411c7c:	and	x1, x1, #0xffff
  411c80:	ldr	x2, [sp]
  411c84:	add	x1, x2, x1
  411c88:	strb	w0, [x1]
  411c8c:	ldr	w0, [sp, #12]
  411c90:	and	w0, w0, #0x400
  411c94:	cmp	w0, #0x0
  411c98:	b.eq	411cbc <ferror@plt+0xc21c>  // b.none
  411c9c:	ldr	w0, [sp, #12]
  411ca0:	and	w0, w0, #0x8
  411ca4:	cmp	w0, #0x0
  411ca8:	b.eq	411cb4 <ferror@plt+0xc214>  // b.none
  411cac:	mov	w0, #0x73                  	// #115
  411cb0:	b	411cd8 <ferror@plt+0xc238>
  411cb4:	mov	w0, #0x53                  	// #83
  411cb8:	b	411cd8 <ferror@plt+0xc238>
  411cbc:	ldr	w0, [sp, #12]
  411cc0:	and	w0, w0, #0x8
  411cc4:	cmp	w0, #0x0
  411cc8:	b.eq	411cd4 <ferror@plt+0xc234>  // b.none
  411ccc:	mov	w0, #0x78                  	// #120
  411cd0:	b	411cd8 <ferror@plt+0xc238>
  411cd4:	mov	w0, #0x2d                  	// #45
  411cd8:	ldrh	w1, [sp, #30]
  411cdc:	add	w2, w1, #0x1
  411ce0:	strh	w2, [sp, #30]
  411ce4:	and	x1, x1, #0xffff
  411ce8:	ldr	x2, [sp]
  411cec:	add	x1, x2, x1
  411cf0:	strb	w0, [x1]
  411cf4:	ldr	w0, [sp, #12]
  411cf8:	and	w0, w0, #0x4
  411cfc:	cmp	w0, #0x0
  411d00:	b.eq	411d0c <ferror@plt+0xc26c>  // b.none
  411d04:	mov	w0, #0x72                  	// #114
  411d08:	b	411d10 <ferror@plt+0xc270>
  411d0c:	mov	w0, #0x2d                  	// #45
  411d10:	ldrh	w1, [sp, #30]
  411d14:	add	w2, w1, #0x1
  411d18:	strh	w2, [sp, #30]
  411d1c:	and	x1, x1, #0xffff
  411d20:	ldr	x2, [sp]
  411d24:	add	x1, x2, x1
  411d28:	strb	w0, [x1]
  411d2c:	ldr	w0, [sp, #12]
  411d30:	and	w0, w0, #0x2
  411d34:	cmp	w0, #0x0
  411d38:	b.eq	411d44 <ferror@plt+0xc2a4>  // b.none
  411d3c:	mov	w0, #0x77                  	// #119
  411d40:	b	411d48 <ferror@plt+0xc2a8>
  411d44:	mov	w0, #0x2d                  	// #45
  411d48:	ldrh	w1, [sp, #30]
  411d4c:	add	w2, w1, #0x1
  411d50:	strh	w2, [sp, #30]
  411d54:	and	x1, x1, #0xffff
  411d58:	ldr	x2, [sp]
  411d5c:	add	x1, x2, x1
  411d60:	strb	w0, [x1]
  411d64:	ldr	w0, [sp, #12]
  411d68:	and	w0, w0, #0x200
  411d6c:	cmp	w0, #0x0
  411d70:	b.eq	411d94 <ferror@plt+0xc2f4>  // b.none
  411d74:	ldr	w0, [sp, #12]
  411d78:	and	w0, w0, #0x1
  411d7c:	cmp	w0, #0x0
  411d80:	b.eq	411d8c <ferror@plt+0xc2ec>  // b.none
  411d84:	mov	w0, #0x74                  	// #116
  411d88:	b	411db0 <ferror@plt+0xc310>
  411d8c:	mov	w0, #0x54                  	// #84
  411d90:	b	411db0 <ferror@plt+0xc310>
  411d94:	ldr	w0, [sp, #12]
  411d98:	and	w0, w0, #0x1
  411d9c:	cmp	w0, #0x0
  411da0:	b.eq	411dac <ferror@plt+0xc30c>  // b.none
  411da4:	mov	w0, #0x78                  	// #120
  411da8:	b	411db0 <ferror@plt+0xc310>
  411dac:	mov	w0, #0x2d                  	// #45
  411db0:	ldrh	w1, [sp, #30]
  411db4:	add	w2, w1, #0x1
  411db8:	strh	w2, [sp, #30]
  411dbc:	and	x1, x1, #0xffff
  411dc0:	ldr	x2, [sp]
  411dc4:	add	x1, x2, x1
  411dc8:	strb	w0, [x1]
  411dcc:	ldrh	w0, [sp, #30]
  411dd0:	ldr	x1, [sp]
  411dd4:	add	x0, x1, x0
  411dd8:	strb	wzr, [x0]
  411ddc:	ldr	x0, [sp]
  411de0:	add	sp, sp, #0x20
  411de4:	ret
  411de8:	sub	sp, sp, #0x20
  411dec:	str	x0, [sp, #8]
  411df0:	mov	w0, #0xa                   	// #10
  411df4:	str	w0, [sp, #28]
  411df8:	b	411e20 <ferror@plt+0xc380>
  411dfc:	ldr	w0, [sp, #28]
  411e00:	mov	x1, #0x1                   	// #1
  411e04:	lsl	x0, x1, x0
  411e08:	ldr	x1, [sp, #8]
  411e0c:	cmp	x1, x0
  411e10:	b.cc	411e30 <ferror@plt+0xc390>  // b.lo, b.ul, b.last
  411e14:	ldr	w0, [sp, #28]
  411e18:	add	w0, w0, #0xa
  411e1c:	str	w0, [sp, #28]
  411e20:	ldr	w0, [sp, #28]
  411e24:	cmp	w0, #0x3c
  411e28:	b.le	411dfc <ferror@plt+0xc35c>
  411e2c:	b	411e34 <ferror@plt+0xc394>
  411e30:	nop
  411e34:	ldr	w0, [sp, #28]
  411e38:	sub	w0, w0, #0xa
  411e3c:	add	sp, sp, #0x20
  411e40:	ret
  411e44:	stp	x29, x30, [sp, #-128]!
  411e48:	mov	x29, sp
  411e4c:	str	w0, [sp, #28]
  411e50:	str	x1, [sp, #16]
  411e54:	adrp	x0, 417000 <ferror@plt+0x11560>
  411e58:	add	x0, x0, #0xf0
  411e5c:	str	x0, [sp, #88]
  411e60:	add	x0, sp, #0x20
  411e64:	str	x0, [sp, #104]
  411e68:	ldr	w0, [sp, #28]
  411e6c:	and	w0, w0, #0x2
  411e70:	cmp	w0, #0x0
  411e74:	b.eq	411e8c <ferror@plt+0xc3ec>  // b.none
  411e78:	ldr	x0, [sp, #104]
  411e7c:	add	x1, x0, #0x1
  411e80:	str	x1, [sp, #104]
  411e84:	mov	w1, #0x20                  	// #32
  411e88:	strb	w1, [x0]
  411e8c:	ldr	x0, [sp, #16]
  411e90:	bl	411de8 <ferror@plt+0xc348>
  411e94:	str	w0, [sp, #84]
  411e98:	ldr	w0, [sp, #84]
  411e9c:	cmp	w0, #0x0
  411ea0:	b.eq	411ecc <ferror@plt+0xc42c>  // b.none
  411ea4:	ldr	w0, [sp, #84]
  411ea8:	mov	w1, #0x6667                	// #26215
  411eac:	movk	w1, #0x6666, lsl #16
  411eb0:	smull	x1, w0, w1
  411eb4:	lsr	x1, x1, #32
  411eb8:	asr	w1, w1, #2
  411ebc:	asr	w0, w0, #31
  411ec0:	sub	w0, w1, w0
  411ec4:	sxtw	x0, w0
  411ec8:	b	411ed0 <ferror@plt+0xc430>
  411ecc:	mov	x0, #0x0                   	// #0
  411ed0:	ldr	x1, [sp, #88]
  411ed4:	add	x0, x1, x0
  411ed8:	ldrb	w0, [x0]
  411edc:	strb	w0, [sp, #83]
  411ee0:	ldr	w0, [sp, #84]
  411ee4:	cmp	w0, #0x0
  411ee8:	b.eq	411efc <ferror@plt+0xc45c>  // b.none
  411eec:	ldr	w0, [sp, #84]
  411ef0:	ldr	x1, [sp, #16]
  411ef4:	lsr	x0, x1, x0
  411ef8:	b	411f00 <ferror@plt+0xc460>
  411efc:	ldr	x0, [sp, #16]
  411f00:	str	w0, [sp, #124]
  411f04:	ldr	w0, [sp, #84]
  411f08:	cmp	w0, #0x0
  411f0c:	b.eq	411f2c <ferror@plt+0xc48c>  // b.none
  411f10:	ldr	w0, [sp, #84]
  411f14:	mov	x1, #0xffffffffffffffff    	// #-1
  411f18:	lsl	x0, x1, x0
  411f1c:	mvn	x1, x0
  411f20:	ldr	x0, [sp, #16]
  411f24:	and	x0, x1, x0
  411f28:	b	411f30 <ferror@plt+0xc490>
  411f2c:	mov	x0, #0x0                   	// #0
  411f30:	str	x0, [sp, #112]
  411f34:	ldr	x0, [sp, #104]
  411f38:	add	x1, x0, #0x1
  411f3c:	str	x1, [sp, #104]
  411f40:	ldrb	w1, [sp, #83]
  411f44:	strb	w1, [x0]
  411f48:	ldr	w0, [sp, #28]
  411f4c:	and	w0, w0, #0x1
  411f50:	cmp	w0, #0x0
  411f54:	b.eq	411f8c <ferror@plt+0xc4ec>  // b.none
  411f58:	ldrsb	w0, [sp, #83]
  411f5c:	cmp	w0, #0x42
  411f60:	b.eq	411f8c <ferror@plt+0xc4ec>  // b.none
  411f64:	ldr	x0, [sp, #104]
  411f68:	add	x1, x0, #0x1
  411f6c:	str	x1, [sp, #104]
  411f70:	mov	w1, #0x69                  	// #105
  411f74:	strb	w1, [x0]
  411f78:	ldr	x0, [sp, #104]
  411f7c:	add	x1, x0, #0x1
  411f80:	str	x1, [sp, #104]
  411f84:	mov	w1, #0x42                  	// #66
  411f88:	strb	w1, [x0]
  411f8c:	ldr	x0, [sp, #104]
  411f90:	strb	wzr, [x0]
  411f94:	ldr	x0, [sp, #112]
  411f98:	cmp	x0, #0x0
  411f9c:	b.eq	412074 <ferror@plt+0xc5d4>  // b.none
  411fa0:	ldr	w0, [sp, #28]
  411fa4:	and	w0, w0, #0x4
  411fa8:	cmp	w0, #0x0
  411fac:	b.eq	412024 <ferror@plt+0xc584>  // b.none
  411fb0:	ldr	w0, [sp, #84]
  411fb4:	sub	w0, w0, #0xa
  411fb8:	ldr	x1, [sp, #112]
  411fbc:	lsr	x0, x1, x0
  411fc0:	add	x1, x0, #0x5
  411fc4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  411fc8:	movk	x0, #0xcccd
  411fcc:	umulh	x0, x1, x0
  411fd0:	lsr	x0, x0, #3
  411fd4:	str	x0, [sp, #112]
  411fd8:	ldr	x2, [sp, #112]
  411fdc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  411fe0:	movk	x0, #0xcccd
  411fe4:	umulh	x0, x2, x0
  411fe8:	lsr	x1, x0, #3
  411fec:	mov	x0, x1
  411ff0:	lsl	x0, x0, #2
  411ff4:	add	x0, x0, x1
  411ff8:	lsl	x0, x0, #1
  411ffc:	sub	x1, x2, x0
  412000:	cmp	x1, #0x0
  412004:	b.ne	412074 <ferror@plt+0xc5d4>  // b.any
  412008:	ldr	x1, [sp, #112]
  41200c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  412010:	movk	x0, #0xcccd
  412014:	umulh	x0, x1, x0
  412018:	lsr	x0, x0, #3
  41201c:	str	x0, [sp, #112]
  412020:	b	412074 <ferror@plt+0xc5d4>
  412024:	ldr	w0, [sp, #84]
  412028:	sub	w0, w0, #0xa
  41202c:	ldr	x1, [sp, #112]
  412030:	lsr	x0, x1, x0
  412034:	add	x0, x0, #0x32
  412038:	lsr	x1, x0, #2
  41203c:	mov	x0, #0xf5c3                	// #62915
  412040:	movk	x0, #0x5c28, lsl #16
  412044:	movk	x0, #0xc28f, lsl #32
  412048:	movk	x0, #0x28f5, lsl #48
  41204c:	umulh	x0, x1, x0
  412050:	lsr	x0, x0, #2
  412054:	str	x0, [sp, #112]
  412058:	ldr	x0, [sp, #112]
  41205c:	cmp	x0, #0xa
  412060:	b.ne	412074 <ferror@plt+0xc5d4>  // b.any
  412064:	ldr	w0, [sp, #124]
  412068:	add	w0, w0, #0x1
  41206c:	str	w0, [sp, #124]
  412070:	str	xzr, [sp, #112]
  412074:	ldr	x0, [sp, #112]
  412078:	cmp	x0, #0x0
  41207c:	b.eq	412100 <ferror@plt+0xc660>  // b.none
  412080:	bl	404fc0 <localeconv@plt>
  412084:	str	x0, [sp, #72]
  412088:	ldr	x0, [sp, #72]
  41208c:	cmp	x0, #0x0
  412090:	b.eq	4120a0 <ferror@plt+0xc600>  // b.none
  412094:	ldr	x0, [sp, #72]
  412098:	ldr	x0, [x0]
  41209c:	b	4120a4 <ferror@plt+0xc604>
  4120a0:	mov	x0, #0x0                   	// #0
  4120a4:	str	x0, [sp, #96]
  4120a8:	ldr	x0, [sp, #96]
  4120ac:	cmp	x0, #0x0
  4120b0:	b.eq	4120c4 <ferror@plt+0xc624>  // b.none
  4120b4:	ldr	x0, [sp, #96]
  4120b8:	ldrsb	w0, [x0]
  4120bc:	cmp	w0, #0x0
  4120c0:	b.ne	4120d0 <ferror@plt+0xc630>  // b.any
  4120c4:	adrp	x0, 417000 <ferror@plt+0x11560>
  4120c8:	add	x0, x0, #0xf8
  4120cc:	str	x0, [sp, #96]
  4120d0:	add	x0, sp, #0x20
  4120d4:	add	x7, sp, #0x28
  4120d8:	mov	x6, x0
  4120dc:	ldr	x5, [sp, #112]
  4120e0:	ldr	x4, [sp, #96]
  4120e4:	ldr	w3, [sp, #124]
  4120e8:	adrp	x0, 417000 <ferror@plt+0x11560>
  4120ec:	add	x2, x0, #0x100
  4120f0:	mov	x1, #0x20                  	// #32
  4120f4:	mov	x0, x7
  4120f8:	bl	404fb0 <snprintf@plt>
  4120fc:	b	412124 <ferror@plt+0xc684>
  412100:	add	x0, sp, #0x20
  412104:	add	x5, sp, #0x28
  412108:	mov	x4, x0
  41210c:	ldr	w3, [sp, #124]
  412110:	adrp	x0, 417000 <ferror@plt+0x11560>
  412114:	add	x2, x0, #0x110
  412118:	mov	x1, #0x20                  	// #32
  41211c:	mov	x0, x5
  412120:	bl	404fb0 <snprintf@plt>
  412124:	add	x0, sp, #0x28
  412128:	bl	405320 <strdup@plt>
  41212c:	ldp	x29, x30, [sp], #128
  412130:	ret
  412134:	stp	x29, x30, [sp, #-96]!
  412138:	mov	x29, sp
  41213c:	str	x0, [sp, #40]
  412140:	str	x1, [sp, #32]
  412144:	str	x2, [sp, #24]
  412148:	str	x3, [sp, #16]
  41214c:	str	xzr, [sp, #88]
  412150:	str	xzr, [sp, #72]
  412154:	ldr	x0, [sp, #40]
  412158:	cmp	x0, #0x0
  41215c:	b.eq	412194 <ferror@plt+0xc6f4>  // b.none
  412160:	ldr	x0, [sp, #40]
  412164:	ldrsb	w0, [x0]
  412168:	cmp	w0, #0x0
  41216c:	b.eq	412194 <ferror@plt+0xc6f4>  // b.none
  412170:	ldr	x0, [sp, #32]
  412174:	cmp	x0, #0x0
  412178:	b.eq	412194 <ferror@plt+0xc6f4>  // b.none
  41217c:	ldr	x0, [sp, #24]
  412180:	cmp	x0, #0x0
  412184:	b.eq	412194 <ferror@plt+0xc6f4>  // b.none
  412188:	ldr	x0, [sp, #16]
  41218c:	cmp	x0, #0x0
  412190:	b.ne	41219c <ferror@plt+0xc6fc>  // b.any
  412194:	mov	w0, #0xffffffff            	// #-1
  412198:	b	4122f0 <ferror@plt+0xc850>
  41219c:	ldr	x0, [sp, #40]
  4121a0:	str	x0, [sp, #80]
  4121a4:	b	4122c8 <ferror@plt+0xc828>
  4121a8:	str	xzr, [sp, #64]
  4121ac:	ldr	x1, [sp, #72]
  4121b0:	ldr	x0, [sp, #24]
  4121b4:	cmp	x1, x0
  4121b8:	b.cc	4121c4 <ferror@plt+0xc724>  // b.lo, b.ul, b.last
  4121bc:	mov	w0, #0xfffffffe            	// #-2
  4121c0:	b	4122f0 <ferror@plt+0xc850>
  4121c4:	ldr	x0, [sp, #88]
  4121c8:	cmp	x0, #0x0
  4121cc:	b.ne	4121d8 <ferror@plt+0xc738>  // b.any
  4121d0:	ldr	x0, [sp, #80]
  4121d4:	str	x0, [sp, #88]
  4121d8:	ldr	x0, [sp, #80]
  4121dc:	ldrsb	w0, [x0]
  4121e0:	cmp	w0, #0x2c
  4121e4:	b.ne	4121f0 <ferror@plt+0xc750>  // b.any
  4121e8:	ldr	x0, [sp, #80]
  4121ec:	str	x0, [sp, #64]
  4121f0:	ldr	x0, [sp, #80]
  4121f4:	add	x0, x0, #0x1
  4121f8:	ldrsb	w0, [x0]
  4121fc:	cmp	w0, #0x0
  412200:	b.ne	412210 <ferror@plt+0xc770>  // b.any
  412204:	ldr	x0, [sp, #80]
  412208:	add	x0, x0, #0x1
  41220c:	str	x0, [sp, #64]
  412210:	ldr	x0, [sp, #88]
  412214:	cmp	x0, #0x0
  412218:	b.eq	4122b8 <ferror@plt+0xc818>  // b.none
  41221c:	ldr	x0, [sp, #64]
  412220:	cmp	x0, #0x0
  412224:	b.eq	4122b8 <ferror@plt+0xc818>  // b.none
  412228:	ldr	x1, [sp, #64]
  41222c:	ldr	x0, [sp, #88]
  412230:	cmp	x1, x0
  412234:	b.hi	412240 <ferror@plt+0xc7a0>  // b.pmore
  412238:	mov	w0, #0xffffffff            	// #-1
  41223c:	b	4122f0 <ferror@plt+0xc850>
  412240:	ldr	x1, [sp, #64]
  412244:	ldr	x0, [sp, #88]
  412248:	sub	x0, x1, x0
  41224c:	ldr	x2, [sp, #16]
  412250:	mov	x1, x0
  412254:	ldr	x0, [sp, #88]
  412258:	blr	x2
  41225c:	str	w0, [sp, #60]
  412260:	ldr	w0, [sp, #60]
  412264:	cmn	w0, #0x1
  412268:	b.ne	412274 <ferror@plt+0xc7d4>  // b.any
  41226c:	mov	w0, #0xffffffff            	// #-1
  412270:	b	4122f0 <ferror@plt+0xc850>
  412274:	ldr	x0, [sp, #72]
  412278:	add	x1, x0, #0x1
  41227c:	str	x1, [sp, #72]
  412280:	lsl	x0, x0, #2
  412284:	ldr	x1, [sp, #32]
  412288:	add	x0, x1, x0
  41228c:	ldr	w1, [sp, #60]
  412290:	str	w1, [x0]
  412294:	str	xzr, [sp, #88]
  412298:	ldr	x0, [sp, #64]
  41229c:	cmp	x0, #0x0
  4122a0:	b.eq	4122bc <ferror@plt+0xc81c>  // b.none
  4122a4:	ldr	x0, [sp, #64]
  4122a8:	ldrsb	w0, [x0]
  4122ac:	cmp	w0, #0x0
  4122b0:	b.eq	4122e8 <ferror@plt+0xc848>  // b.none
  4122b4:	b	4122bc <ferror@plt+0xc81c>
  4122b8:	nop
  4122bc:	ldr	x0, [sp, #80]
  4122c0:	add	x0, x0, #0x1
  4122c4:	str	x0, [sp, #80]
  4122c8:	ldr	x0, [sp, #80]
  4122cc:	cmp	x0, #0x0
  4122d0:	b.eq	4122ec <ferror@plt+0xc84c>  // b.none
  4122d4:	ldr	x0, [sp, #80]
  4122d8:	ldrsb	w0, [x0]
  4122dc:	cmp	w0, #0x0
  4122e0:	b.ne	4121a8 <ferror@plt+0xc708>  // b.any
  4122e4:	b	4122ec <ferror@plt+0xc84c>
  4122e8:	nop
  4122ec:	ldr	x0, [sp, #72]
  4122f0:	ldp	x29, x30, [sp], #96
  4122f4:	ret
  4122f8:	stp	x29, x30, [sp, #-80]!
  4122fc:	mov	x29, sp
  412300:	str	x0, [sp, #56]
  412304:	str	x1, [sp, #48]
  412308:	str	x2, [sp, #40]
  41230c:	str	x3, [sp, #32]
  412310:	str	x4, [sp, #24]
  412314:	ldr	x0, [sp, #56]
  412318:	cmp	x0, #0x0
  41231c:	b.eq	412350 <ferror@plt+0xc8b0>  // b.none
  412320:	ldr	x0, [sp, #56]
  412324:	ldrsb	w0, [x0]
  412328:	cmp	w0, #0x0
  41232c:	b.eq	412350 <ferror@plt+0xc8b0>  // b.none
  412330:	ldr	x0, [sp, #32]
  412334:	cmp	x0, #0x0
  412338:	b.eq	412350 <ferror@plt+0xc8b0>  // b.none
  41233c:	ldr	x0, [sp, #32]
  412340:	ldr	x0, [x0]
  412344:	ldr	x1, [sp, #40]
  412348:	cmp	x1, x0
  41234c:	b.cs	412358 <ferror@plt+0xc8b8>  // b.hs, b.nlast
  412350:	mov	w0, #0xffffffff            	// #-1
  412354:	b	4123ec <ferror@plt+0xc94c>
  412358:	ldr	x0, [sp, #56]
  41235c:	ldrsb	w0, [x0]
  412360:	cmp	w0, #0x2b
  412364:	b.ne	412378 <ferror@plt+0xc8d8>  // b.any
  412368:	ldr	x0, [sp, #56]
  41236c:	add	x0, x0, #0x1
  412370:	str	x0, [sp, #72]
  412374:	b	412388 <ferror@plt+0xc8e8>
  412378:	ldr	x0, [sp, #56]
  41237c:	str	x0, [sp, #72]
  412380:	ldr	x0, [sp, #32]
  412384:	str	xzr, [x0]
  412388:	ldr	x0, [sp, #32]
  41238c:	ldr	x0, [x0]
  412390:	lsl	x0, x0, #2
  412394:	ldr	x1, [sp, #48]
  412398:	add	x4, x1, x0
  41239c:	ldr	x0, [sp, #32]
  4123a0:	ldr	x0, [x0]
  4123a4:	ldr	x1, [sp, #40]
  4123a8:	sub	x0, x1, x0
  4123ac:	ldr	x3, [sp, #24]
  4123b0:	mov	x2, x0
  4123b4:	mov	x1, x4
  4123b8:	ldr	x0, [sp, #72]
  4123bc:	bl	412134 <ferror@plt+0xc694>
  4123c0:	str	w0, [sp, #68]
  4123c4:	ldr	w0, [sp, #68]
  4123c8:	cmp	w0, #0x0
  4123cc:	b.le	4123e8 <ferror@plt+0xc948>
  4123d0:	ldr	x0, [sp, #32]
  4123d4:	ldr	x1, [x0]
  4123d8:	ldrsw	x0, [sp, #68]
  4123dc:	add	x1, x1, x0
  4123e0:	ldr	x0, [sp, #32]
  4123e4:	str	x1, [x0]
  4123e8:	ldr	w0, [sp, #68]
  4123ec:	ldp	x29, x30, [sp], #80
  4123f0:	ret
  4123f4:	stp	x29, x30, [sp, #-80]!
  4123f8:	mov	x29, sp
  4123fc:	str	x0, [sp, #40]
  412400:	str	x1, [sp, #32]
  412404:	str	x2, [sp, #24]
  412408:	str	xzr, [sp, #72]
  41240c:	ldr	x0, [sp, #40]
  412410:	cmp	x0, #0x0
  412414:	b.eq	412430 <ferror@plt+0xc990>  // b.none
  412418:	ldr	x0, [sp, #24]
  41241c:	cmp	x0, #0x0
  412420:	b.eq	412430 <ferror@plt+0xc990>  // b.none
  412424:	ldr	x0, [sp, #32]
  412428:	cmp	x0, #0x0
  41242c:	b.ne	412438 <ferror@plt+0xc998>  // b.any
  412430:	mov	w0, #0xffffffea            	// #-22
  412434:	b	4125b4 <ferror@plt+0xcb14>
  412438:	ldr	x0, [sp, #40]
  41243c:	str	x0, [sp, #64]
  412440:	b	41258c <ferror@plt+0xcaec>
  412444:	str	xzr, [sp, #56]
  412448:	ldr	x0, [sp, #72]
  41244c:	cmp	x0, #0x0
  412450:	b.ne	41245c <ferror@plt+0xc9bc>  // b.any
  412454:	ldr	x0, [sp, #64]
  412458:	str	x0, [sp, #72]
  41245c:	ldr	x0, [sp, #64]
  412460:	ldrsb	w0, [x0]
  412464:	cmp	w0, #0x2c
  412468:	b.ne	412474 <ferror@plt+0xc9d4>  // b.any
  41246c:	ldr	x0, [sp, #64]
  412470:	str	x0, [sp, #56]
  412474:	ldr	x0, [sp, #64]
  412478:	add	x0, x0, #0x1
  41247c:	ldrsb	w0, [x0]
  412480:	cmp	w0, #0x0
  412484:	b.ne	412494 <ferror@plt+0xc9f4>  // b.any
  412488:	ldr	x0, [sp, #64]
  41248c:	add	x0, x0, #0x1
  412490:	str	x0, [sp, #56]
  412494:	ldr	x0, [sp, #72]
  412498:	cmp	x0, #0x0
  41249c:	b.eq	41257c <ferror@plt+0xcadc>  // b.none
  4124a0:	ldr	x0, [sp, #56]
  4124a4:	cmp	x0, #0x0
  4124a8:	b.eq	41257c <ferror@plt+0xcadc>  // b.none
  4124ac:	ldr	x1, [sp, #56]
  4124b0:	ldr	x0, [sp, #72]
  4124b4:	cmp	x1, x0
  4124b8:	b.hi	4124c4 <ferror@plt+0xca24>  // b.pmore
  4124bc:	mov	w0, #0xffffffff            	// #-1
  4124c0:	b	4125b4 <ferror@plt+0xcb14>
  4124c4:	ldr	x1, [sp, #56]
  4124c8:	ldr	x0, [sp, #72]
  4124cc:	sub	x0, x1, x0
  4124d0:	ldr	x2, [sp, #24]
  4124d4:	mov	x1, x0
  4124d8:	ldr	x0, [sp, #72]
  4124dc:	blr	x2
  4124e0:	str	w0, [sp, #52]
  4124e4:	ldr	w0, [sp, #52]
  4124e8:	cmp	w0, #0x0
  4124ec:	b.ge	4124f8 <ferror@plt+0xca58>  // b.tcont
  4124f0:	ldr	w0, [sp, #52]
  4124f4:	b	4125b4 <ferror@plt+0xcb14>
  4124f8:	ldr	w0, [sp, #52]
  4124fc:	add	w1, w0, #0x7
  412500:	cmp	w0, #0x0
  412504:	csel	w0, w1, w0, lt  // lt = tstop
  412508:	asr	w0, w0, #3
  41250c:	mov	w3, w0
  412510:	sxtw	x0, w3
  412514:	ldr	x1, [sp, #32]
  412518:	add	x0, x1, x0
  41251c:	ldrsb	w2, [x0]
  412520:	ldr	w0, [sp, #52]
  412524:	negs	w1, w0
  412528:	and	w0, w0, #0x7
  41252c:	and	w1, w1, #0x7
  412530:	csneg	w0, w0, w1, mi  // mi = first
  412534:	mov	w1, #0x1                   	// #1
  412538:	lsl	w0, w1, w0
  41253c:	sxtb	w1, w0
  412540:	sxtw	x0, w3
  412544:	ldr	x3, [sp, #32]
  412548:	add	x0, x3, x0
  41254c:	orr	w1, w2, w1
  412550:	sxtb	w1, w1
  412554:	strb	w1, [x0]
  412558:	str	xzr, [sp, #72]
  41255c:	ldr	x0, [sp, #56]
  412560:	cmp	x0, #0x0
  412564:	b.eq	412580 <ferror@plt+0xcae0>  // b.none
  412568:	ldr	x0, [sp, #56]
  41256c:	ldrsb	w0, [x0]
  412570:	cmp	w0, #0x0
  412574:	b.eq	4125ac <ferror@plt+0xcb0c>  // b.none
  412578:	b	412580 <ferror@plt+0xcae0>
  41257c:	nop
  412580:	ldr	x0, [sp, #64]
  412584:	add	x0, x0, #0x1
  412588:	str	x0, [sp, #64]
  41258c:	ldr	x0, [sp, #64]
  412590:	cmp	x0, #0x0
  412594:	b.eq	4125b0 <ferror@plt+0xcb10>  // b.none
  412598:	ldr	x0, [sp, #64]
  41259c:	ldrsb	w0, [x0]
  4125a0:	cmp	w0, #0x0
  4125a4:	b.ne	412444 <ferror@plt+0xc9a4>  // b.any
  4125a8:	b	4125b0 <ferror@plt+0xcb10>
  4125ac:	nop
  4125b0:	mov	w0, #0x0                   	// #0
  4125b4:	ldp	x29, x30, [sp], #80
  4125b8:	ret
  4125bc:	stp	x29, x30, [sp, #-80]!
  4125c0:	mov	x29, sp
  4125c4:	str	x0, [sp, #40]
  4125c8:	str	x1, [sp, #32]
  4125cc:	str	x2, [sp, #24]
  4125d0:	str	xzr, [sp, #72]
  4125d4:	ldr	x0, [sp, #40]
  4125d8:	cmp	x0, #0x0
  4125dc:	b.eq	4125f8 <ferror@plt+0xcb58>  // b.none
  4125e0:	ldr	x0, [sp, #24]
  4125e4:	cmp	x0, #0x0
  4125e8:	b.eq	4125f8 <ferror@plt+0xcb58>  // b.none
  4125ec:	ldr	x0, [sp, #32]
  4125f0:	cmp	x0, #0x0
  4125f4:	b.ne	412600 <ferror@plt+0xcb60>  // b.any
  4125f8:	mov	w0, #0xffffffea            	// #-22
  4125fc:	b	412734 <ferror@plt+0xcc94>
  412600:	ldr	x0, [sp, #40]
  412604:	str	x0, [sp, #64]
  412608:	b	41270c <ferror@plt+0xcc6c>
  41260c:	str	xzr, [sp, #56]
  412610:	ldr	x0, [sp, #72]
  412614:	cmp	x0, #0x0
  412618:	b.ne	412624 <ferror@plt+0xcb84>  // b.any
  41261c:	ldr	x0, [sp, #64]
  412620:	str	x0, [sp, #72]
  412624:	ldr	x0, [sp, #64]
  412628:	ldrsb	w0, [x0]
  41262c:	cmp	w0, #0x2c
  412630:	b.ne	41263c <ferror@plt+0xcb9c>  // b.any
  412634:	ldr	x0, [sp, #64]
  412638:	str	x0, [sp, #56]
  41263c:	ldr	x0, [sp, #64]
  412640:	add	x0, x0, #0x1
  412644:	ldrsb	w0, [x0]
  412648:	cmp	w0, #0x0
  41264c:	b.ne	41265c <ferror@plt+0xcbbc>  // b.any
  412650:	ldr	x0, [sp, #64]
  412654:	add	x0, x0, #0x1
  412658:	str	x0, [sp, #56]
  41265c:	ldr	x0, [sp, #72]
  412660:	cmp	x0, #0x0
  412664:	b.eq	4126fc <ferror@plt+0xcc5c>  // b.none
  412668:	ldr	x0, [sp, #56]
  41266c:	cmp	x0, #0x0
  412670:	b.eq	4126fc <ferror@plt+0xcc5c>  // b.none
  412674:	ldr	x1, [sp, #56]
  412678:	ldr	x0, [sp, #72]
  41267c:	cmp	x1, x0
  412680:	b.hi	41268c <ferror@plt+0xcbec>  // b.pmore
  412684:	mov	w0, #0xffffffff            	// #-1
  412688:	b	412734 <ferror@plt+0xcc94>
  41268c:	ldr	x1, [sp, #56]
  412690:	ldr	x0, [sp, #72]
  412694:	sub	x0, x1, x0
  412698:	ldr	x2, [sp, #24]
  41269c:	mov	x1, x0
  4126a0:	ldr	x0, [sp, #72]
  4126a4:	blr	x2
  4126a8:	str	x0, [sp, #48]
  4126ac:	ldr	x0, [sp, #48]
  4126b0:	cmp	x0, #0x0
  4126b4:	b.ge	4126c0 <ferror@plt+0xcc20>  // b.tcont
  4126b8:	ldr	x0, [sp, #48]
  4126bc:	b	412734 <ferror@plt+0xcc94>
  4126c0:	ldr	x0, [sp, #32]
  4126c4:	ldr	x1, [x0]
  4126c8:	ldr	x0, [sp, #48]
  4126cc:	orr	x1, x1, x0
  4126d0:	ldr	x0, [sp, #32]
  4126d4:	str	x1, [x0]
  4126d8:	str	xzr, [sp, #72]
  4126dc:	ldr	x0, [sp, #56]
  4126e0:	cmp	x0, #0x0
  4126e4:	b.eq	412700 <ferror@plt+0xcc60>  // b.none
  4126e8:	ldr	x0, [sp, #56]
  4126ec:	ldrsb	w0, [x0]
  4126f0:	cmp	w0, #0x0
  4126f4:	b.eq	41272c <ferror@plt+0xcc8c>  // b.none
  4126f8:	b	412700 <ferror@plt+0xcc60>
  4126fc:	nop
  412700:	ldr	x0, [sp, #64]
  412704:	add	x0, x0, #0x1
  412708:	str	x0, [sp, #64]
  41270c:	ldr	x0, [sp, #64]
  412710:	cmp	x0, #0x0
  412714:	b.eq	412730 <ferror@plt+0xcc90>  // b.none
  412718:	ldr	x0, [sp, #64]
  41271c:	ldrsb	w0, [x0]
  412720:	cmp	w0, #0x0
  412724:	b.ne	41260c <ferror@plt+0xcb6c>  // b.any
  412728:	b	412730 <ferror@plt+0xcc90>
  41272c:	nop
  412730:	mov	w0, #0x0                   	// #0
  412734:	ldp	x29, x30, [sp], #80
  412738:	ret
  41273c:	stp	x29, x30, [sp, #-64]!
  412740:	mov	x29, sp
  412744:	str	x0, [sp, #40]
  412748:	str	x1, [sp, #32]
  41274c:	str	x2, [sp, #24]
  412750:	str	w3, [sp, #20]
  412754:	str	xzr, [sp, #56]
  412758:	ldr	x0, [sp, #40]
  41275c:	cmp	x0, #0x0
  412760:	b.ne	41276c <ferror@plt+0xcccc>  // b.any
  412764:	mov	w0, #0x0                   	// #0
  412768:	b	412948 <ferror@plt+0xcea8>
  41276c:	ldr	x0, [sp, #32]
  412770:	ldr	w1, [sp, #20]
  412774:	str	w1, [x0]
  412778:	ldr	x0, [sp, #32]
  41277c:	ldr	w1, [x0]
  412780:	ldr	x0, [sp, #24]
  412784:	str	w1, [x0]
  412788:	bl	405920 <__errno_location@plt>
  41278c:	str	wzr, [x0]
  412790:	ldr	x0, [sp, #40]
  412794:	ldrsb	w0, [x0]
  412798:	cmp	w0, #0x3a
  41279c:	b.ne	412810 <ferror@plt+0xcd70>  // b.any
  4127a0:	ldr	x0, [sp, #40]
  4127a4:	add	x0, x0, #0x1
  4127a8:	str	x0, [sp, #40]
  4127ac:	add	x0, sp, #0x38
  4127b0:	mov	w2, #0xa                   	// #10
  4127b4:	mov	x1, x0
  4127b8:	ldr	x0, [sp, #40]
  4127bc:	bl	405520 <strtol@plt>
  4127c0:	mov	w1, w0
  4127c4:	ldr	x0, [sp, #24]
  4127c8:	str	w1, [x0]
  4127cc:	bl	405920 <__errno_location@plt>
  4127d0:	ldr	w0, [x0]
  4127d4:	cmp	w0, #0x0
  4127d8:	b.ne	412808 <ferror@plt+0xcd68>  // b.any
  4127dc:	ldr	x0, [sp, #56]
  4127e0:	cmp	x0, #0x0
  4127e4:	b.eq	412808 <ferror@plt+0xcd68>  // b.none
  4127e8:	ldr	x0, [sp, #56]
  4127ec:	ldrsb	w0, [x0]
  4127f0:	cmp	w0, #0x0
  4127f4:	b.ne	412808 <ferror@plt+0xcd68>  // b.any
  4127f8:	ldr	x0, [sp, #56]
  4127fc:	ldr	x1, [sp, #40]
  412800:	cmp	x1, x0
  412804:	b.ne	412944 <ferror@plt+0xcea4>  // b.any
  412808:	mov	w0, #0xffffffff            	// #-1
  41280c:	b	412948 <ferror@plt+0xcea8>
  412810:	add	x0, sp, #0x38
  412814:	mov	w2, #0xa                   	// #10
  412818:	mov	x1, x0
  41281c:	ldr	x0, [sp, #40]
  412820:	bl	405520 <strtol@plt>
  412824:	mov	w1, w0
  412828:	ldr	x0, [sp, #32]
  41282c:	str	w1, [x0]
  412830:	ldr	x0, [sp, #32]
  412834:	ldr	w1, [x0]
  412838:	ldr	x0, [sp, #24]
  41283c:	str	w1, [x0]
  412840:	bl	405920 <__errno_location@plt>
  412844:	ldr	w0, [x0]
  412848:	cmp	w0, #0x0
  41284c:	b.ne	41286c <ferror@plt+0xcdcc>  // b.any
  412850:	ldr	x0, [sp, #56]
  412854:	cmp	x0, #0x0
  412858:	b.eq	41286c <ferror@plt+0xcdcc>  // b.none
  41285c:	ldr	x0, [sp, #56]
  412860:	ldr	x1, [sp, #40]
  412864:	cmp	x1, x0
  412868:	b.ne	412874 <ferror@plt+0xcdd4>  // b.any
  41286c:	mov	w0, #0xffffffff            	// #-1
  412870:	b	412948 <ferror@plt+0xcea8>
  412874:	ldr	x0, [sp, #56]
  412878:	ldrsb	w0, [x0]
  41287c:	cmp	w0, #0x3a
  412880:	b.ne	4128a8 <ferror@plt+0xce08>  // b.any
  412884:	ldr	x0, [sp, #56]
  412888:	add	x0, x0, #0x1
  41288c:	ldrsb	w0, [x0]
  412890:	cmp	w0, #0x0
  412894:	b.ne	4128a8 <ferror@plt+0xce08>  // b.any
  412898:	ldr	x0, [sp, #24]
  41289c:	ldr	w1, [sp, #20]
  4128a0:	str	w1, [x0]
  4128a4:	b	412944 <ferror@plt+0xcea4>
  4128a8:	ldr	x0, [sp, #56]
  4128ac:	ldrsb	w0, [x0]
  4128b0:	cmp	w0, #0x2d
  4128b4:	b.eq	4128c8 <ferror@plt+0xce28>  // b.none
  4128b8:	ldr	x0, [sp, #56]
  4128bc:	ldrsb	w0, [x0]
  4128c0:	cmp	w0, #0x3a
  4128c4:	b.ne	412944 <ferror@plt+0xcea4>  // b.any
  4128c8:	ldr	x0, [sp, #56]
  4128cc:	add	x0, x0, #0x1
  4128d0:	str	x0, [sp, #40]
  4128d4:	str	xzr, [sp, #56]
  4128d8:	bl	405920 <__errno_location@plt>
  4128dc:	str	wzr, [x0]
  4128e0:	add	x0, sp, #0x38
  4128e4:	mov	w2, #0xa                   	// #10
  4128e8:	mov	x1, x0
  4128ec:	ldr	x0, [sp, #40]
  4128f0:	bl	405520 <strtol@plt>
  4128f4:	mov	w1, w0
  4128f8:	ldr	x0, [sp, #24]
  4128fc:	str	w1, [x0]
  412900:	bl	405920 <__errno_location@plt>
  412904:	ldr	w0, [x0]
  412908:	cmp	w0, #0x0
  41290c:	b.ne	41293c <ferror@plt+0xce9c>  // b.any
  412910:	ldr	x0, [sp, #56]
  412914:	cmp	x0, #0x0
  412918:	b.eq	41293c <ferror@plt+0xce9c>  // b.none
  41291c:	ldr	x0, [sp, #56]
  412920:	ldrsb	w0, [x0]
  412924:	cmp	w0, #0x0
  412928:	b.ne	41293c <ferror@plt+0xce9c>  // b.any
  41292c:	ldr	x0, [sp, #56]
  412930:	ldr	x1, [sp, #40]
  412934:	cmp	x1, x0
  412938:	b.ne	412944 <ferror@plt+0xcea4>  // b.any
  41293c:	mov	w0, #0xffffffff            	// #-1
  412940:	b	412948 <ferror@plt+0xcea8>
  412944:	mov	w0, #0x0                   	// #0
  412948:	ldp	x29, x30, [sp], #64
  41294c:	ret
  412950:	sub	sp, sp, #0x20
  412954:	str	x0, [sp, #8]
  412958:	str	x1, [sp]
  41295c:	ldr	x0, [sp, #8]
  412960:	str	x0, [sp, #24]
  412964:	ldr	x0, [sp]
  412968:	str	xzr, [x0]
  41296c:	b	41297c <ferror@plt+0xcedc>
  412970:	ldr	x0, [sp, #24]
  412974:	add	x0, x0, #0x1
  412978:	str	x0, [sp, #24]
  41297c:	ldr	x0, [sp, #24]
  412980:	cmp	x0, #0x0
  412984:	b.eq	4129ac <ferror@plt+0xcf0c>  // b.none
  412988:	ldr	x0, [sp, #24]
  41298c:	ldrsb	w0, [x0]
  412990:	cmp	w0, #0x2f
  412994:	b.ne	4129ac <ferror@plt+0xcf0c>  // b.any
  412998:	ldr	x0, [sp, #24]
  41299c:	add	x0, x0, #0x1
  4129a0:	ldrsb	w0, [x0]
  4129a4:	cmp	w0, #0x2f
  4129a8:	b.eq	412970 <ferror@plt+0xced0>  // b.none
  4129ac:	ldr	x0, [sp, #24]
  4129b0:	cmp	x0, #0x0
  4129b4:	b.eq	4129c8 <ferror@plt+0xcf28>  // b.none
  4129b8:	ldr	x0, [sp, #24]
  4129bc:	ldrsb	w0, [x0]
  4129c0:	cmp	w0, #0x0
  4129c4:	b.ne	4129d0 <ferror@plt+0xcf30>  // b.any
  4129c8:	mov	x0, #0x0                   	// #0
  4129cc:	b	412a30 <ferror@plt+0xcf90>
  4129d0:	ldr	x0, [sp]
  4129d4:	mov	x1, #0x1                   	// #1
  4129d8:	str	x1, [x0]
  4129dc:	ldr	x0, [sp, #24]
  4129e0:	add	x0, x0, #0x1
  4129e4:	str	x0, [sp, #16]
  4129e8:	b	412a0c <ferror@plt+0xcf6c>
  4129ec:	ldr	x0, [sp]
  4129f0:	ldr	x0, [x0]
  4129f4:	add	x1, x0, #0x1
  4129f8:	ldr	x0, [sp]
  4129fc:	str	x1, [x0]
  412a00:	ldr	x0, [sp, #16]
  412a04:	add	x0, x0, #0x1
  412a08:	str	x0, [sp, #16]
  412a0c:	ldr	x0, [sp, #16]
  412a10:	ldrsb	w0, [x0]
  412a14:	cmp	w0, #0x0
  412a18:	b.eq	412a2c <ferror@plt+0xcf8c>  // b.none
  412a1c:	ldr	x0, [sp, #16]
  412a20:	ldrsb	w0, [x0]
  412a24:	cmp	w0, #0x2f
  412a28:	b.ne	4129ec <ferror@plt+0xcf4c>  // b.any
  412a2c:	ldr	x0, [sp, #24]
  412a30:	add	sp, sp, #0x20
  412a34:	ret
  412a38:	stp	x29, x30, [sp, #-64]!
  412a3c:	mov	x29, sp
  412a40:	str	x0, [sp, #24]
  412a44:	str	x1, [sp, #16]
  412a48:	b	412b48 <ferror@plt+0xd0a8>
  412a4c:	add	x0, sp, #0x28
  412a50:	mov	x1, x0
  412a54:	ldr	x0, [sp, #24]
  412a58:	bl	412950 <ferror@plt+0xceb0>
  412a5c:	str	x0, [sp, #56]
  412a60:	add	x0, sp, #0x20
  412a64:	mov	x1, x0
  412a68:	ldr	x0, [sp, #16]
  412a6c:	bl	412950 <ferror@plt+0xceb0>
  412a70:	str	x0, [sp, #48]
  412a74:	ldr	x1, [sp, #40]
  412a78:	ldr	x0, [sp, #32]
  412a7c:	add	x0, x1, x0
  412a80:	cmp	x0, #0x0
  412a84:	b.ne	412a90 <ferror@plt+0xcff0>  // b.any
  412a88:	mov	w0, #0x1                   	// #1
  412a8c:	b	412b64 <ferror@plt+0xd0c4>
  412a90:	ldr	x1, [sp, #40]
  412a94:	ldr	x0, [sp, #32]
  412a98:	add	x0, x1, x0
  412a9c:	cmp	x0, #0x1
  412aa0:	b.ne	412ae4 <ferror@plt+0xd044>  // b.any
  412aa4:	ldr	x0, [sp, #56]
  412aa8:	cmp	x0, #0x0
  412aac:	b.eq	412ac0 <ferror@plt+0xd020>  // b.none
  412ab0:	ldr	x0, [sp, #56]
  412ab4:	ldrsb	w0, [x0]
  412ab8:	cmp	w0, #0x2f
  412abc:	b.eq	412adc <ferror@plt+0xd03c>  // b.none
  412ac0:	ldr	x0, [sp, #48]
  412ac4:	cmp	x0, #0x0
  412ac8:	b.eq	412ae4 <ferror@plt+0xd044>  // b.none
  412acc:	ldr	x0, [sp, #48]
  412ad0:	ldrsb	w0, [x0]
  412ad4:	cmp	w0, #0x2f
  412ad8:	b.ne	412ae4 <ferror@plt+0xd044>  // b.any
  412adc:	mov	w0, #0x1                   	// #1
  412ae0:	b	412b64 <ferror@plt+0xd0c4>
  412ae4:	ldr	x0, [sp, #56]
  412ae8:	cmp	x0, #0x0
  412aec:	b.eq	412b60 <ferror@plt+0xd0c0>  // b.none
  412af0:	ldr	x0, [sp, #48]
  412af4:	cmp	x0, #0x0
  412af8:	b.eq	412b60 <ferror@plt+0xd0c0>  // b.none
  412afc:	ldr	x1, [sp, #40]
  412b00:	ldr	x0, [sp, #32]
  412b04:	cmp	x1, x0
  412b08:	b.ne	412b60 <ferror@plt+0xd0c0>  // b.any
  412b0c:	ldr	x0, [sp, #40]
  412b10:	mov	x2, x0
  412b14:	ldr	x1, [sp, #48]
  412b18:	ldr	x0, [sp, #56]
  412b1c:	bl	405180 <strncmp@plt>
  412b20:	cmp	w0, #0x0
  412b24:	b.ne	412b60 <ferror@plt+0xd0c0>  // b.any
  412b28:	ldr	x0, [sp, #40]
  412b2c:	ldr	x1, [sp, #56]
  412b30:	add	x0, x1, x0
  412b34:	str	x0, [sp, #24]
  412b38:	ldr	x0, [sp, #32]
  412b3c:	ldr	x1, [sp, #48]
  412b40:	add	x0, x1, x0
  412b44:	str	x0, [sp, #16]
  412b48:	ldr	x0, [sp, #24]
  412b4c:	cmp	x0, #0x0
  412b50:	b.eq	412b60 <ferror@plt+0xd0c0>  // b.none
  412b54:	ldr	x0, [sp, #16]
  412b58:	cmp	x0, #0x0
  412b5c:	b.ne	412a4c <ferror@plt+0xcfac>  // b.any
  412b60:	mov	w0, #0x0                   	// #0
  412b64:	ldp	x29, x30, [sp], #64
  412b68:	ret
  412b6c:	stp	x29, x30, [sp, #-64]!
  412b70:	mov	x29, sp
  412b74:	str	x0, [sp, #40]
  412b78:	str	x1, [sp, #32]
  412b7c:	str	x2, [sp, #24]
  412b80:	ldr	x0, [sp, #40]
  412b84:	cmp	x0, #0x0
  412b88:	b.ne	412ba8 <ferror@plt+0xd108>  // b.any
  412b8c:	ldr	x0, [sp, #32]
  412b90:	cmp	x0, #0x0
  412b94:	b.ne	412ba8 <ferror@plt+0xd108>  // b.any
  412b98:	adrp	x0, 417000 <ferror@plt+0x11560>
  412b9c:	add	x0, x0, #0x118
  412ba0:	bl	405320 <strdup@plt>
  412ba4:	b	412ccc <ferror@plt+0xd22c>
  412ba8:	ldr	x0, [sp, #40]
  412bac:	cmp	x0, #0x0
  412bb0:	b.ne	412bc4 <ferror@plt+0xd124>  // b.any
  412bb4:	ldr	x1, [sp, #24]
  412bb8:	ldr	x0, [sp, #32]
  412bbc:	bl	405600 <strndup@plt>
  412bc0:	b	412ccc <ferror@plt+0xd22c>
  412bc4:	ldr	x0, [sp, #32]
  412bc8:	cmp	x0, #0x0
  412bcc:	b.ne	412bdc <ferror@plt+0xd13c>  // b.any
  412bd0:	ldr	x0, [sp, #40]
  412bd4:	bl	405320 <strdup@plt>
  412bd8:	b	412ccc <ferror@plt+0xd22c>
  412bdc:	ldr	x0, [sp, #40]
  412be0:	cmp	x0, #0x0
  412be4:	b.ne	412c08 <ferror@plt+0xd168>  // b.any
  412be8:	adrp	x0, 417000 <ferror@plt+0x11560>
  412bec:	add	x3, x0, #0x178
  412bf0:	mov	w2, #0x383                 	// #899
  412bf4:	adrp	x0, 417000 <ferror@plt+0x11560>
  412bf8:	add	x1, x0, #0x120
  412bfc:	adrp	x0, 417000 <ferror@plt+0x11560>
  412c00:	add	x0, x0, #0x130
  412c04:	bl	405910 <__assert_fail@plt>
  412c08:	ldr	x0, [sp, #32]
  412c0c:	cmp	x0, #0x0
  412c10:	b.ne	412c34 <ferror@plt+0xd194>  // b.any
  412c14:	adrp	x0, 417000 <ferror@plt+0x11560>
  412c18:	add	x3, x0, #0x178
  412c1c:	mov	w2, #0x384                 	// #900
  412c20:	adrp	x0, 417000 <ferror@plt+0x11560>
  412c24:	add	x1, x0, #0x120
  412c28:	adrp	x0, 417000 <ferror@plt+0x11560>
  412c2c:	add	x0, x0, #0x138
  412c30:	bl	405910 <__assert_fail@plt>
  412c34:	ldr	x0, [sp, #40]
  412c38:	bl	404c40 <strlen@plt>
  412c3c:	str	x0, [sp, #56]
  412c40:	ldr	x0, [sp, #56]
  412c44:	mvn	x0, x0
  412c48:	ldr	x1, [sp, #24]
  412c4c:	cmp	x1, x0
  412c50:	b.ls	412c5c <ferror@plt+0xd1bc>  // b.plast
  412c54:	mov	x0, #0x0                   	// #0
  412c58:	b	412ccc <ferror@plt+0xd22c>
  412c5c:	ldr	x1, [sp, #56]
  412c60:	ldr	x0, [sp, #24]
  412c64:	add	x0, x1, x0
  412c68:	add	x0, x0, #0x1
  412c6c:	bl	4050c0 <malloc@plt>
  412c70:	str	x0, [sp, #48]
  412c74:	ldr	x0, [sp, #48]
  412c78:	cmp	x0, #0x0
  412c7c:	b.ne	412c88 <ferror@plt+0xd1e8>  // b.any
  412c80:	mov	x0, #0x0                   	// #0
  412c84:	b	412ccc <ferror@plt+0xd22c>
  412c88:	ldr	x2, [sp, #56]
  412c8c:	ldr	x1, [sp, #40]
  412c90:	ldr	x0, [sp, #48]
  412c94:	bl	404bb0 <memcpy@plt>
  412c98:	ldr	x1, [sp, #48]
  412c9c:	ldr	x0, [sp, #56]
  412ca0:	add	x0, x1, x0
  412ca4:	ldr	x2, [sp, #24]
  412ca8:	ldr	x1, [sp, #32]
  412cac:	bl	404bb0 <memcpy@plt>
  412cb0:	ldr	x1, [sp, #56]
  412cb4:	ldr	x0, [sp, #24]
  412cb8:	add	x0, x1, x0
  412cbc:	ldr	x1, [sp, #48]
  412cc0:	add	x0, x1, x0
  412cc4:	strb	wzr, [x0]
  412cc8:	ldr	x0, [sp, #48]
  412ccc:	ldp	x29, x30, [sp], #64
  412cd0:	ret
  412cd4:	stp	x29, x30, [sp, #-32]!
  412cd8:	mov	x29, sp
  412cdc:	str	x0, [sp, #24]
  412ce0:	str	x1, [sp, #16]
  412ce4:	ldr	x0, [sp, #16]
  412ce8:	cmp	x0, #0x0
  412cec:	b.eq	412cfc <ferror@plt+0xd25c>  // b.none
  412cf0:	ldr	x0, [sp, #16]
  412cf4:	bl	404c40 <strlen@plt>
  412cf8:	b	412d00 <ferror@plt+0xd260>
  412cfc:	mov	x0, #0x0                   	// #0
  412d00:	mov	x2, x0
  412d04:	ldr	x1, [sp, #16]
  412d08:	ldr	x0, [sp, #24]
  412d0c:	bl	412b6c <ferror@plt+0xd0cc>
  412d10:	ldp	x29, x30, [sp], #32
  412d14:	ret
  412d18:	stp	x29, x30, [sp, #-304]!
  412d1c:	mov	x29, sp
  412d20:	str	x0, [sp, #56]
  412d24:	str	x1, [sp, #48]
  412d28:	str	x2, [sp, #256]
  412d2c:	str	x3, [sp, #264]
  412d30:	str	x4, [sp, #272]
  412d34:	str	x5, [sp, #280]
  412d38:	str	x6, [sp, #288]
  412d3c:	str	x7, [sp, #296]
  412d40:	str	q0, [sp, #128]
  412d44:	str	q1, [sp, #144]
  412d48:	str	q2, [sp, #160]
  412d4c:	str	q3, [sp, #176]
  412d50:	str	q4, [sp, #192]
  412d54:	str	q5, [sp, #208]
  412d58:	str	q6, [sp, #224]
  412d5c:	str	q7, [sp, #240]
  412d60:	add	x0, sp, #0x130
  412d64:	str	x0, [sp, #80]
  412d68:	add	x0, sp, #0x130
  412d6c:	str	x0, [sp, #88]
  412d70:	add	x0, sp, #0x100
  412d74:	str	x0, [sp, #96]
  412d78:	mov	w0, #0xffffffd0            	// #-48
  412d7c:	str	w0, [sp, #104]
  412d80:	mov	w0, #0xffffff80            	// #-128
  412d84:	str	w0, [sp, #108]
  412d88:	add	x2, sp, #0x10
  412d8c:	add	x3, sp, #0x50
  412d90:	ldp	x0, x1, [x3]
  412d94:	stp	x0, x1, [x2]
  412d98:	ldp	x0, x1, [x3, #16]
  412d9c:	stp	x0, x1, [x2, #16]
  412da0:	add	x1, sp, #0x10
  412da4:	add	x0, sp, #0x48
  412da8:	mov	x2, x1
  412dac:	ldr	x1, [sp, #48]
  412db0:	bl	4055e0 <vasprintf@plt>
  412db4:	str	w0, [sp, #124]
  412db8:	ldr	w0, [sp, #124]
  412dbc:	cmp	w0, #0x0
  412dc0:	b.ge	412dcc <ferror@plt+0xd32c>  // b.tcont
  412dc4:	mov	x0, #0x0                   	// #0
  412dc8:	b	412df4 <ferror@plt+0xd354>
  412dcc:	ldr	x0, [sp, #72]
  412dd0:	ldrsw	x1, [sp, #124]
  412dd4:	mov	x2, x1
  412dd8:	mov	x1, x0
  412ddc:	ldr	x0, [sp, #56]
  412de0:	bl	412b6c <ferror@plt+0xd0cc>
  412de4:	str	x0, [sp, #112]
  412de8:	ldr	x0, [sp, #72]
  412dec:	bl	405560 <free@plt>
  412df0:	ldr	x0, [sp, #112]
  412df4:	ldp	x29, x30, [sp], #304
  412df8:	ret
  412dfc:	stp	x29, x30, [sp, #-48]!
  412e00:	mov	x29, sp
  412e04:	str	x0, [sp, #24]
  412e08:	str	x1, [sp, #16]
  412e0c:	str	wzr, [sp, #44]
  412e10:	str	wzr, [sp, #40]
  412e14:	b	412e80 <ferror@plt+0xd3e0>
  412e18:	ldr	w0, [sp, #44]
  412e1c:	cmp	w0, #0x0
  412e20:	b.eq	412e2c <ferror@plt+0xd38c>  // b.none
  412e24:	str	wzr, [sp, #44]
  412e28:	b	412e74 <ferror@plt+0xd3d4>
  412e2c:	ldrsw	x0, [sp, #40]
  412e30:	ldr	x1, [sp, #24]
  412e34:	add	x0, x1, x0
  412e38:	ldrsb	w0, [x0]
  412e3c:	cmp	w0, #0x5c
  412e40:	b.ne	412e50 <ferror@plt+0xd3b0>  // b.any
  412e44:	mov	w0, #0x1                   	// #1
  412e48:	str	w0, [sp, #44]
  412e4c:	b	412e74 <ferror@plt+0xd3d4>
  412e50:	ldrsw	x0, [sp, #40]
  412e54:	ldr	x1, [sp, #24]
  412e58:	add	x0, x1, x0
  412e5c:	ldrsb	w0, [x0]
  412e60:	mov	w1, w0
  412e64:	ldr	x0, [sp, #16]
  412e68:	bl	405640 <strchr@plt>
  412e6c:	cmp	x0, #0x0
  412e70:	b.ne	412e9c <ferror@plt+0xd3fc>  // b.any
  412e74:	ldr	w0, [sp, #40]
  412e78:	add	w0, w0, #0x1
  412e7c:	str	w0, [sp, #40]
  412e80:	ldrsw	x0, [sp, #40]
  412e84:	ldr	x1, [sp, #24]
  412e88:	add	x0, x1, x0
  412e8c:	ldrsb	w0, [x0]
  412e90:	cmp	w0, #0x0
  412e94:	b.ne	412e18 <ferror@plt+0xd378>  // b.any
  412e98:	b	412ea0 <ferror@plt+0xd400>
  412e9c:	nop
  412ea0:	ldr	w1, [sp, #40]
  412ea4:	ldr	w0, [sp, #44]
  412ea8:	sub	w0, w1, w0
  412eac:	sxtw	x0, w0
  412eb0:	ldp	x29, x30, [sp], #48
  412eb4:	ret
  412eb8:	stp	x29, x30, [sp, #-64]!
  412ebc:	mov	x29, sp
  412ec0:	str	x0, [sp, #40]
  412ec4:	str	x1, [sp, #32]
  412ec8:	str	x2, [sp, #24]
  412ecc:	str	w3, [sp, #20]
  412ed0:	ldr	x0, [sp, #40]
  412ed4:	ldr	x0, [x0]
  412ed8:	str	x0, [sp, #56]
  412edc:	ldr	x0, [sp, #56]
  412ee0:	ldrsb	w0, [x0]
  412ee4:	cmp	w0, #0x0
  412ee8:	b.ne	412f28 <ferror@plt+0xd488>  // b.any
  412eec:	ldr	x0, [sp, #40]
  412ef0:	ldr	x0, [x0]
  412ef4:	ldrsb	w0, [x0]
  412ef8:	cmp	w0, #0x0
  412efc:	b.eq	412f20 <ferror@plt+0xd480>  // b.none
  412f00:	adrp	x0, 417000 <ferror@plt+0x11560>
  412f04:	add	x3, x0, #0x188
  412f08:	mov	w2, #0x3c6                 	// #966
  412f0c:	adrp	x0, 417000 <ferror@plt+0x11560>
  412f10:	add	x1, x0, #0x120
  412f14:	adrp	x0, 417000 <ferror@plt+0x11560>
  412f18:	add	x0, x0, #0x140
  412f1c:	bl	405910 <__assert_fail@plt>
  412f20:	mov	x0, #0x0                   	// #0
  412f24:	b	413158 <ferror@plt+0xd6b8>
  412f28:	ldr	x1, [sp, #24]
  412f2c:	ldr	x0, [sp, #56]
  412f30:	bl	405610 <strspn@plt>
  412f34:	mov	x1, x0
  412f38:	ldr	x0, [sp, #56]
  412f3c:	add	x0, x0, x1
  412f40:	str	x0, [sp, #56]
  412f44:	ldr	x0, [sp, #56]
  412f48:	ldrsb	w0, [x0]
  412f4c:	cmp	w0, #0x0
  412f50:	b.ne	412f68 <ferror@plt+0xd4c8>  // b.any
  412f54:	ldr	x0, [sp, #40]
  412f58:	ldr	x1, [sp, #56]
  412f5c:	str	x1, [x0]
  412f60:	mov	x0, #0x0                   	// #0
  412f64:	b	413158 <ferror@plt+0xd6b8>
  412f68:	ldr	w0, [sp, #20]
  412f6c:	cmp	w0, #0x0
  412f70:	b.eq	41308c <ferror@plt+0xd5ec>  // b.none
  412f74:	ldr	x0, [sp, #56]
  412f78:	ldrsb	w0, [x0]
  412f7c:	mov	w1, w0
  412f80:	adrp	x0, 417000 <ferror@plt+0x11560>
  412f84:	add	x0, x0, #0x150
  412f88:	bl	405640 <strchr@plt>
  412f8c:	cmp	x0, #0x0
  412f90:	b.eq	41308c <ferror@plt+0xd5ec>  // b.none
  412f94:	ldr	x0, [sp, #56]
  412f98:	ldrsb	w0, [x0]
  412f9c:	strb	w0, [sp, #48]
  412fa0:	strb	wzr, [sp, #49]
  412fa4:	ldr	x0, [sp, #56]
  412fa8:	add	x0, x0, #0x1
  412fac:	add	x1, sp, #0x30
  412fb0:	bl	412dfc <ferror@plt+0xd35c>
  412fb4:	mov	x1, x0
  412fb8:	ldr	x0, [sp, #32]
  412fbc:	str	x1, [x0]
  412fc0:	ldr	x0, [sp, #32]
  412fc4:	ldr	x0, [x0]
  412fc8:	add	x0, x0, #0x1
  412fcc:	ldr	x1, [sp, #56]
  412fd0:	add	x0, x1, x0
  412fd4:	ldrsb	w0, [x0]
  412fd8:	cmp	w0, #0x0
  412fdc:	b.eq	413050 <ferror@plt+0xd5b0>  // b.none
  412fe0:	ldr	x0, [sp, #32]
  412fe4:	ldr	x0, [x0]
  412fe8:	add	x0, x0, #0x1
  412fec:	ldr	x1, [sp, #56]
  412ff0:	add	x0, x1, x0
  412ff4:	ldrsb	w1, [x0]
  412ff8:	ldrsb	w0, [sp, #48]
  412ffc:	cmp	w1, w0
  413000:	b.ne	413050 <ferror@plt+0xd5b0>  // b.any
  413004:	ldr	x0, [sp, #32]
  413008:	ldr	x0, [x0]
  41300c:	add	x0, x0, #0x2
  413010:	ldr	x1, [sp, #56]
  413014:	add	x0, x1, x0
  413018:	ldrsb	w0, [x0]
  41301c:	cmp	w0, #0x0
  413020:	b.eq	413064 <ferror@plt+0xd5c4>  // b.none
  413024:	ldr	x0, [sp, #32]
  413028:	ldr	x0, [x0]
  41302c:	add	x0, x0, #0x2
  413030:	ldr	x1, [sp, #56]
  413034:	add	x0, x1, x0
  413038:	ldrsb	w0, [x0]
  41303c:	mov	w1, w0
  413040:	ldr	x0, [sp, #24]
  413044:	bl	405640 <strchr@plt>
  413048:	cmp	x0, #0x0
  41304c:	b.ne	413064 <ferror@plt+0xd5c4>  // b.any
  413050:	ldr	x0, [sp, #40]
  413054:	ldr	x1, [sp, #56]
  413058:	str	x1, [x0]
  41305c:	mov	x0, #0x0                   	// #0
  413060:	b	413158 <ferror@plt+0xd6b8>
  413064:	ldr	x0, [sp, #56]
  413068:	add	x1, x0, #0x1
  41306c:	str	x1, [sp, #56]
  413070:	ldr	x1, [sp, #32]
  413074:	ldr	x1, [x1]
  413078:	add	x1, x1, #0x2
  41307c:	add	x1, x0, x1
  413080:	ldr	x0, [sp, #40]
  413084:	str	x1, [x0]
  413088:	b	413154 <ferror@plt+0xd6b4>
  41308c:	ldr	w0, [sp, #20]
  413090:	cmp	w0, #0x0
  413094:	b.eq	413124 <ferror@plt+0xd684>  // b.none
  413098:	ldr	x1, [sp, #24]
  41309c:	ldr	x0, [sp, #56]
  4130a0:	bl	412dfc <ferror@plt+0xd35c>
  4130a4:	mov	x1, x0
  4130a8:	ldr	x0, [sp, #32]
  4130ac:	str	x1, [x0]
  4130b0:	ldr	x0, [sp, #32]
  4130b4:	ldr	x0, [x0]
  4130b8:	ldr	x1, [sp, #56]
  4130bc:	add	x0, x1, x0
  4130c0:	ldrsb	w0, [x0]
  4130c4:	cmp	w0, #0x0
  4130c8:	b.eq	413108 <ferror@plt+0xd668>  // b.none
  4130cc:	ldr	x0, [sp, #32]
  4130d0:	ldr	x0, [x0]
  4130d4:	ldr	x1, [sp, #56]
  4130d8:	add	x0, x1, x0
  4130dc:	ldrsb	w0, [x0]
  4130e0:	mov	w1, w0
  4130e4:	ldr	x0, [sp, #24]
  4130e8:	bl	405640 <strchr@plt>
  4130ec:	cmp	x0, #0x0
  4130f0:	b.ne	413108 <ferror@plt+0xd668>  // b.any
  4130f4:	ldr	x0, [sp, #40]
  4130f8:	ldr	x1, [sp, #56]
  4130fc:	str	x1, [x0]
  413100:	mov	x0, #0x0                   	// #0
  413104:	b	413158 <ferror@plt+0xd6b8>
  413108:	ldr	x0, [sp, #32]
  41310c:	ldr	x0, [x0]
  413110:	ldr	x1, [sp, #56]
  413114:	add	x1, x1, x0
  413118:	ldr	x0, [sp, #40]
  41311c:	str	x1, [x0]
  413120:	b	413154 <ferror@plt+0xd6b4>
  413124:	ldr	x1, [sp, #24]
  413128:	ldr	x0, [sp, #56]
  41312c:	bl	4058d0 <strcspn@plt>
  413130:	mov	x1, x0
  413134:	ldr	x0, [sp, #32]
  413138:	str	x1, [x0]
  41313c:	ldr	x0, [sp, #32]
  413140:	ldr	x0, [x0]
  413144:	ldr	x1, [sp, #56]
  413148:	add	x1, x1, x0
  41314c:	ldr	x0, [sp, #40]
  413150:	str	x1, [x0]
  413154:	ldr	x0, [sp, #56]
  413158:	ldp	x29, x30, [sp], #64
  41315c:	ret
  413160:	stp	x29, x30, [sp, #-48]!
  413164:	mov	x29, sp
  413168:	str	x0, [sp, #24]
  41316c:	ldr	x0, [sp, #24]
  413170:	bl	4051d0 <fgetc@plt>
  413174:	str	w0, [sp, #44]
  413178:	ldr	w0, [sp, #44]
  41317c:	cmn	w0, #0x1
  413180:	b.ne	41318c <ferror@plt+0xd6ec>  // b.any
  413184:	mov	w0, #0x1                   	// #1
  413188:	b	41319c <ferror@plt+0xd6fc>
  41318c:	ldr	w0, [sp, #44]
  413190:	cmp	w0, #0xa
  413194:	b.ne	41316c <ferror@plt+0xd6cc>  // b.any
  413198:	mov	w0, #0x0                   	// #0
  41319c:	ldp	x29, x30, [sp], #48
  4131a0:	ret
  4131a4:	stp	x29, x30, [sp, #-32]!
  4131a8:	mov	x29, sp
  4131ac:	str	x0, [sp, #24]
  4131b0:	str	x1, [sp, #16]
  4131b4:	adrp	x0, 429000 <ferror@plt+0x23560>
  4131b8:	ldr	x0, [x0, #4056]
  4131bc:	ldr	x0, [x0]
  4131c0:	mov	x2, x0
  4131c4:	ldr	x1, [sp, #16]
  4131c8:	ldr	x0, [sp, #24]
  4131cc:	bl	41531c <ferror@plt+0xf87c>
  4131d0:	nop
  4131d4:	ldp	x29, x30, [sp], #32
  4131d8:	ret
  4131dc:	stp	x29, x30, [sp, #-16]!
  4131e0:	mov	x29, sp
  4131e4:	adrp	x0, 429000 <ferror@plt+0x23560>
  4131e8:	ldr	x0, [x0, #4056]
  4131ec:	ldr	x0, [x0]
  4131f0:	bl	415368 <ferror@plt+0xf8c8>
  4131f4:	nop
  4131f8:	ldp	x29, x30, [sp], #16
  4131fc:	ret
  413200:	stp	x29, x30, [sp, #-32]!
  413204:	mov	x29, sp
  413208:	str	x0, [sp, #24]
  41320c:	b	41321c <ferror@plt+0xd77c>
  413210:	ldr	x0, [sp, #24]
  413214:	add	x0, x0, #0x1
  413218:	str	x0, [sp, #24]
  41321c:	bl	4054f0 <__ctype_b_loc@plt>
  413220:	ldr	x1, [x0]
  413224:	ldr	x0, [sp, #24]
  413228:	ldrsb	w0, [x0]
  41322c:	sxtb	x0, w0
  413230:	lsl	x0, x0, #1
  413234:	add	x0, x1, x0
  413238:	ldrh	w0, [x0]
  41323c:	and	w0, w0, #0x1
  413240:	cmp	w0, #0x0
  413244:	b.ne	413210 <ferror@plt+0xd770>  // b.any
  413248:	ldr	x0, [sp, #24]
  41324c:	ldp	x29, x30, [sp], #32
  413250:	ret
  413254:	stp	x29, x30, [sp, #-288]!
  413258:	mov	x29, sp
  41325c:	str	x0, [sp, #56]
  413260:	str	x1, [sp, #232]
  413264:	str	x2, [sp, #240]
  413268:	str	x3, [sp, #248]
  41326c:	str	x4, [sp, #256]
  413270:	str	x5, [sp, #264]
  413274:	str	x6, [sp, #272]
  413278:	str	x7, [sp, #280]
  41327c:	str	q0, [sp, #96]
  413280:	str	q1, [sp, #112]
  413284:	str	q2, [sp, #128]
  413288:	str	q3, [sp, #144]
  41328c:	str	q4, [sp, #160]
  413290:	str	q5, [sp, #176]
  413294:	str	q6, [sp, #192]
  413298:	str	q7, [sp, #208]
  41329c:	add	x0, sp, #0x120
  4132a0:	str	x0, [sp, #64]
  4132a4:	add	x0, sp, #0x120
  4132a8:	str	x0, [sp, #72]
  4132ac:	add	x0, sp, #0xe0
  4132b0:	str	x0, [sp, #80]
  4132b4:	mov	w0, #0xffffffc8            	// #-56
  4132b8:	str	w0, [sp, #88]
  4132bc:	mov	w0, #0xffffff80            	// #-128
  4132c0:	str	w0, [sp, #92]
  4132c4:	adrp	x0, 429000 <ferror@plt+0x23560>
  4132c8:	ldr	x0, [x0, #4048]
  4132cc:	ldr	x4, [x0]
  4132d0:	add	x2, sp, #0x10
  4132d4:	add	x3, sp, #0x40
  4132d8:	ldp	x0, x1, [x3]
  4132dc:	stp	x0, x1, [x2]
  4132e0:	ldp	x0, x1, [x3, #16]
  4132e4:	stp	x0, x1, [x2, #16]
  4132e8:	add	x0, sp, #0x10
  4132ec:	mov	x2, x0
  4132f0:	ldr	x1, [sp, #56]
  4132f4:	mov	x0, x4
  4132f8:	bl	4058e0 <vfprintf@plt>
  4132fc:	adrp	x0, 429000 <ferror@plt+0x23560>
  413300:	ldr	x0, [x0, #4048]
  413304:	ldr	x0, [x0]
  413308:	mov	x1, x0
  41330c:	mov	w0, #0xa                   	// #10
  413310:	bl	404f00 <fputc@plt>
  413314:	nop
  413318:	ldp	x29, x30, [sp], #288
  41331c:	ret
  413320:	stp	x29, x30, [sp, #-80]!
  413324:	mov	x29, sp
  413328:	str	x0, [sp, #24]
  41332c:	str	x1, [sp, #16]
  413330:	add	x0, sp, #0x20
  413334:	mov	w2, #0x0                   	// #0
  413338:	mov	x1, x0
  41333c:	ldr	x0, [sp, #16]
  413340:	bl	404c30 <strtoul@plt>
  413344:	str	w0, [sp, #76]
  413348:	ldr	x0, [sp, #32]
  41334c:	cmp	x0, #0x0
  413350:	b.eq	413468 <ferror@plt+0xd9c8>  // b.none
  413354:	ldr	x0, [sp, #32]
  413358:	ldrsb	w0, [x0]
  41335c:	cmp	w0, #0x0
  413360:	b.eq	413468 <ferror@plt+0xd9c8>  // b.none
  413364:	ldr	x0, [sp, #24]
  413368:	cmp	x0, #0x0
  41336c:	b.eq	413468 <ferror@plt+0xd9c8>  // b.none
  413370:	ldr	x0, [sp, #24]
  413374:	ldr	x0, [x0]
  413378:	cmp	x0, #0x0
  41337c:	b.eq	413468 <ferror@plt+0xd9c8>  // b.none
  413380:	str	wzr, [sp, #76]
  413384:	ldr	x0, [sp, #16]
  413388:	bl	405320 <strdup@plt>
  41338c:	str	x0, [sp, #48]
  413390:	ldr	x0, [sp, #48]
  413394:	str	x0, [sp, #64]
  413398:	ldr	x0, [sp, #64]
  41339c:	cmp	x0, #0x0
  4133a0:	b.ne	41342c <ferror@plt+0xd98c>  // b.any
  4133a4:	ldr	w0, [sp, #76]
  4133a8:	b	41349c <ferror@plt+0xd9fc>
  4133ac:	ldr	x0, [sp, #32]
  4133b0:	str	x0, [sp, #64]
  4133b4:	ldr	x0, [sp, #24]
  4133b8:	str	x0, [sp, #56]
  4133bc:	b	413400 <ferror@plt+0xd960>
  4133c0:	ldr	x0, [sp, #56]
  4133c4:	ldr	x0, [x0]
  4133c8:	mov	x1, x0
  4133cc:	ldr	x0, [sp, #40]
  4133d0:	bl	4054c0 <strcmp@plt>
  4133d4:	cmp	w0, #0x0
  4133d8:	b.ne	4133f4 <ferror@plt+0xd954>  // b.any
  4133dc:	ldr	x0, [sp, #56]
  4133e0:	ldr	w0, [x0, #8]
  4133e4:	ldr	w1, [sp, #76]
  4133e8:	orr	w0, w1, w0
  4133ec:	str	w0, [sp, #76]
  4133f0:	b	41341c <ferror@plt+0xd97c>
  4133f4:	ldr	x0, [sp, #56]
  4133f8:	add	x0, x0, #0x18
  4133fc:	str	x0, [sp, #56]
  413400:	ldr	x0, [sp, #56]
  413404:	cmp	x0, #0x0
  413408:	b.eq	41341c <ferror@plt+0xd97c>  // b.none
  41340c:	ldr	x0, [sp, #56]
  413410:	ldr	x0, [x0]
  413414:	cmp	x0, #0x0
  413418:	b.ne	4133c0 <ferror@plt+0xd920>  // b.any
  41341c:	ldr	w1, [sp, #76]
  413420:	mov	w0, #0xffff                	// #65535
  413424:	cmp	w1, w0
  413428:	b.eq	413458 <ferror@plt+0xd9b8>  // b.none
  41342c:	add	x0, sp, #0x20
  413430:	mov	x2, x0
  413434:	adrp	x0, 417000 <ferror@plt+0x11560>
  413438:	add	x1, x0, #0x190
  41343c:	ldr	x0, [sp, #64]
  413440:	bl	4050a0 <strtok_r@plt>
  413444:	str	x0, [sp, #40]
  413448:	ldr	x0, [sp, #40]
  41344c:	cmp	x0, #0x0
  413450:	b.ne	4133ac <ferror@plt+0xd90c>  // b.any
  413454:	b	41345c <ferror@plt+0xd9bc>
  413458:	nop
  41345c:	ldr	x0, [sp, #48]
  413460:	bl	405560 <free@plt>
  413464:	b	413498 <ferror@plt+0xd9f8>
  413468:	ldr	x0, [sp, #32]
  41346c:	cmp	x0, #0x0
  413470:	b.eq	413498 <ferror@plt+0xd9f8>  // b.none
  413474:	ldr	x2, [sp, #32]
  413478:	adrp	x0, 417000 <ferror@plt+0x11560>
  41347c:	add	x1, x0, #0x198
  413480:	mov	x0, x2
  413484:	bl	4054c0 <strcmp@plt>
  413488:	cmp	w0, #0x0
  41348c:	b.ne	413498 <ferror@plt+0xd9f8>  // b.any
  413490:	mov	w0, #0xffff                	// #65535
  413494:	str	w0, [sp, #76]
  413498:	ldr	w0, [sp, #76]
  41349c:	ldp	x29, x30, [sp], #80
  4134a0:	ret
  4134a4:	stp	x29, x30, [sp, #-48]!
  4134a8:	mov	x29, sp
  4134ac:	str	x0, [sp, #24]
  4134b0:	str	x1, [sp, #16]
  4134b4:	ldr	x0, [sp, #24]
  4134b8:	str	x0, [sp, #40]
  4134bc:	ldr	x0, [sp, #16]
  4134c0:	str	x0, [sp, #32]
  4134c4:	ldr	x0, [sp, #40]
  4134c8:	ldr	x2, [x0]
  4134cc:	ldr	x0, [sp, #32]
  4134d0:	ldr	x0, [x0]
  4134d4:	mov	x1, x0
  4134d8:	mov	x0, x2
  4134dc:	bl	4054c0 <strcmp@plt>
  4134e0:	ldp	x29, x30, [sp], #48
  4134e4:	ret
  4134e8:	stp	x29, x30, [sp, #-32]!
  4134ec:	mov	x29, sp
  4134f0:	str	x0, [sp, #24]
  4134f4:	ldr	x0, [sp, #24]
  4134f8:	cmp	x0, #0x0
  4134fc:	b.eq	413550 <ferror@plt+0xdab0>  // b.none
  413500:	ldr	x0, [sp, #24]
  413504:	bl	41477c <ferror@plt+0xecdc>
  413508:	ldr	x0, [sp, #24]
  41350c:	ldr	x0, [x0, #16]
  413510:	bl	405560 <free@plt>
  413514:	ldr	x0, [sp, #24]
  413518:	str	xzr, [x0, #16]
  41351c:	ldr	x0, [sp, #24]
  413520:	str	xzr, [x0]
  413524:	ldr	x0, [sp, #24]
  413528:	str	xzr, [x0, #8]
  41352c:	ldr	x0, [sp, #24]
  413530:	mov	w1, #0x3                   	// #3
  413534:	str	w1, [x0, #48]
  413538:	ldr	x0, [sp, #24]
  41353c:	add	x0, x0, #0x38
  413540:	mov	x2, #0xc                   	// #12
  413544:	mov	w1, #0x0                   	// #0
  413548:	bl	4051e0 <memset@plt>
  41354c:	b	413554 <ferror@plt+0xdab4>
  413550:	nop
  413554:	ldp	x29, x30, [sp], #32
  413558:	ret
  41355c:	stp	x29, x30, [sp, #-48]!
  413560:	mov	x29, sp
  413564:	str	x0, [sp, #24]
  413568:	ldr	x0, [sp, #24]
  41356c:	cmp	x0, #0x0
  413570:	b.eq	41385c <ferror@plt+0xddbc>  // b.none
  413574:	adrp	x0, 417000 <ferror@plt+0x11560>
  413578:	add	x0, x0, #0x1b8
  41357c:	bl	405480 <puts@plt>
  413580:	ldr	x0, [sp, #24]
  413584:	ldr	x0, [x0]
  413588:	mov	x1, x0
  41358c:	adrp	x0, 417000 <ferror@plt+0x11560>
  413590:	add	x0, x0, #0x1c0
  413594:	bl	4058f0 <printf@plt>
  413598:	ldr	x0, [sp, #24]
  41359c:	ldr	x0, [x0, #8]
  4135a0:	mov	x1, x0
  4135a4:	adrp	x0, 417000 <ferror@plt+0x11560>
  4135a8:	add	x0, x0, #0x1d8
  4135ac:	bl	4058f0 <printf@plt>
  4135b0:	ldr	x0, [sp, #24]
  4135b4:	ldr	x0, [x0, #16]
  4135b8:	mov	x1, x0
  4135bc:	adrp	x0, 417000 <ferror@plt+0x11560>
  4135c0:	add	x0, x0, #0x1f0
  4135c4:	bl	4058f0 <printf@plt>
  4135c8:	ldr	x0, [sp, #24]
  4135cc:	ldr	w0, [x0, #48]
  4135d0:	cmp	w0, #0x3
  4135d4:	b.eq	413638 <ferror@plt+0xdb98>  // b.none
  4135d8:	ldr	x0, [sp, #24]
  4135dc:	ldr	w0, [x0, #48]
  4135e0:	cmp	w0, #0x0
  4135e4:	b.eq	41362c <ferror@plt+0xdb8c>  // b.none
  4135e8:	ldr	x0, [sp, #24]
  4135ec:	ldr	w0, [x0, #48]
  4135f0:	cmp	w0, #0x1
  4135f4:	b.eq	413620 <ferror@plt+0xdb80>  // b.none
  4135f8:	ldr	x0, [sp, #24]
  4135fc:	ldr	w0, [x0, #48]
  413600:	cmp	w0, #0x2
  413604:	b.ne	413614 <ferror@plt+0xdb74>  // b.any
  413608:	adrp	x0, 417000 <ferror@plt+0x11560>
  41360c:	add	x0, x0, #0x208
  413610:	b	413640 <ferror@plt+0xdba0>
  413614:	adrp	x0, 417000 <ferror@plt+0x11560>
  413618:	add	x0, x0, #0x210
  41361c:	b	413640 <ferror@plt+0xdba0>
  413620:	adrp	x0, 417000 <ferror@plt+0x11560>
  413624:	add	x0, x0, #0x218
  413628:	b	413640 <ferror@plt+0xdba0>
  41362c:	adrp	x0, 417000 <ferror@plt+0x11560>
  413630:	add	x0, x0, #0x220
  413634:	b	413640 <ferror@plt+0xdba0>
  413638:	adrp	x0, 417000 <ferror@plt+0x11560>
  41363c:	add	x0, x0, #0x228
  413640:	mov	x1, x0
  413644:	adrp	x0, 417000 <ferror@plt+0x11560>
  413648:	add	x0, x0, #0x238
  41364c:	bl	4058f0 <printf@plt>
  413650:	ldr	x0, [sp, #24]
  413654:	ldrb	w0, [x0, #52]
  413658:	ubfx	x0, x0, #0, #1
  41365c:	and	w0, w0, #0xff
  413660:	mov	w1, w0
  413664:	adrp	x0, 417000 <ferror@plt+0x11560>
  413668:	add	x0, x0, #0x248
  41366c:	bl	4058f0 <printf@plt>
  413670:	ldr	x0, [sp, #24]
  413674:	ldrb	w0, [x0, #52]
  413678:	ubfx	x0, x0, #1, #1
  41367c:	and	w0, w0, #0xff
  413680:	mov	w1, w0
  413684:	adrp	x0, 417000 <ferror@plt+0x11560>
  413688:	add	x0, x0, #0x260
  41368c:	bl	4058f0 <printf@plt>
  413690:	ldr	x0, [sp, #24]
  413694:	ldrb	w0, [x0, #52]
  413698:	ubfx	x0, x0, #3, #1
  41369c:	and	w0, w0, #0xff
  4136a0:	mov	w1, w0
  4136a4:	adrp	x0, 417000 <ferror@plt+0x11560>
  4136a8:	add	x0, x0, #0x270
  4136ac:	bl	4058f0 <printf@plt>
  4136b0:	ldr	x0, [sp, #24]
  4136b4:	ldrb	w0, [x0, #52]
  4136b8:	ubfx	x0, x0, #2, #1
  4136bc:	and	w0, w0, #0xff
  4136c0:	mov	w1, w0
  4136c4:	adrp	x0, 417000 <ferror@plt+0x11560>
  4136c8:	add	x0, x0, #0x288
  4136cc:	bl	4058f0 <printf@plt>
  4136d0:	adrp	x0, 429000 <ferror@plt+0x23560>
  4136d4:	ldr	x0, [x0, #4056]
  4136d8:	ldr	x0, [x0]
  4136dc:	mov	x1, x0
  4136e0:	mov	w0, #0xa                   	// #10
  4136e4:	bl	404f00 <fputc@plt>
  4136e8:	str	xzr, [sp, #40]
  4136ec:	b	413778 <ferror@plt+0xdcd8>
  4136f0:	ldr	x0, [sp, #40]
  4136f4:	cmp	x0, #0x0
  4136f8:	b.eq	413738 <ferror@plt+0xdc98>  // b.none
  4136fc:	ldr	x0, [sp, #40]
  413700:	cmp	x0, #0x1
  413704:	b.eq	41372c <ferror@plt+0xdc8c>  // b.none
  413708:	ldr	x0, [sp, #40]
  41370c:	cmp	x0, #0x2
  413710:	b.ne	413720 <ferror@plt+0xdc80>  // b.any
  413714:	adrp	x0, 417000 <ferror@plt+0x11560>
  413718:	add	x0, x0, #0x2a0
  41371c:	b	413740 <ferror@plt+0xdca0>
  413720:	adrp	x0, 417000 <ferror@plt+0x11560>
  413724:	add	x0, x0, #0x210
  413728:	b	413740 <ferror@plt+0xdca0>
  41372c:	adrp	x0, 417000 <ferror@plt+0x11560>
  413730:	add	x0, x0, #0x2a8
  413734:	b	413740 <ferror@plt+0xdca0>
  413738:	adrp	x0, 417000 <ferror@plt+0x11560>
  41373c:	add	x0, x0, #0x2b0
  413740:	ldr	x2, [sp, #24]
  413744:	ldr	x1, [sp, #40]
  413748:	add	x1, x1, #0xc
  41374c:	lsl	x1, x1, #2
  413750:	add	x1, x2, x1
  413754:	ldr	w1, [x1, #8]
  413758:	mov	w2, w1
  41375c:	mov	x1, x0
  413760:	adrp	x0, 417000 <ferror@plt+0x11560>
  413764:	add	x0, x0, #0x2b8
  413768:	bl	4058f0 <printf@plt>
  41376c:	ldr	x0, [sp, #40]
  413770:	add	x0, x0, #0x1
  413774:	str	x0, [sp, #40]
  413778:	ldr	x0, [sp, #40]
  41377c:	cmp	x0, #0x2
  413780:	b.ls	4136f0 <ferror@plt+0xdc50>  // b.plast
  413784:	adrp	x0, 429000 <ferror@plt+0x23560>
  413788:	ldr	x0, [x0, #4056]
  41378c:	ldr	x0, [x0]
  413790:	mov	x1, x0
  413794:	mov	w0, #0xa                   	// #10
  413798:	bl	404f00 <fputc@plt>
  41379c:	str	xzr, [sp, #40]
  4137a0:	b	41382c <ferror@plt+0xdd8c>
  4137a4:	ldr	x1, [sp, #40]
  4137a8:	adrp	x0, 417000 <ferror@plt+0x11560>
  4137ac:	add	x0, x0, #0x2c8
  4137b0:	bl	4058f0 <printf@plt>
  4137b4:	ldr	x0, [sp, #24]
  4137b8:	ldr	x1, [x0, #24]
  4137bc:	ldr	x0, [sp, #40]
  4137c0:	lsl	x0, x0, #4
  4137c4:	add	x0, x1, x0
  4137c8:	ldr	x0, [x0]
  4137cc:	mov	x1, #0x0                   	// #0
  4137d0:	bl	4131a4 <ferror@plt+0xd704>
  4137d4:	ldr	x0, [sp, #24]
  4137d8:	ldr	x1, [x0, #24]
  4137dc:	ldr	x0, [sp, #40]
  4137e0:	lsl	x0, x0, #4
  4137e4:	add	x0, x1, x0
  4137e8:	ldr	x2, [x0]
  4137ec:	adrp	x0, 429000 <ferror@plt+0x23560>
  4137f0:	ldr	x0, [x0, #4056]
  4137f4:	ldr	x0, [x0]
  4137f8:	mov	x1, x0
  4137fc:	mov	x0, x2
  413800:	bl	404c80 <fputs@plt>
  413804:	bl	4131dc <ferror@plt+0xd73c>
  413808:	adrp	x0, 429000 <ferror@plt+0x23560>
  41380c:	ldr	x0, [x0, #4056]
  413810:	ldr	x0, [x0]
  413814:	mov	x1, x0
  413818:	mov	w0, #0xa                   	// #10
  41381c:	bl	404f00 <fputc@plt>
  413820:	ldr	x0, [sp, #40]
  413824:	add	x0, x0, #0x1
  413828:	str	x0, [sp, #40]
  41382c:	ldr	x0, [sp, #24]
  413830:	ldr	x0, [x0, #32]
  413834:	ldr	x1, [sp, #40]
  413838:	cmp	x1, x0
  41383c:	b.cc	4137a4 <ferror@plt+0xdd04>  // b.lo, b.ul, b.last
  413840:	adrp	x0, 429000 <ferror@plt+0x23560>
  413844:	ldr	x0, [x0, #4056]
  413848:	ldr	x0, [x0]
  41384c:	mov	x1, x0
  413850:	mov	w0, #0xa                   	// #10
  413854:	bl	404f00 <fputc@plt>
  413858:	b	413860 <ferror@plt+0xddc0>
  41385c:	nop
  413860:	ldp	x29, x30, [sp], #48
  413864:	ret
  413868:	stp	x29, x30, [sp, #-112]!
  41386c:	mov	x29, sp
  413870:	str	x19, [sp, #16]
  413874:	str	x0, [sp, #72]
  413878:	str	x1, [sp, #64]
  41387c:	str	x2, [sp, #56]
  413880:	str	x3, [sp, #48]
  413884:	str	x4, [sp, #40]
  413888:	str	x5, [sp, #32]
  41388c:	ldr	x0, [sp, #72]
  413890:	cmp	x0, #0x0
  413894:	b.eq	4138c8 <ferror@plt+0xde28>  // b.none
  413898:	ldr	x0, [sp, #72]
  41389c:	ldrsb	w0, [x0]
  4138a0:	cmp	w0, #0x0
  4138a4:	b.eq	4138c8 <ferror@plt+0xde28>  // b.none
  4138a8:	ldr	x0, [sp, #72]
  4138ac:	ldrsb	w0, [x0]
  4138b0:	cmp	w0, #0x2e
  4138b4:	b.eq	4138c8 <ferror@plt+0xde28>  // b.none
  4138b8:	ldr	x0, [sp, #72]
  4138bc:	bl	404c40 <strlen@plt>
  4138c0:	cmp	x0, #0x1, lsl #12
  4138c4:	b.ls	4138d0 <ferror@plt+0xde30>  // b.plast
  4138c8:	mov	w0, #0xffffffea            	// #-22
  4138cc:	b	413abc <ferror@plt+0xe01c>
  4138d0:	mov	w1, #0x2e                  	// #46
  4138d4:	ldr	x0, [sp, #72]
  4138d8:	bl	405390 <strrchr@plt>
  4138dc:	str	x0, [sp, #104]
  4138e0:	ldr	x0, [sp, #104]
  4138e4:	cmp	x0, #0x0
  4138e8:	b.eq	4138f8 <ferror@plt+0xde58>  // b.none
  4138ec:	ldr	x0, [sp, #104]
  4138f0:	add	x0, x0, #0x1
  4138f4:	b	4138fc <ferror@plt+0xde5c>
  4138f8:	ldr	x0, [sp, #72]
  4138fc:	str	x0, [sp, #96]
  413900:	adrp	x0, 417000 <ferror@plt+0x11560>
  413904:	add	x1, x0, #0x2b0
  413908:	ldr	x0, [sp, #96]
  41390c:	bl	4054c0 <strcmp@plt>
  413910:	cmp	w0, #0x0
  413914:	b.ne	413924 <ferror@plt+0xde84>  // b.any
  413918:	ldr	x0, [sp, #32]
  41391c:	str	wzr, [x0]
  413920:	b	4139dc <ferror@plt+0xdf3c>
  413924:	adrp	x0, 417000 <ferror@plt+0x11560>
  413928:	add	x1, x0, #0x2a8
  41392c:	ldr	x0, [sp, #96]
  413930:	bl	4054c0 <strcmp@plt>
  413934:	cmp	w0, #0x0
  413938:	b.ne	41394c <ferror@plt+0xdeac>  // b.any
  41393c:	ldr	x0, [sp, #32]
  413940:	mov	w1, #0x1                   	// #1
  413944:	str	w1, [x0]
  413948:	b	4139dc <ferror@plt+0xdf3c>
  41394c:	adrp	x0, 417000 <ferror@plt+0x11560>
  413950:	add	x1, x0, #0x2a0
  413954:	ldr	x0, [sp, #96]
  413958:	bl	4054c0 <strcmp@plt>
  41395c:	cmp	w0, #0x0
  413960:	b.ne	413974 <ferror@plt+0xded4>  // b.any
  413964:	ldr	x0, [sp, #32]
  413968:	mov	w1, #0x2                   	// #2
  41396c:	str	w1, [x0]
  413970:	b	4139dc <ferror@plt+0xdf3c>
  413974:	adrp	x0, 42a000 <ferror@plt+0x24560>
  413978:	add	x0, x0, #0xca0
  41397c:	ldr	w0, [x0]
  413980:	and	w0, w0, #0x4
  413984:	cmp	w0, #0x0
  413988:	b.eq	4139d4 <ferror@plt+0xdf34>  // b.none
  41398c:	adrp	x0, 429000 <ferror@plt+0x23560>
  413990:	ldr	x0, [x0, #4048]
  413994:	ldr	x19, [x0]
  413998:	bl	405090 <getpid@plt>
  41399c:	mov	w1, w0
  4139a0:	adrp	x0, 417000 <ferror@plt+0x11560>
  4139a4:	add	x4, x0, #0x2d8
  4139a8:	adrp	x0, 417000 <ferror@plt+0x11560>
  4139ac:	add	x3, x0, #0x2e0
  4139b0:	mov	w2, w1
  4139b4:	adrp	x0, 417000 <ferror@plt+0x11560>
  4139b8:	add	x1, x0, #0x2f0
  4139bc:	mov	x0, x19
  4139c0:	bl	405a20 <fprintf@plt>
  4139c4:	ldr	x1, [sp, #96]
  4139c8:	adrp	x0, 417000 <ferror@plt+0x11560>
  4139cc:	add	x0, x0, #0x300
  4139d0:	bl	413254 <ferror@plt+0xd7b4>
  4139d4:	mov	w0, #0x1                   	// #1
  4139d8:	b	413abc <ferror@plt+0xe01c>
  4139dc:	ldr	x1, [sp, #96]
  4139e0:	ldr	x0, [sp, #72]
  4139e4:	cmp	x1, x0
  4139e8:	b.ne	4139f4 <ferror@plt+0xdf54>  // b.any
  4139ec:	mov	w0, #0x0                   	// #0
  4139f0:	b	413abc <ferror@plt+0xe01c>
  4139f4:	mov	w1, #0x40                  	// #64
  4139f8:	ldr	x0, [sp, #72]
  4139fc:	bl	405640 <strchr@plt>
  413a00:	str	x0, [sp, #104]
  413a04:	ldr	x0, [sp, #104]
  413a08:	cmp	x0, #0x0
  413a0c:	b.eq	413a1c <ferror@plt+0xdf7c>  // b.none
  413a10:	ldr	x0, [sp, #104]
  413a14:	add	x0, x0, #0x1
  413a18:	b	413a20 <ferror@plt+0xdf80>
  413a1c:	mov	x0, #0x0                   	// #0
  413a20:	str	x0, [sp, #88]
  413a24:	ldr	x0, [sp, #88]
  413a28:	cmp	x0, #0x0
  413a2c:	b.eq	413a74 <ferror@plt+0xdfd4>  // b.none
  413a30:	ldr	x0, [sp, #48]
  413a34:	ldr	x1, [sp, #88]
  413a38:	str	x1, [x0]
  413a3c:	ldr	x1, [sp, #96]
  413a40:	ldr	x0, [sp, #88]
  413a44:	sub	x0, x1, x0
  413a48:	sub	x0, x0, #0x1
  413a4c:	mov	x1, x0
  413a50:	ldr	x0, [sp, #40]
  413a54:	str	x1, [x0]
  413a58:	ldr	x0, [sp, #88]
  413a5c:	sub	x0, x0, #0x1
  413a60:	ldr	x1, [sp, #72]
  413a64:	cmp	x1, x0
  413a68:	b.ne	413a74 <ferror@plt+0xdfd4>  // b.any
  413a6c:	mov	w0, #0x0                   	// #0
  413a70:	b	413abc <ferror@plt+0xe01c>
  413a74:	ldr	x0, [sp, #88]
  413a78:	cmp	x0, #0x0
  413a7c:	b.eq	413a88 <ferror@plt+0xdfe8>  // b.none
  413a80:	ldr	x0, [sp, #88]
  413a84:	b	413a8c <ferror@plt+0xdfec>
  413a88:	ldr	x0, [sp, #96]
  413a8c:	str	x0, [sp, #104]
  413a90:	ldr	x0, [sp, #64]
  413a94:	ldr	x1, [sp, #72]
  413a98:	str	x1, [x0]
  413a9c:	ldr	x1, [sp, #104]
  413aa0:	ldr	x0, [sp, #72]
  413aa4:	sub	x0, x1, x0
  413aa8:	sub	x0, x0, #0x1
  413aac:	mov	x1, x0
  413ab0:	ldr	x0, [sp, #56]
  413ab4:	str	x1, [x0]
  413ab8:	mov	w0, #0x0                   	// #0
  413abc:	ldr	x19, [sp, #16]
  413ac0:	ldp	x29, x30, [sp], #112
  413ac4:	ret
  413ac8:	mov	x12, #0x1080                	// #4224
  413acc:	sub	sp, sp, x12
  413ad0:	stp	x29, x30, [sp]
  413ad4:	mov	x29, sp
  413ad8:	str	x19, [sp, #16]
  413adc:	str	x0, [sp, #40]
  413ae0:	str	x1, [sp, #32]
  413ae4:	str	wzr, [sp, #4220]
  413ae8:	stp	xzr, xzr, [sp, #88]
  413aec:	add	x0, sp, #0x68
  413af0:	mov	x1, #0xff0                 	// #4080
  413af4:	mov	x2, x1
  413af8:	mov	w1, #0x0                   	// #0
  413afc:	bl	4051e0 <memset@plt>
  413b00:	ldr	x0, [sp, #32]
  413b04:	cmp	x0, #0x0
  413b08:	b.eq	413b3c <ferror@plt+0xe09c>  // b.none
  413b0c:	ldr	x0, [sp, #40]
  413b10:	cmp	x0, #0x0
  413b14:	b.eq	413b3c <ferror@plt+0xe09c>  // b.none
  413b18:	ldr	x0, [sp, #40]
  413b1c:	ldr	x0, [x0]
  413b20:	cmp	x0, #0x0
  413b24:	b.eq	413b3c <ferror@plt+0xe09c>  // b.none
  413b28:	ldr	x0, [sp, #40]
  413b2c:	ldr	x0, [x0]
  413b30:	ldrsb	w0, [x0]
  413b34:	cmp	w0, #0x0
  413b38:	b.ne	413b44 <ferror@plt+0xe0a4>  // b.any
  413b3c:	mov	w0, #0xffffffea            	// #-22
  413b40:	b	413fc8 <ferror@plt+0xe528>
  413b44:	adrp	x0, 42a000 <ferror@plt+0x24560>
  413b48:	add	x0, x0, #0xca0
  413b4c:	ldr	w0, [x0]
  413b50:	and	w0, w0, #0x4
  413b54:	cmp	w0, #0x0
  413b58:	b.eq	413ba4 <ferror@plt+0xe104>  // b.none
  413b5c:	adrp	x0, 429000 <ferror@plt+0x23560>
  413b60:	ldr	x0, [x0, #4048]
  413b64:	ldr	x19, [x0]
  413b68:	bl	405090 <getpid@plt>
  413b6c:	mov	w1, w0
  413b70:	adrp	x0, 417000 <ferror@plt+0x11560>
  413b74:	add	x4, x0, #0x2d8
  413b78:	adrp	x0, 417000 <ferror@plt+0x11560>
  413b7c:	add	x3, x0, #0x2e0
  413b80:	mov	w2, w1
  413b84:	adrp	x0, 417000 <ferror@plt+0x11560>
  413b88:	add	x1, x0, #0x2f0
  413b8c:	mov	x0, x19
  413b90:	bl	405a20 <fprintf@plt>
  413b94:	ldr	x1, [sp, #32]
  413b98:	adrp	x0, 417000 <ferror@plt+0x11560>
  413b9c:	add	x0, x0, #0x318
  413ba0:	bl	413254 <ferror@plt+0xd7b4>
  413ba4:	ldr	x0, [sp, #32]
  413ba8:	bl	404ed0 <opendir@plt>
  413bac:	str	x0, [sp, #4208]
  413bb0:	ldr	x0, [sp, #4208]
  413bb4:	cmp	x0, #0x0
  413bb8:	b.ne	413bcc <ferror@plt+0xe12c>  // b.any
  413bbc:	bl	405920 <__errno_location@plt>
  413bc0:	ldr	w0, [x0]
  413bc4:	neg	w0, w0
  413bc8:	b	413fc8 <ferror@plt+0xe528>
  413bcc:	ldr	x0, [sp, #40]
  413bd0:	ldr	x0, [x0]
  413bd4:	bl	404c40 <strlen@plt>
  413bd8:	str	x0, [sp, #4200]
  413bdc:	ldr	x0, [sp, #40]
  413be0:	ldr	x0, [x0, #8]
  413be4:	cmp	x0, #0x0
  413be8:	b.eq	413bfc <ferror@plt+0xe15c>  // b.none
  413bec:	ldr	x0, [sp, #40]
  413bf0:	ldr	x0, [x0, #8]
  413bf4:	bl	404c40 <strlen@plt>
  413bf8:	b	413c00 <ferror@plt+0xe160>
  413bfc:	mov	x0, #0x0                   	// #0
  413c00:	str	x0, [sp, #4192]
  413c04:	b	413f5c <ferror@plt+0xe4bc>
  413c08:	mov	w0, #0x1                   	// #1
  413c0c:	str	w0, [sp, #4216]
  413c10:	str	xzr, [sp, #72]
  413c14:	str	xzr, [sp, #64]
  413c18:	str	xzr, [sp, #56]
  413c1c:	str	xzr, [sp, #48]
  413c20:	ldr	x0, [sp, #4184]
  413c24:	ldrsb	w0, [x0, #19]
  413c28:	cmp	w0, #0x2e
  413c2c:	b.eq	413f30 <ferror@plt+0xe490>  // b.none
  413c30:	ldr	x0, [sp, #4184]
  413c34:	ldrb	w0, [x0, #18]
  413c38:	cmp	w0, #0x0
  413c3c:	b.eq	413c60 <ferror@plt+0xe1c0>  // b.none
  413c40:	ldr	x0, [sp, #4184]
  413c44:	ldrb	w0, [x0, #18]
  413c48:	cmp	w0, #0xa
  413c4c:	b.eq	413c60 <ferror@plt+0xe1c0>  // b.none
  413c50:	ldr	x0, [sp, #4184]
  413c54:	ldrb	w0, [x0, #18]
  413c58:	cmp	w0, #0x8
  413c5c:	b.ne	413f38 <ferror@plt+0xe498>  // b.any
  413c60:	ldr	x0, [sp, #4184]
  413c64:	add	x0, x0, #0x13
  413c68:	add	x5, sp, #0x54
  413c6c:	add	x4, sp, #0x30
  413c70:	add	x3, sp, #0x40
  413c74:	add	x2, sp, #0x38
  413c78:	add	x1, sp, #0x48
  413c7c:	bl	413868 <ferror@plt+0xddc8>
  413c80:	cmp	w0, #0x0
  413c84:	b.ne	413f40 <ferror@plt+0xe4a0>  // b.any
  413c88:	ldr	x0, [sp, #72]
  413c8c:	cmp	x0, #0x0
  413c90:	b.eq	413ca0 <ferror@plt+0xe200>  // b.none
  413c94:	ldr	w0, [sp, #4216]
  413c98:	add	w0, w0, #0x14
  413c9c:	str	w0, [sp, #4216]
  413ca0:	ldr	x0, [sp, #64]
  413ca4:	cmp	x0, #0x0
  413ca8:	b.eq	413cb8 <ferror@plt+0xe218>  // b.none
  413cac:	ldr	w0, [sp, #4216]
  413cb0:	add	w0, w0, #0xa
  413cb4:	str	w0, [sp, #4216]
  413cb8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  413cbc:	add	x0, x0, #0xca0
  413cc0:	ldr	w0, [x0]
  413cc4:	and	w0, w0, #0x4
  413cc8:	cmp	w0, #0x0
  413ccc:	b.eq	413d64 <ferror@plt+0xe2c4>  // b.none
  413cd0:	adrp	x0, 429000 <ferror@plt+0x23560>
  413cd4:	ldr	x0, [x0, #4048]
  413cd8:	ldr	x19, [x0]
  413cdc:	bl	405090 <getpid@plt>
  413ce0:	mov	w1, w0
  413ce4:	adrp	x0, 417000 <ferror@plt+0x11560>
  413ce8:	add	x4, x0, #0x2d8
  413cec:	adrp	x0, 417000 <ferror@plt+0x11560>
  413cf0:	add	x3, x0, #0x2e0
  413cf4:	mov	w2, w1
  413cf8:	adrp	x0, 417000 <ferror@plt+0x11560>
  413cfc:	add	x1, x0, #0x2f0
  413d00:	mov	x0, x19
  413d04:	bl	405a20 <fprintf@plt>
  413d08:	ldr	x0, [sp, #4184]
  413d0c:	add	x8, x0, #0x13
  413d10:	ldr	w0, [sp, #84]
  413d14:	ldr	x1, [sp, #40]
  413d18:	sxtw	x0, w0
  413d1c:	add	x0, x0, #0xc
  413d20:	lsl	x0, x0, #2
  413d24:	add	x0, x1, x0
  413d28:	ldr	w0, [x0, #8]
  413d2c:	ldr	x1, [sp, #56]
  413d30:	ldr	x2, [sp, #72]
  413d34:	ldr	x3, [sp, #48]
  413d38:	ldr	x4, [sp, #64]
  413d3c:	mov	x7, x4
  413d40:	mov	x6, x3
  413d44:	mov	x5, x2
  413d48:	mov	x4, x1
  413d4c:	mov	w3, w0
  413d50:	ldr	w2, [sp, #4216]
  413d54:	mov	x1, x8
  413d58:	adrp	x0, 417000 <ferror@plt+0x11560>
  413d5c:	add	x0, x0, #0x330
  413d60:	bl	413254 <ferror@plt+0xd7b4>
  413d64:	ldr	w0, [sp, #84]
  413d68:	ldr	x1, [sp, #40]
  413d6c:	sxtw	x0, w0
  413d70:	add	x0, x0, #0xc
  413d74:	lsl	x0, x0, #2
  413d78:	add	x0, x1, x0
  413d7c:	ldr	w0, [x0, #8]
  413d80:	ldr	w1, [sp, #4216]
  413d84:	cmp	w1, w0
  413d88:	b.lt	413f48 <ferror@plt+0xe4a8>  // b.tstop
  413d8c:	ldr	x0, [sp, #56]
  413d90:	cmp	x0, #0x0
  413d94:	b.eq	413dcc <ferror@plt+0xe32c>  // b.none
  413d98:	ldr	x0, [sp, #56]
  413d9c:	ldr	x1, [sp, #4200]
  413da0:	cmp	x1, x0
  413da4:	b.ne	413f50 <ferror@plt+0xe4b0>  // b.any
  413da8:	ldr	x3, [sp, #72]
  413dac:	ldr	x0, [sp, #40]
  413db0:	ldr	x0, [x0]
  413db4:	ldr	x2, [sp, #4200]
  413db8:	mov	x1, x0
  413dbc:	mov	x0, x3
  413dc0:	bl	405180 <strncmp@plt>
  413dc4:	cmp	w0, #0x0
  413dc8:	b.ne	413f50 <ferror@plt+0xe4b0>  // b.any
  413dcc:	ldr	x0, [sp, #48]
  413dd0:	cmp	x0, #0x0
  413dd4:	b.eq	413e18 <ferror@plt+0xe378>  // b.none
  413dd8:	ldr	x0, [sp, #4192]
  413ddc:	cmp	x0, #0x0
  413de0:	b.eq	413f58 <ferror@plt+0xe4b8>  // b.none
  413de4:	ldr	x0, [sp, #48]
  413de8:	ldr	x1, [sp, #4192]
  413dec:	cmp	x1, x0
  413df0:	b.ne	413f58 <ferror@plt+0xe4b8>  // b.any
  413df4:	ldr	x3, [sp, #64]
  413df8:	ldr	x0, [sp, #40]
  413dfc:	ldr	x0, [x0, #8]
  413e00:	ldr	x2, [sp, #4192]
  413e04:	mov	x1, x0
  413e08:	mov	x0, x3
  413e0c:	bl	405180 <strncmp@plt>
  413e10:	cmp	w0, #0x0
  413e14:	b.ne	413f58 <ferror@plt+0xe4b8>  // b.any
  413e18:	adrp	x0, 42a000 <ferror@plt+0x24560>
  413e1c:	add	x0, x0, #0xca0
  413e20:	ldr	w0, [x0]
  413e24:	and	w0, w0, #0x4
  413e28:	cmp	w0, #0x0
  413e2c:	b.eq	413eec <ferror@plt+0xe44c>  // b.none
  413e30:	adrp	x0, 429000 <ferror@plt+0x23560>
  413e34:	ldr	x0, [x0, #4048]
  413e38:	ldr	x19, [x0]
  413e3c:	bl	405090 <getpid@plt>
  413e40:	mov	w1, w0
  413e44:	adrp	x0, 417000 <ferror@plt+0x11560>
  413e48:	add	x4, x0, #0x2d8
  413e4c:	adrp	x0, 417000 <ferror@plt+0x11560>
  413e50:	add	x3, x0, #0x2e0
  413e54:	mov	w2, w1
  413e58:	adrp	x0, 417000 <ferror@plt+0x11560>
  413e5c:	add	x1, x0, #0x2f0
  413e60:	mov	x0, x19
  413e64:	bl	405a20 <fprintf@plt>
  413e68:	ldr	w0, [sp, #84]
  413e6c:	cmp	w0, #0x2
  413e70:	b.eq	413eb0 <ferror@plt+0xe410>  // b.none
  413e74:	ldr	w0, [sp, #84]
  413e78:	cmp	w0, #0x0
  413e7c:	b.eq	413ea4 <ferror@plt+0xe404>  // b.none
  413e80:	ldr	w0, [sp, #84]
  413e84:	cmp	w0, #0x1
  413e88:	b.ne	413e98 <ferror@plt+0xe3f8>  // b.any
  413e8c:	adrp	x0, 417000 <ferror@plt+0x11560>
  413e90:	add	x0, x0, #0x2a8
  413e94:	b	413eb8 <ferror@plt+0xe418>
  413e98:	adrp	x0, 417000 <ferror@plt+0x11560>
  413e9c:	add	x0, x0, #0x210
  413ea0:	b	413eb8 <ferror@plt+0xe418>
  413ea4:	adrp	x0, 417000 <ferror@plt+0x11560>
  413ea8:	add	x0, x0, #0x2b0
  413eac:	b	413eb8 <ferror@plt+0xe418>
  413eb0:	adrp	x0, 417000 <ferror@plt+0x11560>
  413eb4:	add	x0, x0, #0x2a0
  413eb8:	ldr	w1, [sp, #84]
  413ebc:	ldr	x2, [sp, #40]
  413ec0:	sxtw	x1, w1
  413ec4:	add	x1, x1, #0xc
  413ec8:	lsl	x1, x1, #2
  413ecc:	add	x1, x2, x1
  413ed0:	ldr	w1, [x1, #8]
  413ed4:	ldr	w3, [sp, #4216]
  413ed8:	mov	w2, w1
  413edc:	mov	x1, x0
  413ee0:	adrp	x0, 417000 <ferror@plt+0x11560>
  413ee4:	add	x0, x0, #0x370
  413ee8:	bl	413254 <ferror@plt+0xd7b4>
  413eec:	ldr	w0, [sp, #84]
  413ef0:	ldr	x1, [sp, #40]
  413ef4:	sxtw	x0, w0
  413ef8:	add	x0, x0, #0xc
  413efc:	lsl	x0, x0, #2
  413f00:	add	x0, x1, x0
  413f04:	ldr	w1, [sp, #4216]
  413f08:	str	w1, [x0, #8]
  413f0c:	ldr	w0, [sp, #84]
  413f10:	cmp	w0, #0x2
  413f14:	b.ne	413f5c <ferror@plt+0xe4bc>  // b.any
  413f18:	ldr	x0, [sp, #4184]
  413f1c:	add	x1, x0, #0x13
  413f20:	add	x0, sp, #0x58
  413f24:	mov	x2, #0x1000                	// #4096
  413f28:	bl	405880 <strncpy@plt>
  413f2c:	b	413f5c <ferror@plt+0xe4bc>
  413f30:	nop
  413f34:	b	413f5c <ferror@plt+0xe4bc>
  413f38:	nop
  413f3c:	b	413f5c <ferror@plt+0xe4bc>
  413f40:	nop
  413f44:	b	413f5c <ferror@plt+0xe4bc>
  413f48:	nop
  413f4c:	b	413f5c <ferror@plt+0xe4bc>
  413f50:	nop
  413f54:	b	413f5c <ferror@plt+0xe4bc>
  413f58:	nop
  413f5c:	ldr	x0, [sp, #4208]
  413f60:	bl	4052d0 <readdir@plt>
  413f64:	str	x0, [sp, #4184]
  413f68:	ldr	x0, [sp, #4184]
  413f6c:	cmp	x0, #0x0
  413f70:	b.ne	413c08 <ferror@plt+0xe168>  // b.any
  413f74:	ldrsb	w0, [sp, #88]
  413f78:	cmp	w0, #0x0
  413f7c:	b.eq	413fbc <ferror@plt+0xe51c>  // b.none
  413f80:	add	x0, sp, #0x1, lsl #12
  413f84:	strb	wzr, [x0, #87]
  413f88:	ldr	x0, [sp, #40]
  413f8c:	add	x4, x0, #0x10
  413f90:	add	x0, sp, #0x58
  413f94:	mov	x3, x0
  413f98:	ldr	x2, [sp, #32]
  413f9c:	adrp	x0, 417000 <ferror@plt+0x11560>
  413fa0:	add	x1, x0, #0x390
  413fa4:	mov	x0, x4
  413fa8:	bl	404f50 <asprintf@plt>
  413fac:	cmp	w0, #0x0
  413fb0:	b.gt	413fbc <ferror@plt+0xe51c>
  413fb4:	mov	w0, #0xfffffff4            	// #-12
  413fb8:	str	w0, [sp, #4220]
  413fbc:	ldr	x0, [sp, #4208]
  413fc0:	bl	405340 <closedir@plt>
  413fc4:	ldr	w0, [sp, #4220]
  413fc8:	ldr	x19, [sp, #16]
  413fcc:	ldp	x29, x30, [sp]
  413fd0:	mov	x12, #0x1080                	// #4224
  413fd4:	add	sp, sp, x12
  413fd8:	ret
  413fdc:	stp	x29, x30, [sp, #-16]!
  413fe0:	mov	x29, sp
  413fe4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  413fe8:	add	x0, x0, #0xca8
  413fec:	bl	4134e8 <ferror@plt+0xda48>
  413ff0:	nop
  413ff4:	ldp	x29, x30, [sp], #16
  413ff8:	ret
  413ffc:	stp	x29, x30, [sp, #-48]!
  414000:	mov	x29, sp
  414004:	str	x0, [sp, #24]
  414008:	str	x1, [sp, #16]
  41400c:	adrp	x0, 417000 <ferror@plt+0x11560>
  414010:	add	x0, x0, #0x398
  414014:	bl	405940 <getenv@plt>
  414018:	str	x0, [sp, #40]
  41401c:	ldr	x0, [sp, #40]
  414020:	cmp	x0, #0x0
  414024:	b.eq	414048 <ferror@plt+0xe5a8>  // b.none
  414028:	ldr	x3, [sp, #40]
  41402c:	adrp	x0, 417000 <ferror@plt+0x11560>
  414030:	add	x2, x0, #0x3a8
  414034:	ldr	x1, [sp, #16]
  414038:	ldr	x0, [sp, #24]
  41403c:	bl	404fb0 <snprintf@plt>
  414040:	ldr	x0, [sp, #24]
  414044:	b	414088 <ferror@plt+0xe5e8>
  414048:	adrp	x0, 417000 <ferror@plt+0x11560>
  41404c:	add	x0, x0, #0x3c0
  414050:	bl	405940 <getenv@plt>
  414054:	str	x0, [sp, #40]
  414058:	ldr	x0, [sp, #40]
  41405c:	cmp	x0, #0x0
  414060:	b.eq	414084 <ferror@plt+0xe5e4>  // b.none
  414064:	ldr	x3, [sp, #40]
  414068:	adrp	x0, 417000 <ferror@plt+0x11560>
  41406c:	add	x2, x0, #0x3c8
  414070:	ldr	x1, [sp, #16]
  414074:	ldr	x0, [sp, #24]
  414078:	bl	404fb0 <snprintf@plt>
  41407c:	ldr	x0, [sp, #24]
  414080:	b	414088 <ferror@plt+0xe5e8>
  414084:	mov	x0, #0x0                   	// #0
  414088:	ldp	x29, x30, [sp], #48
  41408c:	ret
  414090:	stp	x29, x30, [sp, #-64]!
  414094:	mov	x29, sp
  414098:	str	x0, [sp, #24]
  41409c:	str	x1, [sp, #16]
  4140a0:	ldr	x0, [sp, #24]
  4140a4:	cmp	x0, #0x0
  4140a8:	b.ne	4140b4 <ferror@plt+0xe614>  // b.any
  4140ac:	mov	w0, #0xffffffea            	// #-22
  4140b0:	b	41445c <ferror@plt+0xe9bc>
  4140b4:	ldr	x0, [sp, #16]
  4140b8:	str	xzr, [x0]
  4140bc:	ldr	x0, [sp, #24]
  4140c0:	ldrsb	w0, [x0]
  4140c4:	cmp	w0, #0x5c
  4140c8:	b.eq	41414c <ferror@plt+0xe6ac>  // b.none
  4140cc:	bl	4054f0 <__ctype_b_loc@plt>
  4140d0:	ldr	x1, [x0]
  4140d4:	ldr	x0, [sp, #24]
  4140d8:	ldrsb	w0, [x0]
  4140dc:	sxtb	x0, w0
  4140e0:	lsl	x0, x0, #1
  4140e4:	add	x0, x1, x0
  4140e8:	ldrh	w0, [x0]
  4140ec:	and	w0, w0, #0x400
  4140f0:	cmp	w0, #0x0
  4140f4:	b.eq	41414c <ferror@plt+0xe6ac>  // b.none
  4140f8:	ldr	x0, [sp, #24]
  4140fc:	bl	415518 <ferror@plt+0xfa78>
  414100:	str	x0, [sp, #40]
  414104:	ldr	x0, [sp, #40]
  414108:	cmp	x0, #0x0
  41410c:	b.eq	414118 <ferror@plt+0xe678>  // b.none
  414110:	ldr	x0, [sp, #40]
  414114:	b	41411c <ferror@plt+0xe67c>
  414118:	ldr	x0, [sp, #24]
  41411c:	bl	405320 <strdup@plt>
  414120:	mov	x1, x0
  414124:	ldr	x0, [sp, #16]
  414128:	str	x1, [x0]
  41412c:	ldr	x0, [sp, #16]
  414130:	ldr	x0, [x0]
  414134:	cmp	x0, #0x0
  414138:	b.eq	414144 <ferror@plt+0xe6a4>  // b.none
  41413c:	mov	w0, #0x0                   	// #0
  414140:	b	41445c <ferror@plt+0xe9bc>
  414144:	mov	w0, #0xfffffff4            	// #-12
  414148:	b	41445c <ferror@plt+0xe9bc>
  41414c:	ldr	x2, [sp, #24]
  414150:	adrp	x0, 417000 <ferror@plt+0x11560>
  414154:	add	x1, x0, #0x3e8
  414158:	ldr	x0, [sp, #16]
  41415c:	bl	404f50 <asprintf@plt>
  414160:	str	w0, [sp, #36]
  414164:	ldr	w0, [sp, #36]
  414168:	cmp	w0, #0x0
  41416c:	b.gt	414178 <ferror@plt+0xe6d8>
  414170:	mov	w0, #0xfffffff4            	// #-12
  414174:	b	41445c <ferror@plt+0xe9bc>
  414178:	ldr	x0, [sp, #16]
  41417c:	ldr	x0, [x0]
  414180:	str	x0, [sp, #56]
  414184:	ldr	x0, [sp, #16]
  414188:	ldr	x0, [x0]
  41418c:	str	x0, [sp, #48]
  414190:	b	4143ec <ferror@plt+0xe94c>
  414194:	ldr	x0, [sp, #56]
  414198:	ldrsb	w0, [x0]
  41419c:	cmp	w0, #0x5c
  4141a0:	b.eq	4141c0 <ferror@plt+0xe720>  // b.none
  4141a4:	ldr	x0, [sp, #48]
  4141a8:	add	x1, x0, #0x1
  4141ac:	str	x1, [sp, #48]
  4141b0:	ldr	x1, [sp, #56]
  4141b4:	ldrsb	w1, [x1]
  4141b8:	strb	w1, [x0]
  4141bc:	b	4143e0 <ferror@plt+0xe940>
  4141c0:	ldr	x0, [sp, #56]
  4141c4:	add	x0, x0, #0x1
  4141c8:	ldrsb	w0, [x0]
  4141cc:	cmp	w0, #0x76
  4141d0:	b.eq	414328 <ferror@plt+0xe888>  // b.none
  4141d4:	cmp	w0, #0x76
  4141d8:	b.gt	4143a0 <ferror@plt+0xe900>
  4141dc:	cmp	w0, #0x74
  4141e0:	b.eq	414310 <ferror@plt+0xe870>  // b.none
  4141e4:	cmp	w0, #0x74
  4141e8:	b.gt	4143a0 <ferror@plt+0xe900>
  4141ec:	cmp	w0, #0x72
  4141f0:	b.eq	4142f8 <ferror@plt+0xe858>  // b.none
  4141f4:	cmp	w0, #0x72
  4141f8:	b.gt	4143a0 <ferror@plt+0xe900>
  4141fc:	cmp	w0, #0x6e
  414200:	b.eq	4142e0 <ferror@plt+0xe840>  // b.none
  414204:	cmp	w0, #0x6e
  414208:	b.gt	4143a0 <ferror@plt+0xe900>
  41420c:	cmp	w0, #0x66
  414210:	b.eq	4142c8 <ferror@plt+0xe828>  // b.none
  414214:	cmp	w0, #0x66
  414218:	b.gt	4143a0 <ferror@plt+0xe900>
  41421c:	cmp	w0, #0x65
  414220:	b.eq	4142b0 <ferror@plt+0xe810>  // b.none
  414224:	cmp	w0, #0x65
  414228:	b.gt	4143a0 <ferror@plt+0xe900>
  41422c:	cmp	w0, #0x62
  414230:	b.eq	414298 <ferror@plt+0xe7f8>  // b.none
  414234:	cmp	w0, #0x62
  414238:	b.gt	4143a0 <ferror@plt+0xe900>
  41423c:	cmp	w0, #0x61
  414240:	b.eq	414280 <ferror@plt+0xe7e0>  // b.none
  414244:	cmp	w0, #0x61
  414248:	b.gt	4143a0 <ferror@plt+0xe900>
  41424c:	cmp	w0, #0x5f
  414250:	b.eq	414358 <ferror@plt+0xe8b8>  // b.none
  414254:	cmp	w0, #0x5f
  414258:	b.gt	4143a0 <ferror@plt+0xe900>
  41425c:	cmp	w0, #0x5c
  414260:	b.eq	414340 <ferror@plt+0xe8a0>  // b.none
  414264:	cmp	w0, #0x5c
  414268:	b.gt	4143a0 <ferror@plt+0xe900>
  41426c:	cmp	w0, #0x23
  414270:	b.eq	414370 <ferror@plt+0xe8d0>  // b.none
  414274:	cmp	w0, #0x3f
  414278:	b.eq	414388 <ferror@plt+0xe8e8>  // b.none
  41427c:	b	4143a0 <ferror@plt+0xe900>
  414280:	ldr	x0, [sp, #48]
  414284:	add	x1, x0, #0x1
  414288:	str	x1, [sp, #48]
  41428c:	mov	w1, #0x7                   	// #7
  414290:	strb	w1, [x0]
  414294:	b	4143d4 <ferror@plt+0xe934>
  414298:	ldr	x0, [sp, #48]
  41429c:	add	x1, x0, #0x1
  4142a0:	str	x1, [sp, #48]
  4142a4:	mov	w1, #0x8                   	// #8
  4142a8:	strb	w1, [x0]
  4142ac:	b	4143d4 <ferror@plt+0xe934>
  4142b0:	ldr	x0, [sp, #48]
  4142b4:	add	x1, x0, #0x1
  4142b8:	str	x1, [sp, #48]
  4142bc:	mov	w1, #0x1b                  	// #27
  4142c0:	strb	w1, [x0]
  4142c4:	b	4143d4 <ferror@plt+0xe934>
  4142c8:	ldr	x0, [sp, #48]
  4142cc:	add	x1, x0, #0x1
  4142d0:	str	x1, [sp, #48]
  4142d4:	mov	w1, #0xc                   	// #12
  4142d8:	strb	w1, [x0]
  4142dc:	b	4143d4 <ferror@plt+0xe934>
  4142e0:	ldr	x0, [sp, #48]
  4142e4:	add	x1, x0, #0x1
  4142e8:	str	x1, [sp, #48]
  4142ec:	mov	w1, #0xa                   	// #10
  4142f0:	strb	w1, [x0]
  4142f4:	b	4143d4 <ferror@plt+0xe934>
  4142f8:	ldr	x0, [sp, #48]
  4142fc:	add	x1, x0, #0x1
  414300:	str	x1, [sp, #48]
  414304:	mov	w1, #0xd                   	// #13
  414308:	strb	w1, [x0]
  41430c:	b	4143d4 <ferror@plt+0xe934>
  414310:	ldr	x0, [sp, #48]
  414314:	add	x1, x0, #0x1
  414318:	str	x1, [sp, #48]
  41431c:	mov	w1, #0x9                   	// #9
  414320:	strb	w1, [x0]
  414324:	b	4143d4 <ferror@plt+0xe934>
  414328:	ldr	x0, [sp, #48]
  41432c:	add	x1, x0, #0x1
  414330:	str	x1, [sp, #48]
  414334:	mov	w1, #0xb                   	// #11
  414338:	strb	w1, [x0]
  41433c:	b	4143d4 <ferror@plt+0xe934>
  414340:	ldr	x0, [sp, #48]
  414344:	add	x1, x0, #0x1
  414348:	str	x1, [sp, #48]
  41434c:	mov	w1, #0x5c                  	// #92
  414350:	strb	w1, [x0]
  414354:	b	4143d4 <ferror@plt+0xe934>
  414358:	ldr	x0, [sp, #48]
  41435c:	add	x1, x0, #0x1
  414360:	str	x1, [sp, #48]
  414364:	mov	w1, #0x20                  	// #32
  414368:	strb	w1, [x0]
  41436c:	b	4143d4 <ferror@plt+0xe934>
  414370:	ldr	x0, [sp, #48]
  414374:	add	x1, x0, #0x1
  414378:	str	x1, [sp, #48]
  41437c:	mov	w1, #0x23                  	// #35
  414380:	strb	w1, [x0]
  414384:	b	4143d4 <ferror@plt+0xe934>
  414388:	ldr	x0, [sp, #48]
  41438c:	add	x1, x0, #0x1
  414390:	str	x1, [sp, #48]
  414394:	mov	w1, #0x3f                  	// #63
  414398:	strb	w1, [x0]
  41439c:	b	4143d4 <ferror@plt+0xe934>
  4143a0:	ldr	x0, [sp, #48]
  4143a4:	add	x1, x0, #0x1
  4143a8:	str	x1, [sp, #48]
  4143ac:	ldr	x1, [sp, #56]
  4143b0:	ldrsb	w1, [x1]
  4143b4:	strb	w1, [x0]
  4143b8:	ldr	x0, [sp, #48]
  4143bc:	add	x1, x0, #0x1
  4143c0:	str	x1, [sp, #48]
  4143c4:	ldr	x1, [sp, #56]
  4143c8:	ldrsb	w1, [x1, #1]
  4143cc:	strb	w1, [x0]
  4143d0:	nop
  4143d4:	ldr	x0, [sp, #56]
  4143d8:	add	x0, x0, #0x1
  4143dc:	str	x0, [sp, #56]
  4143e0:	ldr	x0, [sp, #56]
  4143e4:	add	x0, x0, #0x1
  4143e8:	str	x0, [sp, #56]
  4143ec:	ldr	x0, [sp, #56]
  4143f0:	cmp	x0, #0x0
  4143f4:	b.eq	414408 <ferror@plt+0xe968>  // b.none
  4143f8:	ldr	x0, [sp, #56]
  4143fc:	ldrsb	w0, [x0]
  414400:	cmp	w0, #0x0
  414404:	b.ne	414194 <ferror@plt+0xe6f4>  // b.any
  414408:	ldr	x0, [sp, #48]
  41440c:	cmp	x0, #0x0
  414410:	b.eq	414458 <ferror@plt+0xe9b8>  // b.none
  414414:	ldr	x0, [sp, #16]
  414418:	ldr	x0, [x0]
  41441c:	ldr	x1, [sp, #48]
  414420:	sub	x1, x1, x0
  414424:	ldrsw	x0, [sp, #36]
  414428:	cmp	x1, x0
  41442c:	b.le	414450 <ferror@plt+0xe9b0>
  414430:	adrp	x0, 417000 <ferror@plt+0x11560>
  414434:	add	x3, x0, #0x5a0
  414438:	mov	w2, #0x1ac                 	// #428
  41443c:	adrp	x0, 417000 <ferror@plt+0x11560>
  414440:	add	x1, x0, #0x3f0
  414444:	adrp	x0, 417000 <ferror@plt+0x11560>
  414448:	add	x0, x0, #0x400
  41444c:	bl	405910 <__assert_fail@plt>
  414450:	ldr	x0, [sp, #48]
  414454:	strb	wzr, [x0]
  414458:	mov	w0, #0x0                   	// #0
  41445c:	ldp	x29, x30, [sp], #64
  414460:	ret
  414464:	stp	x29, x30, [sp, #-112]!
  414468:	mov	x29, sp
  41446c:	str	x19, [sp, #16]
  414470:	str	x0, [sp, #56]
  414474:	str	x1, [sp, #48]
  414478:	str	x2, [sp, #40]
  41447c:	str	xzr, [sp, #104]
  414480:	str	xzr, [sp, #64]
  414484:	ldr	x0, [sp, #56]
  414488:	cmp	x0, #0x0
  41448c:	b.eq	4144c8 <ferror@plt+0xea28>  // b.none
  414490:	ldr	x0, [sp, #48]
  414494:	cmp	x0, #0x0
  414498:	b.eq	4144c8 <ferror@plt+0xea28>  // b.none
  41449c:	ldr	x0, [sp, #48]
  4144a0:	ldrsb	w0, [x0]
  4144a4:	cmp	w0, #0x0
  4144a8:	b.eq	4144c8 <ferror@plt+0xea28>  // b.none
  4144ac:	ldr	x0, [sp, #40]
  4144b0:	cmp	x0, #0x0
  4144b4:	b.eq	4144c8 <ferror@plt+0xea28>  // b.none
  4144b8:	ldr	x0, [sp, #40]
  4144bc:	ldrsb	w0, [x0]
  4144c0:	cmp	w0, #0x0
  4144c4:	b.ne	4144d0 <ferror@plt+0xea30>  // b.any
  4144c8:	mov	w0, #0xffffffea            	// #-22
  4144cc:	b	414770 <ferror@plt+0xecd0>
  4144d0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4144d4:	add	x0, x0, #0xca0
  4144d8:	ldr	w0, [x0]
  4144dc:	and	w0, w0, #0x8
  4144e0:	cmp	w0, #0x0
  4144e4:	b.eq	414530 <ferror@plt+0xea90>  // b.none
  4144e8:	adrp	x0, 429000 <ferror@plt+0x23560>
  4144ec:	ldr	x0, [x0, #4048]
  4144f0:	ldr	x19, [x0]
  4144f4:	bl	405090 <getpid@plt>
  4144f8:	mov	w1, w0
  4144fc:	adrp	x0, 417000 <ferror@plt+0x11560>
  414500:	add	x4, x0, #0x418
  414504:	adrp	x0, 417000 <ferror@plt+0x11560>
  414508:	add	x3, x0, #0x2e0
  41450c:	mov	w2, w1
  414510:	adrp	x0, 417000 <ferror@plt+0x11560>
  414514:	add	x1, x0, #0x2f0
  414518:	mov	x0, x19
  41451c:	bl	405a20 <fprintf@plt>
  414520:	ldr	x1, [sp, #48]
  414524:	adrp	x0, 417000 <ferror@plt+0x11560>
  414528:	add	x0, x0, #0x420
  41452c:	bl	413254 <ferror@plt+0xd7b4>
  414530:	add	x0, sp, #0x40
  414534:	mov	x1, x0
  414538:	ldr	x0, [sp, #40]
  41453c:	bl	414090 <ferror@plt+0xe5f0>
  414540:	str	w0, [sp, #100]
  414544:	ldr	w0, [sp, #100]
  414548:	cmp	w0, #0x0
  41454c:	b.eq	414558 <ferror@plt+0xeab8>  // b.none
  414550:	ldr	w0, [sp, #100]
  414554:	b	414770 <ferror@plt+0xecd0>
  414558:	mov	w0, #0xfffffff4            	// #-12
  41455c:	str	w0, [sp, #100]
  414560:	bl	4054f0 <__ctype_b_loc@plt>
  414564:	ldr	x1, [x0]
  414568:	ldr	x0, [sp, #64]
  41456c:	ldrsb	w0, [x0]
  414570:	sxtb	x0, w0
  414574:	lsl	x0, x0, #1
  414578:	add	x0, x1, x0
  41457c:	ldrh	w0, [x0]
  414580:	and	w0, w0, #0x400
  414584:	cmp	w0, #0x0
  414588:	b.eq	41463c <ferror@plt+0xeb9c>  // b.none
  41458c:	ldr	x0, [sp, #64]
  414590:	bl	415518 <ferror@plt+0xfa78>
  414594:	str	x0, [sp, #88]
  414598:	ldr	x0, [sp, #88]
  41459c:	cmp	x0, #0x0
  4145a0:	b.ne	414614 <ferror@plt+0xeb74>  // b.any
  4145a4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4145a8:	add	x0, x0, #0xca0
  4145ac:	ldr	w0, [x0]
  4145b0:	and	w0, w0, #0x8
  4145b4:	cmp	w0, #0x0
  4145b8:	b.eq	414608 <ferror@plt+0xeb68>  // b.none
  4145bc:	adrp	x0, 429000 <ferror@plt+0x23560>
  4145c0:	ldr	x0, [x0, #4048]
  4145c4:	ldr	x19, [x0]
  4145c8:	bl	405090 <getpid@plt>
  4145cc:	mov	w1, w0
  4145d0:	adrp	x0, 417000 <ferror@plt+0x11560>
  4145d4:	add	x4, x0, #0x418
  4145d8:	adrp	x0, 417000 <ferror@plt+0x11560>
  4145dc:	add	x3, x0, #0x2e0
  4145e0:	mov	w2, w1
  4145e4:	adrp	x0, 417000 <ferror@plt+0x11560>
  4145e8:	add	x1, x0, #0x2f0
  4145ec:	mov	x0, x19
  4145f0:	bl	405a20 <fprintf@plt>
  4145f4:	ldr	x0, [sp, #64]
  4145f8:	mov	x1, x0
  4145fc:	adrp	x0, 417000 <ferror@plt+0x11560>
  414600:	add	x0, x0, #0x430
  414604:	bl	413254 <ferror@plt+0xd7b4>
  414608:	mov	w0, #0xffffffea            	// #-22
  41460c:	str	w0, [sp, #100]
  414610:	b	414724 <ferror@plt+0xec84>
  414614:	ldr	x0, [sp, #88]
  414618:	bl	405320 <strdup@plt>
  41461c:	str	x0, [sp, #80]
  414620:	ldr	x0, [sp, #80]
  414624:	cmp	x0, #0x0
  414628:	b.eq	414710 <ferror@plt+0xec70>  // b.none
  41462c:	ldr	x0, [sp, #64]
  414630:	bl	405560 <free@plt>
  414634:	ldr	x0, [sp, #80]
  414638:	str	x0, [sp, #64]
  41463c:	ldr	x0, [sp, #56]
  414640:	ldr	x1, [x0, #32]
  414644:	ldr	x0, [sp, #56]
  414648:	ldr	x0, [x0, #40]
  41464c:	cmp	x1, x0
  414650:	b.ne	4146a8 <ferror@plt+0xec08>  // b.any
  414654:	ldr	x0, [sp, #56]
  414658:	ldr	x2, [x0, #24]
  41465c:	ldr	x0, [sp, #56]
  414660:	ldr	x0, [x0, #32]
  414664:	add	x0, x0, #0xa
  414668:	lsl	x0, x0, #4
  41466c:	mov	x1, x0
  414670:	mov	x0, x2
  414674:	bl	4052f0 <realloc@plt>
  414678:	str	x0, [sp, #72]
  41467c:	ldr	x0, [sp, #72]
  414680:	cmp	x0, #0x0
  414684:	b.eq	414718 <ferror@plt+0xec78>  // b.none
  414688:	ldr	x0, [sp, #56]
  41468c:	ldr	x1, [sp, #72]
  414690:	str	x1, [x0, #24]
  414694:	ldr	x0, [sp, #56]
  414698:	ldr	x0, [x0, #32]
  41469c:	add	x1, x0, #0xa
  4146a0:	ldr	x0, [sp, #56]
  4146a4:	str	x1, [x0, #40]
  4146a8:	ldr	x0, [sp, #56]
  4146ac:	ldr	x1, [x0, #24]
  4146b0:	ldr	x0, [sp, #56]
  4146b4:	ldr	x0, [x0, #32]
  4146b8:	lsl	x0, x0, #4
  4146bc:	add	x0, x1, x0
  4146c0:	str	x0, [sp, #104]
  4146c4:	ldr	x1, [sp, #64]
  4146c8:	ldr	x0, [sp, #104]
  4146cc:	str	x1, [x0, #8]
  4146d0:	ldr	x0, [sp, #48]
  4146d4:	bl	405320 <strdup@plt>
  4146d8:	mov	x1, x0
  4146dc:	ldr	x0, [sp, #104]
  4146e0:	str	x1, [x0]
  4146e4:	ldr	x0, [sp, #104]
  4146e8:	ldr	x0, [x0]
  4146ec:	cmp	x0, #0x0
  4146f0:	b.eq	414720 <ferror@plt+0xec80>  // b.none
  4146f4:	ldr	x0, [sp, #56]
  4146f8:	ldr	x0, [x0, #32]
  4146fc:	add	x1, x0, #0x1
  414700:	ldr	x0, [sp, #56]
  414704:	str	x1, [x0, #32]
  414708:	mov	w0, #0x0                   	// #0
  41470c:	b	414770 <ferror@plt+0xecd0>
  414710:	nop
  414714:	b	414724 <ferror@plt+0xec84>
  414718:	nop
  41471c:	b	414724 <ferror@plt+0xec84>
  414720:	nop
  414724:	ldr	x0, [sp, #104]
  414728:	cmp	x0, #0x0
  41472c:	b.eq	414764 <ferror@plt+0xecc4>  // b.none
  414730:	ldr	x0, [sp, #104]
  414734:	ldr	x0, [x0, #8]
  414738:	bl	405560 <free@plt>
  41473c:	ldr	x0, [sp, #104]
  414740:	ldr	x0, [x0]
  414744:	bl	405560 <free@plt>
  414748:	ldr	x0, [sp, #104]
  41474c:	str	xzr, [x0]
  414750:	ldr	x0, [sp, #104]
  414754:	ldr	x1, [x0]
  414758:	ldr	x0, [sp, #104]
  41475c:	str	x1, [x0, #8]
  414760:	b	41476c <ferror@plt+0xeccc>
  414764:	ldr	x0, [sp, #64]
  414768:	bl	405560 <free@plt>
  41476c:	ldr	w0, [sp, #100]
  414770:	ldr	x19, [sp, #16]
  414774:	ldp	x29, x30, [sp], #112
  414778:	ret
  41477c:	stp	x29, x30, [sp, #-64]!
  414780:	mov	x29, sp
  414784:	str	x19, [sp, #16]
  414788:	str	x0, [sp, #40]
  41478c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  414790:	add	x0, x0, #0xca0
  414794:	ldr	w0, [x0]
  414798:	and	w0, w0, #0x8
  41479c:	cmp	w0, #0x0
  4147a0:	b.eq	4147e8 <ferror@plt+0xed48>  // b.none
  4147a4:	adrp	x0, 429000 <ferror@plt+0x23560>
  4147a8:	ldr	x0, [x0, #4048]
  4147ac:	ldr	x19, [x0]
  4147b0:	bl	405090 <getpid@plt>
  4147b4:	mov	w1, w0
  4147b8:	adrp	x0, 417000 <ferror@plt+0x11560>
  4147bc:	add	x4, x0, #0x418
  4147c0:	adrp	x0, 417000 <ferror@plt+0x11560>
  4147c4:	add	x3, x0, #0x2e0
  4147c8:	mov	w2, w1
  4147cc:	adrp	x0, 417000 <ferror@plt+0x11560>
  4147d0:	add	x1, x0, #0x2f0
  4147d4:	mov	x0, x19
  4147d8:	bl	405a20 <fprintf@plt>
  4147dc:	adrp	x0, 417000 <ferror@plt+0x11560>
  4147e0:	add	x0, x0, #0x450
  4147e4:	bl	413254 <ferror@plt+0xd7b4>
  4147e8:	str	xzr, [sp, #56]
  4147ec:	b	414834 <ferror@plt+0xed94>
  4147f0:	ldr	x0, [sp, #40]
  4147f4:	ldr	x1, [x0, #24]
  4147f8:	ldr	x0, [sp, #56]
  4147fc:	lsl	x0, x0, #4
  414800:	add	x0, x1, x0
  414804:	ldr	x0, [x0]
  414808:	bl	405560 <free@plt>
  41480c:	ldr	x0, [sp, #40]
  414810:	ldr	x1, [x0, #24]
  414814:	ldr	x0, [sp, #56]
  414818:	lsl	x0, x0, #4
  41481c:	add	x0, x1, x0
  414820:	ldr	x0, [x0, #8]
  414824:	bl	405560 <free@plt>
  414828:	ldr	x0, [sp, #56]
  41482c:	add	x0, x0, #0x1
  414830:	str	x0, [sp, #56]
  414834:	ldr	x0, [sp, #40]
  414838:	ldr	x0, [x0, #32]
  41483c:	ldr	x1, [sp, #56]
  414840:	cmp	x1, x0
  414844:	b.cc	4147f0 <ferror@plt+0xed50>  // b.lo, b.ul, b.last
  414848:	ldr	x0, [sp, #40]
  41484c:	ldr	x0, [x0, #24]
  414850:	bl	405560 <free@plt>
  414854:	ldr	x0, [sp, #40]
  414858:	str	xzr, [x0, #24]
  41485c:	ldr	x0, [sp, #40]
  414860:	str	xzr, [x0, #32]
  414864:	ldr	x0, [sp, #40]
  414868:	str	xzr, [x0, #40]
  41486c:	nop
  414870:	ldr	x19, [sp, #16]
  414874:	ldp	x29, x30, [sp], #64
  414878:	ret
  41487c:	stp	x29, x30, [sp, #-48]!
  414880:	mov	x29, sp
  414884:	str	x19, [sp, #16]
  414888:	str	x0, [sp, #40]
  41488c:	ldr	x0, [sp, #40]
  414890:	ldr	x0, [x0, #32]
  414894:	cmp	x0, #0x0
  414898:	b.eq	414920 <ferror@plt+0xee80>  // b.none
  41489c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4148a0:	add	x0, x0, #0xca0
  4148a4:	ldr	w0, [x0]
  4148a8:	and	w0, w0, #0x8
  4148ac:	cmp	w0, #0x0
  4148b0:	b.eq	4148f8 <ferror@plt+0xee58>  // b.none
  4148b4:	adrp	x0, 429000 <ferror@plt+0x23560>
  4148b8:	ldr	x0, [x0, #4048]
  4148bc:	ldr	x19, [x0]
  4148c0:	bl	405090 <getpid@plt>
  4148c4:	mov	w1, w0
  4148c8:	adrp	x0, 417000 <ferror@plt+0x11560>
  4148cc:	add	x4, x0, #0x418
  4148d0:	adrp	x0, 417000 <ferror@plt+0x11560>
  4148d4:	add	x3, x0, #0x2e0
  4148d8:	mov	w2, w1
  4148dc:	adrp	x0, 417000 <ferror@plt+0x11560>
  4148e0:	add	x1, x0, #0x2f0
  4148e4:	mov	x0, x19
  4148e8:	bl	405a20 <fprintf@plt>
  4148ec:	adrp	x0, 417000 <ferror@plt+0x11560>
  4148f0:	add	x0, x0, #0x460
  4148f4:	bl	413254 <ferror@plt+0xd7b4>
  4148f8:	ldr	x0, [sp, #40]
  4148fc:	ldr	x4, [x0, #24]
  414900:	ldr	x0, [sp, #40]
  414904:	ldr	x1, [x0, #32]
  414908:	adrp	x0, 413000 <ferror@plt+0xd560>
  41490c:	add	x3, x0, #0x4a4
  414910:	mov	x2, #0x10                  	// #16
  414914:	mov	x0, x4
  414918:	bl	404f20 <qsort@plt>
  41491c:	b	414924 <ferror@plt+0xee84>
  414920:	nop
  414924:	ldr	x19, [sp, #16]
  414928:	ldp	x29, x30, [sp], #48
  41492c:	ret
  414930:	stp	x29, x30, [sp, #-80]!
  414934:	mov	x29, sp
  414938:	str	x19, [sp, #16]
  41493c:	str	x0, [sp, #40]
  414940:	str	x1, [sp, #32]
  414944:	stp	xzr, xzr, [sp, #48]
  414948:	ldr	x0, [sp, #32]
  41494c:	str	x0, [sp, #48]
  414950:	ldr	x0, [sp, #40]
  414954:	cmp	x0, #0x0
  414958:	b.eq	414978 <ferror@plt+0xeed8>  // b.none
  41495c:	ldr	x0, [sp, #32]
  414960:	cmp	x0, #0x0
  414964:	b.eq	414978 <ferror@plt+0xeed8>  // b.none
  414968:	ldr	x0, [sp, #32]
  41496c:	ldrsb	w0, [x0]
  414970:	cmp	w0, #0x0
  414974:	b.ne	414980 <ferror@plt+0xeee0>  // b.any
  414978:	mov	x0, #0x0                   	// #0
  41497c:	b	414a84 <ferror@plt+0xefe4>
  414980:	ldr	x0, [sp, #40]
  414984:	ldrb	w0, [x0, #52]
  414988:	and	w0, w0, #0x4
  41498c:	and	w0, w0, #0xff
  414990:	cmp	w0, #0x0
  414994:	b.ne	4149b8 <ferror@plt+0xef18>  // b.any
  414998:	ldr	x0, [sp, #40]
  41499c:	bl	414b4c <ferror@plt+0xf0ac>
  4149a0:	str	w0, [sp, #76]
  4149a4:	ldr	w0, [sp, #76]
  4149a8:	cmp	w0, #0x0
  4149ac:	b.eq	4149b8 <ferror@plt+0xef18>  // b.none
  4149b0:	mov	x0, #0x0                   	// #0
  4149b4:	b	414a84 <ferror@plt+0xefe4>
  4149b8:	ldr	x0, [sp, #40]
  4149bc:	ldr	x0, [x0, #32]
  4149c0:	cmp	x0, #0x0
  4149c4:	b.ne	4149d0 <ferror@plt+0xef30>  // b.any
  4149c8:	mov	x0, #0x0                   	// #0
  4149cc:	b	414a84 <ferror@plt+0xefe4>
  4149d0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4149d4:	add	x0, x0, #0xca0
  4149d8:	ldr	w0, [x0]
  4149dc:	and	w0, w0, #0x8
  4149e0:	cmp	w0, #0x0
  4149e4:	b.eq	414a30 <ferror@plt+0xef90>  // b.none
  4149e8:	adrp	x0, 429000 <ferror@plt+0x23560>
  4149ec:	ldr	x0, [x0, #4048]
  4149f0:	ldr	x19, [x0]
  4149f4:	bl	405090 <getpid@plt>
  4149f8:	mov	w1, w0
  4149fc:	adrp	x0, 417000 <ferror@plt+0x11560>
  414a00:	add	x4, x0, #0x418
  414a04:	adrp	x0, 417000 <ferror@plt+0x11560>
  414a08:	add	x3, x0, #0x2e0
  414a0c:	mov	w2, w1
  414a10:	adrp	x0, 417000 <ferror@plt+0x11560>
  414a14:	add	x1, x0, #0x2f0
  414a18:	mov	x0, x19
  414a1c:	bl	405a20 <fprintf@plt>
  414a20:	ldr	x1, [sp, #32]
  414a24:	adrp	x0, 417000 <ferror@plt+0x11560>
  414a28:	add	x0, x0, #0x470
  414a2c:	bl	413254 <ferror@plt+0xd7b4>
  414a30:	ldr	x0, [sp, #40]
  414a34:	ldr	x1, [x0, #24]
  414a38:	ldr	x0, [sp, #40]
  414a3c:	ldr	x2, [x0, #32]
  414a40:	add	x5, sp, #0x30
  414a44:	adrp	x0, 413000 <ferror@plt+0xd560>
  414a48:	add	x4, x0, #0x4a4
  414a4c:	mov	x3, #0x10                  	// #16
  414a50:	mov	x0, x5
  414a54:	bl	4052b0 <bsearch@plt>
  414a58:	str	x0, [sp, #64]
  414a5c:	ldr	x0, [sp, #64]
  414a60:	cmp	x0, #0x0
  414a64:	b.eq	414a80 <ferror@plt+0xefe0>  // b.none
  414a68:	ldr	x0, [sp, #64]
  414a6c:	ldr	x0, [x0, #8]
  414a70:	cmp	x0, #0x0
  414a74:	b.eq	414a80 <ferror@plt+0xefe0>  // b.none
  414a78:	ldr	x0, [sp, #64]
  414a7c:	b	414a84 <ferror@plt+0xefe4>
  414a80:	mov	x0, #0x0                   	// #0
  414a84:	ldr	x19, [sp, #16]
  414a88:	ldp	x29, x30, [sp], #80
  414a8c:	ret
  414a90:	mov	x12, #0x1030                	// #4144
  414a94:	sub	sp, sp, x12
  414a98:	stp	x29, x30, [sp]
  414a9c:	mov	x29, sp
  414aa0:	str	x0, [sp, #24]
  414aa4:	mov	w0, #0xfffffffe            	// #-2
  414aa8:	str	w0, [sp, #4140]
  414aac:	adrp	x0, 417000 <ferror@plt+0x11560>
  414ab0:	add	x0, x0, #0x480
  414ab4:	bl	405940 <getenv@plt>
  414ab8:	mov	x1, x0
  414abc:	ldr	x0, [sp, #24]
  414ac0:	str	x1, [x0, #8]
  414ac4:	add	x0, sp, #0x20
  414ac8:	mov	x1, #0x1000                	// #4096
  414acc:	bl	413ffc <ferror@plt+0xe55c>
  414ad0:	str	x0, [sp, #4128]
  414ad4:	ldr	x0, [sp, #4128]
  414ad8:	cmp	x0, #0x0
  414adc:	b.eq	414af0 <ferror@plt+0xf050>  // b.none
  414ae0:	ldr	x1, [sp, #4128]
  414ae4:	ldr	x0, [sp, #24]
  414ae8:	bl	413ac8 <ferror@plt+0xe028>
  414aec:	str	w0, [sp, #4140]
  414af0:	ldr	w0, [sp, #4140]
  414af4:	cmn	w0, #0x1
  414af8:	b.eq	414b14 <ferror@plt+0xf074>  // b.none
  414afc:	ldr	w0, [sp, #4140]
  414b00:	cmn	w0, #0xd
  414b04:	b.eq	414b14 <ferror@plt+0xf074>  // b.none
  414b08:	ldr	w0, [sp, #4140]
  414b0c:	cmn	w0, #0x2
  414b10:	b.ne	414b28 <ferror@plt+0xf088>  // b.any
  414b14:	adrp	x0, 417000 <ferror@plt+0x11560>
  414b18:	add	x1, x0, #0x488
  414b1c:	ldr	x0, [sp, #24]
  414b20:	bl	413ac8 <ferror@plt+0xe028>
  414b24:	str	w0, [sp, #4140]
  414b28:	ldr	x0, [sp, #24]
  414b2c:	ldrb	w1, [x0, #52]
  414b30:	orr	w1, w1, #0x8
  414b34:	strb	w1, [x0, #52]
  414b38:	ldr	w0, [sp, #4140]
  414b3c:	ldp	x29, x30, [sp]
  414b40:	mov	x12, #0x1030                	// #4144
  414b44:	add	sp, sp, x12
  414b48:	ret
  414b4c:	mov	x12, #0x2160                	// #8544
  414b50:	sub	sp, sp, x12
  414b54:	stp	x29, x30, [sp]
  414b58:	mov	x29, sp
  414b5c:	str	x19, [sp, #16]
  414b60:	str	x0, [sp, #40]
  414b64:	str	wzr, [sp, #8540]
  414b68:	str	xzr, [sp, #8528]
  414b6c:	ldr	x0, [sp, #40]
  414b70:	ldrb	w0, [x0, #52]
  414b74:	and	w0, w0, #0x8
  414b78:	and	w0, w0, #0xff
  414b7c:	cmp	w0, #0x0
  414b80:	b.ne	414b90 <ferror@plt+0xf0f0>  // b.any
  414b84:	ldr	x0, [sp, #40]
  414b88:	bl	414a90 <ferror@plt+0xeff0>
  414b8c:	str	w0, [sp, #8540]
  414b90:	ldr	x0, [sp, #40]
  414b94:	ldrb	w1, [x0, #52]
  414b98:	orr	w1, w1, #0x4
  414b9c:	strb	w1, [x0, #52]
  414ba0:	ldr	w0, [sp, #8540]
  414ba4:	cmp	w0, #0x0
  414ba8:	b.ne	414d84 <ferror@plt+0xf2e4>  // b.any
  414bac:	ldr	x0, [sp, #40]
  414bb0:	ldr	x0, [x0, #16]
  414bb4:	cmp	x0, #0x0
  414bb8:	b.eq	414d84 <ferror@plt+0xf2e4>  // b.none
  414bbc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  414bc0:	add	x0, x0, #0xca0
  414bc4:	ldr	w0, [x0]
  414bc8:	and	w0, w0, #0x8
  414bcc:	cmp	w0, #0x0
  414bd0:	b.eq	414c24 <ferror@plt+0xf184>  // b.none
  414bd4:	adrp	x0, 429000 <ferror@plt+0x23560>
  414bd8:	ldr	x0, [x0, #4048]
  414bdc:	ldr	x19, [x0]
  414be0:	bl	405090 <getpid@plt>
  414be4:	mov	w1, w0
  414be8:	adrp	x0, 417000 <ferror@plt+0x11560>
  414bec:	add	x4, x0, #0x418
  414bf0:	adrp	x0, 417000 <ferror@plt+0x11560>
  414bf4:	add	x3, x0, #0x2e0
  414bf8:	mov	w2, w1
  414bfc:	adrp	x0, 417000 <ferror@plt+0x11560>
  414c00:	add	x1, x0, #0x2f0
  414c04:	mov	x0, x19
  414c08:	bl	405a20 <fprintf@plt>
  414c0c:	ldr	x0, [sp, #40]
  414c10:	ldr	x0, [x0, #16]
  414c14:	mov	x1, x0
  414c18:	adrp	x0, 417000 <ferror@plt+0x11560>
  414c1c:	add	x0, x0, #0x4a0
  414c20:	bl	413254 <ferror@plt+0xd7b4>
  414c24:	ldr	x0, [sp, #40]
  414c28:	ldr	x2, [x0, #16]
  414c2c:	adrp	x0, 417000 <ferror@plt+0x11560>
  414c30:	add	x1, x0, #0x4b8
  414c34:	mov	x0, x2
  414c38:	bl	4050b0 <fopen@plt>
  414c3c:	str	x0, [sp, #8528]
  414c40:	ldr	x0, [sp, #8528]
  414c44:	cmp	x0, #0x0
  414c48:	b.ne	414d64 <ferror@plt+0xf2c4>  // b.any
  414c4c:	bl	405920 <__errno_location@plt>
  414c50:	ldr	w0, [x0]
  414c54:	neg	w0, w0
  414c58:	str	w0, [sp, #8540]
  414c5c:	b	414d90 <ferror@plt+0xf2f0>
  414c60:	add	x0, sp, #0x148
  414c64:	mov	w1, #0xa                   	// #10
  414c68:	bl	405640 <strchr@plt>
  414c6c:	str	x0, [sp, #8520]
  414c70:	ldr	x0, [sp, #8520]
  414c74:	cmp	x0, #0x0
  414c78:	b.ne	414cbc <ferror@plt+0xf21c>  // b.any
  414c7c:	ldr	x0, [sp, #8528]
  414c80:	bl	405470 <feof@plt>
  414c84:	cmp	w0, #0x0
  414c88:	b.eq	414ca8 <ferror@plt+0xf208>  // b.none
  414c8c:	add	x0, sp, #0x148
  414c90:	bl	404c40 <strlen@plt>
  414c94:	mov	x1, x0
  414c98:	add	x0, sp, #0x148
  414c9c:	add	x0, x0, x1
  414ca0:	str	x0, [sp, #8520]
  414ca4:	b	414cbc <ferror@plt+0xf21c>
  414ca8:	bl	405920 <__errno_location@plt>
  414cac:	ldr	w0, [x0]
  414cb0:	neg	w0, w0
  414cb4:	str	w0, [sp, #8540]
  414cb8:	b	414d90 <ferror@plt+0xf2f0>
  414cbc:	ldr	x0, [sp, #8520]
  414cc0:	strb	wzr, [x0]
  414cc4:	add	x0, sp, #0x148
  414cc8:	bl	413200 <ferror@plt+0xd760>
  414ccc:	str	x0, [sp, #8520]
  414cd0:	ldr	x0, [sp, #8520]
  414cd4:	ldrsb	w0, [x0]
  414cd8:	cmp	w0, #0x0
  414cdc:	b.eq	414d64 <ferror@plt+0xf2c4>  // b.none
  414ce0:	ldr	x0, [sp, #8520]
  414ce4:	ldrsb	w0, [x0]
  414ce8:	cmp	w0, #0x23
  414cec:	b.ne	414cf4 <ferror@plt+0xf254>  // b.any
  414cf0:	b	414d64 <ferror@plt+0xf2c4>
  414cf4:	add	x1, sp, #0x38
  414cf8:	add	x0, sp, #0xc0
  414cfc:	mov	x3, x1
  414d00:	mov	x2, x0
  414d04:	adrp	x0, 417000 <ferror@plt+0x11560>
  414d08:	add	x1, x0, #0x4c0
  414d0c:	ldr	x0, [sp, #8520]
  414d10:	bl	405830 <__isoc99_sscanf@plt>
  414d14:	str	w0, [sp, #8540]
  414d18:	ldr	w0, [sp, #8540]
  414d1c:	cmp	w0, #0x2
  414d20:	b.ne	414d64 <ferror@plt+0xf2c4>  // b.any
  414d24:	ldrsb	w0, [sp, #192]
  414d28:	cmp	w0, #0x0
  414d2c:	b.eq	414d64 <ferror@plt+0xf2c4>  // b.none
  414d30:	ldrsb	w0, [sp, #56]
  414d34:	cmp	w0, #0x0
  414d38:	b.eq	414d64 <ferror@plt+0xf2c4>  // b.none
  414d3c:	add	x1, sp, #0x38
  414d40:	add	x0, sp, #0xc0
  414d44:	mov	x2, x1
  414d48:	mov	x1, x0
  414d4c:	ldr	x0, [sp, #40]
  414d50:	bl	414464 <ferror@plt+0xe9c4>
  414d54:	str	w0, [sp, #8540]
  414d58:	ldr	w0, [sp, #8540]
  414d5c:	cmp	w0, #0x0
  414d60:	b.ne	414d8c <ferror@plt+0xf2ec>  // b.any
  414d64:	add	x0, sp, #0x148
  414d68:	ldr	x2, [sp, #8528]
  414d6c:	mov	w1, #0x2000                	// #8192
  414d70:	bl	405a30 <fgets@plt>
  414d74:	cmp	x0, #0x0
  414d78:	b.ne	414c60 <ferror@plt+0xf1c0>  // b.any
  414d7c:	str	wzr, [sp, #8540]
  414d80:	b	414d90 <ferror@plt+0xf2f0>
  414d84:	nop
  414d88:	b	414d90 <ferror@plt+0xf2f0>
  414d8c:	nop
  414d90:	ldr	x0, [sp, #8528]
  414d94:	cmp	x0, #0x0
  414d98:	b.eq	414da4 <ferror@plt+0xf304>  // b.none
  414d9c:	ldr	x0, [sp, #8528]
  414da0:	bl	405060 <fclose@plt>
  414da4:	ldr	x0, [sp, #40]
  414da8:	bl	41487c <ferror@plt+0xeddc>
  414dac:	ldr	w0, [sp, #8540]
  414db0:	ldr	x19, [sp, #16]
  414db4:	ldp	x29, x30, [sp]
  414db8:	mov	x12, #0x2160                	// #8544
  414dbc:	add	sp, sp, x12
  414dc0:	ret
  414dc4:	stp	x29, x30, [sp, #-48]!
  414dc8:	mov	x29, sp
  414dcc:	str	x19, [sp, #16]
  414dd0:	adrp	x0, 417000 <ferror@plt+0x11560>
  414dd4:	add	x0, x0, #0x4d8
  414dd8:	bl	405940 <getenv@plt>
  414ddc:	str	x0, [sp, #40]
  414de0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  414de4:	add	x0, x0, #0xca0
  414de8:	ldr	w0, [x0]
  414dec:	and	w0, w0, #0x2
  414df0:	cmp	w0, #0x0
  414df4:	b.ne	414e34 <ferror@plt+0xf394>  // b.any
  414df8:	ldr	x0, [sp, #40]
  414dfc:	cmp	x0, #0x0
  414e00:	b.eq	414e28 <ferror@plt+0xf388>  // b.none
  414e04:	ldr	x1, [sp, #40]
  414e08:	adrp	x0, 417000 <ferror@plt+0x11560>
  414e0c:	add	x0, x0, #0x1a0
  414e10:	bl	413320 <ferror@plt+0xd880>
  414e14:	mov	w1, w0
  414e18:	adrp	x0, 42a000 <ferror@plt+0x24560>
  414e1c:	add	x0, x0, #0xca0
  414e20:	str	w1, [x0]
  414e24:	b	414e34 <ferror@plt+0xf394>
  414e28:	adrp	x0, 42a000 <ferror@plt+0x24560>
  414e2c:	add	x0, x0, #0xca0
  414e30:	str	wzr, [x0]
  414e34:	adrp	x0, 42a000 <ferror@plt+0x24560>
  414e38:	add	x0, x0, #0xca0
  414e3c:	ldr	w0, [x0]
  414e40:	cmp	w0, #0x0
  414e44:	b.eq	414ebc <ferror@plt+0xf41c>  // b.none
  414e48:	bl	404ec0 <getuid@plt>
  414e4c:	mov	w19, w0
  414e50:	bl	404db0 <geteuid@plt>
  414e54:	cmp	w19, w0
  414e58:	b.ne	414e70 <ferror@plt+0xf3d0>  // b.any
  414e5c:	bl	405580 <getgid@plt>
  414e60:	mov	w19, w0
  414e64:	bl	404d70 <getegid@plt>
  414e68:	cmp	w19, w0
  414e6c:	b.eq	414ebc <ferror@plt+0xf41c>  // b.none
  414e70:	adrp	x0, 42a000 <ferror@plt+0x24560>
  414e74:	add	x0, x0, #0xca0
  414e78:	ldr	w0, [x0]
  414e7c:	orr	w1, w0, #0x1000000
  414e80:	adrp	x0, 42a000 <ferror@plt+0x24560>
  414e84:	add	x0, x0, #0xca0
  414e88:	str	w1, [x0]
  414e8c:	adrp	x0, 429000 <ferror@plt+0x23560>
  414e90:	ldr	x0, [x0, #4048]
  414e94:	ldr	x19, [x0]
  414e98:	bl	405090 <getpid@plt>
  414e9c:	mov	w1, w0
  414ea0:	adrp	x0, 417000 <ferror@plt+0x11560>
  414ea4:	add	x3, x0, #0x2e0
  414ea8:	mov	w2, w1
  414eac:	adrp	x0, 417000 <ferror@plt+0x11560>
  414eb0:	add	x1, x0, #0x4f0
  414eb4:	mov	x0, x19
  414eb8:	bl	405a20 <fprintf@plt>
  414ebc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  414ec0:	add	x0, x0, #0xca0
  414ec4:	ldr	w0, [x0]
  414ec8:	orr	w1, w0, #0x2
  414ecc:	adrp	x0, 42a000 <ferror@plt+0x24560>
  414ed0:	add	x0, x0, #0xca0
  414ed4:	str	w1, [x0]
  414ed8:	nop
  414edc:	ldr	x19, [sp, #16]
  414ee0:	ldp	x29, x30, [sp], #48
  414ee4:	ret
  414ee8:	stp	x29, x30, [sp, #-48]!
  414eec:	mov	x29, sp
  414ef0:	str	x19, [sp, #16]
  414ef4:	mov	w0, #0xffffffff            	// #-1
  414ef8:	str	w0, [sp, #44]
  414efc:	add	x0, sp, #0x28
  414f00:	mov	x2, x0
  414f04:	mov	w1, #0x1                   	// #1
  414f08:	mov	x0, #0x0                   	// #0
  414f0c:	bl	404d20 <setupterm@plt>
  414f10:	cmp	w0, #0x0
  414f14:	b.ne	414f34 <ferror@plt+0xf494>  // b.any
  414f18:	ldr	w0, [sp, #40]
  414f1c:	cmp	w0, #0x1
  414f20:	b.ne	414f34 <ferror@plt+0xf494>  // b.any
  414f24:	adrp	x0, 417000 <ferror@plt+0x11560>
  414f28:	add	x0, x0, #0x530
  414f2c:	bl	4059b0 <tigetnum@plt>
  414f30:	str	w0, [sp, #44]
  414f34:	ldr	w0, [sp, #44]
  414f38:	cmp	w0, #0x1
  414f3c:	b.le	414fa8 <ferror@plt+0xf508>
  414f40:	adrp	x0, 42a000 <ferror@plt+0x24560>
  414f44:	add	x0, x0, #0xca0
  414f48:	ldr	w0, [x0]
  414f4c:	and	w0, w0, #0x4
  414f50:	cmp	w0, #0x0
  414f54:	b.eq	414fa0 <ferror@plt+0xf500>  // b.none
  414f58:	adrp	x0, 429000 <ferror@plt+0x23560>
  414f5c:	ldr	x0, [x0, #4048]
  414f60:	ldr	x19, [x0]
  414f64:	bl	405090 <getpid@plt>
  414f68:	mov	w1, w0
  414f6c:	adrp	x0, 417000 <ferror@plt+0x11560>
  414f70:	add	x4, x0, #0x2d8
  414f74:	adrp	x0, 417000 <ferror@plt+0x11560>
  414f78:	add	x3, x0, #0x2e0
  414f7c:	mov	w2, w1
  414f80:	adrp	x0, 417000 <ferror@plt+0x11560>
  414f84:	add	x1, x0, #0x2f0
  414f88:	mov	x0, x19
  414f8c:	bl	405a20 <fprintf@plt>
  414f90:	ldr	w1, [sp, #44]
  414f94:	adrp	x0, 417000 <ferror@plt+0x11560>
  414f98:	add	x0, x0, #0x538
  414f9c:	bl	413254 <ferror@plt+0xd7b4>
  414fa0:	mov	w0, #0x1                   	// #1
  414fa4:	b	415008 <ferror@plt+0xf568>
  414fa8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  414fac:	add	x0, x0, #0xca0
  414fb0:	ldr	w0, [x0]
  414fb4:	and	w0, w0, #0x4
  414fb8:	cmp	w0, #0x0
  414fbc:	b.eq	415004 <ferror@plt+0xf564>  // b.none
  414fc0:	adrp	x0, 429000 <ferror@plt+0x23560>
  414fc4:	ldr	x0, [x0, #4048]
  414fc8:	ldr	x19, [x0]
  414fcc:	bl	405090 <getpid@plt>
  414fd0:	mov	w1, w0
  414fd4:	adrp	x0, 417000 <ferror@plt+0x11560>
  414fd8:	add	x4, x0, #0x2d8
  414fdc:	adrp	x0, 417000 <ferror@plt+0x11560>
  414fe0:	add	x3, x0, #0x2e0
  414fe4:	mov	w2, w1
  414fe8:	adrp	x0, 417000 <ferror@plt+0x11560>
  414fec:	add	x1, x0, #0x2f0
  414ff0:	mov	x0, x19
  414ff4:	bl	405a20 <fprintf@plt>
  414ff8:	adrp	x0, 417000 <ferror@plt+0x11560>
  414ffc:	add	x0, x0, #0x560
  415000:	bl	413254 <ferror@plt+0xd7b4>
  415004:	mov	w0, #0x0                   	// #0
  415008:	ldr	x19, [sp, #16]
  41500c:	ldp	x29, x30, [sp], #48
  415010:	ret
  415014:	stp	x29, x30, [sp, #-64]!
  415018:	mov	x29, sp
  41501c:	str	w0, [sp, #28]
  415020:	str	x1, [sp, #16]
  415024:	mov	w0, #0xffffffff            	// #-1
  415028:	str	w0, [sp, #60]
  41502c:	adrp	x0, 42a000 <ferror@plt+0x24560>
  415030:	add	x0, x0, #0xca8
  415034:	str	x0, [sp, #48]
  415038:	ldr	x0, [sp, #48]
  41503c:	ldr	x1, [sp, #16]
  415040:	str	x1, [x0]
  415044:	bl	414dc4 <ferror@plt+0xf324>
  415048:	ldr	w0, [sp, #28]
  41504c:	cmp	w0, #0x2
  415050:	b.eq	415074 <ferror@plt+0xf5d4>  // b.none
  415054:	mov	w0, #0x1                   	// #1
  415058:	bl	405780 <isatty@plt>
  41505c:	cmp	w0, #0x0
  415060:	b.ne	415074 <ferror@plt+0xf5d4>  // b.any
  415064:	ldr	x0, [sp, #48]
  415068:	mov	w1, #0x1                   	// #1
  41506c:	str	w1, [x0, #48]
  415070:	b	415080 <ferror@plt+0xf5e0>
  415074:	ldr	x0, [sp, #48]
  415078:	ldr	w1, [sp, #28]
  41507c:	str	w1, [x0, #48]
  415080:	ldr	x0, [sp, #48]
  415084:	ldr	w0, [x0, #48]
  415088:	cmp	w0, #0x3
  41508c:	b.ne	415104 <ferror@plt+0xf664>  // b.any
  415090:	bl	414ee8 <ferror@plt+0xf448>
  415094:	str	w0, [sp, #60]
  415098:	ldr	w0, [sp, #60]
  41509c:	cmp	w0, #0x0
  4150a0:	b.eq	415104 <ferror@plt+0xf664>  // b.none
  4150a4:	ldr	x0, [sp, #48]
  4150a8:	bl	414a90 <ferror@plt+0xeff0>
  4150ac:	str	w0, [sp, #44]
  4150b0:	ldr	w0, [sp, #44]
  4150b4:	cmp	w0, #0x0
  4150b8:	b.eq	4150c8 <ferror@plt+0xf628>  // b.none
  4150bc:	ldr	x0, [sp, #48]
  4150c0:	str	wzr, [x0, #48]
  4150c4:	b	415104 <ferror@plt+0xf664>
  4150c8:	ldr	x0, [sp, #48]
  4150cc:	ldr	w1, [x0, #56]
  4150d0:	ldr	x0, [sp, #48]
  4150d4:	ldr	w0, [x0, #60]
  4150d8:	cmp	w1, w0
  4150dc:	b.le	4150f0 <ferror@plt+0xf650>
  4150e0:	ldr	x0, [sp, #48]
  4150e4:	mov	w1, #0x1                   	// #1
  4150e8:	str	w1, [x0, #48]
  4150ec:	b	4150f8 <ferror@plt+0xf658>
  4150f0:	ldr	x0, [sp, #48]
  4150f4:	str	wzr, [x0, #48]
  4150f8:	adrp	x0, 413000 <ferror@plt+0xd560>
  4150fc:	add	x0, x0, #0xfdc
  415100:	bl	415618 <ferror@plt+0xfb78>
  415104:	ldr	x0, [sp, #48]
  415108:	ldr	w0, [x0, #48]
  41510c:	cmp	w0, #0x0
  415110:	b.eq	415120 <ferror@plt+0xf680>  // b.none
  415114:	cmp	w0, #0x2
  415118:	b.eq	41515c <ferror@plt+0xf6bc>  // b.none
  41511c:	b	415170 <ferror@plt+0xf6d0>
  415120:	ldr	w0, [sp, #60]
  415124:	cmn	w0, #0x1
  415128:	b.ne	41513c <ferror@plt+0xf69c>  // b.any
  41512c:	bl	414ee8 <ferror@plt+0xf448>
  415130:	and	w0, w0, #0x1
  415134:	and	w2, w0, #0xff
  415138:	b	415148 <ferror@plt+0xf6a8>
  41513c:	ldr	w0, [sp, #60]
  415140:	and	w0, w0, #0x1
  415144:	and	w2, w0, #0xff
  415148:	ldr	x1, [sp, #48]
  41514c:	ldrb	w0, [x1, #52]
  415150:	bfxil	w0, w2, #0, #1
  415154:	strb	w0, [x1, #52]
  415158:	b	415180 <ferror@plt+0xf6e0>
  41515c:	ldr	x0, [sp, #48]
  415160:	ldrb	w1, [x0, #52]
  415164:	orr	w1, w1, #0x1
  415168:	strb	w1, [x0, #52]
  41516c:	b	415180 <ferror@plt+0xf6e0>
  415170:	ldr	x0, [sp, #48]
  415174:	ldrb	w1, [x0, #52]
  415178:	and	w1, w1, #0xfffffffe
  41517c:	strb	w1, [x0, #52]
  415180:	adrp	x0, 42a000 <ferror@plt+0x24560>
  415184:	add	x0, x0, #0xca0
  415188:	ldr	w0, [x0]
  41518c:	and	w0, w0, #0x4
  415190:	cmp	w0, #0x0
  415194:	b.eq	4151a0 <ferror@plt+0xf700>  // b.none
  415198:	ldr	x0, [sp, #48]
  41519c:	bl	41355c <ferror@plt+0xdabc>
  4151a0:	ldr	x0, [sp, #48]
  4151a4:	ldrb	w0, [x0, #52]
  4151a8:	ubfx	x0, x0, #0, #1
  4151ac:	and	w0, w0, #0xff
  4151b0:	ldp	x29, x30, [sp], #64
  4151b4:	ret
  4151b8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4151bc:	add	x0, x0, #0xca8
  4151c0:	ldrb	w1, [x0, #52]
  4151c4:	orr	w1, w1, #0x2
  4151c8:	strb	w1, [x0, #52]
  4151cc:	nop
  4151d0:	ret
  4151d4:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4151d8:	add	x0, x0, #0xca8
  4151dc:	ldrb	w1, [x0, #52]
  4151e0:	and	w1, w1, #0xfffffffd
  4151e4:	strb	w1, [x0, #52]
  4151e8:	nop
  4151ec:	ret
  4151f0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4151f4:	add	x0, x0, #0xca8
  4151f8:	ldrb	w0, [x0, #52]
  4151fc:	ubfx	x0, x0, #0, #1
  415200:	and	w0, w0, #0xff
  415204:	ret
  415208:	adrp	x0, 42a000 <ferror@plt+0x24560>
  41520c:	add	x0, x0, #0xca8
  415210:	ldr	w0, [x0, #48]
  415214:	ret
  415218:	stp	x29, x30, [sp, #-32]!
  41521c:	mov	x29, sp
  415220:	str	x0, [sp, #24]
  415224:	str	x1, [sp, #16]
  415228:	adrp	x0, 42a000 <ferror@plt+0x24560>
  41522c:	add	x0, x0, #0xca8
  415230:	ldrb	w0, [x0, #52]
  415234:	and	w0, w0, #0x2
  415238:	and	w0, w0, #0xff
  41523c:	cmp	w0, #0x0
  415240:	b.ne	415278 <ferror@plt+0xf7d8>  // b.any
  415244:	adrp	x0, 42a000 <ferror@plt+0x24560>
  415248:	add	x0, x0, #0xca8
  41524c:	ldrb	w0, [x0, #52]
  415250:	and	w0, w0, #0x1
  415254:	and	w0, w0, #0xff
  415258:	cmp	w0, #0x0
  41525c:	b.eq	415278 <ferror@plt+0xf7d8>  // b.none
  415260:	ldr	x0, [sp, #24]
  415264:	cmp	x0, #0x0
  415268:	b.eq	415278 <ferror@plt+0xf7d8>  // b.none
  41526c:	ldr	x1, [sp, #16]
  415270:	ldr	x0, [sp, #24]
  415274:	bl	404c80 <fputs@plt>
  415278:	nop
  41527c:	ldp	x29, x30, [sp], #32
  415280:	ret
  415284:	stp	x29, x30, [sp, #-48]!
  415288:	mov	x29, sp
  41528c:	str	x0, [sp, #24]
  415290:	str	x1, [sp, #16]
  415294:	adrp	x0, 42a000 <ferror@plt+0x24560>
  415298:	add	x0, x0, #0xca8
  41529c:	ldrb	w0, [x0, #52]
  4152a0:	and	w0, w0, #0x2
  4152a4:	and	w0, w0, #0xff
  4152a8:	cmp	w0, #0x0
  4152ac:	b.ne	4152cc <ferror@plt+0xf82c>  // b.any
  4152b0:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4152b4:	add	x0, x0, #0xca8
  4152b8:	ldrb	w0, [x0, #52]
  4152bc:	and	w0, w0, #0x1
  4152c0:	and	w0, w0, #0xff
  4152c4:	cmp	w0, #0x0
  4152c8:	b.ne	4152d4 <ferror@plt+0xf834>  // b.any
  4152cc:	mov	x0, #0x0                   	// #0
  4152d0:	b	415314 <ferror@plt+0xf874>
  4152d4:	ldr	x1, [sp, #24]
  4152d8:	adrp	x0, 42a000 <ferror@plt+0x24560>
  4152dc:	add	x0, x0, #0xca8
  4152e0:	bl	414930 <ferror@plt+0xee90>
  4152e4:	str	x0, [sp, #40]
  4152e8:	ldr	x0, [sp, #40]
  4152ec:	cmp	x0, #0x0
  4152f0:	b.eq	415310 <ferror@plt+0xf870>  // b.none
  4152f4:	ldr	x0, [sp, #40]
  4152f8:	ldr	x0, [x0, #8]
  4152fc:	cmp	x0, #0x0
  415300:	b.eq	415310 <ferror@plt+0xf870>  // b.none
  415304:	ldr	x0, [sp, #40]
  415308:	ldr	x0, [x0, #8]
  41530c:	b	415314 <ferror@plt+0xf874>
  415310:	ldr	x0, [sp, #16]
  415314:	ldp	x29, x30, [sp], #48
  415318:	ret
  41531c:	stp	x29, x30, [sp, #-64]!
  415320:	mov	x29, sp
  415324:	str	x0, [sp, #40]
  415328:	str	x1, [sp, #32]
  41532c:	str	x2, [sp, #24]
  415330:	ldr	x1, [sp, #32]
  415334:	ldr	x0, [sp, #40]
  415338:	bl	415284 <ferror@plt+0xf7e4>
  41533c:	str	x0, [sp, #56]
  415340:	ldr	x0, [sp, #56]
  415344:	cmp	x0, #0x0
  415348:	b.eq	41535c <ferror@plt+0xf8bc>  // b.none
  41534c:	ldr	x1, [sp, #24]
  415350:	ldr	x0, [sp, #56]
  415354:	bl	415218 <ferror@plt+0xf778>
  415358:	b	415360 <ferror@plt+0xf8c0>
  41535c:	nop
  415360:	ldp	x29, x30, [sp], #64
  415364:	ret
  415368:	stp	x29, x30, [sp, #-32]!
  41536c:	mov	x29, sp
  415370:	str	x0, [sp, #24]
  415374:	adrp	x0, 42a000 <ferror@plt+0x24560>
  415378:	add	x0, x0, #0xca8
  41537c:	ldrb	w0, [x0, #52]
  415380:	and	w0, w0, #0x2
  415384:	and	w0, w0, #0xff
  415388:	cmp	w0, #0x0
  41538c:	b.ne	4153c4 <ferror@plt+0xf924>  // b.any
  415390:	adrp	x0, 42a000 <ferror@plt+0x24560>
  415394:	add	x0, x0, #0xca8
  415398:	ldrb	w0, [x0, #52]
  41539c:	and	w0, w0, #0x1
  4153a0:	and	w0, w0, #0xff
  4153a4:	cmp	w0, #0x0
  4153a8:	b.eq	4153c4 <ferror@plt+0xf924>  // b.none
  4153ac:	ldr	x3, [sp, #24]
  4153b0:	mov	x2, #0x4                   	// #4
  4153b4:	mov	x1, #0x1                   	// #1
  4153b8:	adrp	x0, 417000 <ferror@plt+0x11560>
  4153bc:	add	x0, x0, #0x588
  4153c0:	bl	4056b0 <fwrite@plt>
  4153c4:	nop
  4153c8:	ldp	x29, x30, [sp], #32
  4153cc:	ret
  4153d0:	stp	x29, x30, [sp, #-48]!
  4153d4:	mov	x29, sp
  4153d8:	str	x0, [sp, #24]
  4153dc:	ldr	x0, [sp, #24]
  4153e0:	cmp	x0, #0x0
  4153e4:	b.eq	4153f8 <ferror@plt+0xf958>  // b.none
  4153e8:	ldr	x0, [sp, #24]
  4153ec:	ldrsb	w0, [x0]
  4153f0:	cmp	w0, #0x0
  4153f4:	b.ne	415400 <ferror@plt+0xf960>  // b.any
  4153f8:	mov	w0, #0xffffffea            	// #-22
  4153fc:	b	415450 <ferror@plt+0xf9b0>
  415400:	str	xzr, [sp, #40]
  415404:	b	415440 <ferror@plt+0xf9a0>
  415408:	adrp	x0, 42a000 <ferror@plt+0x24560>
  41540c:	add	x0, x0, #0xa10
  415410:	ldr	x1, [sp, #40]
  415414:	ldr	x0, [x0, x1, lsl #3]
  415418:	mov	x1, x0
  41541c:	ldr	x0, [sp, #24]
  415420:	bl	4052c0 <strcasecmp@plt>
  415424:	cmp	w0, #0x0
  415428:	b.ne	415434 <ferror@plt+0xf994>  // b.any
  41542c:	ldr	x0, [sp, #40]
  415430:	b	415450 <ferror@plt+0xf9b0>
  415434:	ldr	x0, [sp, #40]
  415438:	add	x0, x0, #0x1
  41543c:	str	x0, [sp, #40]
  415440:	ldr	x0, [sp, #40]
  415444:	cmp	x0, #0x3
  415448:	b.ls	415408 <ferror@plt+0xf968>  // b.plast
  41544c:	mov	w0, #0xffffffea            	// #-22
  415450:	ldp	x29, x30, [sp], #48
  415454:	ret
  415458:	stp	x29, x30, [sp, #-48]!
  41545c:	mov	x29, sp
  415460:	str	x0, [sp, #24]
  415464:	str	x1, [sp, #16]
  415468:	ldr	x0, [sp, #24]
  41546c:	cmp	x0, #0x0
  415470:	b.eq	415490 <ferror@plt+0xf9f0>  // b.none
  415474:	ldr	x0, [sp, #24]
  415478:	ldrsb	w0, [x0]
  41547c:	cmp	w0, #0x3d
  415480:	b.ne	415490 <ferror@plt+0xf9f0>  // b.any
  415484:	ldr	x0, [sp, #24]
  415488:	add	x0, x0, #0x1
  41548c:	b	415494 <ferror@plt+0xf9f4>
  415490:	ldr	x0, [sp, #24]
  415494:	str	x0, [sp, #40]
  415498:	ldr	x0, [sp, #40]
  41549c:	bl	4153d0 <ferror@plt+0xf930>
  4154a0:	str	w0, [sp, #36]
  4154a4:	ldr	w0, [sp, #36]
  4154a8:	cmp	w0, #0x0
  4154ac:	b.ge	4154c8 <ferror@plt+0xfa28>  // b.tcont
  4154b0:	ldr	x3, [sp, #40]
  4154b4:	ldr	x2, [sp, #16]
  4154b8:	adrp	x0, 417000 <ferror@plt+0x11560>
  4154bc:	add	x1, x0, #0x590
  4154c0:	mov	w0, #0x1                   	// #1
  4154c4:	bl	405890 <errx@plt>
  4154c8:	ldr	w0, [sp, #36]
  4154cc:	ldp	x29, x30, [sp], #48
  4154d0:	ret
  4154d4:	stp	x29, x30, [sp, #-48]!
  4154d8:	mov	x29, sp
  4154dc:	str	x0, [sp, #24]
  4154e0:	str	x1, [sp, #16]
  4154e4:	ldr	x0, [sp, #24]
  4154e8:	str	x0, [sp, #40]
  4154ec:	ldr	x0, [sp, #16]
  4154f0:	str	x0, [sp, #32]
  4154f4:	ldr	x0, [sp, #40]
  4154f8:	ldr	x2, [x0]
  4154fc:	ldr	x0, [sp, #32]
  415500:	ldr	x0, [x0]
  415504:	mov	x1, x0
  415508:	mov	x0, x2
  41550c:	bl	4054c0 <strcmp@plt>
  415510:	ldp	x29, x30, [sp], #48
  415514:	ret
  415518:	stp	x29, x30, [sp, #-64]!
  41551c:	mov	x29, sp
  415520:	str	x0, [sp, #24]
  415524:	stp	xzr, xzr, [sp, #40]
  415528:	ldr	x0, [sp, #24]
  41552c:	str	x0, [sp, #40]
  415530:	ldr	x0, [sp, #24]
  415534:	cmp	x0, #0x0
  415538:	b.ne	415544 <ferror@plt+0xfaa4>  // b.any
  41553c:	mov	x0, #0x0                   	// #0
  415540:	b	415588 <ferror@plt+0xfae8>
  415544:	add	x5, sp, #0x28
  415548:	adrp	x0, 415000 <ferror@plt+0xf560>
  41554c:	add	x4, x0, #0x4d4
  415550:	mov	x3, #0x10                  	// #16
  415554:	mov	x2, #0x15                  	// #21
  415558:	adrp	x0, 429000 <ferror@plt+0x23560>
  41555c:	add	x1, x0, #0xc28
  415560:	mov	x0, x5
  415564:	bl	4052b0 <bsearch@plt>
  415568:	str	x0, [sp, #56]
  41556c:	ldr	x0, [sp, #56]
  415570:	cmp	x0, #0x0
  415574:	b.eq	415584 <ferror@plt+0xfae4>  // b.none
  415578:	ldr	x0, [sp, #56]
  41557c:	ldr	x0, [x0, #8]
  415580:	b	415588 <ferror@plt+0xfae8>
  415584:	mov	x0, #0x0                   	// #0
  415588:	ldp	x29, x30, [sp], #64
  41558c:	ret
  415590:	stp	x29, x30, [sp, #-64]!
  415594:	mov	x29, sp
  415598:	stp	x19, x20, [sp, #16]
  41559c:	adrp	x20, 429000 <ferror@plt+0x23560>
  4155a0:	add	x20, x20, #0xc20
  4155a4:	stp	x21, x22, [sp, #32]
  4155a8:	adrp	x21, 429000 <ferror@plt+0x23560>
  4155ac:	add	x21, x21, #0xc18
  4155b0:	sub	x20, x20, x21
  4155b4:	mov	w22, w0
  4155b8:	stp	x23, x24, [sp, #48]
  4155bc:	mov	x23, x1
  4155c0:	mov	x24, x2
  4155c4:	bl	404b60 <mbrtowc@plt-0x40>
  4155c8:	cmp	xzr, x20, asr #3
  4155cc:	b.eq	4155f8 <ferror@plt+0xfb58>  // b.none
  4155d0:	asr	x20, x20, #3
  4155d4:	mov	x19, #0x0                   	// #0
  4155d8:	ldr	x3, [x21, x19, lsl #3]
  4155dc:	mov	x2, x24
  4155e0:	add	x19, x19, #0x1
  4155e4:	mov	x1, x23
  4155e8:	mov	w0, w22
  4155ec:	blr	x3
  4155f0:	cmp	x20, x19
  4155f4:	b.ne	4155d8 <ferror@plt+0xfb38>  // b.any
  4155f8:	ldp	x19, x20, [sp, #16]
  4155fc:	ldp	x21, x22, [sp, #32]
  415600:	ldp	x23, x24, [sp, #48]
  415604:	ldp	x29, x30, [sp], #64
  415608:	ret
  41560c:	nop
  415610:	ret
  415614:	nop
  415618:	adrp	x2, 42a000 <ferror@plt+0x24560>
  41561c:	mov	x1, #0x0                   	// #0
  415620:	ldr	x2, [x2, #1936]
  415624:	b	404ee0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000415628 <.fini>:
  415628:	stp	x29, x30, [sp, #-16]!
  41562c:	mov	x29, sp
  415630:	ldp	x29, x30, [sp], #16
  415634:	ret
