/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az154-753
+ date
Mon Mar  8 17:41:04 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1615225264
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[34946,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az154-753

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 08 2021 (17:33:10)
Run date:          Mar 08 2021 (17:41:04+0000)
Run host:          fv-az154-753.zehlnhrwomhubgakazjwllhged.cx.internal.cloudapp.net (pid=6319)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az154-753
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121292KB, total=7121292KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=7bb4db0a-c9de-044f-93c2-1b6efe490cc1, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1040-azure, OSVersion="#42~18.04.1-Ubuntu SMP Mon Feb 8 19:05:32 UTC 2021", HostName=fv-az154-753, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
  Memory has type "local" depth 0
    size 7292203008 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00319027 sec
      iterations=10000000... time=0.0294989 sec
      iterations=100000000... time=0.311055 sec
      iterations=400000000... time=1.23949 sec
      iterations=400000000... time=0.973386 sec
      result: 3.00632 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00314627 sec
      iterations=10000000... time=0.0305826 sec
      iterations=100000000... time=0.321227 sec
      iterations=300000000... time=0.974188 sec
      iterations=600000000... time=1.9286 sec
      result: 9.95542 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00193339 sec
      iterations=10000000... time=0.0209282 sec
      iterations=100000000... time=0.192703 sec
      iterations=600000000... time=1.17156 sec
      result: 8.19421 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.408695 sec
      iterations=3... time=1.2144 sec
      result: 2.65253 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000159199 sec
      iterations=10000... time=0.00144369 sec
      iterations=100000... time=0.0146179 sec
      iterations=1000000... time=0.153704 sec
      iterations=7000000... time=1.0688 sec
      result: 1.52686 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000543996 sec
      iterations=10000... time=0.00467006 sec
      iterations=100000... time=0.04876 sec
      iterations=1000000... time=0.453451 sec
      iterations=2000000... time=0.934351 sec
      iterations=4000000... time=1.84634 sec
      result: 4.61585 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.00784304 sec
      iterations=10000... time=0.0614479 sec
      iterations=100000... time=0.83727 sec
      iterations=200000... time=1.71557 sec
      result: 85.7787 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0105199 sec
      iterations=10000... time=0.100665 sec
      iterations=100000... time=1.06206 sec
      result: 106.206 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.1e-06 sec
      iterations=100... time=2.7999e-05 sec
      iterations=1000... time=0.000276498 sec
      iterations=10000... time=0.00284518 sec
      iterations=100000... time=0.0297825 sec
      iterations=1000000... time=0.302547 sec
      iterations=4000000... time=1.23224 sec
      result: 79.7768 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=5.7e-06 sec
      iterations=10... time=4.01e-05 sec
      iterations=100... time=0.000458796 sec
      iterations=1000... time=0.00453186 sec
      iterations=10000... time=0.0424904 sec
      iterations=100000... time=0.447598 sec
      iterations=200000... time=0.90002 sec
      iterations=400000... time=1.82373 sec
      result: 43.1221 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00359207 sec
      iterations=10... time=0.0269022 sec
      iterations=100... time=0.195117 sec
      iterations=600... time=1.46531 sec
      result: 16.101 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.114257 sec
      iterations=10... time=1.20425 sec
      result: 8.91625 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.7e-06 sec
      iterations=10000... time=3.23e-05 sec
      iterations=100000... time=0.000310297 sec
      iterations=1000000... time=0.00317978 sec
      iterations=10000000... time=0.0398012 sec
      iterations=100000000... time=0.319029 sec
      iterations=300000000... time=1.00448 sec
      result: 0.418531 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.04e-05 sec
      iterations=10000... time=0.000243398 sec
      iterations=100000... time=0.00190289 sec
      iterations=1000000... time=0.0195688 sec
      iterations=10000000... time=0.194276 sec
      iterations=60000000... time=1.19989 sec
      result: 2.49978 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=9.75e-05 sec
      iterations=10000... time=0.000541895 sec
      iterations=100000... time=0.00520826 sec
      iterations=1000000... time=0.0542068 sec
      iterations=10000000... time=0.655603 sec
      iterations=20000000... time=1.30657 sec
      result: 8.16605 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000143199 sec
      iterations=10000... time=0.00126389 sec
      iterations=100000... time=0.0134549 sec
      iterations=1000000... time=0.141837 sec
      iterations=8000000... time=1.14965 sec
      result: 17.9632 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=6.2e-06 sec
      iterations=100... time=5.9e-05 sec
      iterations=1000... time=0.000598295 sec
      iterations=10000... time=0.00624945 sec
      iterations=100000... time=0.0664667 sec
      iterations=1000000... time=0.634042 sec
      iterations=2000000... time=1.27957 sec
      result: 38.413 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.1e-06 sec
      iterations=10... time=0.000106099 sec
      iterations=100... time=0.00100469 sec
      iterations=1000... time=0.00967782 sec
      iterations=10000... time=0.103281 sec
      iterations=100000... time=1.03054 sec
      result: 19.0782 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00525256 sec
      iterations=10... time=0.0255745 sec
      iterations=100... time=0.367658 sec
      iterations=300... time=1.03125 sec
      result: 11.439 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.206851 sec
      iterations=5... time=1.02682 sec
      result: 5.22848 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0694366 sec
      iterations=10... time=0.716157 sec
      iterations=20... time=1.52114 sec
      result: 14.1176 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.04e-05 sec
      iterations=10... time=0.000219198 sec
      iterations=100... time=0.00226948 sec
      iterations=1000... time=0.023586 sec
      iterations=10000... time=0.237436 sec
      iterations=50000... time=1.22498 sec
      result: 0.0705317 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000124499 sec
      iterations=10... time=0.000871094 sec
      iterations=100... time=0.00958273 sec
      iterations=1000... time=0.0878082 sec
      iterations=10000... time=0.875099 sec
      iterations=20000... time=1.75309 sec
      result: 0.138807 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00712805 sec
      iterations=10... time=0.0699918 sec
      iterations=100... time=0.677153 sec
      iterations=200... time=1.33873 sec
      result: 0.367569 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.211422 sec
      iterations=5... time=0.994988 sec
      iterations=10... time=1.98803 sec
      result: 0.336632 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00311633 sec
      iterations=10000000... time=0.0356401 sec
      iterations=100000000... time=0.337697 sec
      iterations=300000000... time=0.980956 sec
      iterations=600000000... time=1.98722 sec
      iterations=600000000... time=1.48617 sec
      result: 2.395 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00341537 sec
      iterations=10000000... time=0.0347959 sec
      iterations=100000000... time=0.352414 sec
      iterations=300000000... time=1.03345 sec
      result: 9.28927 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00200278 sec
      iterations=10000000... time=0.0200972 sec
      iterations=100000000... time=0.213787 sec
      iterations=500000000... time=1.02156 sec
      result: 7.83113 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.214822 sec
      iterations=5... time=1.0709 sec
      result: 5.01325 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000187648 sec
      iterations=10000... time=0.00154274 sec
      iterations=100000... time=0.0166554 sec
      iterations=1000000... time=0.167362 sec
      iterations=7000000... time=1.14287 sec
      result: 1.63267 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000503097 sec
      iterations=10000... time=0.00513006 sec
      iterations=100000... time=0.0521326 sec
      iterations=1000000... time=0.514294 sec
      iterations=2000000... time=1.0213 sec
      result: 5.10649 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.0071621 sec
      iterations=10000... time=0.0741811 sec
      iterations=100000... time=0.900881 sec
      iterations=200000... time=1.66116 sec
      result: 83.0579 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0110466 sec
      iterations=10000... time=0.096689 sec
      iterations=100000... time=1.04545 sec
      result: 104.545 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=3.45e-06 sec
      iterations=100... time=3.115e-05 sec
      iterations=1000... time=0.000341147 sec
      iterations=10000... time=0.00313973 sec
      iterations=100000... time=0.0311771 sec
      iterations=1000000... time=0.317338 sec
      iterations=3000000... time=0.947698 sec
      iterations=6000000... time=1.88543 sec
      result: 78.2081 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.75e-06 sec
      iterations=10... time=4.5e-05 sec
      iterations=100... time=0.000517296 sec
      iterations=1000... time=0.00496066 sec
      iterations=10000... time=0.0558878 sec
      iterations=100000... time=0.488917 sec
      iterations=200000... time=0.984399 sec
      iterations=400000... time=1.99283 sec
      result: 39.4632 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00317128 sec
      iterations=10... time=0.0186384 sec
      iterations=100... time=0.179282 sec
      iterations=600... time=1.14915 sec
      result: 20.5308 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.123777 sec
      iterations=9... time=1.07774 sec
      result: 8.96661 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.45e-06 sec
      iterations=10000... time=5.2249e-05 sec
      iterations=100000... time=0.000312948 sec
      iterations=1000000... time=0.00295053 sec
      iterations=10000000... time=0.0324307 sec
      iterations=100000000... time=0.311874 sec
      iterations=400000000... time=1.25377 sec
      result: 0.391804 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.0399e-05 sec
      iterations=10000... time=0.000223948 sec
      iterations=100000... time=0.00181609 sec
      iterations=1000000... time=0.0192958 sec
      iterations=10000000... time=0.197105 sec
      iterations=60000000... time=1.1748 sec
      result: 2.4475 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.000199998 sec
      iterations=10000... time=0.000593845 sec
      iterations=100000... time=0.00500776 sec
      iterations=1000000... time=0.0626994 sec
      iterations=10000000... time=0.604459 sec
      iterations=20000000... time=1.1487 sec
      result: 7.17935 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000244998 sec
      iterations=10000... time=0.00228608 sec
      iterations=100000... time=0.0216332 sec
      iterations=1000000... time=0.226927 sec
      iterations=5000000... time=1.13989 sec
      result: 28.4972 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-06 sec
      iterations=10... time=4.95e-06 sec
      iterations=100... time=4.33995e-05 sec
      iterations=1000... time=0.000495646 sec
      iterations=10000... time=0.00456702 sec
      iterations=100000... time=0.0463584 sec
      iterations=1000000... time=0.467739 sec
      iterations=2000000... time=0.943501 sec
      iterations=4000000... time=1.87533 sec
      result: 52.4195 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.95e-06 sec
      iterations=10... time=8.8699e-05 sec
      iterations=100... time=0.00108084 sec
      iterations=1000... time=0.00982878 sec
      iterations=10000... time=0.0924154 sec
      iterations=100000... time=0.943124 sec
      iterations=200000... time=1.89645 sec
      result: 20.7343 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00421087 sec
      iterations=10... time=0.0418386 sec
      iterations=100... time=0.377223 sec
      iterations=300... time=1.19491 sec
      result: 9.87225 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.197386 sec
      iterations=6... time=1.19717 sec
      result: 5.38141 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0735463 sec
      iterations=10... time=0.730512 sec
      iterations=20... time=1.48889 sec
      result: 14.4234 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=6e-06 sec
      iterations=10... time=2.92995e-05 sec
      iterations=100... time=0.000280698 sec
      iterations=1000... time=0.00279478 sec
      iterations=10000... time=0.0292279 sec
      iterations=100000... time=0.292825 sec
      iterations=400000... time=1.19051 sec
      result: 0.244937 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.54e-05 sec
      iterations=10... time=0.000149799 sec
      iterations=100... time=0.00129254 sec
      iterations=1000... time=0.0134555 sec
      iterations=10000... time=0.137394 sec
      iterations=80000... time=1.12525 sec
      result: 0.414627 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00144374 sec
      iterations=10... time=0.0234211 sec
      iterations=100... time=0.203768 sec
      iterations=500... time=1.00677 sec
      result: 1.22192 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0490186 sec
      iterations=10... time=0.488732 sec
      iterations=20... time=0.978289 sec
      iterations=40... time=1.97223 sec
      result: 1.35732 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Mar  8 17:43:18 UTC 2021
+ echo Done.
Done.
  Elapsed time: 134.8 s
