EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 11
Title "Preamp"
Date "2020-02-25"
Rev "A00"
Comp ""
Comment1 "creativecommons.org/licenses/by/4.0/"
Comment2 "License: CC BY 4.0"
Comment3 "github.com/SlurpyTurts/preamp"
Comment4 "Author: Jordon Gerber"
$EndDescr
$Sheet
S 8250 2550 950  1350
U 619FA14B
F0 "MCU" 50
F1 "MCU.sch" 50
F2 "LED_DT" O R 9200 3350 50 
F3 "SW_INT" I R 9200 2950 50 
F4 "IO_SCL" O L 8250 2900 50 
F5 "VOL_SCL" O L 8250 2700 50 
F6 "FP_SCL" O R 9200 2700 50 
F7 "ENC_INT" I R 9200 3050 50 
F8 "~FP_RST" O R 9200 3200 50 
F9 "STBY_SET" O L 8250 3300 50 
F10 "STBY_RST" O L 8250 3400 50 
F11 "IO_SDA" O L 8250 3000 50 
F12 "VOL_SDA" O L 8250 2800 50 
F13 "FP_SDA" I R 9200 2800 50 
$EndSheet
$Sheet
S 3600 1150 1200 2450
U 5E2D8DA2
F0 "input selector" 50
F1 "input_selector.sch" 50
F2 "A_IN_L" U R 4800 2100 50 
F3 "A_IN_R" U R 4800 2200 50 
F4 "A_OUT_L" U R 4800 1400 50 
F5 "A_OUT_R" U R 4800 1500 50 
F6 "A_OUT_1_R" U L 3600 3200 50 
F7 "A_OUT_1_L" U L 3600 3100 50 
F8 "A_OUT_2_R" U L 3600 3450 50 
F9 "A_OUT_2_L" U L 3600 3350 50 
F10 "A_IN_1_L" U L 3600 1250 50 
F11 "A_IN_1_R" U L 3600 1350 50 
F12 "A_IN_2_L" U L 3600 1500 50 
F13 "A_IN_2_R" U L 3600 1600 50 
F14 "A_IN_3_L" U L 3600 1750 50 
F15 "A_IN_3_R" U L 3600 1850 50 
F16 "A_IN_4_L" U L 3600 2000 50 
F17 "A_IN_4_R" U L 3600 2100 50 
F18 "A_IN_5_L" U L 3600 2250 50 
F19 "A_IN_5_R" U L 3600 2350 50 
F20 "IO_SDA" I R 4800 3000 50 
F21 "IO_SCL" I R 4800 2900 50 
F22 "A_IN_7_L" U L 3600 2750 50 
F23 "A_IN_7_R" U L 3600 2850 50 
F24 "A_IN_6_L" U L 3600 2500 50 
F25 "A_IN_6_R" U L 3600 2600 50 
F26 "A_IN_8_L" U R 4800 2650 50 
F27 "A_IN_8_R" U R 4800 2550 50 
F28 "A_OUT_3_L" U R 4800 3350 50 
F29 "A_OUT_3_R" U R 4800 3450 50 
$EndSheet
$Sheet
S 5250 1300 750  1000
U 6009D432
F0 "Volume Control" 50
F1 "volume_ctrl.sch" 50
F2 "OUT_1_L" U L 5250 2100 50 
F3 "OUT_1_R" U L 5250 2200 50 
F4 "OUT_2_L" U R 6000 1400 50 
F5 "OUT_2_R" U R 6000 1500 50 
F6 "IN_R" U L 5250 1500 50 
F7 "IN_L" U L 5250 1400 50 
F8 "DAC_SCL" I R 6000 1800 50 
F9 "DAC_SDA" I R 6000 1900 50 
$EndSheet
$Sheet
S 6550 1200 900  500 
U 5E4A803E
F0 "headphone amp" 50
F1 "headphone_amp.sch" 50
F2 "IN_L" U L 6550 1400 50 
F3 "IN_R" U L 6550 1500 50 
$EndSheet
$Comp
L Connector:Conn_WallPlug P?
U 1 1 5E300B43
P 5000 5450
AR Path="/5E26F6FE/5E300B43" Ref="P?"  Part="1" 
AR Path="/5E300B43" Ref="P1"  Part="1" 
F 0 "P1" H 5017 5683 50  0000 C CNN
F 1 "Conn_WallPlug" H 5017 5684 50  0001 C CNN
F 2 "" H 5400 5450 50  0001 C CNN
F 3 "~" H 5400 5450 50  0001 C CNN
	1    5000 5450
	1    0    0    -1  
$EndComp
$Comp
L Switch:SW_SPST SW?
U 1 1 5E2E8D21
P 5600 5350
AR Path="/5E26F6FE/5E2E8D21" Ref="SW?"  Part="1" 
AR Path="/5E2E8D21" Ref="SW1"  Part="1" 
F 0 "SW1" H 5600 5493 50  0000 C CNN
F 1 "SW_SPST" H 5600 5494 50  0001 C CNN
F 2 "" H 5600 5350 50  0001 C CNN
F 3 "~" H 5600 5350 50  0001 C CNN
	1    5600 5350
	1    0    0    -1  
$EndComp
Wire Wire Line
	8250 2900 4800 2900
Wire Wire Line
	6350 2700 8250 2700
Wire Wire Line
	6250 2800 8250 2800
Wire Wire Line
	6250 1900 6250 2800
Wire Wire Line
	6350 2700 6350 1800
Wire Wire Line
	2450 2000 3600 2000
Wire Wire Line
	2450 2100 3600 2100
Wire Wire Line
	2450 1750 3600 1750
Wire Wire Line
	2450 1850 3600 1850
Wire Wire Line
	2450 1500 3600 1500
Wire Wire Line
	2450 1600 3600 1600
Wire Wire Line
	2450 1250 3600 1250
Wire Wire Line
	2450 1350 3600 1350
$Sheet
S 1350 4350 1250 550 
U 5E1A0CE1
F0 "Balanced daughter IO pcb" 50
F1 "IO_BALANCED_DAUGHTER.sch" 50
F2 "OUT_R" U R 2600 4800 50 
F3 "OUT_L" U R 2600 4700 50 
F4 "IN_L" U R 2600 4450 50 
F5 "IN_R" U R 2600 4550 50 
$EndSheet
Wire Wire Line
	3150 3350 3600 3350
Wire Wire Line
	3250 3450 3600 3450
Wire Wire Line
	4800 3000 8250 3000
Wire Wire Line
	4800 1400 5250 1400
Wire Wire Line
	4800 1500 5250 1500
Wire Wire Line
	4800 2100 5250 2100
Wire Wire Line
	4800 2200 5250 2200
Wire Wire Line
	6000 1400 6550 1400
Wire Wire Line
	6000 1500 6550 1500
Wire Wire Line
	6000 1800 6350 1800
Wire Wire Line
	6000 1900 6250 1900
$Sheet
S 9650 2600 750  900 
U 5E5ECAAE
F0 "front panel" 50
F1 "front_panel.sch" 50
F2 "FP_INTB" O L 9650 3050 50 
F3 "FP_INTA" O L 9650 2950 50 
F4 "~FP_RST" I L 9650 3200 50 
F5 "FP_SCL" I L 9650 2700 50 
F6 "FP_SDA" O L 9650 2800 50 
F7 "FP_LED_DT" I L 9650 3350 50 
$EndSheet
Wire Wire Line
	2450 2250 2750 2250
Wire Wire Line
	2450 2350 2850 2350
Wire Wire Line
	2750 2250 2750 4450
Wire Wire Line
	2850 2350 2850 4550
Wire Wire Line
	2450 3350 3150 3350
Wire Wire Line
	2450 3450 3250 3450
Wire Wire Line
	2600 4450 2750 4450
Wire Wire Line
	2600 4550 2850 4550
Wire Wire Line
	2600 4700 3150 4700
Wire Wire Line
	2600 4800 3250 4800
Connection ~ 2750 2250
Connection ~ 2850 2350
Wire Wire Line
	2750 2250 3600 2250
Wire Wire Line
	2850 2350 3600 2350
Wire Wire Line
	2450 3200 3600 3200
Wire Wire Line
	2450 3100 3600 3100
Connection ~ 3150 3350
Connection ~ 3250 3450
Wire Wire Line
	3150 3350 3150 4700
Wire Wire Line
	3250 3450 3250 4800
$Sheet
S 1450 1150 1000 2450
U 5E607732
F0 "IO" 50
F1 "IO.sch" 50
F2 "A_IN_1_L" U R 2450 1250 50 
F3 "A_IN_1_R" U R 2450 1350 50 
F4 "A_IN_2_L" U R 2450 1500 50 
F5 "A_IN_2_R" U R 2450 1600 50 
F6 "A_IN_3_L" U R 2450 1750 50 
F7 "A_IN_3_R" U R 2450 1850 50 
F8 "A_IN_4_L" U R 2450 2000 50 
F9 "A_IN_4_R" U R 2450 2100 50 
F10 "A_OUT_1_L" U R 2450 3100 50 
F11 "A_OUT_1_R" U R 2450 3200 50 
F12 "A_IN_5_L" U R 2450 2250 50 
F13 "A_IN_5_R" U R 2450 2350 50 
F14 "A_OUT_2_R" U R 2450 3450 50 
F15 "A_OUT_2_L" U R 2450 3350 50 
F16 "A_OUT_3_R" U L 1450 2950 50 
F17 "A_OUT_3_L" U L 1450 2850 50 
F18 "A_IN_6_L" U L 1450 1650 50 
F19 "A_IN_6_R" U L 1450 1750 50 
F20 "A_IN_8_L" U L 1450 2150 50 
F21 "A_IN_7_L" U L 1450 1900 50 
F22 "A_IN_7_R" U L 1450 2000 50 
F23 "A_IN_8_R" U L 1450 2250 50 
$EndSheet
Wire Wire Line
	8250 3300 7650 3300
Wire Wire Line
	8250 3400 7750 3400
Wire Wire Line
	9200 2700 9650 2700
Wire Wire Line
	9200 2800 9650 2800
Wire Wire Line
	9200 2950 9650 2950
Wire Wire Line
	9200 3050 9650 3050
Wire Wire Line
	9200 3200 9650 3200
Wire Wire Line
	9200 3350 9650 3350
Wire Wire Line
	7650 3300 7650 5350
Wire Wire Line
	7750 3400 7750 5550
$Sheet
S 6100 5200 1000 500 
U 5E27B612
F0 "DC_PWR SUPPLY" 50
F1 "DC_PWR_SUPPLY.sch" 50
F2 "AC_HOT" U L 6100 5350 50 
F3 "AC_N" U L 6100 5550 50 
F4 "STBY_CTRL_1" I R 7100 5350 50 
F5 "STBY_CTRL_2" I R 7100 5550 50 
$EndSheet
Wire Wire Line
	7100 5350 7650 5350
Wire Wire Line
	7100 5550 7750 5550
$Comp
L Device:C C?
U 1 1 5FC87E72
P 5600 4950
AR Path="/5E26F6FE/5FC87E72" Ref="C?"  Part="1" 
AR Path="/5E27B612/5FC87E72" Ref="C?"  Part="1" 
AR Path="/5FC87E72" Ref="C1"  Part="1" 
F 0 "C1" V 5348 4950 50  0000 C CNN
F 1 "0.1uF" V 5439 4950 50  0000 C CNN
F 2 "" H 5638 4800 50  0001 C CNN
F 3 "~" H 5600 4950 50  0001 C CNN
	1    5600 4950
	0    1    1    0   
$EndComp
Wire Wire Line
	5200 5350 5300 5350
Wire Wire Line
	5450 4950 5300 4950
Wire Wire Line
	5300 4950 5300 5350
Connection ~ 5300 5350
Wire Wire Line
	5300 5350 5400 5350
Wire Wire Line
	5750 4950 5900 4950
Wire Wire Line
	5900 4950 5900 5350
Wire Wire Line
	5900 5350 5800 5350
Wire Wire Line
	5900 5350 6100 5350
Connection ~ 5900 5350
Wire Wire Line
	5200 5550 6100 5550
$EndSCHEMATC
