#ifndef _ALTERA_LW_MM_BRIDGE_H_
#define _ALTERA_LW_MM_BRIDGE_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'soc_system' in
 * file '../../soc_system.sopcinfo'.
 */

/*
 * This file contains macros for module 'lw_mm_bridge' and devices
 * connected to the following master:
 *   m0
 * 
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * The macros are prefixed with 'SYSID_QSYS_'.
 * The prefix is the slave descriptor.
 */
#define SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define SYSID_QSYS_BASE 0x1000
#define SYSID_QSYS_SPAN 8
#define SYSID_QSYS_END 0x1007
#define SYSID_QSYS_ID 2899645442
#define SYSID_QSYS_TIMESTAMP 1540244117

/*
 * Macros for device 'intr_capturer_0', class 'intr_capturer'
 * The macros are prefixed with 'INTR_CAPTURER_0_'.
 * The prefix is the slave descriptor.
 */
#define INTR_CAPTURER_0_COMPONENT_TYPE intr_capturer
#define INTR_CAPTURER_0_COMPONENT_NAME intr_capturer_0
#define INTR_CAPTURER_0_BASE 0x60000
#define INTR_CAPTURER_0_SPAN 8
#define INTR_CAPTURER_0_END 0x60007

/*
 * Macros for device 'KBandIPsubAffine_0_onchip_mem_LW', class 'altera_avalon_onchip_memory2'
 * The macros are prefixed with 'KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_'.
 * The prefix is the slave descriptor.
 */
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_COMPONENT_TYPE altera_avalon_onchip_memory2
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_COMPONENT_NAME KBandIPsubAffine_0_onchip_mem_LW
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_BASE 0x80000
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_SPAN 32768
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_END 0x87fff
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_CONTENTS_INFO ""
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_DUAL_PORT 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_GUI_RAM_BLOCK_TYPE AUTO
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_INIT_CONTENTS_FILE soc_system_KBandIPsubAffine_0_onchip_mem_LW
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_INIT_MEM_CONTENT 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_INSTANCE_ID NONE
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_NON_DEFAULT_INIT_FILE_ENABLED 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_RAM_BLOCK_TYPE AUTO
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_READ_DURING_WRITE_MODE DONT_CARE
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_SINGLE_CLOCK_OP 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_SIZE_MULTIPLE 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_SIZE_VALUE 32768
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_WRITABLE 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_MEMORY_INFO_GENERATE_DAT_SYM 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_MEMORY_INFO_GENERATE_HEX 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_MEMORY_INFO_HAS_BYTE_LANE 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW_MEMORY_INFO_MEM_INIT_FILENAME soc_system_KBandIPsubAffine_0_onchip_mem_LW

/*
 * Macros for device 'KBandIPsubAffine_0_onchip_mem_LW2', class 'altera_avalon_onchip_memory2'
 * The macros are prefixed with 'KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_'.
 * The prefix is the slave descriptor.
 */
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_COMPONENT_TYPE altera_avalon_onchip_memory2
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_COMPONENT_NAME KBandIPsubAffine_0_onchip_mem_LW2
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_BASE 0x88000
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_SPAN 32768
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_END 0x8ffff
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_CONTENTS_INFO ""
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_DUAL_PORT 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_GUI_RAM_BLOCK_TYPE AUTO
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_INIT_CONTENTS_FILE soc_system_KBandIPsubAffine_0_onchip_mem_LW2
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_INIT_MEM_CONTENT 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_INSTANCE_ID NONE
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_NON_DEFAULT_INIT_FILE_ENABLED 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_RAM_BLOCK_TYPE AUTO
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_READ_DURING_WRITE_MODE DONT_CARE
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_SINGLE_CLOCK_OP 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_SIZE_MULTIPLE 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_SIZE_VALUE 32768
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_WRITABLE 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_MEMORY_INFO_GENERATE_DAT_SYM 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_MEMORY_INFO_GENERATE_HEX 1
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_MEMORY_INFO_HAS_BYTE_LANE 0
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define KBANDIPSUBAFFINE_0_ONCHIP_MEM_LW2_MEMORY_INFO_MEM_INIT_FILENAME soc_system_KBandIPsubAffine_0_onchip_mem_LW2

/*
 * Macros for device 'KBandIPsubAffine_0_KBandInput_1_csr', class 'altera_msgdma'
 * The macros are prefixed with 'KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_'.
 * The prefix is the slave descriptor.
 */
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_COMPONENT_TYPE altera_msgdma
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_COMPONENT_NAME KBandIPsubAffine_0_KBandInput_1
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_BASE 0x90000
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_SPAN 32
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_END 0x9001f
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_BURST_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_BURST_WRAPPING_SUPPORT 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_CHANNEL_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_CHANNEL_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_CHANNEL_WIDTH 8
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_DATA_FIFO_DEPTH 32
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_DATA_WIDTH 32
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_DMA_MODE 1
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_ENHANCED_FEATURES 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_ERROR_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_ERROR_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_ERROR_WIDTH 8
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_MAX_BURST_COUNT 2
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_MAX_BYTE 4096
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_MAX_STRIDE 1
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_PACKET_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_PACKET_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_PREFETCHER_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_RESPONSE_PORT 2
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_STRIDE_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_STRIDE_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_CSR_TRANSFER_TYPE Full Word Accesses Only

/*
 * Macros for device 'KBandIPsubAffine_0_KBandInput_2_csr', class 'altera_msgdma'
 * The macros are prefixed with 'KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_'.
 * The prefix is the slave descriptor.
 */
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_COMPONENT_TYPE altera_msgdma
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_COMPONENT_NAME KBandIPsubAffine_0_KBandInput_2
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_BASE 0x90020
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_SPAN 32
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_END 0x9003f
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_BURST_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_BURST_WRAPPING_SUPPORT 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_CHANNEL_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_CHANNEL_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_CHANNEL_WIDTH 8
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_DATA_FIFO_DEPTH 32
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_DATA_WIDTH 32
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_DMA_MODE 1
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_ENHANCED_FEATURES 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_ERROR_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_ERROR_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_ERROR_WIDTH 8
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_MAX_BURST_COUNT 2
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_MAX_BYTE 4096
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_MAX_STRIDE 1
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_PACKET_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_PACKET_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_PREFETCHER_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_RESPONSE_PORT 2
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_STRIDE_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_STRIDE_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_CSR_TRANSFER_TYPE Full Word Accesses Only

/*
 * Macros for device 'KBandIPsubAffine_0_KBandOutput_csr', class 'altera_msgdma'
 * The macros are prefixed with 'KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_COMPONENT_TYPE altera_msgdma
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_COMPONENT_NAME KBandIPsubAffine_0_KBandOutput
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_BASE 0x90040
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_SPAN 32
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_END 0x9005f
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_BURST_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_BURST_WRAPPING_SUPPORT 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_CHANNEL_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_CHANNEL_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_CHANNEL_WIDTH 8
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_DATA_FIFO_DEPTH 32
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_DATA_WIDTH 128
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_DMA_MODE 2
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_ENHANCED_FEATURES 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_ERROR_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_ERROR_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_ERROR_WIDTH 8
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_MAX_BURST_COUNT 2
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_MAX_BYTE 524288
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_MAX_STRIDE 1
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_PACKET_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_PACKET_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_PREFETCHER_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_RESPONSE_PORT 2
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_STRIDE_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_STRIDE_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_CSR_TRANSFER_TYPE Full Word Accesses Only

/*
 * Macros for device 'KBandIPsubAffine_0_KBandInput_1_descriptor_slave', class 'altera_msgdma'
 * The macros are prefixed with 'KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_'.
 * The prefix is the slave descriptor.
 */
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_COMPONENT_NAME KBandIPsubAffine_0_KBandInput_1
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_BASE 0x90060
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_SPAN 16
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_END 0x9006f
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 32
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_DMA_MODE 1
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_MAX_BYTE 4096
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_PACKET_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_1_DESCRIPTOR_SLAVE_TRANSFER_TYPE Full Word Accesses Only

/*
 * Macros for device 'KBandIPsubAffine_0_KBandInput_2_descriptor_slave', class 'altera_msgdma'
 * The macros are prefixed with 'KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_'.
 * The prefix is the slave descriptor.
 */
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_COMPONENT_NAME KBandIPsubAffine_0_KBandInput_2
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_BASE 0x90070
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_SPAN 16
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_END 0x9007f
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 32
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_DMA_MODE 1
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_MAX_BYTE 4096
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_PACKET_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDINPUT_2_DESCRIPTOR_SLAVE_TRANSFER_TYPE Full Word Accesses Only

/*
 * Macros for device 'KBandIPsubAffine_0_KBandOutput_descriptor_slave', class 'altera_msgdma'
 * The macros are prefixed with 'KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_'.
 * The prefix is the slave descriptor.
 */
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_COMPONENT_NAME KBandIPsubAffine_0_KBandOutput
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_BASE 0x90080
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_SPAN 16
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_END 0x9008f
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 32
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_DATA_WIDTH 128
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_DMA_MODE 2
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_MAX_BYTE 524288
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_PACKET_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define KBANDIPSUBAFFINE_0_KBANDOUTPUT_DESCRIPTOR_SLAVE_TRANSFER_TYPE Full Word Accesses Only

/*
 * Macros for device 'KBandIPsubAffine_0_pio_0', class 'altera_avalon_pio'
 * The macros are prefixed with 'KBANDIPSUBAFFINE_0_PIO_0_'.
 * The prefix is the slave descriptor.
 */
#define KBANDIPSUBAFFINE_0_PIO_0_COMPONENT_TYPE altera_avalon_pio
#define KBANDIPSUBAFFINE_0_PIO_0_COMPONENT_NAME KBandIPsubAffine_0_pio_0
#define KBANDIPSUBAFFINE_0_PIO_0_BASE 0x900e0
#define KBANDIPSUBAFFINE_0_PIO_0_SPAN 16
#define KBANDIPSUBAFFINE_0_PIO_0_END 0x900ef
#define KBANDIPSUBAFFINE_0_PIO_0_BIT_CLEARING_EDGE_REGISTER 0
#define KBANDIPSUBAFFINE_0_PIO_0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define KBANDIPSUBAFFINE_0_PIO_0_CAPTURE 0
#define KBANDIPSUBAFFINE_0_PIO_0_DATA_WIDTH 32
#define KBANDIPSUBAFFINE_0_PIO_0_DO_TEST_BENCH_WIRING 0
#define KBANDIPSUBAFFINE_0_PIO_0_DRIVEN_SIM_VALUE 0
#define KBANDIPSUBAFFINE_0_PIO_0_EDGE_TYPE NONE
#define KBANDIPSUBAFFINE_0_PIO_0_FREQ 200000000
#define KBANDIPSUBAFFINE_0_PIO_0_HAS_IN 0
#define KBANDIPSUBAFFINE_0_PIO_0_HAS_OUT 1
#define KBANDIPSUBAFFINE_0_PIO_0_HAS_TRI 0
#define KBANDIPSUBAFFINE_0_PIO_0_IRQ_TYPE NONE
#define KBANDIPSUBAFFINE_0_PIO_0_RESET_VALUE 0


#endif /* _ALTERA_LW_MM_BRIDGE_H_ */
