<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2959501-A1" country="EP" doc-number="2959501" kind="A1" date="20151230" family-id="51387254" file-reference-id="312929" date-produced="20180825" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160453160" ucid="EP-2959501-A1"><document-id><country>EP</country><doc-number>2959501</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-14753869-A" is-representative="NO"><document-id mxw-id="PAPP193869288" load-source="patent-office" format="original"><country>EP</country><doc-number>14753869.8</doc-number><date>20140224</date><lang>EN</lang></document-id><document-id mxw-id="PAPP193869289" load-source="docdb" format="epo"><country>EP</country><doc-number>14753869</doc-number><kind>A</kind><date>20140224</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162033511" ucid="US-201313774313-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201313774313</doc-number><kind>A</kind><date>20130222</date></document-id></priority-claim><priority-claim mxw-id="PPC162036661" ucid="US-2014017982-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>2014017982</doc-number><kind>W</kind><date>20140224</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1871694515" load-source="docdb">H01L  29/778       20060101ALI20161125BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1871694516" load-source="docdb">H01L  29/66        20060101ALI20161125BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1871694517" load-source="docdb">H01L  29/20        20060101ALN20161125BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1871694518" load-source="docdb">H01L  29/06        20060101ALI20161125BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1871694519" load-source="docdb">H01L  27/06        20060101ALI20161125BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1871694520" load-source="docdb">H01L  21/683       20060101ALI20161125BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1871694521" load-source="docdb">H01L  21/20        20060101AFI20161125BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1748618805" load-source="docdb" scheme="CPC">H01L  29/778       20130101 LI20171012BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1748618806" load-source="docdb" scheme="CPC">H01L  29/66462     20130101 LI20171013BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1748618807" load-source="docdb" scheme="CPC">H01L  29/42316     20130101 LI20171012BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1748618808" load-source="docdb" scheme="CPC">H01L  29/1029      20130101 FI20171012BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1748618809" load-source="docdb" scheme="CPC">H01L  29/0653      20130101 LI20171012BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1815393301" load-source="docdb" scheme="CPC">H01L2221/68368     20130101 LA20170512BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1815393302" load-source="docdb" scheme="CPC">H01L  29/7787      20130101 LI20170512BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1815393303" load-source="docdb" scheme="CPC">H01L  29/0657      20130101 LI20170512BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1815393304" load-source="docdb" scheme="CPC">H01L  27/0605      20130101 LI20170512BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1815393305" load-source="docdb" scheme="CPC">H01L  21/6836      20130101 LI20170512BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1815393306" load-source="docdb" scheme="CPC">H01L2221/6834      20130101 LA20170512BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1815393307" load-source="docdb" scheme="CPC">H01L  29/2003      20130101 LA20170512BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1815393309" load-source="docdb" scheme="CPC">H01L2221/68381     20130101 LA20170512BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1815393310" load-source="docdb" scheme="CPC">H01L  21/6835      20130101 LI20170512BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1815393311" load-source="docdb" scheme="CPC">H01L2221/68327     20130101 LA20170512BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165550946" lang="DE" load-source="patent-office">VERFAHREN, VORRICHTUNGEN UND SYSTEME IN ZUSAMMENHANG MIT DER HERSTELLUNG VON LEISTUNGSHALBLEITERBAUELEMENTEN MIT EINEM GRIFFSUBSTRAT</invention-title><invention-title mxw-id="PT165550947" lang="EN" load-source="patent-office">METHODS, DEVICES, AND SYSTEMS RELATED TO FORMING SEMICONDUCTOR POWER DEVICES WITH A HANDLE SUBSTRATE</invention-title><invention-title mxw-id="PT165550948" lang="FR" load-source="patent-office">PROCÉDÉS, DISPOSITIFS ET SYSTÈMES DE FORMATION DE DISPOSITIFS DE PUISSANCE SEMI-CONDUCTEURS À SUBSTRAT DE POIGNÉE</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR1103331562" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>MICRON TECHNOLOGY INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR1103331226" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>MICRON TECHNOLOGY, INC.</last-name></addressbook></applicant><applicant mxw-id="PPAR1101644946" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Micron Technology, Inc.</last-name><iid>101040942</iid><address><street>8000 S. Federal Way P.O. Box 6</street><city>Boise, ID 83707-0006</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103322995" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SCHUBERT MARTIN F</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103325766" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SCHUBERT, MARTIN, F.</last-name></addressbook></inventor><inventor mxw-id="PPAR1101643602" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>SCHUBERT, MARTIN, F.</last-name><address><street>3914 S. Globe Theatre Avenue</street><city>Boise, ID 83716</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103336784" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>ODNOBLYUDOV VLADIMIR</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103320437" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>ODNOBLYUDOV, VLADIMIR</last-name></addressbook></inventor><inventor mxw-id="PPAR1101652658" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>ODNOBLYUDOV, VLADIMIR</last-name><address><street>1363 S. Willow Wood Way</street><city>Eagle, ID 83616</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103337434" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>BASCERI CEM</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103305152" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>BASCERI, CEM</last-name></addressbook></inventor><inventor mxw-id="PPAR1101647250" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>BASCERI, CEM</last-name><address><street>244 Belblossom Drive</street><city>Los Gatos, CA 95032</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101653297" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Carpmaels &amp; Ransford</last-name><iid>101299776</iid><address><street>One Southampton Row</street><city>London WC1B 5HA</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="US-2014017982-W"><document-id><country>US</country><doc-number>2014017982</doc-number><kind>W</kind><date>20140224</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2014130934-A1"><document-id><country>WO</country><doc-number>2014130934</doc-number><kind>A1</kind><date>20140828</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS660716129" load-source="docdb">AL</country><country mxw-id="DS660712356" load-source="docdb">AT</country><country mxw-id="DS660716135" load-source="docdb">BE</country><country mxw-id="DS660633079" load-source="docdb">BG</country><country mxw-id="DS660634290" load-source="docdb">CH</country><country mxw-id="DS660721550" load-source="docdb">CY</country><country mxw-id="DS660712357" load-source="docdb">CZ</country><country mxw-id="DS660716136" load-source="docdb">DE</country><country mxw-id="DS660721571" load-source="docdb">DK</country><country mxw-id="DS660721572" load-source="docdb">EE</country><country mxw-id="DS660791873" load-source="docdb">ES</country><country mxw-id="DS660633080" load-source="docdb">FI</country><country mxw-id="DS660633081" load-source="docdb">FR</country><country mxw-id="DS660716137" load-source="docdb">GB</country><country mxw-id="DS660721573" load-source="docdb">GR</country><country mxw-id="DS660716138" load-source="docdb">HR</country><country mxw-id="DS660712358" load-source="docdb">HU</country><country mxw-id="DS660634299" load-source="docdb">IE</country><country mxw-id="DS660721574" load-source="docdb">IS</country><country mxw-id="DS660633082" load-source="docdb">IT</country><country mxw-id="DS660721579" load-source="docdb">LI</country><country mxw-id="DS660741157" load-source="docdb">LT</country><country mxw-id="DS660712363" load-source="docdb">LU</country><country mxw-id="DS660741158" load-source="docdb">LV</country><country mxw-id="DS660741187" load-source="docdb">MC</country><country mxw-id="DS660636045" load-source="docdb">MK</country><country mxw-id="DS660636046" load-source="docdb">MT</country><country mxw-id="DS660633087" load-source="docdb">NL</country><country mxw-id="DS660791874" load-source="docdb">NO</country><country mxw-id="DS660634300" load-source="docdb">PL</country><country mxw-id="DS660636051" load-source="docdb">PT</country><country mxw-id="DS660633088" load-source="docdb">RO</country><country mxw-id="DS660636052" load-source="docdb">RS</country><country mxw-id="DS660634301" load-source="docdb">SE</country><country mxw-id="DS660712364" load-source="docdb">SI</country><country mxw-id="DS660791875" load-source="docdb">SK</country><country mxw-id="DS660634302" load-source="docdb">SM</country><country mxw-id="DS660741189" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA139071919" ref-ucid="WO-2014130934-A1" lang="EN" load-source="patent-office"><p num="0000">Methods of manufacturing device assemblies, as well as associated semiconductor assemblies, devices, systems are disclosed herein. In one embodiment, a method of forming a semiconductor device assembly includes forming a semiconductor device assembly that includes a handle substrate, a semiconductor structure having a first side and a second side opposite the first side, and an intermediary material between the semiconductor structure and the handle substrate. The method also includes removing material from the semiconductor structure to form an opening extending from the first side of the semiconductor structure to at least the intermediary material at the second side of the semiconductor structure. The method further includes removing at least a portion of the intermediary material through the opening in the semiconductor structure to undercut the second side of the semiconductor structure.</p></abstract><abstract mxw-id="PA139539568" ref-ucid="WO-2014130934-A1" lang="EN" source="national office" load-source="docdb"><p>Methods of manufacturing device assemblies, as well as associated semiconductor assemblies, devices, systems are disclosed herein. In one embodiment, a method of forming a semiconductor device assembly includes forming a semiconductor device assembly that includes a handle substrate, a semiconductor structure having a first side and a second side opposite the first side, and an intermediary material between the semiconductor structure and the handle substrate. The method also includes removing material from the semiconductor structure to form an opening extending from the first side of the semiconductor structure to at least the intermediary material at the second side of the semiconductor structure. The method further includes removing at least a portion of the intermediary material through the opening in the semiconductor structure to undercut the second side of the semiconductor structure.</p></abstract><abstract mxw-id="PA139071920" ref-ucid="WO-2014130934-A1" lang="FR" load-source="patent-office"><p num="0000">L'invention concerne des procédés de fabrication d'ensembles de dispositifs, ainsi que des systèmes, des ensembles et des dispositifs semi-conducteurs associés. Dans un mode de réalisation, l'invention concerne un procédé de formation d'un ensemble dispositif semi-conducteur, consistant à former un ensemble comprenant un substrat de poignée, une structure semi-conductrice pourvue d'un premier côté et d'un deuxième côté opposé au premier, ainsi qu'un matériau intermédiaire disposé entre la structure semi-conductrice et le substrat de poignée. Ce procédé consiste également à supprimer du matériau de la structure semi-conductrice pour former une ouverture s'étendant du premier côté de la structure jusqu'au matériau intermédiaire au moins, du deuxième côté de la structure semi-conductrice. Le procédé selon l'invention consiste encore à supprimer au moins une partie du matériau intermédiaire à travers l'ouverture formée dans la structure semi-conductrice pour faire une découpe sous-jacente dans le deuxième côté de la structure.</p></abstract><abstract mxw-id="PA139539569" ref-ucid="WO-2014130934-A1" lang="FR" source="national office" load-source="docdb"><p>L'invention concerne des procédés de fabrication d'ensembles de dispositifs, ainsi que des systèmes, des ensembles et des dispositifs semi-conducteurs associés. Dans un mode de réalisation, l'invention concerne un procédé de formation d'un ensemble dispositif semi-conducteur, consistant à former un ensemble comprenant un substrat de poignée, une structure semi-conductrice pourvue d'un premier côté et d'un deuxième côté opposé au premier, ainsi qu'un matériau intermédiaire disposé entre la structure semi-conductrice et le substrat de poignée. Ce procédé consiste également à supprimer du matériau de la structure semi-conductrice pour former une ouverture s'étendant du premier côté de la structure jusqu'au matériau intermédiaire au moins, du deuxième côté de la structure semi-conductrice. Le procédé selon l'invention consiste encore à supprimer au moins une partie du matériau intermédiaire à travers l'ouverture formée dans la structure semi-conductrice pour faire une découpe sous-jacente dans le deuxième côté de la structure.</p></abstract><description mxw-id="PDES78476295" ref-ucid="WO-2014130934-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="2"/>--><p id="p0001" num="0001"> METHODS, DEVICES, AND SYSTEMS RELATED TO FORMING </p><p id="p0002" num="0002"> SEMICONDUCTOR POWER DEVICES WITH A HANDLE SUBSTRATE </p><p id="p0003" num="0003">TECHNICAL FIELD </p><p id="p0004" num="0004">[0001] The present technology is related to semiconductor devices that are fabricated with a support substrate. In particular, some embodiments of the present technology are related to power transistor devices and methods for manufacturing such devices. </p><p id="p0005" num="0005">BACKGROUND </p><p id="p0006" num="0006">[0002] High electron mobility transistors (HEMTs) employ a heterojunction defined by semiconductor materials having different bandgap energy levels. A gate provides an applied electric field to the heterojunction, which causes a conductive channel to be formed between the source and drain of the HEMT. Another electrical field applied across the source and drain causes an electrical current to flow through the conductive channel. When the applied field of the gate is removed, the electrical current between the source and drain will cease flowing, even when the applied field between the source and drain is not removed. High voltage HEMTs are used in a variety of devices and applications, including power supplies, electric cars, solar cells, and large solid state transistors, to name a few. </p><p id="p0007" num="0007"> [0003] The breakdown voltage of a high voltage device is proportional to the amount of parasitic electrical current that leaks away from the current flowing between the source and the drain. When a voltage larger than the breakdown voltage is applied, parasitic current will flow regardless of whether there is an applied field provided by the gate (i.e., when the device is in an off state). This parasitic current limits device performance, including the maximum operational voltage. </p><p id="p0008" num="0008">BRIEF DESCRIPTION OF THE DRAWINGS </p><p id="p0009" num="0009">[0004] Figures 1A-E are cross-sectional views illustrating a method of forming a semiconductor device assembly in accordance with selected embodiments of the present technology. 
<!-- EPO <DP n="3"/>-->
 [0005] Figure 2 is an isometric view of a semiconductor device assembly in accordance with a selected embodiment of the present technology. </p><p id="p0010" num="0010"> [0006] Figures 3-6 are cross-sectional views illustrating semiconductor devices in accordance with selected embodiments of the present technology. </p><p id="p0011" num="0011"> [0007] Figures 7 is an isometric view of a semiconductor device assembly in accordance with a selected embodiment of the present technology. </p><p id="p0012" num="0012"> [0008] Figure 8 is a block diagram illustrating a system that incorporates a semiconductor device in accordance with selected embodiments of the present technology. </p><p id="p0013" num="0013">DETAILED DESCRIPTION </p><p id="p0014" num="0014">[0009] Specific details of several embodiments of methods for making semiconductor devices are described herein along with related devices and systems. The term "semiconductor device" generally refers to a solid-state device that includes semiconductor materials. Examples of semiconductor devices include logic devices, memory devices, and diodes, among others. Furthermore, the term "semiconductor device" can refer to a finished device or to an assembly or other structure at various stages of processing before becoming a finished device. Depending upon the context in which it is used, the term "substrate" can refer to a wafer-level substrate or to a singulated, die-level substrate. A person having ordinary skill in the relevant art will recognize that suitable steps of the methods described herein can be performed at the wafer-level or at the die-level. Furthermore, unless the context indicates otherwise, structures disclosed herein can be formed using conventional semiconductor-manufacturing techniques. Materials can be deposited, for example, using chemical vapor deposition, physical vapor deposition, atomic material deposition, spin coating, and/or other suitable techniques. Similarly, materials can be removed, for example, using plasma etching, wet etching, chemical-mechanical planarization, or other suitable techniques. Further, features can be formed in structures, for example, by forming a patterned mask (e.g., a photoresist mask or a hard mask) on one or more semiconductor materials and depositing materials or removing materials in combination with the patterned mask </p><p id="p0015" num="0015"> [0010] Many embodiments of the present technology are applicable to power transistors having high operating voltages (e.g., high electron mobility transistors (HEMTs)). A person having ordinary skill in the relevant art will recognize, however, that the present technology 
<!-- EPO <DP n="4"/>-->
 may apply to other types of semiconductor devices, including bipolar transistors or solid state transducer devices that emit light (e.g., light emitting diodes (LEDs), laser diodes, etc.). Also, while described herein in the context of compound semiconductor devices (e.g., Ill-nitride-based semiconductor devices), embodiments of the present technology are not so limited and can include other types of materials. For example, semiconductor devices can be manufactured in Silicon (Si). Further, the present technology may be practiced without several of the details of the embodiments described herein with reference to Figures 1A-8. </p><p id="p0016" num="0016"> [0011] For ease of reference, throughout this disclosure identical reference numbers are used to identify similar or analogous components or features, but the use of the same reference number does not imply that the parts should be construed to be identical. Indeed, in many examples described herein, the identically -numbered parts are distinct in structure and/or function. Furthermore, the same shading may be used to indicate materials in a cross section that can be compositionally similar, but the use of the same shading does not imply that the materials should be construed to be identical. </p><p id="p0017" num="0017"> [0012] As discussed above in the background section, parasitic conduction can limit semiconductor device performance. Parasitic current can flow between active regions of the device as well as through the bulk material of the semiconductor device (e.g., the substrate region adjacent to or below the active regions). In a conventional compound semiconductor device, the bulk substrate usually includes a portion of the substrate used to form the device. This substrate, commonly referred to as a "handle" substrate, can provide a support surface for epitaxial growth. The handle substrate is typically not removed because removal requires additional processing steps that complicate manufacturing and increase manufacturing costs. Rather, the handle substrate is singulated along with the other semiconductor materials to form the semiconductor device. </p><p id="p0018" num="0018">[0013] Methods and devices in accordance with embodiments of the present technology, however, can provide several advantages over these and other manufacturing techniques. A method can include, for example, removing an intermediary material (e.g., a sacrificial material) located between a semiconductor structure and a handle substrate to provide mechanical and electrical isolation from the handle substrate. In some embodiments, most (or all) of the intermediary material is removed to decouple the semiconductor structure from the handle substrate. In other embodiments, only a portion of the intermediary material is removed to form a gap between the semiconductor structure and the handle substrate. In these embodiments, the 
<!-- EPO <DP n="5"/>-->
 semiconductor structure and the handle substrate remain coupled together through intermediary material. </p><p id="p0019" num="0019"> [0014] In general, the intermediary material is removed via openings formed in the semiconductor structure (e.g., by removing the intermediary material away from the structure through the openings and/or dissolving the intermediary material adjacent the openings). These openings, for example, can be trenches that also serve to separate the semiconductor structure into individual semiconductor devices. In additional or alternative embodiments, the openings can extend through an active region of the device to provide access to the intermediary material through the opening in the active region. In further embodiments, other openings can extend partially through the semiconductor structure to mechanically isolate active regions of the structure from one another. </p><p id="p0020" num="0020"> [0015] Figures 1A-1E are cross-sectional side views of a semiconductor device assembly 100 in various stages of manufacture in accordance with selected embodiments of the present technology. Figure 1A shows the semiconductor device assembly 100 after a semiconductor structure 102 has been formed on a support structure 104. The semiconductor structure 102 can have a plurality of dies or other structures that include integrated circuitry or other types of semiconductor devices. As such, the semiconductor structure 102 can include a single semiconductor material, a stack of different semiconductor materials, as well as other suitable materials. Although omitted for purposes of clarity, a person having ordinary skill in the art will appreciate that the semiconductor structure 102 can include a variety of materials. For example, in addition to materials that are semiconductive, the semiconductor structure 102 can include conductive materials (e.g., metallic materials) and insulative materials (e.g., dielectric materials). Also, the semiconductor structure 102 can include a variety of features formed throughout the structure. For example, the semiconductor structure 102 can include a through- substrate interconnect (not shown) that extends through the semiconductor structure 102. Such a through-substrate interconnect can electrically connect opposite sides of a finished semiconductor device, for example. </p><p id="p0021" num="0021">[0016] The support structure 104 includes a handle substrate 106 and an intermediary material 108 between the handle substrate 106 and the semiconductor structure 102. The handle substrate 106 can mechanically support the semiconductor structure 102 during manufacturing. The handle substrate 106 can also facilitate formation of one or more materials, features, or other aspects of the semiconductor structure 102. For example, the handle substrate 106 can 
<!-- EPO <DP n="6"/>-->
 facilitate the growth of epitaxial semiconductor materials on the handle substrate 106. In some embodiments, the handle substrate 106 can include ceramic, glass, poly-Aluminum Nitride (p- A1N), or other suitable materials. P-AlN-based handle substrates, for example, can have a coefficient of thermal expansion (CTE) that is similar to the CTE of Gallium Nitride (GaN)- based materials. </p><p id="p0022" num="0022"> [0017] The intermediary material 108 is between the semiconductor structure 102 and the handle substrate 106. As discussed above, the intermediary material 108 is a sacrificial material that can be removed (or at least partially removed) from between the semiconductor structure 102 and the handle substrate 106. For example, the intermediary material 108 can include a deposited oxide material and/or a native oxide. In some embodiments, oxide materials can be fused together to attach the semiconductor structure 102 with the handle substrate 106. For example, the native oxide of the semiconductor structure 102 can be fused with an oxide material of the handle substrate 106. The intermediary material 108 can also include a different material in addition to or in lieu of an oxide material. For example, the intermediary material 108 can include a nitride-based material. </p><p id="p0023" num="0023"> [0018] Figure IB shows the semiconductor device assembly 100 after removing material from the semiconductor structure 102 to form openings 110 in the semiconductor structure 102. In particular, the openings 1 10 can extend from a first side 112 of the semiconductor structure 102 to a second side 1 14 of the semiconductor structure 102 to expose surfaces 1 16 of the intermediary material 108 through the openings 1 10. The exposed surfaces 116, for example, can be flush with the semiconductor structure 102 at the second side 114 of the structure. In other embodiments, the exposed surfaces 1 16 can be recessed in the intermediary material 108, or the openings 1 10 can extend completely through the intermediary material 108 (not shown) such that the exposed surfaces 116 are just the remaining sidewalls of the intermediary material 108. For example, the openings 110 can be configured to expose a portion of the handle substrate 106 through the openings 1 10. In several embodiments, the openings 110 can at least partially define individual mesas 118 in the semiconductor structure 102. For example, in one embodiment described in further detail below with reference to Figure 2, the openings 1 10 can include trenches that isolate the individual mesas 118 from one another. Each mesa 118 can define a die having one or more integrated circuits or other features. </p><p id="p0024" num="0024"> [0019] Figure 1C shows the semiconductor device assembly 100 after a transfer structure 120 is attached to the semiconductor structure 102. The transfer structure 120 can 
<!-- EPO <DP n="7"/>-->
 include an adhesive (not shown) for at least temporarily binding the individual mesas 1 18 with the transfer structure 120. The transfer structure 120 is configured to support the individual mesas 1 18 of the semiconductor structure 102 after the handle substrate 106 has been removed. The transfer structure 120 can include a die-attach tape, a carrier substrate (e.g., a wafer), or other suitable structure that is configured to support the individual mesas 118 in subsequent processing stages. In some embodiments, the transfer structure 120 can be used to shield the active surfaces of the semiconductor structure 102 from contamination and debris associated with operator handling. The transfer structure 120 can also provide a diffusion barrier that mitigates oxidation at the active surfaces of the individual mesas 118. In other embodiments, however, the transfer structure 120 can be omitted, and thus the manufacturing stage at Figure 1C can likewise be omitted. For example, the transfer structure 120 can be omitted in embodiments in which the semiconductor structure 102 is not decoupled from the support structure 104 (see, e.g., Figures 6 and 7). </p><p id="p0025" num="0025"> [0020] Figure ID shows the semiconductor device assembly 100 after a portion of the intermediary material 108 adjacent the openings 100 has been removed via the openings 1 10 of the semiconductor structure 102. In particular, the removed intermediary material forms a gap Si that undercuts the individual mesas 118 of the semiconductor structure 102 at the second side 1 14. In some embodiments, the semiconductor device assembly 100 can be placed into a chemical etchant (e.g., a chemical bath) to submerge or at least partially submerge the semiconductor structure 102 in the etchant. As shown by arrows "E", the etchant undercuts the portions of the semiconductor structure 102 adjacent the openings 110 in the semiconductor structure 102. The transfer structure 120 can be configured such that it does not substantially degrade in an acidic (or basic) solution of the chemical etchant. </p><p id="p0026" num="0026"> [0021] Figure IE shows the semiconductor device assembly 100 after the semiconductor structure 102 has been decoupled from the handle substrate 106. In particular, the semiconductor structure 102 is decoupled by removing the intermediary material 108 (Figure ID) until the handle substrate 106 is released from the semiconductor structure 102. Once released, the handle substrate 106 can be recycled and used to form other semiconductor structures. Alternatively, the handle substrate 106 can be discarded depending on the life-cycle of the handle substrate 106. For example, the handle substrate 106 can be discarded if it has become too thin, contaminated, and/or cycled more than a pre-determined number of times. 
<!-- EPO <DP n="8"/>-->
 [0022] Figure 2 is an isometric view of a semiconductor device assembly 200 configured in accordance with a selected embodiment of the present disclosure. The semiconductor device assembly 200 can be similar to the semiconductor device assembly 100 after the processing stage of Figure IB, but in Figure 2 the semiconductor device assembly 200 is inverted. In the embodiment shown in Figure 2, the openings 1 10 between the individual mesas 118 are trenches 222 (identified individually as first through third trenches 222a-222c) that extend to the intermediary material 108 of the support structure 104. In the illustrated embodiment, the first and second trenches 222a and 222b are generally in parallel with one another and are generally perpendicular with the third trench 222c. In this configuration, the trenches 222 separate the semiconductor structure 102 to form discrete semiconductor devices 224. Although the Figures show the trenches 22 in a linear arrangement, in other embodiments one or more of the trenches 222 can have a non-linear arrangement (e.g., curved, sloped, etc.) </p><p id="p0027" num="0027"> [0023] The semiconductor devices 224 can include electrical contacts 226 (e.g., metal contact pads). In one embodiment, the semiconductor structure 102 (Figure 1A) can be formed to include the electrical contacts 226. Alternatively, the electrical contacts 226 can be formed on the semiconductor structure 102 at a later processing stage. The electrical contacts 226 can include a variety of suitable conductive materials that are electrically coupled to one or more active regions of the semiconductor devices 224. In the illustrated embodiment, the semiconductor devices 224 are "direct-attach" devices in which the electrical contacts can be directly bonded (e.g., via eutectic bonding) to a printed circuit board (not shown) or other suitable substrates. In several embodiments, direct-attach configurations can simplify assembly of semiconductor devices on such a substrate. </p><p id="p0028" num="0028"> [0024] Figure 3 is a schematic cross-sectional side view of a semiconductor device 324 configured in accordance with an embodiment of the present technology. The semiconductor device 324, for example, can be similar to one of the semiconductor devices 224 of Figure 2 after the support structure 104 has been removed. The semiconductor structure 102 of the semiconductor device 324 includes a stack of semiconductor materials 328 (identified individually as first through third semiconductor materials 328a-c). For clarity, active regions of the semiconductor structure 102 are identified as source "S," gate "G," and drain "D" regions of a transistor device (e.g., of a HEMT power transistor device). However, embodiments of the semiconductor device 324 can include other types of active regions. For example, in other embodiments, active regions can include regions other than source, gate, and/or drain regions. 
<!-- EPO <DP n="9"/>-->
 Further, the active regions can be located in another type device, such as a bipolar transistor device, a capacitor, etc. </p><p id="p0029" num="0029"> [0025] The semiconductor device 324 further includes electrical contacts 226 (identified individually as first through third electrical contacts 226a-226c) and a dielectric material 329 (e.g., Silicon Nitride (SiN)) that separates the individual electrical contacts 226 from one another. The first and second electrical contacts 226a and 226b are coupled, respectively, to the source S and drain D regions of the semiconductor structure 102 through Ohmic contact regions 330 (e.g., locally doped regions of the first semiconductor material 328a). The third electrical contact 226c is coupled to the gate region G of the semiconductor device 324 without an intermediary Ohmic contact region. In one embodiment, the first semiconductor material 328a of the semiconductor device 324 includes Aluminum GaN (AlGaN) and the second semiconductor material 328b includes GaN. In several embodiments, the third semiconductor material 328c can include AlGaN. In other non-illustrated embodiments the semiconductor device 324 can include different materials and/or features. </p><p id="p0030" num="0030"> [0026] In operation, the gate region G provides a conductive channel (e.g., a two- dimensional electron gas channel) that extends between the source region S and the drain region D of the semiconductor device 324. As discussed above, the semiconductor device 324 can have less parasitic conduction (or no parasitic conduction) relative to conventional semiconductor devices. In particular, the handle substrate 106 (Figure IE) has been decoupled to remove parasitic conduction paths. </p><p id="p0031" num="0031"> [0027] Figure 4 is a schematic cross-sectional side view of a semiconductor device 424 configured in accordance with another embodiment of the present technology. The semiconductor device 424, for example, can be similar to the semiconductor device 324 of Figure 3. However, the semiconductor device 424 is different than the semiconductor device 324 of Figure 3 in that the semiconductor device 424 includes first and second trenches 432a and 432b formed in the semiconductor structure 102. In particular, the first and second trenches 432a and 432b mechanically isolate the source and drain regions S and D from the gate region G. Such mechanical isolation can, for example, decrease parasitic conduction between the source region S and the gate region G and/or the drain region D and the gate region G. </p><p id="p0032" num="0032">[0028] In one embodiment, the first and second trenches 432a and 432b can be formed in the semiconductor structure 102 by one or more etch processes. For example, the second semiconductor material 328b can be configured as an etch stop material. Alternatively, the etch 
<!-- EPO <DP n="10"/>-->
 processes can be timed to form the first and second trenches 432a and 432b to a depth that does not substantially extend (or extend at all) into the second semiconductor material 328b. In one embodiment, the first and second trenches 432a and 432b are formed in the semiconductor structure 102 at stage before the stage of Figure 1A. In other embodiments, the first and second trenches are formed at a different manufacturing stage. For example, the first and second trenches 432a and 432b can be formed in semiconductor device assembly that incorporates a portion of the handle substrate into the finished device. </p><p id="p0033" num="0033"> [0029] Figure 5 is a schematic cross-sectional side view of a semiconductor device 524 configured in accordance with a further embodiment of the present technology. The semiconductor device 524, for example, can be similar to the semiconductor device 424 of Figure 4. However, the semiconductor device 524 includes an electrical contact 526 at the second side 114 of the semiconductor device 424 (rather than between the source and drain regions S and D at a first side 1 12 of the semiconductor device). The electrical contact 526 can be formed, for example, by depositing a conductive material on the third semiconductor material 328c at the second side 1 14 of the semiconductor device 524. In this example, the third semiconductor material 328c can be the gate region G. In some embodiments, a dimension di (e.g., a length or a surface area) can be configured to achieve a certain capacitance at the gate region G. Such a configuration has several advantages over conventional devices in that the dimension di does not change the overall footprint of the semiconductor device 524 (so long as the dimension di of the gate region G is smaller than the combined dimensions of the first and second electrical contacts 226a and 226b). By contrast, a gate region in a conventional transistor device is typically constrained to a particular range of dimensions. In particular, because the source, gate, and drain regions of a conventional device are all located at the same side of the device, each region contributes to the overall footprint. For example, to retain a certain footprint size, the gate region can only be increased in size if one or both of the source and drain regions S and D are decreased in size. </p><p id="p0034" num="0034"> [0030] The semiconductor device 524 is also different than the semiconductor device 424 of Figure 4 in that the semiconductor device 524 includes a trench 532 between the source region S and the drain region D (rather than between the gate region G and each of the source region S and the drain region D). The trench 532 includes a first sidewall 533a adjacent the source region S and a second sidewall 533b adjacent the drain region D. In some embodiments, however, the trench 532 can be omitted and the source region S can be isolated from the drain 
<!-- EPO <DP n="11"/>-->
 region D differently. For example, the source region S and the drain region D can include semiconductor material with different doping types (e.g., P-type or N-type) to form a reverse- biased diode between these regions. </p><p id="p0035" num="0035"> [0031] Figure 6 is a schematic cross-sectional side view of a semiconductor device 634 configured in accordance with yet another embodiment of the present technology. The semiconductor device 634 is different than the semiconductor devices 224 of Figure 2 in that the semiconductor device 634 remains coupled to the handle substrate 106 via the intermediary material 108. As illustrated, the semiconductor device 634 includes an opening 636 formed through the gate region G of the semiconductor device 634. In this configuration, the opening 636 provides a passageway through which an etchant can remove a portion of the intermediary material 108 to undercut the gate region G. The amount of undercut can be configured to mechanically isolate the gate region G from the handle substrate 106 by an undercut distance d2 of the gap Si. The undercut distance d2 can be selected to achieve a certain amount of isolation. For example, the undercut distance d2 can extend beyond the gate region G and beneath the source and drain regions S and D (not shown). In another embodiment, a different active region of the semiconductor device 634 can be mechanically isolated. For example, the source region S and/or the drain region D can be mechanically isolated from the handle substrate 106 through an opening formed through source region S and/or the drain region D. </p><p id="p0036" num="0036">[0032] In some embodiments, the amount of undercut can be configured to provide mechanical isolation, but also retain a sufficient amount of the intermediary material 108 at the second side of 1 14 of the semiconductor device 634 such that the semiconductor device 634 does not readily decouple from the handle substrate 106. For example, the source region S and/or the drain region D can be undercut by the gap Si (e.g., adjacent the opening 1 10; Figure ID), with the undercut distance d2 selected such that the third semiconductor material 328c does not readily decouple from the handle substrate 106. In another, non-illustrated embodiment, one or both of the source and drain regions S and D have no undercut at all or are only an undercut at one side (e.g., at the side adjacent the gate region G). </p><p id="p0037" num="0037"> [0033] Figure 7 is an isometric view of a semiconductor device assembly 700 configured in accordance with a selected embodiment of the present disclosure. The semiconductor device assembly 700 can be similar to the semiconductor device assembly 100 after the processing stage of Figure 1C (shown without the transfer structure 120 on the first side 1 12 of the semiconductor structure 102 in Figure 7). However, the semiconductor device assembly 700 is 
<!-- EPO <DP n="12"/>-->
 different than the semiconductor device assembly 100 in that individual semiconductor devices 634 include the opening 636 through the semiconductor device 634. As shown, the openings 636 can be cylindrical; however, in other embodiments the openings 636 can have different shapes. For example, the openings 636 can be elongated trenches that are parallel with the first and second trenches 222a and 222b. </p><p id="p0038" num="0038"> [0034] Also, the semiconductor device assembly 700 can be similar to the semiconductor device assembly 200 of Figure 2. However, the semiconductor device assembly 700 is different than the semiconductor device assembly 200 in that the semiconductor devices 634 are configured to be singulated such that they include a portion of the handle substrate 106. In one embodiment, for example, the trenches 222 can provide locations for dicing streets, which can be subsequently cut to singulate the individual semiconductor devices 634 (e.g., via a dicing saw). In another embodiment, however, the trenches 222 can be omitted and the semiconductor devices 634 can be separated by conventional singulation techniques known in the art. </p><p id="p0039" num="0039"> [0035] A person having ordinary skill in the art will recognize that semiconductor devices can be manufactured using other types of semiconductor device assemblies or other suitable structures without deviating from the scope of the various embodiments of the present technology. In general, a method of forming a semiconductor device can include forming a stack of semiconductor materials on a support structure (e.g., the support structure 104); forming openings in a stack of semiconductor materials (e.g., the semiconductor structure 102), where portions of the support structure are exposed through the openings; and undercutting at least a portion of the stack of semiconductor materials adjacent the openings in the stack semiconductor materials. In another example, a method of forming a semiconductor device can include forming a semiconductor structure that includes a first semiconductor material (e.g., the first semiconductor material 328a ), a second semiconductor material (e.g., the second semiconductor material 328b), a first active region formed in the first semiconductor material (e.g., the source region S), a second active region formed in the first semiconductor material (e.g., the drain region D or the gate region G), and a trench between the first active region and the second active region. </p><p id="p0040" num="0040"> [0036] Any one of the semiconductor devices and semiconductor device assemblies having the features described above with reference to Figures 1A-7 can be incorporated into any of a myriad of larger and/or more complex systems, a representative example of which is system 850 shown schematically in Figure 8. The system 850 can include a processor 852, a memory 
<!-- EPO <DP n="13"/>-->
 854 (e.g., SRAM, DRAM, flash, and/or other memory devices), input/output devices 856, and/or other subsystems or components 858. The semiconductor devices and semiconductor device assemblies described above with reference to Figures 1A-7 can be included in any of the elements shown in Figure 8. The resulting system 850 can be configured to perform any of a wide variety of suitable computing, processing, storage, sensing, imaging, and/or other functions. Accordingly, representative examples of the system 850 include, without limitation, computers and/or other data processors, such as desktop computers, laptop computers, Internet appliances, hand-held devices (e.g., palm-top computers, wearable computers, cellular or mobile phones, personal digital assistants, music players, etc.), tablets, multi-processor systems, processor-based or programmable consumer electronics, network computers, and minicomputers. Additional representative examples of the system 850 include lights, cameras, vehicles, etc. With regard to these and other examples, the system 850 can be housed in a single unit or distributed over multiple interconnected units, e.g., through a communication network. The components of the system 850 can accordingly include local and/or remote memory storage devices and any of a wide variety of suitable computer-readable media. </p><p id="p0041" num="0041"> [0037] From the foregoing, it will be appreciated that specific embodiments of the technology have been described herein for purposes of illustration, but that various modifications may be made without deviating from the disclosure. For example, the semiconductor device assemblies 100, 200, and 700 shown, respectively, in Figures 1, 2, and 7 can include a variety of other features. For example, these assemblies and others can be configured to form multiple semiconductor devices rather than a single semiconductor device. In addition, the semiconductor device assemblies can include a network of conductive structures (e.g., traces) for intercoupling semiconductor devices. As another example, the semiconductor devices 224, 324, 424, 524, and 634 shown, respectively, in Figures 2-7 can similarly include a variety of other features. For example the gate region G can include multiple semiconductor materials between the first semiconductor material 328a and the third electrical contact 226c to achieve a particular operating parameter (e.g., a capacitance). Certain aspects of the new technology described in the context of particular embodiments may also be combined or eliminated in other embodiments. Additionally, while advantages associated with certain embodiments of the new technology have been described in the context of those embodiments, other embodiments may also exhibit such advantages, and not all embodiments need necessarily exhibit such advantages to fall within the scope of the technology. Accordingly, the disclosure 
<!-- EPO <DP n="14"/>-->
 and associated technology can encompass other embodiments not expressly shown or described herein. 
</p></description><claims mxw-id="PCLM70076534" ref-ucid="WO-2014130934-A1" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="15"/>-->CLAIMS I/We claim: </claim-statement><claim id="clm-0001" num="1"><claim-text>1. A method, comprising: </claim-text><claim-text> forming a semiconductor device assembly that includes: </claim-text><claim-text> a handle substrate; </claim-text><claim-text> a semiconductor structure having a first side and a second side opposite the first side; and </claim-text><claim-text> intermediary material between the semiconductor structure and the handle substrate; </claim-text><claim-text> removing material from the semiconductor structure to form an opening extending from the first side of the semiconductor structure to at least the intermediary material at the second side of the semiconductor structure; and </claim-text><claim-text> removing at least a portion of the intermediary material via the opening in the semiconductor structure to undercut the second side of the semiconductor structure. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. The method of claim 1 wherein: </claim-text><claim-text> the opening in the semiconductor structure comprises a first trench; </claim-text><claim-text> the portion of the intermediary material comprises at least a first portion of the intermediary material adjacent the first trench; </claim-text><claim-text> removing material from the semiconductor structure further comprises forming a second trench that extends from the first side of the semiconductor structure to at least the intermediary material at the second side of the semiconductor structure, wherein the first and second trenches at least partially define a mesa in the semiconductor structure; and </claim-text><claim-text> removing the portion of the intermediary material further comprises removing via the first trench the first portion of the material and removing via the second trench at least a second portion of the intermediary material to decouple the semiconductor structure from the handle substrate. </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. The method of claim 2 wherein: 
<!-- EPO <DP n="16"/>-->
 the handle substrate comprises a poly-Aluminum Nitride substrate (p-AIN); and the method comprises forming a power transistor that includes the mesa formed in the semiconductor structure. </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. The method of claim 2, further comprising removing material from the semiconductor structure to mechanically isolate active regions in the semiconductor structure. </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. The method of claim 4 wherein: </claim-text><claim-text> the semiconductor structure comprises a first semiconductor material and a second semiconductor material; and </claim-text><claim-text> the second semiconductor material is between the first semiconductor material and the intermediary material; and </claim-text><claim-text> wherein the method further comprises removing material from the first semiconductor material of the semiconductor structure to form a third trench that exposes a surface of the second semiconductor material through the third trench. </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. The method of claim 1 wherein removing the intermediary material further comprises exposing the intermediary material to an etchant via the opening in the semiconductor structure. </claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. The method of claim 6 wherein exposing the intermediary material to the etchant further comprises etching the intermediary material to form a gap between the semiconductor structure and the handle substrate. </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. The method of claim 6 wherein: </claim-text><claim-text> the method further comprises attaching a transfer structure to the semiconductor structure at the first side of the semiconductor structure; and </claim-text><claim-text> exposing the intermediary material to the etchant comprises decoupling the semiconductor structure from the handle substrate by etching the intermediary material with the transfer structure attached to the semiconductor structure. </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. The method of claim 1 wherein: </claim-text><claim-text> the first side of the semiconductor structure comprises an active region; and 
<!-- EPO <DP n="17"/>-->
 the opening extends through an active region of the semiconductor structure. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. A method of forming a semiconductor device assembly, comprising: </claim-text><claim-text> forming a stack of semiconductor materials on a handle substrate; </claim-text><claim-text> forming openings in the stack of semiconductor materials, wherein portions of the handle substrate are exposed through the openings; and </claim-text><claim-text> undercutting the stack of semiconductor materials adjacent the openings in the stack semiconductor materials. </claim-text></claim><claim id="clm-0011" num="11"><claim-text>1 1. The method of claim 10 wherein undercutting the portion of the stack of semiconductor materials comprises at least partially submerging the stack of semiconductor materials in an etchant. </claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. The method of claim 10, further comprising forming a semiconductor device, wherein the semiconductor device includes at least a portion of the stack of semiconductor materials. </claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. The method of claim 12 wherein the semiconductor device is a power transistor. </claim-text></claim><claim id="clm-0014" num="14"><claim-text>14. The method of claim 12 wherein the semiconductor device is a high electron mobility transistor (HEMT) device. </claim-text></claim><claim id="clm-0015" num="15"><claim-text>15. The method of claim 12 wherein the semiconductor device is a direct-attach device. </claim-text></claim><claim id="clm-0016" num="16"><claim-text>16. The method of claim 10 wherein undercutting the portion of the stack of semiconductor materials comprises decoupling the stack of semiconductor materials from the handle substrate. </claim-text></claim><claim id="clm-0017" num="17"><claim-text>17. The method of claim 16, further comprising </claim-text><claim-text> forming a semiconductor device to include at least a portion of the stack of semiconductor materials; </claim-text><claim-text> forming a first electrical contact at a first side of the semiconductor device; and 
<!-- EPO <DP n="18"/>-->
 forming a second electrical contact at a second side of the semiconductor device that is opposite the first side of the semiconductor device. </claim-text></claim><claim id="clm-0018" num="18"><claim-text>18. The method of claim 10, further comprising forming a semiconductor device to include at least a portion of the stack of semiconductor materials and a portion of the handle substrate. </claim-text></claim><claim id="clm-0019" num="19"><claim-text>19. A semiconductor device assembly, comprising: </claim-text><claim-text> a handle substrate; </claim-text><claim-text> semiconductor structure having a first side and a second side opposite the first side; and intermediary material between the handle substrate and the second side of the semiconductor structure, </claim-text><claim-text> wherein: </claim-text><claim-text> the semiconductor structure includes an opening that extends from the first side of the semiconductor structure to at least the intermediary material at the second side of the semiconductor structure; and </claim-text><claim-text> the handle substrate and a portion of the semiconductor structure at the second side of the semiconductor structure are separated by a gap in the intermediary material adjacent to the opening. </claim-text></claim><claim id="clm-0020" num="20"><claim-text>20. The semiconductor device assembly of claim 19 wherein: </claim-text><claim-text> the first side of the semiconductor structure comprises an active region; and </claim-text><claim-text> the opening is positioned within the active region. </claim-text></claim><claim id="clm-0021" num="21"><claim-text>21. The semiconductor device assembly of claim 20 wherein the active region includes a gate region of the semiconductor structure. </claim-text></claim><claim id="clm-0022" num="22"><claim-text>22. The semiconductor device assembly of claim 20 wherein the active region includes a source or drain region of the semiconductor structure. </claim-text></claim><claim id="clm-0023" num="23"><claim-text>23. The semiconductor device assembly of claim 19 wherein the semiconductor structure comprises at least a portion of power transistor device. 
<!-- EPO <DP n="19"/>-->
</claim-text></claim><claim id="clm-0024" num="24"><claim-text>24. The semiconductor device assembly of claim 19 wherein the semiconductor structure comprises at least a portion high electron mobility transistor (HEMT) device. </claim-text></claim><claim id="clm-0025" num="25"><claim-text>25. The semiconductor device assembly of claim 19 wherein the handle substrate comprises a poly -Aluminum Nitride (p-AIN) substrate. </claim-text></claim><claim id="clm-0026" num="26"><claim-text>26. A semiconductor transistor device, comprising a stack of semiconductor materials that includes: </claim-text><claim-text> a semiconductor material; </claim-text><claim-text> a source region, a gate region, and a drain region formed in the semiconductor material; and </claim-text><claim-text> a trench between the source and drain regions. </claim-text></claim><claim id="clm-0027" num="27"><claim-text>27. The semiconductor transistor device of claim 26 wherein the trench extends through the gate region. </claim-text></claim><claim id="clm-0028" num="28"><claim-text>28. The semiconductor transistor device of claim 26 wherein the stack of semiconductor materials includes a first side and a second side opposite the first side, and wherein the semiconductor transistor device further comprises a first electrical contact at the first side that is electrically coupled to the gate region and a second electrical contact at the second side that is electrically coupled to at least one of the source region or the drain region. </claim-text></claim><claim id="clm-0029" num="29"><claim-text>29. The semiconductor device of claim 26 wherein the trench includes a first sidewall adjacent the source region and a second sidewall adjacent the drain region. 
</claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
