---
layout: post
title: "è®¾è®¡AIèŠ¯ç‰‡æ¶æ„çš„å…¥é—¨-ç ”ç©¶ç”Ÿå…¥è¡Œæ•°å­—èŠ¯ç‰‡è®¾è®¡éªŒè¯çš„é¡¹ç›®-opentitan"
date: 2025-03-08 23:57:56 +0800
description: "è¿™å‡ å¹´èŠ¯ç‰‡è®¾è®¡è¡Œä¸šåœ¨å›½å†…åƒåè¿‡å±±è½¦ã€‚æ—¶è€Œé«˜äº¢ï¼Œæ—¶è€Œä½æ½®ã€‚æœ€è¿‘åˆå› ä¸ºAIçš„çƒ­æ½®å¼€å§‹highèµ·æ¥ã€‚åˆ°åº•èŠ¯ç‰‡è¡Œä¸šçš„è§„å¾‹æ˜¯å¦‚ä½•ï¼Ÿæˆ‘è°ˆè°ˆè‡ªå·±è§‚ç‚¹ï¼šèŠ¯ç‰‡è®¾è®¡æ˜¯â€œåŠ³åŠ¨å¯†é›†å‹â€è¡Œä¸šã€‚â€œEDAå’Œå·¥å…·é«˜åº¦æ ‡å‡†åŒ–å’Œä»£å·¥å‚çš„å·¥è‰ºæ ‡å‡†åŒ–ä¹‹åï¼ŒèŠ¯ç‰‡è®¾è®¡å°±å˜æˆäº†â€œåŠ³åŠ¨å¯†é›†å‹â€å·¥ä½œï¼Œè¿™ä¹Ÿæ˜¯ç¾å›½å¾ˆé•¿ä¸€æ®µæ—¶é—´å‡ ä¹è¦æ”¾å¼ƒèŠ¯ç‰‡è®¾è®¡è¡Œä¸šçš„æŠ€æœ¯èƒŒæ™¯ã€‚å½“ç„¶ç¾å›½å›½å†…ä¹Ÿæ²¡æœ‰è¿™ä¹ˆå¤šEEå·¥ç¨‹å¸ˆä¾›åº”ã€‚è¦è·Ÿåˆ¶é€ ä¸šä¸€æ ·è½¬ç§»ç»™å…¨çƒå„åœ°ã€‚ä¸€å®¶ä¹‹è¨€ï¼Œå¤§å®¶çœ‹çœ‹ç¬‘ç¬‘å°±å¯ä»¥äº†ã€‚æˆ‘ä»¬å›½å†…èƒŒæ™¯æ˜¯ç ”ç©¶ç”Ÿå¤§é‡æ‰©æ‹›ï¼Œåˆä»€ä¹ˆå­¦ç¡•/ä¸“ç¡•ã€å…¨æ—¥/éå…¨ï¼Œå“ç§å¾ˆé½ã€‚"
keywords: "è®¾è®¡AIèŠ¯ç‰‡æ¶æ„çš„å…¥é—¨ ç ”ç©¶ç”Ÿå…¥è¡Œæ•°å­—èŠ¯ç‰‡è®¾è®¡ã€éªŒè¯çš„é¡¹ç›® opentitan"
categories: ['æ•°å­—ç”µè·¯']
tags: ['æ¶æ„', 'äººå·¥æ™ºèƒ½', 'Fpga']
artid: "146125412"
image:
    path: https://api.vvhan.com/api/bing?rand=sj&artid=146125412
    alt: "è®¾è®¡AIèŠ¯ç‰‡æ¶æ„çš„å…¥é—¨-ç ”ç©¶ç”Ÿå…¥è¡Œæ•°å­—èŠ¯ç‰‡è®¾è®¡éªŒè¯çš„é¡¹ç›®-opentitan"
render_with_liquid: false
featuredImage: https://bing.ee123.net/img/rand?artid=146125412
featuredImagePreview: https://bing.ee123.net/img/rand?artid=146125412
cover: https://bing.ee123.net/img/rand?artid=146125412
image: https://bing.ee123.net/img/rand?artid=146125412
img: https://bing.ee123.net/img/rand?artid=146125412
---

<div class="blog-content-box">
 <div class="article-header-box">
  <div class="article-header">
   <div class="article-title-box">
    <h1 class="title-article" id="articleContentId">
     è®¾è®¡AIèŠ¯ç‰‡æ¶æ„çš„å…¥é—¨ ç ”ç©¶ç”Ÿå…¥è¡Œæ•°å­—èŠ¯ç‰‡è®¾è®¡ã€éªŒè¯çš„é¡¹ç›® opentitan
    </h1>
   </div>
  </div>
 </div>
 <article class="baidu_pl">
  <div class="article_content clearfix" id="article_content">
   <link href="../../assets/css/kdoc_html_views-1a98987dfd.css" rel="stylesheet"/>
   <link href="../../assets/css/ck_htmledit_views-704d5b9767.css" rel="stylesheet"/>
   <div class="markdown_views prism-atom-one-dark" id="content_views">
    <svg style="display: none;" xmlns="http://www.w3.org/2000/svg">
     <path d="M5,0 0,2.5 5,5z" id="raphael-marker-block" stroke-linecap="round" style="-webkit-tap-highlight-color: rgba(0, 0, 0, 0);">
     </path>
    </svg>
    <div class="RichText ztext Post-RichText css-ob6uua">
     <h3>
      å‰è¨€
     </h3>
     <p>
      è¿™å‡ å¹´èŠ¯ç‰‡è®¾è®¡è¡Œä¸šåœ¨å›½å†…åƒåè¿‡å±±è½¦ã€‚æ—¶è€Œé«˜äº¢ï¼Œæ—¶è€Œä½æ½®ã€‚æœ€è¿‘åˆå› ä¸ºAIçš„çƒ­æ½®å¼€å§‹highèµ·æ¥ã€‚åˆ°åº•èŠ¯ç‰‡è¡Œä¸šçš„è§„å¾‹æ˜¯å¦‚ä½•ï¼Ÿ
     </p>
     <p>
      æˆ‘è°ˆè°ˆè‡ªå·±è§‚ç‚¹ï¼šèŠ¯ç‰‡è®¾è®¡æ˜¯â€œåŠ³åŠ¨å¯†é›†å‹â€è¡Œä¸šã€‚
     </p>
     <p>
      <b>
       â€œEDAå’Œå·¥å…·é«˜åº¦æ ‡å‡†åŒ–å’Œä»£å·¥å‚çš„å·¥è‰ºæ ‡å‡†åŒ–ä¹‹åï¼ŒèŠ¯ç‰‡è®¾è®¡å°±å˜æˆäº†â€œåŠ³åŠ¨å¯†é›†å‹â€å·¥ä½œï¼Œè¿™ä¹Ÿæ˜¯ç¾å›½å¾ˆé•¿ä¸€æ®µæ—¶é—´å‡ ä¹è¦æ”¾å¼ƒèŠ¯ç‰‡è®¾è®¡è¡Œä¸šçš„æŠ€æœ¯èƒŒæ™¯ã€‚å½“ç„¶ç¾å›½å›½å†…ä¹Ÿæ²¡æœ‰è¿™ä¹ˆå¤šEEå·¥ç¨‹å¸ˆä¾›åº”ã€‚è¦è·Ÿåˆ¶é€ ä¸šä¸€æ ·è½¬ç§»ç»™å…¨çƒå„åœ°ã€‚â€
      </b>
     </p>
     <p>
      ä¸€å®¶ä¹‹è¨€ï¼Œå¤§å®¶çœ‹çœ‹ç¬‘ç¬‘å°±å¯ä»¥äº†ã€‚
     </p>
     <p>
      æˆ‘ä»¬å›½å†…èƒŒæ™¯æ˜¯ç ”ç©¶ç”Ÿå¤§é‡æ‰©æ‹›ï¼Œåˆä»€ä¹ˆå­¦ç¡•/ä¸“ç¡•ã€å…¨æ—¥/éå…¨ï¼Œå“ç§å¾ˆé½ã€‚
     </p>
     <p>
      å›½å¤–ç ”ç©¶ç”Ÿã€ç¾å›½ã€æ¬§æ´²ç¡•å£«é˜¶æ®µéƒ½æ˜¯æˆè¯¾å‹æ•™è‚²ï¼Œå¤šå¤šç›Šå–„ã€‚å›½å†…ç°åœ¨ä¹Ÿæ˜¯ã€‚
     </p>
     <p>
      è¿™ç»™ç ”ç©¶ç”Ÿé—¨å¾ˆå¤§å›°æƒ‘ã€‚
     </p>
     <p>
      ä¸ºä»€ä¹ˆå‘¢ï¼Ÿ
      <b>
       ç¼ºé¡¹ç›®å®è·µã€‚
      </b>
     </p>
     <p>
      <b>
       1 æˆ‘ä¸€è´¯çš„è§‚ç‚¹æ˜¯è®¾è®¡èŠ¯ç‰‡å’ŒFPGAæ˜¯ä¸€ä¸ªæŠ€æœ¯ï¼Œå¸Œæœ›FPGAå­¦ä¹ è€…ä¹Ÿå…³æ³¨è¿™æ–¹é¢æŠ€æœ¯ã€‚
      </b>
     </p>
     <p>
      <b>
       2 AIæ—¶ä»£å…¥é—¨èŠ¯ç‰‡è®¾è®¡è¦å…ˆå­¦å¥½è®¾è®¡å’ŒéªŒè¯ï¼Œåœ¨å­¦ä¹ æ¶æ„è®¾è®¡
      </b>
     </p>
     <p>
      æ‰€ä»¥ï¼Œæœ¬äººå°è¯•åœ¨çŸ¥ä¹å¼€è¿™ä¸ªæ ç›®ï¼Œæä¾›ä¸€äº›ç¨å¾®å®æˆ˜é¡¹ç›®ã€‚ä¸€æ–¹é¢è®²è§£ã€ä¸€æ–¹é¢è·Ÿå„ä½äº’åŠ¨ã€‚
     </p>
     <p>
      æ— è®ºæ˜¯æœ¬ä¸“ä¸šç§‘ç­å­¦ç”Ÿè¿˜æ˜¯éç§‘ç­å­¦ä¹ ï¼Œä¹Ÿæ— è®ºæ˜¯ä½ å·²ç»å°±ä¸šæƒ³è½¬è¡Œï¼Œéƒ½å¯ä»¥å‚è€ƒä¸Šé¢çš„é¡¹ç›®æ¥å­¦ä¹ ã€‚
     </p>
     <p>
      ç½‘ä¸Šæœ‰opentitanæœ‰ä»‹ç»ï¼Œè®©æˆ‘æ¥åšç¬¬ä¸€äººï¼Œæ¥è¯¦ç»†ä»‹ç»è¿™ä¸ªé¡¹ç›®å¦‚ä½•å­¦ä¹ å’Œåƒä¸‹æ¥ã€‚
     </p>
     <h3>
      èŠ¯ç‰‡è®¾è®¡ã€éªŒè¯ä¸€ä½“åŒ–é¡¹ç›®opentitanå­¦ä¹ 
     </h3>
     <p>
      å…³äºèŠ¯ç‰‡è®¾è®¡ã€éªŒè¯çš„å…¥é—¨å­¦ä¹ ä¹¦ç±ã€ä»¥åŠä¸€äº›å°ç»ƒä¹ ç½‘ä¸Šæœ‰å¾ˆå¤šä¹¦ç±ã€è§†é¢‘ã€ä¹Ÿæœ‰åŸ¹è®­å…¬å¸åœ¨åšè¿™æ–¹é¢å·¥ä½œã€‚æ„Ÿè°¢ä»–ä»¬åœ¨ç›®å‰ä¸­å›½èŠ¯ç‰‡è¡Œä¸šæ€¥éœ€å·¥ç¨‹å¸ˆèƒŒæ™¯ä¸‹æ‰€åšçš„åŠªåŠ›ã€‚ç½‘ä¸ŠåšèŠ¯ç‰‡éªŒè¯åŸ¹è®­çš„è·¯ç§‘ï¼Œæˆ‘å°±è§‰å¾—å¾ˆå¥½ã€‚æˆ‘ä»¬å¤§å­¦è¿™æ–¹é¢æ•™å­¦å¤ªç¼ºäº†ã€‚
     </p>
     <p>
      æŒæ¡åŸºç¡€çŸ¥è¯†å¦‚ä½•é€šè¿‡é¡¹ç›®æå‡ï¼Œå¯èƒ½éœ€è¦çš„æ—¶é—´æ›´é•¿ï¼Œä¹Ÿæ›´å›°éš¾ã€‚
     </p>
     <p>
      opentitanå°±æ˜¯è¿™æ ·ä¸€ä¸ªè®¾è®¡ã€éªŒè¯çš„ç»¼åˆæ€§é¡¹ç›®ã€‚
     </p>
     <p>
      è™½ç„¶ä»–æ˜¯Googleå…¬å¸è”åˆä¸€äº›åŠå¯¼ä½“å…¬å¸ä»¥
      <a class="RichContent-EntityWord css-b7erz1" href="https://zhida.zhihu.com/search?content_id=247046922&amp;content_type=Article&amp;match_order=1&amp;q=RISC-V&amp;zhida_source=entity" rel="nofollow noopener noreferrer" target="_blank">
       RISC-V
       <svg class="ZDI ZDI--FourPointedStar16 css-1dvsrp" fill="currentColor" height="10px" viewbox="0 0 16 16" width="10px">
        <path d="m5.068 9.267-3.08-.77a.512.512 0 0 1 0-.994l3.08-.77a2.289 2.289 0 0 0 1.665-1.665l.77-3.08a.512.512 0 0 1 .994 0l.77 3.08c.205.82.845 1.46 1.665 1.665l3.08.77a.512.512 0 0 1 0 .994l-3.08.77a2.29 2.29 0 0 0-1.665 1.665l-.77 3.08a.512.512 0 0 1-.994 0l-.77-3.08a2.289 2.289 0 0 0-1.665-1.665Z">
        </path>
       </svg>
      </a>
      SOCå’Œå®‰å…¨èŠ¯ç‰‡ä¸ºæ ·æœ¬æ¥æ‰“é€ ï¼Œä½†æ˜¯å®Œå…¨ä¸å½±å“æˆ‘ä»¬æŠŠå®ƒä½œä¸ºæˆ‘ä»¬å…¥é—¨èŠ¯ç‰‡è®¾è®¡å’ŒéªŒè¯åçš„å®æˆ˜é¡¹ç›®ã€‚å¦‚æœè¦æµç‰‡ï¼Œä½ ä¹Ÿå¯ä»¥é‡‡ç”¨openLaneå·¥å…·é“¾æ¥ç”Ÿæˆç‰ˆå›¾ã€‚
     </p>
     <h4>
      1 Opentitané¡¹ç›®ä»‹ç»
     </h4>
     <div class="RichText-LinkCardContainer">
      <a class="LinkCard new css-1vqsdx1" href="https://link.zhihu.com/?target=https%3A//opentitan.org/book/doc/introduction.html" rel="nofollow noopener noreferrer" target="_blank">
       <span class="LinkCard-contents">
        <span class="LinkCard-title two-line">
         OpenTitan - OpenTitan Documentation
        </span>
        <span class="LinkCard-desc">
         â€‹
         <svg class="Zi Zi--InsertLink" fill="currentColor" height="14" viewbox="0 0 24 24" width="14">
          <path d="M5.327 18.883a3.005 3.005 0 0 1 0-4.25l2.608-2.607a.75.75 0 1 0-1.06-1.06l-2.608 2.607a4.505 4.505 0 0 0 6.37 6.37l2.608-2.607a.75.75 0 0 0-1.06-1.06l-2.608 2.607a3.005 3.005 0 0 1-4.25 0Zm5.428-11.799a.75.75 0 0 0 1.06 1.06L14.48 5.48a3.005 3.005 0 0 1 4.25 4.25l-2.665 2.665a.75.75 0 0 0 1.061 1.06l2.665-2.664a4.505 4.505 0 0 0-6.371-6.372l-2.665 2.665Zm5.323 2.117a.75.75 0 1 0-1.06-1.06l-7.072 7.07a.75.75 0 0 0 1.061 1.06l7.071-7.07Z" fill-rule="evenodd">
          </path>
         </svg>
         opentitan.org/book/doc/introduction.html
        </span>
       </span>
      </a>
     </div>
     <p>
      æ‰çœ‹åˆ°è¿™ä¸ªé¡¹ç›®è‚¯å®šä¼šå¾ˆæ‡µï¼Œå°±è®©æˆ‘ä»¬ä¸€ç‚¹ä¸€ç‚¹åƒé€è¿™ä¸ªé¡¹ç›®ã€‚
     </p>
     <p>
      é™¤äº†åœ¨githubå¼€æºäº†å…¨éƒ¨é¡¹ç›®ä»£ç ä¹‹å¤–ï¼Œæˆ‘ä»¬å¯ä»¥é€šè¿‡æ–‡æ¡£å­¦ä¹ åˆ°å¾ˆå¤šã€‚
     </p>
     <p>
      å‰å‡ å¹´å›½å†…æˆç«‹å¤ªå¤šèŠ¯ç‰‡è®¾è®¡å…¬å¸ï¼Œå»ºè®®è¡¥è¯¾ã€‚
     </p>
     <h4>
      2 èŠ¯ç‰‡è®¾è®¡çš„æµç¨‹(å‰ç«¯)
     </h4>
     <p>
      1 è®¾è®¡éªŒè¯
     </p>
     <p>
      <a class="external" href="https://link.zhihu.com/?target=https%3A//opentitan.org/book/doc/getting_started/setup_dv.html" rel="nofollow noreferrer noopener noreferrer" target="_blank">
       <span class="invisible">
        https://
       </span>
       <span class="visible">
        opentitan.org/book/doc/
       </span>
       <span class="invisible">
        getting_started/setup_dv.html
       </span>
       <span class="ellipsis">
       </span>
      </a>
     </p>
     <p>
      2 å½¢å¼éªŒè¯
     </p>
     <p>
      <a class="external" href="https://link.zhihu.com/?target=https%3A//opentitan.org/book/doc/getting_started/setup_formal.html" rel="nofollow noreferrer noopener noreferrer" target="_blank">
       <span class="invisible">
        https://
       </span>
       <span class="visible">
        opentitan.org/book/doc/
       </span>
       <span class="invisible">
        getting_started/setup_formal.html
       </span>
       <span class="ellipsis">
       </span>
      </a>
     </p>
     <p>
      3 åˆ›å»ºæµ‹è¯•è½¯ä»¶ï¼ˆSOCéœ€è¦ï¼‰
     </p>
     <p>
      <a class="external" href="https://link.zhihu.com/?target=https%3A//opentitan.org/book/doc/getting_started/build_sw.html" rel="nofollow noreferrer noopener noreferrer" target="_blank">
       <span class="invisible">
        https://
       </span>
       <span class="visible">
        opentitan.org/book/doc/
       </span>
       <span class="invisible">
        getting_started/build_sw.html
       </span>
       <span class="ellipsis">
       </span>
      </a>
     </p>
     <p>
      4 æ–‡æ¡£åˆ›å»º
     </p>
     <p>
      <a class="external" href="https://link.zhihu.com/?target=https%3A//opentitan.org/book/doc/getting_started/build_docs.html" rel="nofollow noreferrer noopener noreferrer" target="_blank">
       <span class="invisible">
        https://
       </span>
       <span class="visible">
        opentitan.org/book/doc/
       </span>
       <span class="invisible">
        getting_started/build_docs.html
       </span>
       <span class="ellipsis">
       </span>
      </a>
     </p>
     <p>
      5 FPGA éªŒè¯
     </p>
     <p>
      <a class="external" href="https://link.zhihu.com/?target=https%3A//opentitan.org/book/doc/getting_started/using_openocd.html" rel="nofollow noreferrer noopener noreferrer" target="_blank">
       <span class="invisible">
        https://
       </span>
       <span class="visible">
        opentitan.org/book/doc/
       </span>
       <span class="invisible">
        getting_started/using_openocd.html
       </span>
       <span class="ellipsis">
       </span>
      </a>
     </p>
     <h4>
      3 OpentitanèŠ¯ç‰‡çš„è®¾è®¡éªŒè¯
     </h4>
     <p>
      æœ¬ç¯‡æ–‡ç« å°±æš‚æ—¶ä»è¿™æ¬¾RISC-VèŠ¯ç‰‡çš„è®¾è®¡å’ŒéªŒè¯å¼€å§‹ï¼Œçœ‹çœ‹æˆ‘ä»¬æ”¹å¦‚ä½•å­¦ä¹ å’Œä¸‹æ‰‹è¿™ä¸ªé¡¹ç›®ã€‚
     </p>
     <p>
      ç®€å•æ¥è®²ï¼ŒSOCèŠ¯ç‰‡å°±æ˜¯ CPU coreå’Œ å¤–å›´ç”µè·¯ åŠ  æ€»çº¿ è¿æ¥èµ·æ¥çš„åŠŸèƒ½æ¨¡å—ã€‚
     </p>
     <p>
      å…ˆçœ‹çœ‹æ•´ä½“æ¨¡å—æ„æˆ
     </p>
     <figure>
      <div>
       <img class="origin_image zh-lightbox-thumb" src="https://i-blog.csdnimg.cn/img_convert/8422526580c363bb4f12f501217a9500.jpeg" width="752">
       </img>
      </div>
      <figcaption>
       opentitanæ•´ä½“æ¨¡å—æ„æˆ
      </figcaption>
     </figure>
     <p>
      å¯è§ è¿™æ˜¯ä¸€ä¸ªæ ‡å‡†çš„SOCèŠ¯ç‰‡ã€‚ è¿˜æ¯”è¾ƒå¤æ‚ï¼Œè·Ÿå•†ä¸šèŠ¯ç‰‡ä¸šå·®ä¸äº†å¤ªå¤šã€‚
     </p>
     <p>
      æŒ‡ä»¤é›†æ”¯æŒRV32IMCBï¼ˆ32ä½æ•´æ•°æŒ‡ä»¤é›† M æ•´å‹ä¹˜é™¤æ³•æ‰©å±• C å‹ç¼©æŒ‡ä»¤é›†æ‰©å±• B ä½æ“ä½œæ‰©å±• ï¼‰å¤§æ¦‚ç›¸å½“äºARM cortex-M3çš„æ°´å¹³å§ã€‚
     </p>
     <p>
      å…³äºcoreçœ‹è¿™ä¸ªæ–‡æ¡£ï¼š
     </p>
     <div class="RichText-LinkCardContainer">
      <a class="LinkCard new css-1vqsdx1" href="https://link.zhihu.com/?target=https%3A//ibex-core.readthedocs.io/en/latest/01_overview/index.html" rel="nofollow noopener noreferrer" target="_blank">
       <span class="LinkCard-contents">
        <span class="LinkCard-title two-line">
         https://ibex-core.readthedocs.io/en/latest/01_overview/index.html
        </span>
        <span class="LinkCard-desc">
         â€‹
         <svg class="Zi Zi--InsertLink" fill="currentColor" height="14" viewbox="0 0 24 24" width="14">
          <path d="M5.327 18.883a3.005 3.005 0 0 1 0-4.25l2.608-2.607a.75.75 0 1 0-1.06-1.06l-2.608 2.607a4.505 4.505 0 0 0 6.37 6.37l2.608-2.607a.75.75 0 0 0-1.06-1.06l-2.608 2.607a3.005 3.005 0 0 1-4.25 0Zm5.428-11.799a.75.75 0 0 0 1.06 1.06L14.48 5.48a3.005 3.005 0 0 1 4.25 4.25l-2.665 2.665a.75.75 0 0 0 1.061 1.06l2.665-2.664a4.505 4.505 0 0 0-6.371-6.372l-2.665 2.665Zm5.323 2.117a.75.75 0 1 0-1.06-1.06l-7.072 7.07a.75.75 0 0 0 1.061 1.06l7.071-7.07Z" fill-rule="evenodd">
          </path>
         </svg>
         ibex-core.readthedocs.io/en/latest/01_overview/index.html
        </span>
       </span>
      </a>
     </div>
     <p>
      <a class="wrap external" href="https://link.zhihu.com/?target=https%3A//ibex-core.readthedocs.io/en/latest/01_overview/index.html" rel="nofollow noreferrer noopener noreferrer" target="_blank">
       Introduction to Ibex
      </a>
     </p>
     <div class="RichText-LinkCardContainer">
      <a class="LinkCard new css-1vqsdx1" href="https://link.zhihu.com/?target=https%3A//ibex-core.readthedocs.io/en/latest/01_overview/index.html" rel="nofollow noopener noreferrer" target="_blank">
       <span class="LinkCard-contents">
        <span class="LinkCard-title two-line">
         Introduction to Ibex
        </span>
        <span class="LinkCard-desc">
         â€‹
         <svg class="Zi Zi--InsertLink" fill="currentColor" height="14" viewbox="0 0 24 24" width="14">
          <path d="M5.327 18.883a3.005 3.005 0 0 1 0-4.25l2.608-2.607a.75.75 0 1 0-1.06-1.06l-2.608 2.607a4.505 4.505 0 0 0 6.37 6.37l2.608-2.607a.75.75 0 0 0-1.06-1.06l-2.608 2.607a3.005 3.005 0 0 1-4.25 0Zm5.428-11.799a.75.75 0 0 0 1.06 1.06L14.48 5.48a3.005 3.005 0 0 1 4.25 4.25l-2.665 2.665a.75.75 0 0 0 1.061 1.06l2.665-2.664a4.505 4.505 0 0 0-6.371-6.372l-2.665 2.665Zm5.323 2.117a.75.75 0 1 0-1.06-1.06l-7.072 7.07a.75.75 0 0 0 1.061 1.06l7.071-7.07Z" fill-rule="evenodd">
          </path>
         </svg>
         ibex-core.readthedocs.io/en/latest/01_overview/index.html
        </span>
       </span>
      </a>
     </div>
     <p class="ztext-empty-paragraph">
      <br/>
     </p>
     <p>
      æ€»çº¿çœ‹è¿™ä¸ªæ–‡æ¡£ï¼š
     </p>
     <div class="RichText-LinkCardContainer">
      <a class="LinkCard new css-1vqsdx1" href="https://link.zhihu.com/?target=https%3A//sifive.cdn.prismic.io/sifive%252F57f93ecf-2c42-46f7-9818-bcdd7d39400a_tilelink-spec-1.7.1.pdf" rel="nofollow noopener noreferrer" target="_blank">
       <span class="LinkCard-contents">
        <span class="LinkCard-title two-line">
         https://sifive.cdn.prismic.io/sifive%2F57f93ecf-2c42-46f7-9818-bcdd7d39400a_tilelink-spec-1.7.1.pdf
        </span>
        <span class="LinkCard-desc">
         â€‹
         <svg class="Zi Zi--InsertLink" fill="currentColor" height="14" viewbox="0 0 24 24" width="14">
          <path d="M5.327 18.883a3.005 3.005 0 0 1 0-4.25l2.608-2.607a.75.75 0 1 0-1.06-1.06l-2.608 2.607a4.505 4.505 0 0 0 6.37 6.37l2.608-2.607a.75.75 0 0 0-1.06-1.06l-2.608 2.607a3.005 3.005 0 0 1-4.25 0Zm5.428-11.799a.75.75 0 0 0 1.06 1.06L14.48 5.48a3.005 3.005 0 0 1 4.25 4.25l-2.665 2.665a.75.75 0 0 0 1.061 1.06l2.665-2.664a4.505 4.505 0 0 0-6.371-6.372l-2.665 2.665Zm5.323 2.117a.75.75 0 1 0-1.06-1.06l-7.072 7.07a.75.75 0 0 0 1.061 1.06l7.071-7.07Z" fill-rule="evenodd">
          </path>
         </svg>
         sifive.cdn.prismic.io/sifive%2F57f93ecf-2c42-46f7-9818-bcdd7d39400a_tilelink-spec-1.7.1.pdf
        </span>
       </span>
      </a>
     </div>
     <p>
      æ˜¯SiFiveå…¬å¸çš„ã€‚å‰å‡ å¹´æ®è¯´INTELè¦æ”¶è´­SiFiveï¼Œæ²¡æœ‰æˆåŠŸã€‚èŠ¯ç‰‡è¡Œä¸šæ±Ÿæ¹–çˆ±æ¨æƒ…ä»‡æ¯å¤©éƒ½åœ¨ä¸Šæ¼”ï¼Œä¸äºšäºç”µè§†è¿ç»­å‰§ã€‚
     </p>
     <p>
      æˆ‘ç›¸ä¿¡ï¼Œå„ä½è·Ÿå…³æ³¨å¤–å›´æ¨¡å—çš„è®¾è®¡éªŒè¯ï¼Œè¿™æ˜¯å¤§å®¶å…¥è¡Œæœ€å¼€å§‹å¹²çš„å·¥ä½œï¼š
     </p>
     <figure>
      <div>
       <img class="origin_image zh-lightbox-thumb" src="https://i-blog.csdnimg.cn/img_convert/e43cdf02a95533c5acec6024beb14e87.jpeg" width="743">
       </img>
      </div>
     </figure>
     <h4>
      4 UART å¤–å›´ç”µè·¯æ¨¡å—çš„è®¾è®¡å’ŒéªŒè¯
     </h4>
     <figure>
      <div>
       <img class="origin_image zh-lightbox-thumb" src="https://i-blog.csdnimg.cn/img_convert/50f5fff8efa75e2c2d28fc0b763a5651.jpeg" width="671">
       </img>
      </div>
     </figure>
     <p>
      æœ¬ç¯‡æ–‡ç« å°±ä»¥è¿™ä¸ªæœ€ç®€å•çš„UARTæ¨¡å—è®²è§£ä¸€ä¸‹è®¾è®¡å’ŒéªŒè¯çš„æ¦‚è¿°ï¼Œè¯¦ç»†åœ¨åé¢æ–‡ç« è®²è§£ã€‚ç›®å‰ä½ æš‚æ—¶æ²¡æœ‰system veriloå’ŒUVMåŸºç¡€æš‚æ—¶ä¹Ÿæ²¡å…³ç³»ï¼Œæˆ‘å¸¦ç€ä½ å…ˆå…¥é—¨å†è¯¦ç»†å»å­¦ä¹ è¿™æ–¹é¢çŸ¥è¯†ã€‚
     </p>
     <p>
      è¿™æ–¹é¢æˆ‘ä¸Šé¢æçš„è·¯ç§‘éªŒè¯å°±å¯ä»¥ã€‚
     </p>
     <p>
      è®¾è®¡ï¼š
     </p>
     <p>
      ä¸€èˆ¬èŠ¯ç‰‡é‡‡ç”¨çš„verilogã€‚è¿™ä¸ªé¡¹ç›®é‡‡ç”¨çš„æ˜¯
      <a class="RichContent-EntityWord css-b7erz1" href="https://zhida.zhihu.com/search?content_id=247046922&amp;content_type=Article&amp;match_order=1&amp;q=system+verilog&amp;zhida_source=entity" rel="nofollow noopener noreferrer" target="_blank">
       system verilog
       <svg class="ZDI ZDI--FourPointedStar16 css-1dvsrp" fill="currentColor" height="10px" viewbox="0 0 16 16" width="10px">
        <path d="m5.068 9.267-3.08-.77a.512.512 0 0 1 0-.994l3.08-.77a2.289 2.289 0 0 0 1.665-1.665l.77-3.08a.512.512 0 0 1 .994 0l.77 3.08c.205.82.845 1.46 1.665 1.665l3.08.77a.512.512 0 0 1 0 .994l-3.08.77a2.29 2.29 0 0 0-1.665 1.665l-.77 3.08a.512.512 0 0 1-.994 0l-.77-3.08a2.289 2.289 0 0 0-1.665-1.665Z">
        </path>
       </svg>
      </a>
      ä½œä¸ºè®¾è®¡è¯­è¨€ï¼Œä½†æ˜¯ä¹Ÿæœ‰è‡ªå·±çš„è§„èŒƒï¼š
     </p>
     <div class="RichText-LinkCardContainer">
      <a class="LinkCard new css-1vqsdx1" href="https://link.zhihu.com/?target=https%3A//github.com/lowRISC/style-guides/blob/master/VerilogCodingStyle.md" rel="nofollow noopener noreferrer" target="_blank">
       <span class="LinkCard-contents">
        <span class="LinkCard-title two-line">
         style-guides/VerilogCodingStyle.md at master Â· lowRISC/style-guides
        </span>
        <span class="LinkCard-desc">
         â€‹
         <svg class="Zi Zi--InsertLink" fill="currentColor" height="14" viewbox="0 0 24 24" width="14">
          <path d="M5.327 18.883a3.005 3.005 0 0 1 0-4.25l2.608-2.607a.75.75 0 1 0-1.06-1.06l-2.608 2.607a4.505 4.505 0 0 0 6.37 6.37l2.608-2.607a.75.75 0 0 0-1.06-1.06l-2.608 2.607a3.005 3.005 0 0 1-4.25 0Zm5.428-11.799a.75.75 0 0 0 1.06 1.06L14.48 5.48a3.005 3.005 0 0 1 4.25 4.25l-2.665 2.665a.75.75 0 0 0 1.061 1.06l2.665-2.664a4.505 4.505 0 0 0-6.371-6.372l-2.665 2.665Zm5.323 2.117a.75.75 0 1 0-1.06-1.06l-7.072 7.07a.75.75 0 0 0 1.061 1.06l7.071-7.07Z" fill-rule="evenodd">
          </path>
         </svg>
         github.com/lowRISC/style-guides/blob/master/VerilogCodingStyle.md
        </span>
       </span>
       <span class="LinkCard-image">
        <img alt="" src="https://i-blog.csdnimg.cn/img_convert/b9e9535de559b82036fd73528cce1aa7.png"/>
       </span>
      </a>
     </div>
     <p class="ztext-empty-paragraph">
      <br/>
     </p>
     <p>
      å„ä½åˆ°è‡ªå·±çš„å…¬å¸ä¹Ÿä¼šæœ‰å„ä¸ªå…¬å¸çš„è®¾è®¡è¯­è¨€è§„èŒƒã€‚
     </p>
     <div class="highlight">
      <pre><code class="language-text">A template that demonstrates many of the items is given below.
</code></pre>
     </div>
    </div>
    <p>
     Template:
    </p>
    <p>
     // Copyright lowRISC contributors.
     <br/>
     // Licensed under the Apache License, Version 2.0, see LICENSE for details.
     <br/>
     // SPDX-License-Identifier: Apache-2.0
     <br/>
     //
     <br/>
     // One line description of the module
    </p>
    <p>
     module my_module #(
     <br/>
     parameter Width = 80,
     <br/>
     parameter Height = 24
     <br/>
     ) (
     <br/>
     input clk_i,
     <br/>
     input rst_ni,
     <br/>
     input req_valid_i,
     <br/>
     input [Width-1:0] req_data_i,
     <br/>
     output req_ready_o,
     <br/>
     â€¦
     <br/>
     );
    </p>
    <p>
     logic [Width-1:0] req_data_masked;
    </p>
    <p>
     submodule u_submodule (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .req_valid_i,
     <br/>
     .req_data_i (req_data_masked),
     <br/>
     .req_ready_o(req_ready),
     <br/>
     â€¦
     <br/>
     );
    </p>
    <p>
     always_comb begin
     <br/>
     req_data_masked = req_data_i;
     <br/>
     case (fsm_state_q)
     <br/>
     ST_IDLE: begin
     <br/>
     req_data_masked = req_data_i &amp; MASK_IDLE;
     <br/>
     â€¦
     <br/>
     end
    </p>
    <p>
     â€¦
    </p>
    <p>
     endmodule
    </p>
    <p class="ztext-empty-paragraph">
     <br/>
    </p>
    <p>
     å¦å¤– é«˜åº¦ä¾èµ–
     <a class="RichContent-EntityWord css-b7erz1" href="https://zhida.zhihu.com/search?content_id=247046922&amp;content_type=Article&amp;match_order=1&amp;q=Linting&amp;zhida_source=entity" rel="nofollow noopener noreferrer" target="_blank">
      Linting
      <svg class="ZDI ZDI--FourPointedStar16 css-1dvsrp" fill="currentColor" height="10px" viewbox="0 0 16 16" width="10px">
       <path d="m5.068 9.267-3.08-.77a.512.512 0 0 1 0-.994l3.08-.77a2.289 2.289 0 0 0 1.665-1.665l.77-3.08a.512.512 0 0 1 .994 0l.77 3.08c.205.82.845 1.46 1.665 1.665l3.08.77a.512.512 0 0 1 0 .994l-3.08.77a2.29 2.29 0 0 0-1.665 1.665l-.77 3.08a.512.512 0 0 1-.994 0l-.77-3.08a2.289 2.289 0 0 0-1.665-1.665Z">
       </path>
      </svg>
     </a>
    </p>
    <h4>
     â€œLinting is a productivity tool for designers to quickly find typos and bugs at the time when the RTL is written. Running lint is important when using SystemVerilog, a weakly-typed language, unlike other hardware description languages. We consider linting to be critical for conformance to our goals of high quality designsâ€
    </h4>
    <p>
     å› ä¸ºsystem verilogå†™èµ·çˆ½ï¼Œå¯èƒ½å…¶ä»–å·¥å…·å°±è¦è·Ÿä¸Šã€‚
    </p>
    <h4>
     5 UARTåŠŸèƒ½æ¡†å›¾å’Œä»£ç 
    </h4>
    <figure>
     <div>
      <img class="origin_image zh-lightbox-thumb" src="https://i-blog.csdnimg.cn/img_convert/1002f7673d4e7ca1355d011bfe35ccfa.jpeg" width="1368">
      </img>
     </div>
     <figcaption>
      UARTåŠŸèƒ½æ¡†å›¾
     </figcaption>
    </figure>
    <h4>
     5.1 uartæ¨¡å—çš„TOP
    </h4>
    <div class="highlight">
     <pre><code class="language-text">// Copyright lowRISC contributors.<br/>
// Licensed under the Apache License, Version 2.0, see LICENSE for details.<br/>
// SPDX-License-Identifier: Apache-2.0<br/>
//<br/>
// Description: UART top level wrapper file
</code></pre>
    </div>
    <p>
     `include â€œprim_assert.svâ€
    </p>
    <p>
     module uart
     <br/>
     import uart_reg_pkg:ğŸ˜—;
     <br/>
     #(
     <br/>
     parameter logic [NumAlerts-1:0] AlertAsyncOn = {NumAlerts{1â€™b1}}
     <br/>
     ) (
     <br/>
     input clk_i,
     <br/>
     input rst_ni,
    </p>
    <p>
     // Bus Interface
     <br/>
     input tlul_pkg::tl_h2d_t tl_i,
     <br/>
     output tlul_pkg::tl_d2h_t tl_o,
    </p>
    <p>
     // Alerts
     <br/>
     input prim_alert_pkg::alert_rx_t [NumAlerts-1:0] alert_rx_i,
     <br/>
     output prim_alert_pkg::alert_tx_t [NumAlerts-1:0] alert_tx_o,
    </p>
    <p>
     // Generic IO
     <br/>
     input cio_rx_i,
     <br/>
     output logic cio_tx_o,
     <br/>
     output logic cio_tx_en_o,
    </p>
    <p>
     // Interrupts
     <br/>
     output logic intr_tx_watermark_o ,
     <br/>
     output logic intr_rx_watermark_o ,
     <br/>
     output logic intr_tx_empty_o ,
     <br/>
     output logic intr_rx_overflow_o ,
     <br/>
     output logic intr_rx_frame_err_o ,
     <br/>
     output logic intr_rx_break_err_o ,
     <br/>
     output logic intr_rx_timeout_o ,
     <br/>
     output logic intr_rx_parity_err_o
     <br/>
     );
    </p>
    <p>
     logic [NumAlerts-1:0] alert_test, alerts;
     <br/>
     uart_reg2hw_t reg2hw;
     <br/>
     uart_hw2reg_t hw2reg;
    </p>
    <p>
     uart_reg_top u_reg (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .tl_i,
     <br/>
     .tl_o,
     <br/>
     .reg2hw,
     <br/>
     .hw2reg,
     <br/>
     // SEC_CM: BUS.INTEGRITY
     <br/>
     .intg_err_o (alerts[0]),
     <br/>
     .devmode_i (1â€™b1)
     <br/>
     );
    </p>
    <p>
     uart_core uart_core (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .reg2hw,
     <br/>
     .hw2reg,
    </p>
    <pre><code>.rx    (cio_rx_i   ),
.tx    (cio_tx_o   ),

.intr_tx_watermark_o,
.intr_rx_watermark_o,
.intr_tx_empty_o,
.intr_rx_overflow_o,
.intr_rx_frame_err_o,
.intr_rx_break_err_o,
.intr_rx_timeout_o,
.intr_rx_parity_err_o
</code></pre>
    <p>
     );
    </p>
    <p>
     // Alerts
     <br/>
     assign alert_test = {
     <!-- -->
     <br/>
     reg2hw.alert_test.q &amp;
     <br/>
     reg2hw.alert_test.qe
     <br/>
     };
    </p>
    <p>
     for (genvar i = 0; i &lt; NumAlerts; i++) begin : gen_alert_tx
     <br/>
     prim_alert_sender #(
     <br/>
     .AsyncOn(AlertAsyncOn[i]),
     <br/>
     .IsFatal(1â€™b1)
     <br/>
     ) u_prim_alert_sender (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .alert_test_i ( alert_test[i] ),
     <br/>
     .alert_req_i ( alerts[0] ),
     <br/>
     .alert_ack_o ( ),
     <br/>
     .alert_state_o ( ),
     <br/>
     .alert_rx_i ( alert_rx_i[i] ),
     <br/>
     .alert_tx_o ( alert_tx_o[i] )
     <br/>
     );
     <br/>
     end
    </p>
    <p>
     // always enable the driving out of TX
     <br/>
     assign cio_tx_en_o = 1â€™b1;
    </p>
    <p>
     // Assert Known for outputs
     <br/>
     <code>
      ASSERT(TxEnIsOne_A, cio_tx_en_o === 1'b1)
     </code>
     ASSERT_KNOWN(TxKnown_A, cio_tx_o, clk_i, !rst_ni || !cio_tx_en_o)
    </p>
    <p>
     // Assert Known for alerts
     <br/>
     `ASSERT_KNOWN(AlertsKnown_A, alert_tx_o)
    </p>
    <p>
     // Assert Known for interrupts
     <br/>
     <code>
      ASSERT_KNOWN(TxWatermarkKnown_A, intr_tx_watermark_o)
     </code>
     ASSERT_KNOWN(RxWatermarkKnown_A, intr_rx_watermark_o)
     <br/>
     <code>
      ASSERT_KNOWN(TxEmptyKnown_A, intr_tx_empty_o)
     </code>
     ASSERT_KNOWN(RxOverflowKnown_A, intr_rx_overflow_o)
     <br/>
     <code>
      ASSERT_KNOWN(RxFrameErrKnown_A, intr_rx_frame_err_o)
     </code>
     ASSERT_KNOWN(RxBreakErrKnown_A, intr_rx_break_err_o)
     <br/>
     <code>
      ASSERT_KNOWN(RxTimeoutKnown_A, intr_rx_timeout_o)
     </code>
     ASSERT_KNOWN(RxParityErrKnown_A, intr_rx_parity_err_o)
    </p>
    <p>
     // Alert assertions for reg_we onehot check
     <br/>
     `ASSERT_PRIM_REG_WE_ONEHOT_ERROR_TRIGGER_ALERT(RegWeOnehotCheck_A, u_reg, alert_tx_o[0])
     <br/>
     endmodule
     <br/>
    </p>
    <p class="ztext-empty-paragraph">
     <br/>
    </p>
    <p>
     ä»£ç ä¸‹é¢æ˜¯ç”¨äºå½¢å¼éªŒè¯ï¼Œæš‚æ—¶ä¸ç®¡ï¼Œå¯è§æ ¸å¿ƒæ˜¯uart_core:
    </p>
    <p>
     å…¶ä¸­.reg2hw .hw2reg
    </p>
    <div class="highlight">
     <pre><code class="language-text">  // Register -&gt; HW type<br/>
typedef struct packed {<!-- --><br/>
uart_reg2hw_intr_state_reg_t intr_state; // [126:119]<br/>
uart_reg2hw_intr_enable_reg_t intr_enable; // [118:111]<br/>
uart_reg2hw_intr_test_reg_t intr_test; // [110:95]<br/>
uart_reg2hw_alert_test_reg_t alert_test; // [94:93]<br/>
uart_reg2hw_ctrl_reg_t ctrl; // [92:68]<br/>
uart_reg2hw_status_reg_t status; // [67:56]<br/>
uart_reg2hw_rdata_reg_t rdata; // [55:47]<br/>
uart_reg2hw_wdata_reg_t wdata; // [46:38]<br/>
uart_reg2hw_fifo_ctrl_reg_t fifo_ctrl; // [37:27]<br/>
uart_reg2hw_ovrd_reg_t ovrd; // [26:25]<br/>
uart_reg2hw_timeout_ctrl_reg_t timeout_ctrl; // [24:0]<br/>
} uart_reg2hw_t;<br/>
</code></pre>
    </div>
    <p class="ztext-empty-paragraph">
     <br/>
    </p>
    <div class="highlight">
     <pre><code class="language-text">  // HW -&gt; register type<br/>
typedef struct packed {<!-- --><br/>
uart_hw2reg_intr_state_reg_t intr_state; // [64:49]<br/>
uart_hw2reg_status_reg_t status; // [48:43]<br/>
uart_hw2reg_rdata_reg_t rdata; // [42:35]<br/>
uart_hw2reg_fifo_ctrl_reg_t fifo_ctrl; // [34:28]<br/>
uart_hw2reg_fifo_status_reg_t fifo_status; // [27:16]<br/>
uart_hw2reg_val_reg_t val; // [15:0]<br/>
} uart_hw2reg_t;<br/>
</code></pre>
    </div>
    <p>
     hwå°±æ˜¯æˆ‘ä»¬UARTçš„ç¡¬ä»¶å®ç°äº‹å®œå«hwã€‚
    </p>
    <p>
     åŠç¡¬ä»¶ç”µè·¯ä¸å¯„å­˜å™¨ä¹‹é—´çš„å…³ç³»
    </p>
    <h4>
     5.2 coreä»£ç 
    </h4>
    <div class="highlight">
     <pre><code class="language-text">module uart_core (<br/>
input                  clk_i,<br/>
input                  rst_ni,
</code></pre>
    </div>
    <p>
     input uart_reg_pkg::uart_reg2hw_t reg2hw,
     <br/>
     output uart_reg_pkg::uart_hw2reg_t hw2reg,
    </p>
    <p>
     input rx,
     <br/>
     output logic tx,
    </p>
    <p>
     output logic intr_tx_watermark_o,
     <br/>
     output logic intr_rx_watermark_o,
     <br/>
     output logic intr_tx_empty_o,
     <br/>
     output logic intr_rx_overflow_o,
     <br/>
     output logic intr_rx_frame_err_o,
     <br/>
     output logic intr_rx_break_err_o,
     <br/>
     output logic intr_rx_timeout_o,
     <br/>
     output logic intr_rx_parity_err_o
     <br/>
     );
    </p>
    <p>
     import uart_reg_pkg:ğŸ˜—;
    </p>
    <p>
     localparam int NcoWidth = $bits(reg2hw.ctrl.nco.q);
    </p>
    <p>
     logic [15:0] rx_val_q;
     <br/>
     logic [7:0] uart_rdata;
     <br/>
     logic tick_baud_x16, rx_tick_baud;
     <br/>
     logic [5:0] tx_fifo_depth, rx_fifo_depth;
     <br/>
     logic [5:0] rx_fifo_depth_prev_q;
     <br/>
     logic [23:0] rx_timeout_count_d, rx_timeout_count_q, uart_rxto_val;
     <br/>
     logic rx_fifo_depth_changed, uart_rxto_en;
     <br/>
     logic tx_enable, rx_enable;
     <br/>
     logic sys_loopback, line_loopback, rxnf_enable;
     <br/>
     logic uart_fifo_rxrst, uart_fifo_txrst;
     <br/>
     logic [2:0] uart_fifo_rxilvl;
     <br/>
     logic [1:0] uart_fifo_txilvl;
     <br/>
     logic ovrd_tx_en, ovrd_tx_val;
     <br/>
     logic [7:0] tx_fifo_data;
     <br/>
     logic tx_fifo_rready, tx_fifo_rvalid;
     <br/>
     logic tx_fifo_wready, tx_uart_idle;
     <br/>
     logic tx_out;
     <br/>
     logic tx_out_q;
     <br/>
     logic [7:0] rx_fifo_data;
     <br/>
     logic rx_valid, rx_fifo_wvalid, rx_fifo_rvalid;
     <br/>
     logic rx_fifo_wready, rx_uart_idle;
     <br/>
     logic rx_sync;
     <br/>
     logic rx_in;
     <br/>
     logic break_err;
     <br/>
     logic [4:0] allzero_cnt_d, allzero_cnt_q;
     <br/>
     logic allzero_err, not_allzero_char;
     <br/>
     logic event_tx_watermark, event_rx_watermark, event_tx_empty, event_rx_overflow;
     <br/>
     logic event_rx_frame_err, event_rx_break_err, event_rx_timeout, event_rx_parity_err;
     <br/>
     logic tx_watermark_d, tx_watermark_prev_q;
     <br/>
     logic rx_watermark_d, rx_watermark_prev_q;
     <br/>
     logic tx_uart_idle_q;
    </p>
    <p>
     assign tx_enable = reg2hw.ctrl.tx.q;
     <br/>
     assign rx_enable = reg2hw.ctrl.rx.q;
     <br/>
     assign rxnf_enable = reg2hw.ctrl.nf.q;
     <br/>
     assign sys_loopback = reg2hw.ctrl.slpbk.q;
     <br/>
     assign line_loopback = reg2hw.ctrl.llpbk.q;
    </p>
    <p>
     assign uart_fifo_rxrst = reg2hw.fifo_ctrl.rxrst.q &amp; reg2hw.fifo_ctrl.rxrst.qe;
     <br/>
     assign uart_fifo_txrst = reg2hw.fifo_ctrl.txrst.q &amp; reg2hw.fifo_ctrl.txrst.qe;
     <br/>
     assign uart_fifo_rxilvl = reg2hw.fifo_ctrl.rxilvl.q;
     <br/>
     assign uart_fifo_txilvl = reg2hw.fifo_ctrl.txilvl.q;
    </p>
    <p>
     assign ovrd_tx_en = reg2hw.ovrd.txen.q;
     <br/>
     assign ovrd_tx_val = reg2hw.ovrd.txval.q;
    </p>
    <p>
     typedef enum logic {
     <!-- -->
     <br/>
     BRK_CHK,
     <br/>
     BRK_WAIT
     <br/>
     } break_st_e ;
    </p>
    <p>
     break_st_e break_st_q;
    </p>
    <p>
     assign not_allzero_char = rx_valid &amp; (~event_rx_frame_err | (rx_fifo_data != 8â€™h0));
     <br/>
     assign allzero_err = event_rx_frame_err &amp; (rx_fifo_data == 8â€™h0);
    </p>
    <p>
     assign allzero_cnt_d = (break_st_q == BRK_WAIT || not_allzero_char) ? 5â€™h0 :
     <br/>
     //allzero_cnt_q[4] never be 1b without break_st_q as BRK_WAIT
     <br/>
     //allzero_cnt_q[4] ? allzero_cnt_q :
     <br/>
     allzero_err ? allzero_cnt_q + 5â€™d1 :
     <br/>
     allzero_cnt_q;
    </p>
    <p>
     always_ff @(posedge clk_i or negedge rst_ni) begin
     <br/>
     if (!rst_ni) allzero_cnt_q &lt;= '0;
     <br/>
     else if (rx_enable) allzero_cnt_q &lt;= allzero_cnt_d;
     <br/>
     end
    </p>
    <p>
     // break_err edges in same cycle as event_rx_frame_err edges ; that way the
     <br/>
     // reset-on-read works the same way for break and frame error interrupts.
    </p>
    <p>
     always_comb begin
     <br/>
     unique case (reg2hw.ctrl.rxblvl.q)
     <br/>
     2â€™h0: break_err = allzero_cnt_d &gt;= 5â€™d2;
     <br/>
     2â€™h1: break_err = allzero_cnt_d &gt;= 5â€™d4;
     <br/>
     2â€™h2: break_err = allzero_cnt_d &gt;= 5â€™d8;
     <br/>
     default: break_err = allzero_cnt_d &gt;= 5â€™d16;
     <br/>
     endcase
     <br/>
     end
    </p>
    <p>
     always_ff @(posedge clk_i or negedge rst_ni) begin
     <br/>
     if (!rst_ni) break_st_q &lt;= BRK_CHK;
     <br/>
     else begin
     <br/>
     unique case (break_st_q)
     <br/>
     BRK_CHK: begin
     <br/>
     if (event_rx_break_err) break_st_q &lt;= BRK_WAIT;
     <br/>
     end
    </p>
    <pre><code>    BRK_WAIT: begin
      if (rx_in) break_st_q &amp;lt;= BRK_CHK;
    end

    default: begin
      break_st_q &amp;lt;= BRK_CHK;
    end
  endcase
end
</code></pre>
    <p>
     end
    </p>
    <p>
     assign hw2reg.val.d = rx_val_q;
    </p>
    <p>
     assign hw2reg.rdata.d = uart_rdata;
    </p>
    <p>
     assign hw2reg.status.rxempty.d = ~rx_fifo_rvalid;
     <br/>
     assign hw2reg.status.rxidle.d = rx_uart_idle;
     <br/>
     assign hw2reg.status.txidle.d = tx_uart_idle &amp; ~tx_fifo_rvalid;
     <br/>
     assign hw2reg.status.txempty.d = ~tx_fifo_rvalid;
     <br/>
     assign hw2reg.status.rxfull.d = ~rx_fifo_wready;
     <br/>
     assign hw2reg.status.txfull.d = ~tx_fifo_wready;
    </p>
    <p>
     assign hw2reg.fifo_status.txlvl.d = tx_fifo_depth;
     <br/>
     assign hw2reg.fifo_status.rxlvl.d = rx_fifo_depth;
    </p>
    <p>
     // resets are self-clearing, so need to update FIFO_CTRL
     <br/>
     assign hw2reg.fifo_ctrl.rxilvl.de = 1â€™b0;
     <br/>
     assign hw2reg.fifo_ctrl.rxilvl.d = 3â€™h0;
     <br/>
     assign hw2reg.fifo_ctrl.txilvl.de = 1â€™b0;
     <br/>
     assign hw2reg.fifo_ctrl.txilvl.d = 2â€™h0;
    </p>
    <p>
     // NCO 16x Baud Generator
     <br/>
     // output clock rate is:
     <br/>
     // Fin * (NCO/2**NcoWidth)
     <br/>
     logic [NcoWidth:0] nco_sum_q; // extra bit to get the carry
    </p>
    <p>
     always_ff @(posedge clk_i or negedge rst_ni) begin
     <br/>
     if (!rst_ni) begin
     <br/>
     nco_sum_q &lt;= 17â€™h0;
     <br/>
     end else if (tx_enable || rx_enable) begin
     <br/>
     nco_sum_q &lt;= {1â€™b0,nco_sum_q[NcoWidth-1:0]} + {1â€™b0,reg2hw.ctrl.nco.q[NcoWidth-1:0]};
     <br/>
     end
     <br/>
     end
    </p>
    <p>
     assign tick_baud_x16 = nco_sum_q[16];
    </p>
    <p>
     //
     <br/>
     // TX Logic //
     <br/>
     //
    </p>
    <p>
     assign tx_fifo_rready = tx_uart_idle &amp; tx_fifo_rvalid &amp; tx_enable;
    </p>
    <p>
     prim_fifo_sync #(
     <br/>
     .Width (8),
     <br/>
     .Pass (1â€™b0),
     <br/>
     .Depth (32)
     <br/>
     ) u_uart_txfifo (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .clr_i (uart_fifo_txrst),
     <br/>
     .wvalid_i(reg2hw.wdata.qe),
     <br/>
     .wready_o(tx_fifo_wready),
     <br/>
     .wdata_i (reg2hw.wdata.q),
     <br/>
     .depth_o (tx_fifo_depth),
     <br/>
     .full_o (),
     <br/>
     .rvalid_o(tx_fifo_rvalid),
     <br/>
     .rready_i(tx_fifo_rready),
     <br/>
     .rdata_o (tx_fifo_data),
     <br/>
     .err_o ()
     <br/>
     );
    </p>
    <p>
     uart_tx uart_tx (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .tx_enable,
     <br/>
     .tick_baud_x16,
     <br/>
     .parity_enable (reg2hw.ctrl.parity_en.q),
     <br/>
     .wr (tx_fifo_rready),
     <br/>
     .wr_parity ((^tx_fifo_data) ^ reg2hw.ctrl.parity_odd.q),
     <br/>
     .wr_data (tx_fifo_data),
     <br/>
     .idle (tx_uart_idle),
     <br/>
     .tx (tx_out)
     <br/>
     );
    </p>
    <p>
     assign tx = line_loopback ? rx : tx_out_q ;
     <br/>
     always_ff @(posedge clk_i or negedge rst_ni) begin
     <br/>
     if (!rst_ni) begin
     <br/>
     tx_out_q &lt;= 1â€™b1;
     <br/>
     end else if (ovrd_tx_en) begin
     <br/>
     tx_out_q &lt;= ovrd_tx_val ;
     <br/>
     end else if (sys_loopback) begin
     <br/>
     tx_out_q &lt;= 1â€™b1;
     <br/>
     end else begin
     <br/>
     tx_out_q &lt;= tx_out;
     <br/>
     end
     <br/>
     end
    </p>
    <p>
     //
     <br/>
     // RX Logic //
     <br/>
     //
    </p>
    <p>
     // sync the incoming data
     <br/>
     prim_flop_2sync #(
     <br/>
     .Width(1),
     <br/>
     .ResetValue(1â€™b1)
     <br/>
     ) sync_rx (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .d_i(rx),
     <br/>
     .q_o(rx_sync)
     <br/>
     );
    </p>
    <p>
     // Based on: en.wikipedia.org/wiki/Repetition_code mentions the use of a majority filter
     <br/>
     // in UART to ignore brief noise spikes
     <br/>
     logic rx_sync_q1, rx_sync_q2, rx_in_mx, rx_in_maj;
    </p>
    <p>
     always_ff @(posedge clk_i or negedge rst_ni) begin
     <br/>
     if (!rst_ni) begin
     <br/>
     rx_sync_q1 &lt;= 1â€™b1;
     <br/>
     rx_sync_q2 &lt;= 1â€™b1;
     <br/>
     end else begin
     <br/>
     rx_sync_q1 &lt;= rx_sync;
     <br/>
     rx_sync_q2 &lt;= rx_sync_q1;
     <br/>
     end
     <br/>
     end
    </p>
    <p>
     assign rx_in_maj = (rx_sync &amp; rx_sync_q1) |
     <br/>
     (rx_sync &amp; rx_sync_q2) |
     <br/>
     (rx_sync_q1 &amp; rx_sync_q2);
     <br/>
     assign rx_in_mx = rxnf_enable ? rx_in_maj : rx_sync;
    </p>
    <p>
     assign rx_in = sys_loopback ? tx_out :
     <br/>
     line_loopback ? 1â€™b1 :
     <br/>
     rx_in_mx;
    </p>
    <p>
     uart_rx uart_rx (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .rx_enable,
     <br/>
     .tick_baud_x16,
     <br/>
     .parity_enable (reg2hw.ctrl.parity_en.q),
     <br/>
     .parity_odd (reg2hw.ctrl.parity_odd.q),
     <br/>
     .tick_baud (rx_tick_baud),
     <br/>
     .rx_valid,
     <br/>
     .rx_data (rx_fifo_data),
     <br/>
     .idle (rx_uart_idle),
     <br/>
     .frame_err (event_rx_frame_err),
     <br/>
     .rx (rx_in),
     <br/>
     .rx_parity_err (event_rx_parity_err)
     <br/>
     );
    </p>
    <p>
     assign rx_fifo_wvalid = rx_valid &amp; ~event_rx_frame_err &amp; ~event_rx_parity_err;
    </p>
    <p>
     prim_fifo_sync #(
     <br/>
     .Width (8),
     <br/>
     .Pass (1â€™b0),
     <br/>
     .Depth (32)
     <br/>
     ) u_uart_rxfifo (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .clr_i (uart_fifo_rxrst),
     <br/>
     .wvalid_i(rx_fifo_wvalid),
     <br/>
     .wready_o(rx_fifo_wready),
     <br/>
     .wdata_i (rx_fifo_data),
     <br/>
     .depth_o (rx_fifo_depth),
     <br/>
     .full_o (),
     <br/>
     .rvalid_o(rx_fifo_rvalid),
     <br/>
     .rready_i(reg2hw.rdata.re),
     <br/>
     .rdata_o (uart_rdata),
     <br/>
     .err_o ()
     <br/>
     );
    </p>
    <p>
     always_ff @(posedge clk_i or negedge rst_ni) begin
     <br/>
     if (!rst_ni) rx_val_q &lt;= 16â€™h0;
     <br/>
     else if (tick_baud_x16) rx_val_q &lt;= {rx_val_q[14:0], rx_in};
     <br/>
     end
    </p>
    <p>
     <br/>
     // Interrupt &amp; Status //
     <br/>
    </p>
    <p>
     always_comb begin
     <br/>
     unique case(uart_fifo_txilvl)
     <br/>
     2â€™h0: tx_watermark_d = (tx_fifo_depth &lt; 6â€™d2);
     <br/>
     2â€™h1: tx_watermark_d = (tx_fifo_depth &lt; 6â€™d4);
     <br/>
     2â€™h2: tx_watermark_d = (tx_fifo_depth &lt; 6â€™d8);
     <br/>
     default: tx_watermark_d = (tx_fifo_depth &lt; 6â€™d16);
     <br/>
     endcase
     <br/>
     end
    </p>
    <p>
     assign event_tx_watermark = tx_watermark_d &amp; ~tx_watermark_prev_q;
    </p>
    <p>
     // The empty condition handling is a bit different.
     <br/>
     // If empty rising conditions were detected directly, then every first write of a burst
     <br/>
     // would trigger an empty. This is due to the fact that the uart_tx fsm immediately
     <br/>
     // withdraws the content and asserts â€œemptyâ€.
     <br/>
     // To guard against this false trigger, empty is qualified with idle to extend the window
     <br/>
     // in which software has an opportunity to deposit new data.
     <br/>
     // However, if software deposit speed is TOO slow, this would still be an issue.
     <br/>
     //
     <br/>
     // The alternative software fix is to disable tx_enable until it has a chance to
     <br/>
     // burst in the desired amount of data.
     <br/>
     assign event_tx_empty = ~tx_fifo_rvalid &amp; ~tx_uart_idle_q &amp; tx_uart_idle;
    </p>
    <p>
     always_ff @(posedge clk_i or negedge rst_ni) begin
     <br/>
     if (!rst_ni) begin
     <br/>
     tx_watermark_prev_q &lt;= 1â€™b1; // by default watermark condition is true
     <br/>
     rx_watermark_prev_q &lt;= 1â€™b0; // by default watermark condition is false
     <br/>
     tx_uart_idle_q &lt;= 1â€™b1;
     <br/>
     end else begin
     <br/>
     tx_watermark_prev_q &lt;= tx_watermark_d;
     <br/>
     rx_watermark_prev_q &lt;= rx_watermark_d;
     <br/>
     tx_uart_idle_q &lt;= tx_uart_idle;
     <br/>
     end
     <br/>
     end
    </p>
    <p>
     always_comb begin
     <br/>
     unique case(uart_fifo_rxilvl)
     <br/>
     3â€™h0: rx_watermark_d = (rx_fifo_depth &gt;= 6â€™d1);
     <br/>
     3â€™h1: rx_watermark_d = (rx_fifo_depth &gt;= 6â€™d4);
     <br/>
     3â€™h2: rx_watermark_d = (rx_fifo_depth &gt;= 6â€™d8);
     <br/>
     3â€™h3: rx_watermark_d = (rx_fifo_depth &gt;= 6â€™d16);
     <br/>
     3â€™h4: rx_watermark_d = (rx_fifo_depth &gt;= 6â€™d30);
     <br/>
     default: rx_watermark_d = 1â€™b0;
     <br/>
     endcase
     <br/>
     end
    </p>
    <p>
     assign event_rx_watermark = rx_watermark_d &amp; ~rx_watermark_prev_q;
    </p>
    <p>
     // rx timeout interrupt
     <br/>
     assign uart_rxto_en = reg2hw.timeout_ctrl.en.q;
     <br/>
     assign uart_rxto_val = reg2hw.timeout_ctrl.val.q;
    </p>
    <p>
     assign rx_fifo_depth_changed = (rx_fifo_depth != rx_fifo_depth_prev_q);
    </p>
    <p>
     assign rx_timeout_count_d =
     <br/>
     // donâ€™t count if timeout feature not enabled ;
     <br/>
     // will never reach timeout val + lower power
     <br/>
     (uart_rxto_en == 1â€™b0) ? 24â€™d0 :
     <br/>
     // reset count if timeout interrupt is set
     <br/>
     event_rx_timeout ? 24â€™d0 :
     <br/>
     // reset count upon change in fifo level: covers both read and receiving a new byte
     <br/>
     rx_fifo_depth_changed ? 24â€™d0 :
     <br/>
     // reset count if no bytes are pending
     <br/>
     (rx_fifo_depth == '0) ? 24â€™d0 :
     <br/>
     // stop the count at timeout value (this will set the interrupt)
     <br/>
     // Removed below line as when the timeout reaches the value,
     <br/>
     // event occured, and timeout value reset to 0h.
     <br/>
     //(rx_timeout_count_q == uart_rxto_val) ? rx_timeout_count_q :
     <br/>
     // increment if at rx baud tick
     <br/>
     rx_tick_baud ? (rx_timeout_count_q + 24â€™d1) :
     <br/>
     rx_timeout_count_q;
    </p>
    <p>
     assign event_rx_timeout = (rx_timeout_count_q == uart_rxto_val) &amp; uart_rxto_en;
    </p>
    <p>
     always_ff @(posedge clk_i or negedge rst_ni) begin
     <br/>
     if (!rst_ni) begin
     <br/>
     rx_timeout_count_q &lt;= 24â€™d0;
     <br/>
     rx_fifo_depth_prev_q &lt;= 6â€™d0;
     <br/>
     end else begin
     <br/>
     rx_timeout_count_q &lt;= rx_timeout_count_d;
     <br/>
     rx_fifo_depth_prev_q &lt;= rx_fifo_depth;
     <br/>
     end
     <br/>
     end
    </p>
    <p>
     assign event_rx_overflow = rx_fifo_wvalid &amp; ~rx_fifo_wready;
     <br/>
     assign event_rx_break_err = break_err &amp; (break_st_q == BRK_CHK);
    </p>
    <p>
     // instantiate interrupt hardware primitives
    </p>
    <p>
     prim_intr_hw #(.Width(1)) intr_hw_tx_watermark (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .event_intr_i (event_tx_watermark),
     <br/>
     .reg2hw_intr_enable_q_i (reg2hw.intr_enable.tx_watermark.q),
     <br/>
     .reg2hw_intr_test_q_i (reg2hw.intr_test.tx_watermark.q),
     <br/>
     .reg2hw_intr_test_qe_i (reg2hw.intr_test.tx_watermark.qe),
     <br/>
     .reg2hw_intr_state_q_i (reg2hw.intr_state.tx_watermark.q),
     <br/>
     .hw2reg_intr_state_de_o (hw2reg.intr_state.tx_watermark.de),
     <br/>
     .hw2reg_intr_state_d_o (hw2reg.intr_state.tx_watermark.d),
     <br/>
     .intr_o (intr_tx_watermark_o)
     <br/>
     );
    </p>
    <p>
     prim_intr_hw #(.Width(1)) intr_hw_rx_watermark (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .event_intr_i (event_rx_watermark),
     <br/>
     .reg2hw_intr_enable_q_i (reg2hw.intr_enable.rx_watermark.q),
     <br/>
     .reg2hw_intr_test_q_i (reg2hw.intr_test.rx_watermark.q),
     <br/>
     .reg2hw_intr_test_qe_i (reg2hw.intr_test.rx_watermark.qe),
     <br/>
     .reg2hw_intr_state_q_i (reg2hw.intr_state.rx_watermark.q),
     <br/>
     .hw2reg_intr_state_de_o (hw2reg.intr_state.rx_watermark.de),
     <br/>
     .hw2reg_intr_state_d_o (hw2reg.intr_state.rx_watermark.d),
     <br/>
     .intr_o (intr_rx_watermark_o)
     <br/>
     );
    </p>
    <p>
     prim_intr_hw #(.Width(1)) intr_hw_tx_empty (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .event_intr_i (event_tx_empty),
     <br/>
     .reg2hw_intr_enable_q_i (reg2hw.intr_enable.tx_empty.q),
     <br/>
     .reg2hw_intr_test_q_i (reg2hw.intr_test.tx_empty.q),
     <br/>
     .reg2hw_intr_test_qe_i (reg2hw.intr_test.tx_empty.qe),
     <br/>
     .reg2hw_intr_state_q_i (reg2hw.intr_state.tx_empty.q),
     <br/>
     .hw2reg_intr_state_de_o (hw2reg.intr_state.tx_empty.de),
     <br/>
     .hw2reg_intr_state_d_o (hw2reg.intr_state.tx_empty.d),
     <br/>
     .intr_o (intr_tx_empty_o)
     <br/>
     );
    </p>
    <p>
     prim_intr_hw #(.Width(1)) intr_hw_rx_overflow (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .event_intr_i (event_rx_overflow),
     <br/>
     .reg2hw_intr_enable_q_i (reg2hw.intr_enable.rx_overflow.q),
     <br/>
     .reg2hw_intr_test_q_i (reg2hw.intr_test.rx_overflow.q),
     <br/>
     .reg2hw_intr_test_qe_i (reg2hw.intr_test.rx_overflow.qe),
     <br/>
     .reg2hw_intr_state_q_i (reg2hw.intr_state.rx_overflow.q),
     <br/>
     .hw2reg_intr_state_de_o (hw2reg.intr_state.rx_overflow.de),
     <br/>
     .hw2reg_intr_state_d_o (hw2reg.intr_state.rx_overflow.d),
     <br/>
     .intr_o (intr_rx_overflow_o)
     <br/>
     );
    </p>
    <p>
     prim_intr_hw #(.Width(1)) intr_hw_rx_frame_err (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .event_intr_i (event_rx_frame_err),
     <br/>
     .reg2hw_intr_enable_q_i (reg2hw.intr_enable.rx_frame_err.q),
     <br/>
     .reg2hw_intr_test_q_i (reg2hw.intr_test.rx_frame_err.q),
     <br/>
     .reg2hw_intr_test_qe_i (reg2hw.intr_test.rx_frame_err.qe),
     <br/>
     .reg2hw_intr_state_q_i (reg2hw.intr_state.rx_frame_err.q),
     <br/>
     .hw2reg_intr_state_de_o (hw2reg.intr_state.rx_frame_err.de),
     <br/>
     .hw2reg_intr_state_d_o (hw2reg.intr_state.rx_frame_err.d),
     <br/>
     .intr_o (intr_rx_frame_err_o)
     <br/>
     );
    </p>
    <p>
     prim_intr_hw #(.Width(1)) intr_hw_rx_break_err (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .event_intr_i (event_rx_break_err),
     <br/>
     .reg2hw_intr_enable_q_i (reg2hw.intr_enable.rx_break_err.q),
     <br/>
     .reg2hw_intr_test_q_i (reg2hw.intr_test.rx_break_err.q),
     <br/>
     .reg2hw_intr_test_qe_i (reg2hw.intr_test.rx_break_err.qe),
     <br/>
     .reg2hw_intr_state_q_i (reg2hw.intr_state.rx_break_err.q),
     <br/>
     .hw2reg_intr_state_de_o (hw2reg.intr_state.rx_break_err.de),
     <br/>
     .hw2reg_intr_state_d_o (hw2reg.intr_state.rx_break_err.d),
     <br/>
     .intr_o (intr_rx_break_err_o)
     <br/>
     );
    </p>
    <p>
     prim_intr_hw #(.Width(1)) intr_hw_rx_timeout (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .event_intr_i (event_rx_timeout),
     <br/>
     .reg2hw_intr_enable_q_i (reg2hw.intr_enable.rx_timeout.q),
     <br/>
     .reg2hw_intr_test_q_i (reg2hw.intr_test.rx_timeout.q),
     <br/>
     .reg2hw_intr_test_qe_i (reg2hw.intr_test.rx_timeout.qe),
     <br/>
     .reg2hw_intr_state_q_i (reg2hw.intr_state.rx_timeout.q),
     <br/>
     .hw2reg_intr_state_de_o (hw2reg.intr_state.rx_timeout.de),
     <br/>
     .hw2reg_intr_state_d_o (hw2reg.intr_state.rx_timeout.d),
     <br/>
     .intr_o (intr_rx_timeout_o)
     <br/>
     );
    </p>
    <p>
     prim_intr_hw #(.Width(1)) intr_hw_rx_parity_err (
     <br/>
     .clk_i,
     <br/>
     .rst_ni,
     <br/>
     .event_intr_i (event_rx_parity_err),
     <br/>
     .reg2hw_intr_enable_q_i (reg2hw.intr_enable.rx_parity_err.q),
     <br/>
     .reg2hw_intr_test_q_i (reg2hw.intr_test.rx_parity_err.q),
     <br/>
     .reg2hw_intr_test_qe_i (reg2hw.intr_test.rx_parity_err.qe),
     <br/>
     .reg2hw_intr_state_q_i (reg2hw.intr_state.rx_parity_err.q),
     <br/>
     .hw2reg_intr_state_de_o (hw2reg.intr_state.rx_parity_err.de),
     <br/>
     .hw2reg_intr_state_d_o (hw2reg.intr_state.rx_parity_err.d),
     <br/>
     .intr_o (intr_rx_parity_err_o)
     <br/>
     );
    </p>
    <p>
     // unused registers
     <br/>
     logic unused_reg;
     <br/>
     assign unused_reg = ^reg2hw.alert_test;
    </p>
    <p>
     endmodule
    </p>
    <p>
     coreä»£ç æœ‰ç‚¹å¤šï¼Œå…¶æ ¸å¿ƒå°±æ˜¯ä¸€ä¸ªå¸¦FIFOçš„uartå®ç°ã€‚å…¶ä»–ä¸åˆ†æ˜¯æ‰€æœ‰æ¨¡å—éƒ½æœ‰çš„éƒ¨åˆ†ï¼Œæ˜¯ä¸­æ–­å’Œé”™è¯¯çš„ç®¡ç†ã€‚
    </p>
    <p class="ztext-empty-paragraph">
     <br/>
    </p>
    <p>
     åˆ°ç°åœ¨ï¼Œä½ ä¼šå‘ç°è¿™ä¸ªé¡¹ç›®çœŸæ˜¯ä¸€ä¸ªå®åº“ï¼Œå®Œå…¨å¯ä»¥å®è·µä½ å­¦çš„è®¾è®¡å’ŒéªŒè¯æŠ€å·§ï¼Œå¹¶ä¸”å®ç°å¾—éå¸¸è§„èŒƒï¼Œæ˜¯ä¸€ä¸ªå¾ˆå¥½çš„èŒƒä¾‹ã€‚
    </p>
    <h3>
     åç»­
    </h3>
    <p>
     ç½—é©¬ä¸æ˜¯ä¸€å¤©å»ºæˆçš„ã€‚è¦åœ¨AIæ—¶ä»£æˆä¸ºæ—¶ä»£çš„å¼„æ½®å„¿ï¼Œä¸€å®šè¦æ‰“ä¸‹æ‰å®çš„åŸºç¡€ï¼Œæ‰èƒ½å‘æŒ¥ä½ çš„åˆ›é€ åŠ›
    </p>
    <p>
     åé¢æˆ‘ä¼šä»‹ç»ä½¿ç”¨ä»€ä¹ˆå·¥å…·é“¾å’Œä½¿ç”¨è‡ªå·±çš„å·¥å…·é“¾å¦‚ä½•æ¥è®¾è®¡å’ŒéªŒè¯è¿™ä¸ªé¡¹ç›®çš„æ¯ä¸ªæ¨¡å—ã€‚
    </p>
    <p>
     ä¸€å¤©ä¸€å¤©çš„è¿›æ­¥ã€‚
    </p>
    <p class="ztext-empty-paragraph">
     <br/>
    </p>
    <p>
     æ¬¢è¿å…³æ³¨æˆ‘è¿™ä¸ªæ–°é¡¹ç›®ã€‚
    </p>
    <p>
     ä¸ºè‡ªå·±åŠ æ²¹ï¼
    </p>
   </div>
   <link href="../../assets/css/markdown_views-a5d25dd831.css" rel="stylesheet"/>
   <link href="../../assets/css/style-e504d6a974.css" rel="stylesheet"/>
  </div>
 </article>
 <p alt="68747470733a2f2f:626c6f672e6373646e2e6e65742f6c756f67616e747463632f:61727469636c652f64657461696c732f313436313235343132" class_="artid" style="display:none">
 </p>
</div>


