$comment Generated by Amaranth $end
$date 2024-06-30 00:13:50.712631 $end
$timescale 1 fs $end
$scope module bench $end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 4 # rd_port__addr $end
$var wire 32 $ data $end
$var wire 8 % rd_port__data $end
$var wire 8 & \memory[0] $end
$var wire 8 ' \memory[1] $end
$var wire 8 ( \memory[2] $end
$var wire 8 ) \memory[3] $end
$var wire 8 * \memory[4] $end
$var wire 8 + \memory[5] $end
$var wire 8 , \memory[6] $end
$var wire 8 - \memory[7] $end
$var wire 8 . \memory[8] $end
$var wire 8 / \memory[9] $end
$var wire 8 0 \memory[10] $end
$var wire 8 1 \memory[11] $end
$scope module memory $end
$var wire 4 # rd_port__addr $end
$var wire 8 % rd_port__data $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
b1001000 $
b1001000 %
b1001000 &
b1100101 '
b1101100 (
b1101100 )
b1101111 *
b100000 +
b1110111 ,
b1101111 -
b1110010 .
b1101100 /
b1100100 0
b1010 1
$end
#11000000000
