<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>setcorp</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>UPzynq20_test_design_IP_AXI_SerialBus_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">6</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">UPzynq20_test_design_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">UPzynq20_test_design_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>IP_AXI_SerialBus_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Oct 14 07:11:05 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:59b0322c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:59b0322c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>UPzynq20_test_design_IP_AXI_SerialBus_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Oct 14 07:11:05 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:59b0322c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>IP_AXI_SerialBus_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Oct 14 07:11:05 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d3653515</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>UPzynq20_test_design_IP_AXI_SerialBus_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Oct 14 07:11:05 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d3653515</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>DataOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DataIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/aec8/hdl/IP_AXI_SerialBus_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/aec8/hdl/IP_AXI_SerialBus_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/UPzynq20_test_design_IP_AXI_SerialBus_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/aec8/hdl/IP_AXI_SerialBus_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/aec8/hdl/IP_AXI_SerialBus_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/UPzynq20_test_design_IP_AXI_SerialBus_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">UPzynq20_test_design_IP_AXI_SerialBus_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>IP_AXI_SerialBus_v1.0</xilinx:displayName>
      <xilinx:coreRevision>20</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28203e09_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2880aadd_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66df76b0_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c228c1_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7c983d_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e60f9c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da56afe_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0064b8_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5326ce7c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e08ae46_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ecfc0c4_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3205bdd5_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e80101e_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3433752_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9743a1_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b884eff_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f631cb_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed1f853_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c5e7a6_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5548f7_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4dd5ad_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42480af7_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5eb6fd_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@767a6f06_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8c250_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6d1154_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605f936a_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d9f210_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2903ff84_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b317baf_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7adfe6_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c866d_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa4a9ac_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2353e3bf_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1b8804_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc1b94c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32095cc8_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77062e42_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cebe03f_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188f05a5_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62da604f_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8aa03c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a8e284_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5cec0b_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75375476_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c28cf2_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b42f0d_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eca738b_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d668787_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58935c9c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f03bf4_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2512af_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49fbdbee_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c89d5fa_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6baabf37_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55158cf_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b53a2b6_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c5c534_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9b294c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa4429_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682109e9_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a84511c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d6751c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c232ad_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ca5005_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e63141_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528930e8_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67cf7b32_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f7ed3d3_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37914f63_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421bb6c6_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6ba593_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcd97b1_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e7b091_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b7b532_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a532317_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2449efb7_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd23786_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2e631c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1598344d_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e6d60a_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27eeb029_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630255c6_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7470efa0_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@707c5ca5_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129a5c93_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e486c1_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3580cfc3_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1014c6bf_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1c7646_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4120c6f9_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5754b84f_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9b8a2f_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112fc15a_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d88dac_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25747246_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185a2875_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b97e8b_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da32199_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d945936_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fbd3e4_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572f1977_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3701d495_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e193d5a_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d4d7b9_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193dcd95_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfd7bde_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc88300_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79564a86_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be34f69_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c82062_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe6d3b0_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c55d2a9_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0815b_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e27a0e3_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a18617_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21113027_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aeabd91_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b8967e_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3368d65d_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eaef2cf_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab19dd3_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a22ba3d_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59917814_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692cbebb_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1811a02c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eeac7e_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7973289d_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146cdea0_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c52d9c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5d18cc_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143c237c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6baea470_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc07d43_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc67dc6_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c5ecc7_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d6e546_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483a436c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d3b730_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@443f1ecc_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396cb0c9_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f6b5d3_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557fb35e_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795cfd77_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727c47fa_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc26e1_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3167c19b_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee310c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399e3c6f_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54df8c2a_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121da4c7_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e1f098_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d680bc7_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75127ae_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564f622e_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dfcf36d_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f5fc4b_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dedf62d_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@abf879d_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac0718f_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8cbd53_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6c4040_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7297e_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd8d9c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20611972_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e26bc_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16193394_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce51be4_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4f082c_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a5f6be_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e3fdbfd_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23797946_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ddd156_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ffd837f_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e74bb_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b9893f_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@243685c4_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c59258_ARCHIVE_LOCATION">d:/GITEA/IP_cores/IP_AXI_SerialBus/IP_AXI_SerialBus_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="addc58e4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="57974cd9"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7e011a9c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e7b50784"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c61f226a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
