Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/nikhilsamrat/fpgalink/harness.vhdl" into library work
Parsing entity <swled>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/encrypter.vhdl" into library work
Parsing entity <encrypter>.
Parsing architecture <Behavioral> of entity <encrypter>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/decrypter.vhdl" into library work
Parsing entity <decrypter>.
Parsing architecture <Behavioral> of entity <decrypter>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/comm_fpga_fx2.vhdl" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <rtl> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/cksum_rtl.vhdl" into library work
Parsing architecture <rtl> of entity <swled>.
Parsing VHDL file "/home/nikhilsamrat/fpgalink/top_level.vhdl" into library work
Parsing entity <top_level>.
Parsing architecture <structural> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <structural>) from library <work>.

Elaborating entity <comm_fpga_fx2> (architecture <rtl>) from library <work>.

Elaborating entity <swled> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "/home/nikhilsamrat/fpgalink/cksum_rtl.vhdl" Line 74: Using initial value "01001000101011101100000000101111" for ack1 since it is never assigned
WARNING:HDLCompiler:871 - "/home/nikhilsamrat/fpgalink/cksum_rtl.vhdl" Line 75: Using initial value "00000101010111111101001001011010" for ack2 since it is never assigned
WARNING:HDLCompiler:871 - "/home/nikhilsamrat/fpgalink/cksum_rtl.vhdl" Line 77: Using initial value '0' for e_reset since it is never assigned
WARNING:HDLCompiler:871 - "/home/nikhilsamrat/fpgalink/cksum_rtl.vhdl" Line 78: Using initial value '0' for d_reset since it is never assigned

Elaborating entity <encrypter> (architecture <Behavioral>) from library <work>.

Elaborating entity <decrypter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/nikhilsamrat/fpgalink/cksum_rtl.vhdl" Line 367: Assignment to flags ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/nikhilsamrat/fpgalink/top_level.vhdl".
    Found 1-bit tristate buffer for signal <fx2Addr_out<0>> created at line 26
    Summary:
	inferred   1 Tristate(s).
Unit <top_level> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/nikhilsamrat/fpgalink/comm_fpga_fx2.vhdl".
    Found 17-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 7                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_6_o_GND_6_o_sub_21_OUT<16:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fifoOp<1>> created at line 106
    Found 1-bit tristate buffer for signal <fifoOp<0>> created at line 106
    Found 1-bit tristate buffer for signal <fx2PktEnd_out> created at line 106
    Found 1-bit tristate buffer for signal <fx2FifoSel_out> created at line 106
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 233
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred  12 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

Synthesizing Unit <swled>.
    Related source file is "/home/nikhilsamrat/fpgalink/harness.vhdl".
    Found 5-bit register for signal <Y>.
    Found 5-bit register for signal <X>.
    Found 3-bit register for signal <Z>.
    Found 32-bit register for signal <temp2>.
    Found 1-bit register for signal <e_enable>.
    Found 1-bit register for signal <f2h>.
    Found 8-bit register for signal <tmp2>.
    Found 1-bit register for signal <h2f>.
    Found 32-bit register for signal <temp1>.
    Found 30-bit register for signal <sleep>.
    Found 9-bit register for signal <counter>.
    Found 1-bit register for signal <d_enable>.
    Found 64-bit register for signal <temp>.
    Found 8-bit register for signal <outreg0>.
    Found 30-bit register for signal <tim>.
    Found 8-bit register for signal <reg0>.
    Found finite state machine <FSM_1> for signal <Z>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 24                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_20_o_GND_20_o_sub_22_OUT> created at line 161.
    Found 6-bit subtractor for signal <GND_20_o_GND_20_o_sub_132_OUT> created at line 245.
    Found 5-bit adder for signal <Y[4]_GND_20_o_add_2_OUT> created at line 149.
    Found 8-bit adder for signal <n0407> created at line 153.
    Found 9-bit adder for signal <n0411> created at line 161.
    Found 9-bit adder for signal <counter[8]_GND_20_o_add_70_OUT> created at line 166.
    Found 30-bit adder for signal <sleep[29]_GND_20_o_add_90_OUT> created at line 194.
    Found 9-bit adder for signal <n0458> created at line 245.
    Found 9-bit adder for signal <n0461> created at line 301.
    Found 5-bit adder for signal <X[4]_GND_20_o_add_210_OUT> created at line 321.
    Found 30-bit adder for signal <tim[29]_GND_20_o_add_224_OUT> created at line 337.
    Found 3-bit subtractor for signal <GND_20_o_GND_20_o_sub_207_OUT<2:0>> created at line 311.
    Found 1-bit 64-to-1 multiplexer for signal <GND_20_o_temp[63]_Mux_197_o> created at line 301.
    Found 1-bit 8-to-1 multiplexer for signal <GND_20_o_sw_in[7]_Mux_207_o> created at line 311.
    Found 1-bit 8-to-1 multiplexer for signal <GND_20_o_sw_in[7]_Mux_209_o> created at line 313.
    Found 5-bit comparator greater for signal <X[4]_GND_20_o_LessThan_4_o> created at line 150
    Found 5-bit comparator greater for signal <X[4]_GND_20_o_LessThan_21_o> created at line 157
    Found 30-bit comparator greater for signal <GND_20_o_sleep[29]_LessThan_70_o> created at line 165
    Found 30-bit comparator greater for signal <sleep[29]_GND_20_o_LessThan_90_o> created at line 192
    Found 5-bit comparator greater for signal <X[4]_PWR_11_o_LessThan_131_o> created at line 228
    Found 30-bit comparator greater for signal <tim[29]_GND_20_o_LessThan_194_o> created at line 299
    Found 6-bit comparator greater for signal <GND_20_o_GND_20_o_LessThan_200_o> created at line 304
    Found 30-bit comparator greater for signal <tim[29]_GND_20_o_LessThan_224_o> created at line 336
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 235 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred 117 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <swled> synthesized.

Synthesizing Unit <encrypter>.
    Related source file is "/home/nikhilsamrat/fpgalink/encrypter.vhdl".
    Found 6-bit register for signal <N1>.
    Found 4-bit register for signal <T>.
    Found 32-bit register for signal <X>.
    Found 32-bit register for signal <C>.
    Found 1-bit register for signal <done>.
    Found 4-bit adder for signal <T[3]_GND_23_o_add_8_OUT> created at line 72.
    Found 6-bit adder for signal <N1[5]_GND_23_o_add_13_OUT> created at line 78.
    Found 5-bit subtractor for signal <GND_23_o_GND_23_o_sub_6_OUT<4:0>> created at line 70.
    Found 6-bit comparator greater for signal <N1[5]_GND_23_o_LessThan_1_o> created at line 59
    Found 6-bit comparator greater for signal <N1[5]_PWR_14_o_LessThan_5_o> created at line 69
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <encrypter> synthesized.

Synthesizing Unit <decrypter>.
    Related source file is "/home/nikhilsamrat/fpgalink/decrypter.vhdl".
    Found 6-bit register for signal <N1>.
    Found 4-bit register for signal <T>.
    Found 32-bit register for signal <X>.
    Found 32-bit register for signal <P>.
    Found 1-bit register for signal <done>.
    Found 4-bit adder for signal <T[3]_PWR_16_o_add_9_OUT> created at line 72.
    Found 6-bit adder for signal <N1[5]_GND_26_o_add_14_OUT> created at line 78.
    Found 5-bit subtractor for signal <GND_26_o_GND_26_o_sub_7_OUT<4:0>> created at line 70.
    Found 6-bit comparator greater for signal <N1[5]_GND_26_o_LessThan_1_o> created at line 58
    Found 6-bit comparator greater for signal <N1[5]_PWR_16_o_LessThan_6_o> created at line 69
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <decrypter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 19
 17-bit subtractor                                     : 1
 3-bit subtractor                                      : 1
 30-bit adder                                          : 2
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 2
 6-bit subtractor                                      : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 4
# Registers                                            : 29
 1-bit register                                        : 8
 17-bit register                                       : 1
 30-bit register                                       : 2
 32-bit register                                       : 6
 4-bit register                                        : 2
 5-bit register                                        : 2
 6-bit register                                        : 2
 64-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 12
 30-bit comparator greater                             : 4
 5-bit comparator greater                              : 3
 6-bit comparator greater                              : 5
# Multiplexers                                         : 148
 1-bit 2-to-1 multiplexer                              : 115
 1-bit 64-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 2
 17-bit 2-to-1 multiplexer                             : 3
 30-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 11
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 4
# Tristates                                            : 13
 1-bit tristate buffer                                 : 13
# FSMs                                                 : 2
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <temp2_0> in Unit <swled_app> is equivalent to the following 11 FFs/Latches, which will be removed : <temp2_2> <temp2_3> <temp2_14> <temp2_15> <temp2_17> <temp2_18> <temp2_19> <temp2_21> <temp2_23> <temp2_27> <temp2_30> 
INFO:Xst:2261 - The FF/Latch <temp2_1> in Unit <swled_app> is equivalent to the following FF/Latch, which will be removed : <temp2_5> 
INFO:Xst:2261 - The FF/Latch <temp2_4> in Unit <swled_app> is equivalent to the following 17 FFs/Latches, which will be removed : <temp2_6> <temp2_7> <temp2_8> <temp2_9> <temp2_10> <temp2_11> <temp2_12> <temp2_13> <temp2_16> <temp2_20> <temp2_22> <temp2_24> <temp2_25> <temp2_26> <temp2_28> <temp2_29> <temp2_31> 
WARNING:Xst:1710 - FF/Latch <temp2_1> (without init value) has a constant value of 1 in block <swled_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temp2_4> (without init value) has a constant value of 0 in block <swled_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <temp2<31:31>> (without init value) have a constant value of 0 in block <swled>.

Synthesizing (advanced) Unit <decrypter>.
The following registers are absorbed into counter <N1>: 1 register on signal <N1>.
Unit <decrypter> synthesized (advanced).

Synthesizing (advanced) Unit <encrypter>.
The following registers are absorbed into counter <N1>: 1 register on signal <N1>.
The following registers are absorbed into counter <T>: 1 register on signal <T>.
Unit <encrypter> synthesized (advanced).

Synthesizing (advanced) Unit <swled>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <swled> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 17-bit subtractor                                     : 1
 3-bit subtractor                                      : 2
 30-bit adder                                          : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 3
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Counters                                             : 4
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 385
 Flip-Flops                                            : 385
# Comparators                                          : 12
 30-bit comparator greater                             : 4
 5-bit comparator greater                              : 3
 6-bit comparator greater                              : 5
# Multiplexers                                         : 147
 1-bit 2-to-1 multiplexer                              : 115
 1-bit 64-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 2
 17-bit 2-to-1 multiplexer                             : 3
 30-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 11
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 2
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <temp2_29> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_28> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_26> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_25> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_24> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_22> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_20> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_16> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_13> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_12> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_11> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_10> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_9> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_8> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_7> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_6> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_5> (without init value) has a constant value of 1 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_4> (without init value) has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_1> (without init value) has a constant value of 1 in block <swled>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <temp2_0> in Unit <swled> is equivalent to the following 11 FFs/Latches, which will be removed : <temp2_2> <temp2_3> <temp2_14> <temp2_15> <temp2_17> <temp2_18> <temp2_19> <temp2_21> <temp2_23> <temp2_27> <temp2_30> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <swled_app/FSM_1> on signal <Z[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_0> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_reset                | 0000
 s_idle                 | 0001
 s_get_count0           | 0010
 s_get_count1           | 0011
 s_begin_write          | 0100
 s_write                | 0101
 s_end_write_aligned    | 0110
 s_end_write_nonaligned | 0111
 s_read                 | 1000
------------------------------------
WARNING:Xst:2677 - Node <temp_0> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_1> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_2> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_7> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_8> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_9> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_10> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_15> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_16> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_17> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_18> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_23> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_24> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_25> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_26> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_31> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_32> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_33> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_34> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_39> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_40> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_41> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_42> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_47> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_48> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_49> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_50> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_55> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_56> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_57> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_58> of sequential type is unconnected in block <swled>.
WARNING:Xst:2677 - Node <temp_63> of sequential type is unconnected in block <swled>.

Optimizing unit <top_level> ...

Optimizing unit <swled> ...
WARNING:Xst:1293 - FF/Latch <outreg0_3> has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outreg0_4> has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Y_4> has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <encrypter> ...

Optimizing unit <decrypter> ...
WARNING:Xst:1293 - FF/Latch <Y_3> has a constant value of 0 in block <swled>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <swled_app/tim_29> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <swled_app/sleep_29> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <swled_app/sleep_28> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <swled_app/sleep_27> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <swled_app/sleep_26> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_21> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <swled_app/encrypt/X_17> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_30> in Unit <top_level> is equivalent to the following 3 FFs/Latches, which will be removed : <swled_app/encrypt/X_18> <swled_app/encrypt/X_14> <swled_app/encrypt/X_2> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_26> in Unit <top_level> is equivalent to the following 3 FFs/Latches, which will be removed : <swled_app/encrypt/X_22> <swled_app/encrypt/X_10> <swled_app/encrypt/X_6> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_31> in Unit <top_level> is equivalent to the following 2 FFs/Latches, which will be removed : <swled_app/encrypt/X_11> <swled_app/encrypt/X_7> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_27> in Unit <top_level> is equivalent to the following 4 FFs/Latches, which will be removed : <swled_app/encrypt/X_23> <swled_app/encrypt/X_19> <swled_app/encrypt/X_15> <swled_app/encrypt/X_3> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_28> in Unit <top_level> is equivalent to the following 6 FFs/Latches, which will be removed : <swled_app/encrypt/X_24> <swled_app/encrypt/X_20> <swled_app/encrypt/X_16> <swled_app/encrypt/X_12> <swled_app/encrypt/X_8> <swled_app/encrypt/X_4> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_29> in Unit <top_level> is equivalent to the following 3 FFs/Latches, which will be removed : <swled_app/encrypt/X_25> <swled_app/encrypt/X_13> <swled_app/encrypt/X_9> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_21> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <swled_app/encrypt/C_17> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_30> in Unit <top_level> is equivalent to the following 3 FFs/Latches, which will be removed : <swled_app/encrypt/C_18> <swled_app/encrypt/C_14> <swled_app/encrypt/C_2> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_26> in Unit <top_level> is equivalent to the following 3 FFs/Latches, which will be removed : <swled_app/encrypt/C_22> <swled_app/encrypt/C_10> <swled_app/encrypt/C_6> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_31> in Unit <top_level> is equivalent to the following 2 FFs/Latches, which will be removed : <swled_app/encrypt/C_11> <swled_app/encrypt/C_7> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_27> in Unit <top_level> is equivalent to the following 4 FFs/Latches, which will be removed : <swled_app/encrypt/C_23> <swled_app/encrypt/C_19> <swled_app/encrypt/C_15> <swled_app/encrypt/C_3> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_28> in Unit <top_level> is equivalent to the following 6 FFs/Latches, which will be removed : <swled_app/encrypt/C_24> <swled_app/encrypt/C_20> <swled_app/encrypt/C_16> <swled_app/encrypt/C_12> <swled_app/encrypt/C_8> <swled_app/encrypt/C_4> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_29> in Unit <top_level> is equivalent to the following 3 FFs/Latches, which will be removed : <swled_app/encrypt/C_25> <swled_app/encrypt/C_13> <swled_app/encrypt/C_9> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/X_5> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <swled_app/encrypt/X_1> 
INFO:Xst:2261 - The FF/Latch <swled_app/tmp2_5> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <swled_app/tmp2_1> 
INFO:Xst:2261 - The FF/Latch <swled_app/encrypt/C_5> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <swled_app/encrypt/C_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 2.
FlipFlop comm_fpga_fx2/state_FSM_FFd4 has been replicated 2 time(s)
FlipFlop swled_app/X_0 has been replicated 2 time(s)
FlipFlop swled_app/X_1 has been replicated 1 time(s)
FlipFlop swled_app/X_2 has been replicated 2 time(s)
FlipFlop swled_app/X_3 has been replicated 2 time(s)
FlipFlop swled_app/X_4 has been replicated 2 time(s)
FlipFlop swled_app/Y_0 has been replicated 1 time(s)
FlipFlop swled_app/Y_1 has been replicated 2 time(s)
FlipFlop swled_app/Y_2 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 314
 Flip-Flops                                            : 314

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 733
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 63
#      LUT2                        : 22
#      LUT3                        : 29
#      LUT4                        : 69
#      LUT5                        : 153
#      LUT6                        : 176
#      MUXCY                       : 99
#      MUXF7                       : 14
#      VCC                         : 1
#      XORCY                       : 81
# FlipFlops/Latches                : 314
#      FD                          : 52
#      FDE                         : 178
#      FDR                         : 6
#      FDRE                        : 78
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 10
#      IOBUF                       : 8
#      OBUF                        : 8
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             314  out of  54576     0%  
 Number of Slice LUTs:                  537  out of  27288     1%  
    Number used as Logic:               537  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    591
   Number with an unused Flip Flop:     277  out of    591    46%  
   Number with an unused LUT:            54  out of    591     9%  
   Number of fully used LUT-FF pairs:   260  out of    591    43%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    218    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | BUFGP                  | 314   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.676ns (Maximum Frequency: 176.194MHz)
   Minimum input arrival time before clock: 6.611ns
   Maximum output required time after clock: 6.609ns
   Maximum combinational path delay: 7.138ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 5.676ns (frequency: 176.194MHz)
  Total number of paths / destination ports: 18853 / 646
-------------------------------------------------------------------------
Delay:               5.676ns (Levels of Logic = 5)
  Source:            swled_app/decrypt/P_16 (FF)
  Destination:       swled_app/X_4 (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: swled_app/decrypt/P_16 to swled_app/X_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.924  swled_app/decrypt/P_16 (swled_app/decrypt/P_16)
     LUT5:I0->O            1   0.203   0.944  swled_app/plaintext_out[31]_GND_20_o_equal_100_o<31>1 (swled_app/plaintext_out[31]_GND_20_o_equal_100_o<31>)
     LUT6:I0->O            5   0.203   0.715  swled_app/plaintext_out[31]_GND_20_o_equal_100_o<31>6 (swled_app/plaintext_out[31]_GND_20_o_equal_100_o)
     LUT3:I2->O            5   0.205   0.943  swled_app/_n1023_inv4 (swled_app/_n1023_inv4)
     LUT6:I3->O            1   0.205   0.580  swled_app/X_4_dpot (swled_app/X_4_dpot)
     LUT5:I4->O            3   0.205   0.000  swled_app/X_4_rstpot (swled_app/X_4_rstpot)
     FD:D                      0.102          swled_app/X_4
    ----------------------------------------
    Total                      5.676ns (1.570ns logic, 4.106ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 445 / 220
-------------------------------------------------------------------------
Offset:              6.611ns (Levels of Logic = 4)
  Source:            fx2GotData_in (PAD)
  Destination:       swled_app/sleep_13 (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to swled_app/sleep_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.614  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT6:I0->O            2   0.203   0.617  comm_fpga_fx2/Mmux_h2fValid_out11_1 (comm_fpga_fx2/Mmux_h2fValid_out11)
     LUT6:I5->O           12   0.205   0.909  swled_app/_n0756<4>2 (swled_app/_n0756<4>2)
     LUT5:I4->O           26   0.205   1.206  swled_app/_n0756<4>1 (swled_app/_n0756)
     FDRE:R                    0.430          swled_app/sleep_0
    ----------------------------------------
    Total                      6.611ns (2.265ns logic, 4.346ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 194 / 20
-------------------------------------------------------------------------
Offset:              6.609ns (Levels of Logic = 3)
  Source:            comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:       fx2Data_io<5> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga_fx2/state_FSM_FFd4 to fx2Data_io<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              32   0.447   1.292  comm_fpga_fx2/state_FSM_FFd4 (comm_fpga_fx2/state_FSM_FFd4)
     LUT6:I5->O           17   0.205   1.275  comm_fpga_fx2/driveBus_inv1 (comm_fpga_fx2/driveBus_inv)
     LUT4:I0->O            2   0.203   0.616  comm_fpga_fx2/Mmux_dataOut21 (comm_fpga_fx2/dataOut<1>)
     IOBUF:I->IO               2.571          fx2Data_io_5_IOBUF (fx2Data_io<5>)
    ----------------------------------------
    Total                      6.609ns (3.426ns logic, 3.183ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 11
-------------------------------------------------------------------------
Delay:               7.138ns (Levels of Logic = 4)
  Source:            fx2GotRoom_in (PAD)
  Destination:       fx2Data_io<5> (PAD)

  Data Path: fx2GotRoom_in to fx2Data_io<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.048  fx2GotRoom_in_IBUF (fx2GotRoom_in_IBUF)
     LUT6:I0->O           17   0.203   1.275  comm_fpga_fx2/driveBus_inv1 (comm_fpga_fx2/driveBus_inv)
     LUT4:I0->O            2   0.203   0.616  comm_fpga_fx2/Mmux_dataOut21 (comm_fpga_fx2/dataOut<1>)
     IOBUF:I->IO               2.571          fx2Data_io_5_IOBUF (fx2Data_io<5>)
    ----------------------------------------
    Total                      7.138ns (4.199ns logic, 2.939ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    5.676|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.20 secs
 
--> 


Total memory usage is 395452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   68 (   0 filtered)
Number of infos    :   21 (   0 filtered)

