{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591322325350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591322325355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 18:58:45 2020 " "Processing started: Thu Jun 04 18:58:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591322325355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591322325355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591322325355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591322325590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591322325591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/c.000/documents/programs/cse141l/basic_processor (3)/toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/c.000/documents/programs/cse141l/basic_processor (3)/toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../basic_processor (3)/TopLevel.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/TopLevel.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591322331859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591322331859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/c.000/documents/programs/cse141l/basic_processor (3)/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/c.000/documents/programs/cse141l/basic_processor (3)/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../basic_processor (3)/reg_file.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/reg_file.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591322331861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591322331861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/c.000/documents/programs/cse141l/basic_processor (3)/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/c.000/documents/programs/cse141l/basic_processor (3)/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../basic_processor (3)/PC.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/PC.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591322331862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591322331862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/c.000/documents/programs/cse141l/basic_processor (3)/lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/c.000/documents/programs/cse141l/basic_processor (3)/lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../basic_processor (3)/LUT.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/LUT.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591322331863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591322331863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/c.000/documents/programs/cse141l/basic_processor (3)/instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/c.000/documents/programs/cse141l/basic_processor (3)/instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "../basic_processor (3)/InstROM.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/InstROM.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591322331864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591322331864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/c.000/documents/programs/cse141l/basic_processor (3)/if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/c.000/documents/programs/cse141l/basic_processor (3)/if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "../basic_processor (3)/IF.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/IF.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591322331865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591322331865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/c.000/documents/programs/cse141l/basic_processor (3)/definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/c.000/documents/programs/cse141l/basic_processor (3)/definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "../basic_processor (3)/definitions.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/definitions.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591322331866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591322331866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(25) " "Verilog HDL warning at data_mem.sv(25): extended using \"x\" or \"z\"" {  } { { "../basic_processor (3)/data_mem.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/data_mem.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1591322331867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/c.000/documents/programs/cse141l/basic_processor (3)/data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/c.000/documents/programs/cse141l/basic_processor (3)/data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../basic_processor (3)/data_mem.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/data_mem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591322331868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591322331868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/c.000/documents/programs/cse141l/basic_processor (3)/ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/c.000/documents/programs/cse141l/basic_processor (3)/ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "../basic_processor (3)/Ctrl.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/Ctrl.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591322331869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591322331869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/c.000/documents/programs/cse141l/basic_processor (3)/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/c.000/documents/programs/cse141l/basic_processor (3)/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../basic_processor (3)/ALU.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591322331870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591322331870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_inst TopLevel.sv(58) " "Verilog HDL Implicit Net warning at TopLevel.sv(58): created implicit net for \"load_inst\"" {  } { { "../basic_processor (3)/TopLevel.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/TopLevel.sv" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591322331870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591322331891 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sc_clr TopLevel.sv(23) " "Verilog HDL warning at TopLevel.sv(23): object sc_clr used but never assigned" {  } { { "../basic_processor (3)/TopLevel.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/TopLevel.sv" 23 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1591322331891 "|TopLevel"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sc_en TopLevel.sv(24) " "Verilog HDL warning at TopLevel.sv(24): object sc_en used but never assigned" {  } { { "../basic_processor (3)/TopLevel.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/TopLevel.sv" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1591322331891 "|TopLevel"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memWriteValue 0 TopLevel.sv(18) " "Net \"memWriteValue\" at TopLevel.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "../basic_processor (3)/TopLevel.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/TopLevel.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591322331893 "|TopLevel"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_wr_en 0 TopLevel.sv(22) " "Net \"reg_wr_en\" at TopLevel.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "../basic_processor (3)/TopLevel.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/TopLevel.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591322331893 "|TopLevel"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sc_clr 0 TopLevel.sv(23) " "Net \"sc_clr\" at TopLevel.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "../basic_processor (3)/TopLevel.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/TopLevel.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591322331893 "|TopLevel"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sc_en 0 TopLevel.sv(24) " "Net \"sc_en\" at TopLevel.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "../basic_processor (3)/TopLevel.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/TopLevel.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591322331893 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC1\"" {  } { { "../basic_processor (3)/TopLevel.sv" "PC1" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/TopLevel.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591322331903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PC.sv(23) " "Verilog HDL assignment warning at PC.sv(23): truncated value with size 32 to match size of target (10)" {  } { { "../basic_processor (3)/PC.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/PC.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591322331904 "|TopLevel|PC:PC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PC.sv(26) " "Verilog HDL assignment warning at PC.sv(26): truncated value with size 32 to match size of target (10)" {  } { { "../basic_processor (3)/PC.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/PC.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591322331904 "|TopLevel|PC:PC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PC.sv(31) " "Verilog HDL assignment warning at PC.sv(31): truncated value with size 32 to match size of target (10)" {  } { { "../basic_processor (3)/PC.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/PC.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591322331904 "|TopLevel|PC:PC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl Ctrl:Ctrl1 " "Elaborating entity \"Ctrl\" for hierarchy \"Ctrl:Ctrl1\"" {  } { { "../basic_processor (3)/TopLevel.sv" "Ctrl1" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/TopLevel.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591322331913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM InstROM:instr_ROM1 " "Elaborating entity \"InstROM\" for hierarchy \"InstROM:instr_ROM1\"" {  } { { "../basic_processor (3)/TopLevel.sv" "instr_ROM1" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/TopLevel.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591322331918 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 4095 InstROM.sv(42) " "Verilog HDL warning at InstROM.sv(42): number of words (6) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../basic_processor (3)/InstROM.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/InstROM.sv" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1591322331928 "|TopLevel|InstROM:instr_ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.data_a 0 InstROM.sv(38) " "Net \"inst_rom.data_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "../basic_processor (3)/InstROM.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591322331987 "|TopLevel|InstROM:instr_ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.waddr_a 0 InstROM.sv(38) " "Net \"inst_rom.waddr_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "../basic_processor (3)/InstROM.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591322331987 "|TopLevel|InstROM:instr_ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.we_a 0 InstROM.sv(38) " "Net \"inst_rom.we_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "../basic_processor (3)/InstROM.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591322331987 "|TopLevel|InstROM:instr_ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file1\"" {  } { { "../basic_processor (3)/TopLevel.sv" "reg_file1" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/TopLevel.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591322332001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "../basic_processor (3)/TopLevel.sv" "ALU1" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/TopLevel.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591322332012 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mnemonic ALU.sv(20) " "Verilog HDL or VHDL warning at ALU.sv(20): object \"op_mnemonic\" assigned a value but never read" {  } { { "../basic_processor (3)/ALU.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/ALU.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591322332013 "|TopLevel|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:data_mem1 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:data_mem1\"" {  } { { "../basic_processor (3)/TopLevel.sv" "data_mem1" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/TopLevel.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591322332024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_mem.sv(25) " "Verilog HDL assignment warning at data_mem.sv(25): truncated value with size 32 to match size of target (8)" {  } { { "../basic_processor (3)/data_mem.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/data_mem.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591322332025 "|TopLevel|data_mem:data_mem1"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[0\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[0\]\" feeding internal logic into a wire" {  } { { "../basic_processor (3)/data_mem.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591322332589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[1\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[1\]\" feeding internal logic into a wire" {  } { { "../basic_processor (3)/data_mem.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591322332589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[2\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[2\]\" feeding internal logic into a wire" {  } { { "../basic_processor (3)/data_mem.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591322332589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[3\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[3\]\" feeding internal logic into a wire" {  } { { "../basic_processor (3)/data_mem.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591322332589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[4\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[4\]\" feeding internal logic into a wire" {  } { { "../basic_processor (3)/data_mem.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591322332589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[5\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[5\]\" feeding internal logic into a wire" {  } { { "../basic_processor (3)/data_mem.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591322332589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[6\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[6\]\" feeding internal logic into a wire" {  } { { "../basic_processor (3)/data_mem.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591322332589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[7\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[7\]\" feeding internal logic into a wire" {  } { { "../basic_processor (3)/data_mem.sv" "" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591322332589 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1591322332589 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "reg_file:reg_file1\|registers " "RAM logic \"reg_file:reg_file1\|registers\" is uninferred due to asynchronous read logic" {  } { { "../basic_processor (3)/reg_file.sv" "registers" { Text "C:/Users/C.000/Documents/Programs/CSE141l/basic_processor (3)/reg_file.sv" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1591322332851 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1591322332851 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/C.000/Documents/Programs/CSE141l/FINALA/db/TopLevel.ram0_InstROM_b8485114.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/C.000/Documents/Programs/CSE141l/FINALA/db/TopLevel.ram0_InstROM_b8485114.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1591322332873 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1591322333062 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591322333150 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591322333405 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/C.000/Documents/Programs/CSE141l/FINALA/output_files/TopLevel.map.smsg " "Generated suppressed messages file C:/Users/C.000/Documents/Programs/CSE141l/FINALA/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591322333449 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591322333594 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591322333594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591322333743 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591322333743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591322333743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591322333743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591322333774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 18:58:53 2020 " "Processing ended: Thu Jun 04 18:58:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591322333774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591322333774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591322333774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591322333774 ""}
