{"Source Block": ["oh/elink/hdl/emaxi.v@307:323@HdlStmProcess", "   \n   //#########################################################################\n   //Write data alignment circuit\n   //#########################################################################\n\n   always @*\n     case( rxwr_datamode[1:0] )        \n       2'd0:    wdata_aligned[63:0] = { 8{rxwr_data[7:0]}};\n       2'd1:    wdata_aligned[63:0] = { 4{rxwr_data[15:0]}};\n       2'd2:    wdata_aligned[63:0] = { 2{rxwr_data[31:0]}};\n       default: wdata_aligned[63:0] = { rxwr_srcaddr[31:0], rxwr_data[31:0]};\n     endcase\n\n   always @*\n     begin\n\tcase(rxwr_datamode[1:0])\n          2'd0: // byte\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[314, "       2'd0:    wdata_aligned[63:0] = { 8{rxwr_data[7:0]}};\n"], [315, "       2'd1:    wdata_aligned[63:0] = { 4{rxwr_data[15:0]}};\n"], [316, "       2'd2:    wdata_aligned[63:0] = { 2{rxwr_data[31:0]}};\n"], [317, "       default: wdata_aligned[63:0] = { rxwr_srcaddr[31:0], rxwr_data[31:0]};\n"]], "Add": [[317, "       2'b00:    wdata_aligned[63:0] = { 8{rxwr_data[7:0]}};\n"], [317, "       2'b01:    wdata_aligned[63:0] = { 4{rxwr_data[15:0]}};\n"], [317, "       2'b10:    wdata_aligned[63:0] = { 2{rxwr_data[31:0]}};\n"], [317, "       default: wdata_aligned[63:0]  = { rxwr_srcaddr[31:0], rxwr_data[31:0]};\n"]]}}