
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003332                       # Number of seconds simulated
sim_ticks                                  3332043921                       # Number of ticks simulated
final_tick                               574863081597                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  74161                       # Simulator instruction rate (inst/s)
host_op_rate                                    97271                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 117255                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898104                       # Number of bytes of host memory used
host_seconds                                 28416.99                       # Real time elapsed on the host
sim_insts                                  2107425274                       # Number of instructions simulated
sim_ops                                    2764160970                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       156544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        49408                       # Number of bytes read from this memory
system.physmem.bytes_read::total               217344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11392                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        74624                       # Number of bytes written to this memory
system.physmem.bytes_written::total             74624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           48                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1223                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          386                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1698                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             583                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  583                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1843913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     46981374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1575009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14828136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                65228432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1843913                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1575009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3418923                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22395863                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22395863                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22395863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1843913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     46981374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1575009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14828136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               87624295                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 7990514                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2854872                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488733                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189402                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1432550                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1385496                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200352                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5745                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3500214                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15861055                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2854872                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1585848                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3360049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876869                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        325852                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721346                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91626                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7872437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.322110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.293305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4512388     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601046      7.63%     64.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294531      3.74%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          223170      2.83%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181562      2.31%     73.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158978      2.02%     75.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54979      0.70%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196233      2.49%     79.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649550     20.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7872437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357283                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.984986                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3623863                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       302370                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3246581                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16138                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683484                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313132                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2853                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17731870                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4441                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683484                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3775037                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         124282                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        39406                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3110190                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       140031                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17171624                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71348                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        56369                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22739381                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78188536                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78188536                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7835931                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2145                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1145                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           358521                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2627336                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7353                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       198920                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16148886                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2149                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13769638                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18119                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4661313                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12689645                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7872437                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.749095                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.858318                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2813373     35.74%     35.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1673879     21.26%     57.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       850918     10.81%     67.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999923     12.70%     80.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       743616      9.45%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       478621      6.08%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204806      2.60%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60659      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46642      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7872437                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58519     73.01%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12632     15.76%     88.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9006     11.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10806509     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109564      0.80%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359025     17.13%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493544      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13769638                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723248                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80157                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005821                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35509985                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20812447                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13284842                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13849795                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22277                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739258                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156084                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683484                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          67696                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6638                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16151036                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61821                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2627336                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595841                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1135                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3870                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          106                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95732                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111725                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207457                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13466178                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256287                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       303456                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2737071                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016412                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480784                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.685271                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13310235                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13284842                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996893                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19710981                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662577                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405708                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4780957                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187638                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7188953                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.581619                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.292032                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3352711     46.64%     46.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533039     21.32%     67.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838045     11.66%     79.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304603      4.24%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262151      3.65%     87.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116190      1.62%     89.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281306      3.91%     93.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77408      1.08%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423500      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7188953                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423500                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22916490                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32986663                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 118077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.799051                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.799051                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.251484                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.251484                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62347791                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17438621                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18286702                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 7990514                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2977991                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2427006                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202311                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1211980                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1159623                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          313881                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8972                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3120257                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16250336                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2977991                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1473504                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3601469                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1038404                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        406497                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1528867                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7962472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.524064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.329008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4361003     54.77%     54.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          373628      4.69%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          372381      4.68%     64.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          460702      5.79%     69.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          142727      1.79%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          181623      2.28%     74.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152817      1.92%     75.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139358      1.75%     77.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1778233     22.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7962472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.372691                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.033703                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3272748                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       381129                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3442152                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32505                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        833937                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       503244                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19371648                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1946                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        833937                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3421395                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          45139                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       165194                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3323799                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       172999                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18701908                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        106291                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        47193                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26269121                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87130665                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87130665                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16285980                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9983091                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3461                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1840                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           479423                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1731456                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       895911                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8033                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       276150                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17577222                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3470                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14149384                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29826                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5870823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17723098                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          166                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7962472                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777009                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911043                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2807089     35.25%     35.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1662535     20.88%     56.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1109098     13.93%     70.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       772514      9.70%     79.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       768076      9.65%     89.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       369295      4.64%     94.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       350754      4.41%     98.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57080      0.72%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        66031      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7962472                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          89803     75.63%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14936     12.58%     88.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13994     11.79%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11825810     83.58%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       176889      1.25%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1616      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1400480      9.90%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       744589      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14149384                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770773                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118733                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008391                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36409798                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23451628                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13753159                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14268117                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        17032                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       668543                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221027                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        833937                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          23758                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4085                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17580692                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37947                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1731456                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       895911                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1822                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3231                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       122469                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114261                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       236730                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13904002                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1307205                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       245381                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2026610                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1985407                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            719405                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740064                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13769162                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13753159                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8928503                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25199796                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721186                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354309                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9472848                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11677119                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5903593                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203753                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7128535                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.638081                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.164360                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2786762     39.09%     39.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1956090     27.44%     66.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       796428     11.17%     77.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       431918      6.06%     83.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       378555      5.31%     89.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       154614      2.17%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173276      2.43%     93.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       101663      1.43%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       349229      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7128535                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9472848                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11677119                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1737794                       # Number of memory references committed
system.switch_cpus1.commit.loads              1062910                       # Number of loads committed
system.switch_cpus1.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1694387                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10511921                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       241374                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       349229                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24359849                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35996181                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1767                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  28042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9472848                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11677119                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9472848                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.843518                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.843518                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.185512                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.185512                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62410640                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19120398                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17894342                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3298                       # number of misc regfile writes
system.l2.replacements                           1697                       # number of replacements
system.l2.tagsinuse                      32765.826019                       # Cycle average of tags in use
system.l2.total_refs                           525619                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34462                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.252133                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2324.477716                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     41.803633                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    653.587398                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.703560                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    188.911828                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          20544.089459                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8975.252426                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.070937                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001276                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.019946                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001151                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.005765                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.626956                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.273903                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999934                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4192                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3223                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7419                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2282                       # number of Writeback hits
system.l2.Writeback_hits::total                  2282                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    62                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4216                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3261                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7481                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4216                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3261                       # number of overall hits
system.l2.overall_hits::total                    7481                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1223                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          386                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1698                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1223                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          386                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1698                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1223                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          386                       # number of overall misses
system.l2.overall_misses::total                  1698                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2533113                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     76532294                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2441693                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     24655113                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       106162213                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2533113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     76532294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2441693                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     24655113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        106162213                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2533113                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     76532294                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2441693                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     24655113                       # number of overall miss cycles
system.l2.overall_miss_latency::total       106162213                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5415                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3609                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9117                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2282                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2282                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                62                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5439                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3647                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9179                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5439                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3647                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9179                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.941176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.225854                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.106955                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.186245                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.941176                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.224858                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.105840                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184987                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.941176                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.224858                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.105840                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184987                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 52773.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62577.509403                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 59553.487805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 63873.349741                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62521.915783                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 52773.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62577.509403                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 59553.487805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 63873.349741                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62521.915783                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 52773.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62577.509403                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 59553.487805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 63873.349741                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62521.915783                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  583                       # number of writebacks
system.l2.writebacks::total                       583                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1223                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          386                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1698                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1698                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1698                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2259986                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     69451629                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2207725                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     22414147                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     96333487                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2259986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     69451629                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2207725                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     22414147                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     96333487                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2259986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     69451629                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2207725                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     22414147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     96333487                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.941176                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.225854                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.106955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.186245                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.941176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.224858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.105840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184987                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.941176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.224858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.105840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184987                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47083.041667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56787.922322                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53846.951220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58067.738342                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56733.502356                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47083.041667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56787.922322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 53846.951220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58067.738342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56733.502356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47083.041667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56787.922322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 53846.951220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58067.738342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56733.502356                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               559.287754                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753803                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   569                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1760551.499121                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    44.687553                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.600200                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.071615                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.824680                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.896294                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721282                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721282                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721282                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721282                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721282                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721282                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           64                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           64                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           64                       # number of overall misses
system.cpu0.icache.overall_misses::total           64                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3733660                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3733660                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3733660                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3733660                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3733660                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3733660                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721346                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721346                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721346                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721346                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721346                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721346                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 58338.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58338.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 58338.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58338.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 58338.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58338.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           51                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           51                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           51                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3066407                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3066407                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3066407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3066407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3066407                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3066407                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 60125.627451                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60125.627451                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 60125.627451                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60125.627451                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 60125.627451                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60125.627451                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5439                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223251085                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5695                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39201.244074                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.017997                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.982003                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785227                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214773                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056642                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056642                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1112                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1112                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2494226                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2494226                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2494226                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2494226                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15722                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15722                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15794                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15794                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15794                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15794                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    648613923                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    648613923                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2411345                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2411345                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    651025268                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    651025268                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    651025268                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    651025268                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510020                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510020                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510020                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510020                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007587                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007587                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006292                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006292                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006292                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006292                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41255.178921                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41255.178921                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33490.902778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33490.902778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41219.783969                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41219.783969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41219.783969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41219.783969                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1421                       # number of writebacks
system.cpu0.dcache.writebacks::total             1421                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10307                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10307                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10355                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10355                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10355                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10355                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5415                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5439                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5439                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5439                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5439                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    110856389                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    110856389                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       545472                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       545472                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    111401861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    111401861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    111401861                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    111401861                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002167                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002167                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002167                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002167                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20472.093998                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20472.093998                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        22728                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        22728                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20482.048354                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20482.048354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20482.048354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20482.048354                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               507.324355                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089490122                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2136255.141176                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.324355                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063020                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.813020                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1528813                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1528813                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1528813                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1528813                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1528813                       # number of overall hits
system.cpu1.icache.overall_hits::total        1528813                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3520030                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3520030                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3520030                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3520030                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3520030                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3520030                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1528867                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1528867                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1528867                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1528867                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1528867                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1528867                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 65185.740741                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65185.740741                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 65185.740741                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65185.740741                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 65185.740741                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65185.740741                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2897955                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2897955                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2897955                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2897955                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2897955                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2897955                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 68998.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68998.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 68998.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68998.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 68998.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68998.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3647                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161218413                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3903                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41306.280553                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.806026                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.193974                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862524                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137476                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1025373                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1025373                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       671332                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        671332                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1762                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1762                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1649                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1649                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1696705                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1696705                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1696705                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1696705                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7068                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          144                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7212                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7212                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7212                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7212                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    188055685                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    188055685                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4861151                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4861151                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    192916836                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    192916836                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    192916836                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    192916836                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1032441                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1032441                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       671476                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       671476                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1703917                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1703917                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1703917                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1703917                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006846                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006846                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000214                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000214                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004233                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004233                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004233                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004233                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26606.633418                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26606.633418                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33757.993056                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33757.993056                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26749.422629                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26749.422629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26749.422629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26749.422629                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          861                       # number of writebacks
system.cpu1.dcache.writebacks::total              861                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3459                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3459                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          106                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3565                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3565                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3565                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3565                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3609                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3609                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3647                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3647                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     56257553                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     56257553                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       953240                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       953240                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     57210793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     57210793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     57210793                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     57210793                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002140                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002140                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002140                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002140                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15588.127736                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15588.127736                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25085.263158                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25085.263158                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15687.083356                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15687.083356                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15687.083356                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15687.083356                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
