.include "macros.inc"


.section .text, "ax"  # 0x800055E0 - 0x802C0EE0

.global effRappaDisp
effRappaDisp:
/* 801DC144 001D9144  94 21 FF 00 */	stwu r1, -0x100(r1)
/* 801DC148 001D9148  7C 08 02 A6 */	mflr r0
/* 801DC14C 001D914C  90 01 01 04 */	stw r0, 0x104(r1)
/* 801DC150 001D9150  DB E1 00 F0 */	stfd f31, 0xf0(r1)
/* 801DC154 001D9154  F3 E1 00 F8 */	psq_st f31, 248(r1), 0, qr0
/* 801DC158 001D9158  BE E1 00 CC */	stmw r23, 0xcc(r1)
/* 801DC15C 001D915C  7C 97 23 78 */	mr r23, r4
/* 801DC160 001D9160  4B E3 2F F1 */	bl camGetPtr
/* 801DC164 001D9164  83 57 00 0C */	lwz r26, 0xc(r23)
/* 801DC168 001D9168  3C 80 38 E4 */	lis r4, 0x38E38E39@ha
/* 801DC16C 001D916C  7C 7E 1B 78 */	mr r30, r3
/* 801DC170 001D9170  38 60 00 00 */	li r3, 0
/* 801DC174 001D9174  80 BA 00 34 */	lwz r5, 0x34(r26)
/* 801DC178 001D9178  38 04 8E 39 */	addi r0, r4, 0x38E38E39@l
/* 801DC17C 001D917C  83 1A 00 2C */	lwz r24, 0x2c(r26)
/* 801DC180 001D9180  38 85 FF FF */	addi r4, r5, -1
/* 801DC184 001D9184  1F 24 00 03 */	mulli r25, r4, 3
/* 801DC188 001D9188  7C 00 C8 96 */	mulhw r0, r0, r25
/* 801DC18C 001D918C  7C 00 1E 70 */	srawi r0, r0, 3
/* 801DC190 001D9190  54 04 0F FE */	srwi r4, r0, 0x1f
/* 801DC194 001D9194  7C 00 22 14 */	add r0, r0, r4
/* 801DC198 001D9198  1C 00 00 24 */	mulli r0, r0, 0x24
/* 801DC19C 001D919C  7F 20 C8 50 */	subf r25, r0, r25
/* 801DC1A0 001D91A0  48 0D 4F 99 */	bl GXSetNumChans
/* 801DC1A4 001D91A4  38 60 00 01 */	li r3, 1
/* 801DC1A8 001D91A8  48 0D 30 D9 */	bl GXSetNumTexGens
/* 801DC1AC 001D91AC  38 60 00 00 */	li r3, 0
/* 801DC1B0 001D91B0  38 80 00 01 */	li r4, 1
/* 801DC1B4 001D91B4  38 A0 00 04 */	li r5, 4
/* 801DC1B8 001D91B8  38 C0 00 1E */	li r6, 0x1e
/* 801DC1BC 001D91BC  38 E0 00 00 */	li r7, 0
/* 801DC1C0 001D91C0  39 00 00 7D */	li r8, 0x7d
/* 801DC1C4 001D91C4  48 0D 2E 3D */	bl GXSetTexCoordGen2
/* 801DC1C8 001D91C8  C0 22 E7 58 */	lfs f1, lbl_8041FAD8@sda21(r2)
/* 801DC1CC 001D91CC  38 61 00 60 */	addi r3, r1, 0x60
/* 801DC1D0 001D91D0  C0 42 E7 5C */	lfs f2, lbl_8041FADC@sda21(r2)
/* 801DC1D4 001D91D4  C0 62 E7 60 */	lfs f3, lbl_8041FAE0@sda21(r2)
/* 801DC1D8 001D91D8  48 0B C2 D5 */	bl PSMTXScale
/* 801DC1DC 001D91DC  38 61 00 60 */	addi r3, r1, 0x60
/* 801DC1E0 001D91E0  38 80 00 1E */	li r4, 0x1e
/* 801DC1E4 001D91E4  38 A0 00 01 */	li r5, 1
/* 801DC1E8 001D91E8  48 0D 83 E5 */	bl GXLoadTexMtxImm
/* 801DC1EC 001D91EC  38 81 00 10 */	addi r4, r1, 0x10
/* 801DC1F0 001D91F0  38 60 00 1D */	li r3, 0x1d
/* 801DC1F4 001D91F4  4B FF 56 51 */	bl effGetTexObjN64
/* 801DC1F8 001D91F8  38 61 00 10 */	addi r3, r1, 0x10
/* 801DC1FC 001D91FC  38 80 00 00 */	li r4, 0
/* 801DC200 001D9200  48 0D 58 7D */	bl GXLoadTexObj
/* 801DC204 001D9204  38 60 00 01 */	li r3, 1
/* 801DC208 001D9208  48 0D 6F C1 */	bl GXSetNumTevStages
/* 801DC20C 001D920C  38 60 00 00 */	li r3, 0
/* 801DC210 001D9210  38 80 00 00 */	li r4, 0
/* 801DC214 001D9214  38 A0 00 00 */	li r5, 0
/* 801DC218 001D9218  38 C0 00 FF */	li r6, 0xff
/* 801DC21C 001D921C  48 0D 6E 11 */	bl GXSetTevOrder
/* 801DC220 001D9220  38 60 00 00 */	li r3, 0
/* 801DC224 001D9224  38 80 00 00 */	li r4, 0
/* 801DC228 001D9228  38 A0 00 00 */	li r5, 0
/* 801DC22C 001D922C  38 C0 00 00 */	li r6, 0
/* 801DC230 001D9230  38 E0 00 01 */	li r7, 1
/* 801DC234 001D9234  39 00 00 00 */	li r8, 0
/* 801DC238 001D9238  48 0D 69 AD */	bl GXSetTevColorOp
/* 801DC23C 001D923C  38 60 00 00 */	li r3, 0
/* 801DC240 001D9240  38 80 00 00 */	li r4, 0
/* 801DC244 001D9244  38 A0 00 00 */	li r5, 0
/* 801DC248 001D9248  38 C0 00 00 */	li r6, 0
/* 801DC24C 001D924C  38 E0 00 01 */	li r7, 1
/* 801DC250 001D9250  39 00 00 00 */	li r8, 0
/* 801DC254 001D9254  48 0D 69 F9 */	bl GXSetTevAlphaOp
/* 801DC258 001D9258  38 60 00 00 */	li r3, 0
/* 801DC25C 001D925C  38 80 00 0F */	li r4, 0xf
/* 801DC260 001D9260  38 A0 00 0F */	li r5, 0xf
/* 801DC264 001D9264  38 C0 00 0F */	li r6, 0xf
/* 801DC268 001D9268  38 E0 00 02 */	li r7, 2
/* 801DC26C 001D926C  48 0D 68 F1 */	bl GXSetTevColorIn
/* 801DC270 001D9270  38 60 00 00 */	li r3, 0
/* 801DC274 001D9274  38 80 00 07 */	li r4, 7
/* 801DC278 001D9278  38 A0 00 04 */	li r5, 4
/* 801DC27C 001D927C  38 C0 00 01 */	li r6, 1
/* 801DC280 001D9280  38 E0 00 07 */	li r7, 7
/* 801DC284 001D9284  48 0D 69 1D */	bl GXSetTevAlphaIn
/* 801DC288 001D9288  38 60 00 00 */	li r3, 0
/* 801DC28C 001D928C  48 0D 3B FD */	bl GXSetCullMode
/* 801DC290 001D9290  3C 60 80 3A */	lis r3, lbl_803A4A28@ha
/* 801DC294 001D9294  38 63 4A 28 */	addi r3, r3, lbl_803A4A28@l
/* 801DC298 001D9298  4B FF 54 19 */	bl effSetVtxDescN64
/* 801DC29C 001D929C  3C 60 38 E4 */	lis r3, 0x38E38E39@ha
/* 801DC2A0 001D92A0  C3 E2 E7 64 */	lfs f31, lbl_8041FAE4@sda21(r2)
/* 801DC2A4 001D92A4  3B B9 00 03 */	addi r29, r25, 3
/* 801DC2A8 001D92A8  3B 99 00 04 */	addi r28, r25, 4
/* 801DC2AC 001D92AC  3B 79 00 05 */	addi r27, r25, 5
/* 801DC2B0 001D92B0  3B E3 8E 39 */	addi r31, r3, 0x38E38E39@l
/* 801DC2B4 001D92B4  3B 20 00 01 */	li r25, 1
/* 801DC2B8 001D92B8  3B 5A 00 38 */	addi r26, r26, 0x38
/* 801DC2BC 001D92BC  48 00 01 5C */	b .L_801DC418
.L_801DC2C0:
/* 801DC2C0 001D92C0  7C 1F E8 96 */	mulhw r0, r31, r29
/* 801DC2C4 001D92C4  80 62 1E B0 */	lwz r3, lbl_80423230@sda21(r2)
/* 801DC2C8 001D92C8  38 ED CA 70 */	addi r7, r13, lbl_80413CD0@sda21
/* 801DC2CC 001D92CC  90 61 00 08 */	stw r3, 8(r1)
/* 801DC2D0 001D92D0  38 81 00 0C */	addi r4, r1, 0xc
/* 801DC2D4 001D92D4  38 60 00 01 */	li r3, 1
/* 801DC2D8 001D92D8  7C 05 1E 70 */	srawi r5, r0, 3
/* 801DC2DC 001D92DC  9B 01 00 0B */	stb r24, 0xb(r1)
/* 801DC2E0 001D92E0  7C 1F E0 96 */	mulhw r0, r31, r28
/* 801DC2E4 001D92E4  54 A6 0F FE */	srwi r6, r5, 0x1f
/* 801DC2E8 001D92E8  7D 05 32 14 */	add r8, r5, r6
/* 801DC2EC 001D92EC  7C 05 1E 70 */	srawi r5, r0, 3
/* 801DC2F0 001D92F0  7C 1F D8 96 */	mulhw r0, r31, r27
/* 801DC2F4 001D92F4  54 A6 0F FE */	srwi r6, r5, 0x1f
/* 801DC2F8 001D92F8  7C C5 32 14 */	add r6, r5, r6
/* 801DC2FC 001D92FC  7C 00 1E 70 */	srawi r0, r0, 3
/* 801DC300 001D9300  54 05 0F FE */	srwi r5, r0, 0x1f
/* 801DC304 001D9304  7C 00 2A 14 */	add r0, r0, r5
/* 801DC308 001D9308  1D 08 00 24 */	mulli r8, r8, 0x24
/* 801DC30C 001D930C  1C A6 00 24 */	mulli r5, r6, 0x24
/* 801DC310 001D9310  7C C8 E8 50 */	subf r6, r8, r29
/* 801DC314 001D9314  7C C7 30 AE */	lbzx r6, r7, r6
/* 801DC318 001D9318  1C 00 00 24 */	mulli r0, r0, 0x24
/* 801DC31C 001D931C  7C A5 E0 50 */	subf r5, r5, r28
/* 801DC320 001D9320  98 C1 00 08 */	stb r6, 8(r1)
/* 801DC324 001D9324  7C A7 28 AE */	lbzx r5, r7, r5
/* 801DC328 001D9328  7C 00 D8 50 */	subf r0, r0, r27
/* 801DC32C 001D932C  7C 07 00 AE */	lbzx r0, r7, r0
/* 801DC330 001D9330  98 A1 00 09 */	stb r5, 9(r1)
/* 801DC334 001D9334  98 01 00 0A */	stb r0, 0xa(r1)
/* 801DC338 001D9338  80 01 00 08 */	lwz r0, 8(r1)
/* 801DC33C 001D933C  90 01 00 0C */	stw r0, 0xc(r1)
/* 801DC340 001D9340  48 0D 69 75 */	bl GXSetTevColor
/* 801DC344 001D9344  C0 3A 00 04 */	lfs f1, 4(r26)
/* 801DC348 001D9348  38 61 00 90 */	addi r3, r1, 0x90
/* 801DC34C 001D934C  C0 5A 00 08 */	lfs f2, 8(r26)
/* 801DC350 001D9350  C0 7A 00 0C */	lfs f3, 0xc(r26)
/* 801DC354 001D9354  48 0B C0 D9 */	bl PSMTXTrans
/* 801DC358 001D9358  38 60 00 04 */	li r3, 4
/* 801DC35C 001D935C  4B E3 2D F5 */	bl camGetPtr
/* 801DC360 001D9360  C0 03 01 14 */	lfs f0, 0x114(r3)
/* 801DC364 001D9364  38 61 00 30 */	addi r3, r1, 0x30
/* 801DC368 001D9368  38 80 00 79 */	li r4, 0x79
/* 801DC36C 001D936C  FC 00 00 50 */	fneg f0, f0
/* 801DC370 001D9370  EC 3F 00 32 */	fmuls f1, f31, f0
/* 801DC374 001D9374  48 0B BE 79 */	bl PSMTXRotRad
/* 801DC378 001D9378  C0 3A 00 24 */	lfs f1, 0x24(r26)
/* 801DC37C 001D937C  38 61 00 60 */	addi r3, r1, 0x60
/* 801DC380 001D9380  C0 62 E7 68 */	lfs f3, lbl_8041FAE8@sda21(r2)
/* 801DC384 001D9384  FC 40 08 90 */	fmr f2, f1
/* 801DC388 001D9388  48 0B C1 25 */	bl PSMTXScale
/* 801DC38C 001D938C  38 61 00 90 */	addi r3, r1, 0x90
/* 801DC390 001D9390  38 81 00 30 */	addi r4, r1, 0x30
/* 801DC394 001D9394  7C 65 1B 78 */	mr r5, r3
/* 801DC398 001D9398  48 0B BB C9 */	bl PSMTXConcat
/* 801DC39C 001D939C  38 61 00 90 */	addi r3, r1, 0x90
/* 801DC3A0 001D93A0  38 81 00 60 */	addi r4, r1, 0x60
/* 801DC3A4 001D93A4  7C 65 1B 78 */	mr r5, r3
/* 801DC3A8 001D93A8  48 0B BB B9 */	bl PSMTXConcat
/* 801DC3AC 001D93AC  38 81 00 90 */	addi r4, r1, 0x90
/* 801DC3B0 001D93B0  38 7E 01 1C */	addi r3, r30, 0x11c
/* 801DC3B4 001D93B4  7C 85 23 78 */	mr r5, r4
/* 801DC3B8 001D93B8  48 0B BB A9 */	bl PSMTXConcat
/* 801DC3BC 001D93BC  38 61 00 90 */	addi r3, r1, 0x90
/* 801DC3C0 001D93C0  38 80 00 00 */	li r4, 0
/* 801DC3C4 001D93C4  48 0D 81 35 */	bl GXLoadPosMtxImm
/* 801DC3C8 001D93C8  38 60 00 00 */	li r3, 0
/* 801DC3CC 001D93CC  48 0D 81 CD */	bl GXSetCurrentMtx
/* 801DC3D0 001D93D0  38 60 00 90 */	li r3, 0x90
/* 801DC3D4 001D93D4  38 80 00 00 */	li r4, 0
/* 801DC3D8 001D93D8  38 A0 00 06 */	li r5, 6
/* 801DC3DC 001D93DC  48 0D 38 8D */	bl GXBegin
/* 801DC3E0 001D93E0  38 60 00 00 */	li r3, 0
/* 801DC3E4 001D93E4  38 80 00 01 */	li r4, 1
/* 801DC3E8 001D93E8  38 A0 00 02 */	li r5, 2
/* 801DC3EC 001D93EC  38 C0 00 00 */	li r6, 0
/* 801DC3F0 001D93F0  38 E0 00 00 */	li r7, 0
/* 801DC3F4 001D93F4  39 00 00 02 */	li r8, 2
/* 801DC3F8 001D93F8  39 20 00 03 */	li r9, 3
/* 801DC3FC 001D93FC  39 40 00 00 */	li r10, 0
/* 801DC400 001D9400  4B FF 52 35 */	bl tri2
/* 801DC404 001D9404  3B BD 00 03 */	addi r29, r29, 3
/* 801DC408 001D9408  3B 9C 00 03 */	addi r28, r28, 3
/* 801DC40C 001D940C  3B 7B 00 03 */	addi r27, r27, 3
/* 801DC410 001D9410  3B 39 00 01 */	addi r25, r25, 1
/* 801DC414 001D9414  3B 5A 00 38 */	addi r26, r26, 0x38
.L_801DC418:
/* 801DC418 001D9418  80 17 00 08 */	lwz r0, 8(r23)
/* 801DC41C 001D941C  7C 19 00 00 */	cmpw r25, r0
/* 801DC420 001D9420  41 80 FE A0 */	blt .L_801DC2C0
/* 801DC424 001D9424  E3 E1 00 F8 */	psq_l f31, 248(r1), 0, qr0
/* 801DC428 001D9428  CB E1 00 F0 */	lfd f31, 0xf0(r1)
/* 801DC42C 001D942C  BA E1 00 CC */	lmw r23, 0xcc(r1)
/* 801DC430 001D9430  80 01 01 04 */	lwz r0, 0x104(r1)
/* 801DC434 001D9434  7C 08 03 A6 */	mtlr r0
/* 801DC438 001D9438  38 21 01 00 */	addi r1, r1, 0x100
/* 801DC43C 001D943C  4E 80 00 20 */	blr 
effRappaMain:
/* 801DC440 001D9440  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 801DC444 001D9444  7C 08 02 A6 */	mflr r0
/* 801DC448 001D9448  3C 80 80 30 */	lis r4, lbl_802FB4A0@ha
/* 801DC44C 001D944C  90 01 00 44 */	stw r0, 0x44(r1)
/* 801DC450 001D9450  38 C4 B4 A0 */	addi r6, r4, lbl_802FB4A0@l
/* 801DC454 001D9454  93 E1 00 3C */	stw r31, 0x3c(r1)
/* 801DC458 001D9458  7C 7F 1B 78 */	mr r31, r3
/* 801DC45C 001D945C  80 E3 00 0C */	lwz r7, 0xc(r3)
/* 801DC460 001D9460  80 A6 00 00 */	lwz r5, 0(r6)
/* 801DC464 001D9464  80 86 00 04 */	lwz r4, 4(r6)
/* 801DC468 001D9468  80 06 00 08 */	lwz r0, 8(r6)
/* 801DC46C 001D946C  90 A1 00 08 */	stw r5, 8(r1)
/* 801DC470 001D9470  C0 07 00 04 */	lfs f0, 4(r7)
/* 801DC474 001D9474  90 81 00 0C */	stw r4, 0xc(r1)
/* 801DC478 001D9478  C0 27 00 08 */	lfs f1, 8(r7)
/* 801DC47C 001D947C  D0 01 00 08 */	stfs f0, 8(r1)
/* 801DC480 001D9480  C0 07 00 0C */	lfs f0, 0xc(r7)
/* 801DC484 001D9484  90 01 00 10 */	stw r0, 0x10(r1)
/* 801DC488 001D9488  80 A1 00 08 */	lwz r5, 8(r1)
/* 801DC48C 001D948C  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 801DC490 001D9490  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 801DC494 001D9494  80 81 00 0C */	lwz r4, 0xc(r1)
/* 801DC498 001D9498  80 01 00 10 */	lwz r0, 0x10(r1)
/* 801DC49C 001D949C  90 A1 00 14 */	stw r5, 0x14(r1)
/* 801DC4A0 001D94A0  90 81 00 18 */	stw r4, 0x18(r1)
/* 801DC4A4 001D94A4  90 01 00 1C */	stw r0, 0x1c(r1)
/* 801DC4A8 001D94A8  80 87 00 30 */	lwz r4, 0x30(r7)
/* 801DC4AC 001D94AC  38 04 FF FF */	addi r0, r4, -1
/* 801DC4B0 001D94B0  90 07 00 30 */	stw r0, 0x30(r7)
/* 801DC4B4 001D94B4  80 87 00 34 */	lwz r4, 0x34(r7)
/* 801DC4B8 001D94B8  38 04 00 01 */	addi r0, r4, 1
/* 801DC4BC 001D94BC  90 07 00 34 */	stw r0, 0x34(r7)
/* 801DC4C0 001D94C0  80 A7 00 30 */	lwz r5, 0x30(r7)
/* 801DC4C4 001D94C4  2C 05 00 00 */	cmpwi r5, 0
/* 801DC4C8 001D94C8  40 80 00 0C */	bge .L_801DC4D4
/* 801DC4CC 001D94CC  4B E8 16 B9 */	bl effDelete
/* 801DC4D0 001D94D0  48 00 01 58 */	b .L_801DC628
.L_801DC4D4:
/* 801DC4D4 001D94D4  2C 05 00 0A */	cmpwi r5, 0xa
/* 801DC4D8 001D94D8  40 80 00 40 */	bge .L_801DC518
/* 801DC4DC 001D94DC  80 87 00 2C */	lwz r4, 0x2c(r7)
/* 801DC4E0 001D94E0  3C 00 43 30 */	lis r0, 0x4330
/* 801DC4E4 001D94E4  90 01 00 20 */	stw r0, 0x20(r1)
/* 801DC4E8 001D94E8  3C 60 80 30 */	lis r3, lbl_802FB4B0@ha
/* 801DC4EC 001D94EC  6C 80 80 00 */	xoris r0, r4, 0x8000
/* 801DC4F0 001D94F0  C8 43 B4 B0 */	lfd f2, lbl_802FB4B0@l(r3)
/* 801DC4F4 001D94F4  90 01 00 24 */	stw r0, 0x24(r1)
/* 801DC4F8 001D94F8  C0 02 E7 6C */	lfs f0, lbl_8041FAEC@sda21(r2)
/* 801DC4FC 001D94FC  C8 21 00 20 */	lfd f1, 0x20(r1)
/* 801DC500 001D9500  EC 21 10 28 */	fsubs f1, f1, f2
/* 801DC504 001D9504  EC 01 00 32 */	fmuls f0, f1, f0
/* 801DC508 001D9508  FC 00 00 1E */	fctiwz f0, f0
/* 801DC50C 001D950C  D8 01 00 28 */	stfd f0, 0x28(r1)
/* 801DC510 001D9510  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 801DC514 001D9514  90 07 00 2C */	stw r0, 0x2c(r7)
.L_801DC518:
/* 801DC518 001D9518  2C 05 00 0A */	cmpwi r5, 0xa
/* 801DC51C 001D951C  C0 62 E7 70 */	lfs f3, lbl_8041FAF0@sda21(r2)
/* 801DC520 001D9520  38 60 00 01 */	li r3, 1
/* 801DC524 001D9524  38 E7 00 38 */	addi r7, r7, 0x38
/* 801DC528 001D9528  40 80 00 D4 */	bge .L_801DC5FC
/* 801DC52C 001D952C  C0 22 E7 74 */	lfs f1, lbl_8041FAF4@sda21(r2)
/* 801DC530 001D9530  48 00 00 68 */	b .L_801DC598
.L_801DC534:
/* 801DC534 001D9534  C0 87 00 28 */	lfs f4, 0x28(r7)
/* 801DC538 001D9538  38 63 00 01 */	addi r3, r3, 1
/* 801DC53C 001D953C  C0 47 00 10 */	lfs f2, 0x10(r7)
/* 801DC540 001D9540  C0 07 00 04 */	lfs f0, 4(r7)
/* 801DC544 001D9544  EC 04 00 BA */	fmadds f0, f4, f2, f0
/* 801DC548 001D9548  D0 07 00 04 */	stfs f0, 4(r7)
/* 801DC54C 001D954C  C0 87 00 28 */	lfs f4, 0x28(r7)
/* 801DC550 001D9550  C0 47 00 14 */	lfs f2, 0x14(r7)
/* 801DC554 001D9554  C0 07 00 08 */	lfs f0, 8(r7)
/* 801DC558 001D9558  EC 04 00 BA */	fmadds f0, f4, f2, f0
/* 801DC55C 001D955C  D0 07 00 08 */	stfs f0, 8(r7)
/* 801DC560 001D9560  C0 87 00 28 */	lfs f4, 0x28(r7)
/* 801DC564 001D9564  C0 47 00 18 */	lfs f2, 0x18(r7)
/* 801DC568 001D9568  C0 07 00 0C */	lfs f0, 0xc(r7)
/* 801DC56C 001D956C  EC 04 00 BA */	fmadds f0, f4, f2, f0
/* 801DC570 001D9570  D0 07 00 0C */	stfs f0, 0xc(r7)
/* 801DC574 001D9574  C0 07 00 28 */	lfs f0, 0x28(r7)
/* 801DC578 001D9578  EC 00 00 F2 */	fmuls f0, f0, f3
/* 801DC57C 001D957C  D0 07 00 28 */	stfs f0, 0x28(r7)
/* 801DC580 001D9580  C0 07 00 28 */	lfs f0, 0x28(r7)
/* 801DC584 001D9584  C0 47 00 24 */	lfs f2, 0x24(r7)
/* 801DC588 001D9588  EC 00 08 24 */	fdivs f0, f0, f1
/* 801DC58C 001D958C  EC 02 00 2A */	fadds f0, f2, f0
/* 801DC590 001D9590  D0 07 00 24 */	stfs f0, 0x24(r7)
/* 801DC594 001D9594  38 E7 00 38 */	addi r7, r7, 0x38
.L_801DC598:
/* 801DC598 001D9598  80 1F 00 08 */	lwz r0, 8(r31)
/* 801DC59C 001D959C  7C 03 00 00 */	cmpw r3, r0
/* 801DC5A0 001D95A0  41 80 FF 94 */	blt .L_801DC534
/* 801DC5A4 001D95A4  48 00 00 64 */	b .L_801DC608
/* 801DC5A8 001D95A8  48 00 00 54 */	b .L_801DC5FC
.L_801DC5AC:
/* 801DC5AC 001D95AC  C0 87 00 28 */	lfs f4, 0x28(r7)
/* 801DC5B0 001D95B0  38 63 00 01 */	addi r3, r3, 1
/* 801DC5B4 001D95B4  C0 47 00 10 */	lfs f2, 0x10(r7)
/* 801DC5B8 001D95B8  C0 07 00 04 */	lfs f0, 4(r7)
/* 801DC5BC 001D95BC  EC 04 00 BA */	fmadds f0, f4, f2, f0
/* 801DC5C0 001D95C0  D0 07 00 04 */	stfs f0, 4(r7)
/* 801DC5C4 001D95C4  C0 87 00 28 */	lfs f4, 0x28(r7)
/* 801DC5C8 001D95C8  C0 47 00 14 */	lfs f2, 0x14(r7)
/* 801DC5CC 001D95CC  C0 07 00 08 */	lfs f0, 8(r7)
/* 801DC5D0 001D95D0  EC 04 00 BA */	fmadds f0, f4, f2, f0
/* 801DC5D4 001D95D4  D0 07 00 08 */	stfs f0, 8(r7)
/* 801DC5D8 001D95D8  C0 87 00 28 */	lfs f4, 0x28(r7)
/* 801DC5DC 001D95DC  C0 47 00 18 */	lfs f2, 0x18(r7)
/* 801DC5E0 001D95E0  C0 07 00 0C */	lfs f0, 0xc(r7)
/* 801DC5E4 001D95E4  EC 04 00 BA */	fmadds f0, f4, f2, f0
/* 801DC5E8 001D95E8  D0 07 00 0C */	stfs f0, 0xc(r7)
/* 801DC5EC 001D95EC  C0 07 00 28 */	lfs f0, 0x28(r7)
/* 801DC5F0 001D95F0  EC 00 00 F2 */	fmuls f0, f0, f3
/* 801DC5F4 001D95F4  D0 07 00 28 */	stfs f0, 0x28(r7)
/* 801DC5F8 001D95F8  38 E7 00 38 */	addi r7, r7, 0x38
.L_801DC5FC:
/* 801DC5FC 001D95FC  80 1F 00 08 */	lwz r0, 8(r31)
/* 801DC600 001D9600  7C 03 00 00 */	cmpw r3, r0
/* 801DC604 001D9604  41 80 FF A8 */	blt .L_801DC5AC
.L_801DC608:
/* 801DC608 001D9608  38 61 00 14 */	addi r3, r1, 0x14
/* 801DC60C 001D960C  4B E3 40 B5 */	bl dispCalcZ
/* 801DC610 001D9610  3C 60 80 1E */	lis r3, effRappaDisp@ha
/* 801DC614 001D9614  7F E6 FB 78 */	mr r6, r31
/* 801DC618 001D9618  38 A3 C1 44 */	addi r5, r3, effRappaDisp@l
/* 801DC61C 001D961C  38 80 00 02 */	li r4, 2
/* 801DC620 001D9620  38 60 00 04 */	li r3, 4
/* 801DC624 001D9624  4B E3 43 F5 */	bl dispEntry
.L_801DC628:
/* 801DC628 001D9628  80 01 00 44 */	lwz r0, 0x44(r1)
/* 801DC62C 001D962C  83 E1 00 3C */	lwz r31, 0x3c(r1)
/* 801DC630 001D9630  7C 08 03 A6 */	mtlr r0
/* 801DC634 001D9634  38 21 00 40 */	addi r1, r1, 0x40
/* 801DC638 001D9638  4E 80 00 20 */	blr 

.global effRappaN64Entry
effRappaN64Entry:
/* 801DC63C 001D963C  94 21 FE E0 */	stwu r1, -0x120(r1)
/* 801DC640 001D9640  7C 08 02 A6 */	mflr r0
/* 801DC644 001D9644  90 01 01 24 */	stw r0, 0x124(r1)
/* 801DC648 001D9648  DB E1 01 10 */	stfd f31, 0x110(r1)
/* 801DC64C 001D964C  F3 E1 01 18 */	psq_st f31, 280(r1), 0, qr0
/* 801DC650 001D9650  DB C1 01 00 */	stfd f30, 0x100(r1)
/* 801DC654 001D9654  F3 C1 01 08 */	psq_st f30, 264(r1), 0, qr0
/* 801DC658 001D9658  DB A1 00 F0 */	stfd f29, 0xf0(r1)
/* 801DC65C 001D965C  F3 A1 00 F8 */	psq_st f29, 248(r1), 0, qr0
/* 801DC660 001D9660  DB 81 00 E0 */	stfd f28, 0xe0(r1)
/* 801DC664 001D9664  F3 81 00 E8 */	psq_st f28, 232(r1), 0, qr0
/* 801DC668 001D9668  DB 61 00 D0 */	stfd f27, 0xd0(r1)
/* 801DC66C 001D966C  F3 61 00 D8 */	psq_st f27, 216(r1), 0, qr0
/* 801DC670 001D9670  DB 41 00 C0 */	stfd f26, 0xc0(r1)
/* 801DC674 001D9674  F3 41 00 C8 */	psq_st f26, 200(r1), 0, qr0
/* 801DC678 001D9678  DB 21 00 B0 */	stfd f25, 0xb0(r1)
/* 801DC67C 001D967C  F3 21 00 B8 */	psq_st f25, 184(r1), 0, qr0
/* 801DC680 001D9680  DB 01 00 A0 */	stfd f24, 0xa0(r1)
/* 801DC684 001D9684  F3 01 00 A8 */	psq_st f24, 168(r1), 0, qr0
/* 801DC688 001D9688  DA E1 00 90 */	stfd f23, 0x90(r1)
/* 801DC68C 001D968C  F2 E1 00 98 */	psq_st f23, 152(r1), 0, qr0
/* 801DC690 001D9690  DA C1 00 80 */	stfd f22, 0x80(r1)
/* 801DC694 001D9694  F2 C1 00 88 */	psq_st f22, 136(r1), 0, qr0
/* 801DC698 001D9698  DA A1 00 70 */	stfd f21, 0x70(r1)
/* 801DC69C 001D969C  F2 A1 00 78 */	psq_st f21, 120(r1), 0, qr0
/* 801DC6A0 001D96A0  DA 81 00 60 */	stfd f20, 0x60(r1)
/* 801DC6A4 001D96A4  F2 81 00 68 */	psq_st f20, 104(r1), 0, qr0
/* 801DC6A8 001D96A8  DA 61 00 50 */	stfd f19, 0x50(r1)
/* 801DC6AC 001D96AC  F2 61 00 58 */	psq_st f19, 88(r1), 0, qr0
/* 801DC6B0 001D96B0  DA 41 00 40 */	stfd f18, 0x40(r1)
/* 801DC6B4 001D96B4  F2 41 00 48 */	psq_st f18, 72(r1), 0, qr0
/* 801DC6B8 001D96B8  BF 21 00 24 */	stmw r25, 0x24(r1)
/* 801DC6BC 001D96BC  FE A0 08 90 */	fmr f21, f1
/* 801DC6C0 001D96C0  7C 7B 1B 78 */	mr r27, r3
/* 801DC6C4 001D96C4  FE C0 10 90 */	fmr f22, f2
/* 801DC6C8 001D96C8  7C 99 23 78 */	mr r25, r4
/* 801DC6CC 001D96CC  FE E0 18 90 */	fmr f23, f3
/* 801DC6D0 001D96D0  FE 40 20 90 */	fmr f18, f4
/* 801DC6D4 001D96D4  FF 00 28 90 */	fmr f24, f5
/* 801DC6D8 001D96D8  4B E8 16 E5 */	bl effEntry
/* 801DC6DC 001D96DC  2C 19 00 00 */	cmpwi r25, 0
/* 801DC6E0 001D96E0  7C 7E 1B 78 */	mr r30, r3
/* 801DC6E4 001D96E4  40 82 00 0C */	bne .L_801DC6F0
/* 801DC6E8 001D96E8  38 60 00 00 */	li r3, 0
/* 801DC6EC 001D96EC  48 00 01 88 */	b .L_801DC874
.L_801DC6F0:
/* 801DC6F0 001D96F0  3C 60 80 30 */	lis r3, lbl_802FB4B8@ha
/* 801DC6F4 001D96F4  38 19 00 01 */	addi r0, r25, 1
/* 801DC6F8 001D96F8  38 83 B4 B8 */	addi r4, r3, lbl_802FB4B8@l
/* 801DC6FC 001D96FC  38 60 00 03 */	li r3, 3
/* 801DC700 001D9700  90 9E 00 14 */	stw r4, 0x14(r30)
/* 801DC704 001D9704  1C 80 00 38 */	mulli r4, r0, 0x38
/* 801DC708 001D9708  90 1E 00 08 */	stw r0, 8(r30)
/* 801DC70C 001D970C  4B E5 33 81 */	bl __memAlloc
/* 801DC710 001D9710  C3 62 E7 78 */	lfs f27, lbl_8041FAF8@sda21(r2)
/* 801DC714 001D9714  3C C0 80 1E */	lis r6, effRappaMain@ha
/* 801DC718 001D9718  38 06 C4 40 */	addi r0, r6, effRappaMain@l
/* 801DC71C 001D971C  90 7E 00 0C */	stw r3, 0xc(r30)
/* 801DC720 001D9720  EC 1B 04 B2 */	fmuls f0, f27, f18
/* 801DC724 001D9724  C3 E2 E7 84 */	lfs f31, lbl_8041FB04@sda21(r2)
/* 801DC728 001D9728  90 1E 00 10 */	stw r0, 0x10(r30)
/* 801DC72C 001D972C  3C 80 80 30 */	lis r4, lbl_802FB4B0@ha
/* 801DC730 001D9730  3C A0 66 66 */	lis r5, 0x66666667@ha
/* 801DC734 001D9734  3B 59 00 01 */	addi r26, r25, 1
/* 801DC738 001D9738  EF 40 F8 24 */	fdivs f26, f0, f31
/* 801DC73C 001D973C  93 63 00 00 */	stw r27, 0(r3)
/* 801DC740 001D9740  38 E0 00 1E */	li r7, 0x1e
/* 801DC744 001D9744  38 C0 00 00 */	li r6, 0
/* 801DC748 001D9748  D2 A3 00 04 */	stfs f21, 4(r3)
/* 801DC74C 001D974C  38 00 00 FF */	li r0, 0xff
/* 801DC750 001D9750  D2 C3 00 08 */	stfs f22, 8(r3)
/* 801DC754 001D9754  3B A3 00 38 */	addi r29, r3, 0x38
/* 801DC758 001D9758  CB 84 B4 B0 */	lfd f28, lbl_802FB4B0@l(r4)
/* 801DC75C 001D975C  3B E5 66 67 */	addi r31, r5, 0x66666667@l
/* 801DC760 001D9760  D2 E3 00 0C */	stfs f23, 0xc(r3)
/* 801DC764 001D9764  3B 80 00 01 */	li r28, 1
/* 801DC768 001D9768  C3 A2 E7 80 */	lfs f29, lbl_8041FB00@sda21(r2)
/* 801DC76C 001D976C  3F 20 43 30 */	lis r25, 0x4330
/* 801DC770 001D9770  90 E3 00 30 */	stw r7, 0x30(r3)
/* 801DC774 001D9774  C3 C2 E7 7C */	lfs f30, lbl_8041FAFC@sda21(r2)
/* 801DC778 001D9778  90 C3 00 34 */	stw r6, 0x34(r3)
/* 801DC77C 001D977C  C2 82 E7 74 */	lfs f20, lbl_8041FAF4@sda21(r2)
/* 801DC780 001D9780  90 03 00 2C */	stw r0, 0x2c(r3)
/* 801DC784 001D9784  48 00 00 E4 */	b .L_801DC868
.L_801DC788:
/* 801DC788 001D9788  48 08 9B ED */	bl rand
/* 801DC78C 001D978C  7C 1F 18 96 */	mulhw r0, r31, r3
/* 801DC790 001D9790  93 7D 00 00 */	stw r27, 0(r29)
/* 801DC794 001D9794  FC 20 D0 90 */	fmr f1, f26
/* 801DC798 001D9798  D2 BD 00 04 */	stfs f21, 4(r29)
/* 801DC79C 001D979C  D2 DD 00 08 */	stfs f22, 8(r29)
/* 801DC7A0 001D97A0  7C 00 16 70 */	srawi r0, r0, 2
/* 801DC7A4 001D97A4  54 04 0F FE */	srwi r4, r0, 0x1f
/* 801DC7A8 001D97A8  93 21 00 08 */	stw r25, 8(r1)
/* 801DC7AC 001D97AC  7C 00 22 14 */	add r0, r0, r4
/* 801DC7B0 001D97B0  1C 00 00 0A */	mulli r0, r0, 0xa
/* 801DC7B4 001D97B4  D2 FD 00 0C */	stfs f23, 0xc(r29)
/* 801DC7B8 001D97B8  7C 00 18 50 */	subf r0, r0, r3
/* 801DC7BC 001D97BC  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 801DC7C0 001D97C0  90 01 00 0C */	stw r0, 0xc(r1)
/* 801DC7C4 001D97C4  C8 01 00 08 */	lfd f0, 8(r1)
/* 801DC7C8 001D97C8  EC 00 E0 28 */	fsubs f0, f0, f28
/* 801DC7CC 001D97CC  EF 20 F7 7A */	fmadds f25, f0, f29, f30
/* 801DC7D0 001D97D0  48 08 FC 29 */	bl sin
/* 801DC7D4 001D97D4  57 80 0F FE */	srwi r0, r28, 0x1f
/* 801DC7D8 001D97D8  57 83 07 BC */	rlwinm r3, r28, 0, 0x1e, 0x1e
/* 801DC7DC 001D97DC  7C 00 E2 14 */	add r0, r0, r28
/* 801DC7E0 001D97E0  93 21 00 10 */	stw r25, 0x10(r1)
/* 801DC7E4 001D97E4  7C 00 0E 70 */	srawi r0, r0, 1
/* 801DC7E8 001D97E8  FE 60 08 18 */	frsp f19, f1
/* 801DC7EC 001D97EC  7C 03 01 D6 */	mullw r0, r3, r0
/* 801DC7F0 001D97F0  54 00 10 3A */	slwi r0, r0, 2
/* 801DC7F4 001D97F4  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 801DC7F8 001D97F8  90 01 00 14 */	stw r0, 0x14(r1)
/* 801DC7FC 001D97FC  C8 01 00 10 */	lfd f0, 0x10(r1)
/* 801DC800 001D9800  EC 00 E0 28 */	fsubs f0, f0, f28
/* 801DC804 001D9804  EC 18 00 2A */	fadds f0, f24, f0
/* 801DC808 001D9808  EC 1B 00 32 */	fmuls f0, f27, f0
/* 801DC80C 001D980C  EE 40 F8 24 */	fdivs f18, f0, f31
/* 801DC810 001D9810  FC 20 90 90 */	fmr f1, f18
/* 801DC814 001D9814  48 08 F6 7D */	bl cos
/* 801DC818 001D9818  FC 00 08 18 */	frsp f0, f1
/* 801DC81C 001D981C  FC 20 90 90 */	fmr f1, f18
/* 801DC820 001D9820  EC 00 04 F2 */	fmuls f0, f0, f19
/* 801DC824 001D9824  D0 1D 00 10 */	stfs f0, 0x10(r29)
/* 801DC828 001D9828  48 08 FB D1 */	bl sin
/* 801DC82C 001D982C  FC 00 08 18 */	frsp f0, f1
/* 801DC830 001D9830  FC 20 D0 90 */	fmr f1, f26
/* 801DC834 001D9834  D0 1D 00 14 */	stfs f0, 0x14(r29)
/* 801DC838 001D9838  48 08 F6 59 */	bl cos
/* 801DC83C 001D983C  FE 60 08 18 */	frsp f19, f1
/* 801DC840 001D9840  FC 20 90 90 */	fmr f1, f18
/* 801DC844 001D9844  48 08 F6 4D */	bl cos
/* 801DC848 001D9848  EC 19 A0 24 */	fdivs f0, f25, f20
/* 801DC84C 001D984C  3B 9C 00 01 */	addi r28, r28, 1
/* 801DC850 001D9850  FC 20 08 18 */	frsp f1, f1
/* 801DC854 001D9854  EC 21 04 F2 */	fmuls f1, f1, f19
/* 801DC858 001D9858  D0 3D 00 18 */	stfs f1, 0x18(r29)
/* 801DC85C 001D985C  D3 3D 00 28 */	stfs f25, 0x28(r29)
/* 801DC860 001D9860  D0 1D 00 24 */	stfs f0, 0x24(r29)
/* 801DC864 001D9864  3B BD 00 38 */	addi r29, r29, 0x38
.L_801DC868:
/* 801DC868 001D9868  7C 1C D0 00 */	cmpw r28, r26
/* 801DC86C 001D986C  41 80 FF 1C */	blt .L_801DC788
/* 801DC870 001D9870  7F C3 F3 78 */	mr r3, r30
.L_801DC874:
/* 801DC874 001D9874  E3 E1 01 18 */	psq_l f31, 280(r1), 0, qr0
/* 801DC878 001D9878  CB E1 01 10 */	lfd f31, 0x110(r1)
/* 801DC87C 001D987C  E3 C1 01 08 */	psq_l f30, 264(r1), 0, qr0
/* 801DC880 001D9880  CB C1 01 00 */	lfd f30, 0x100(r1)
/* 801DC884 001D9884  E3 A1 00 F8 */	psq_l f29, 248(r1), 0, qr0
/* 801DC888 001D9888  CB A1 00 F0 */	lfd f29, 0xf0(r1)
/* 801DC88C 001D988C  E3 81 00 E8 */	psq_l f28, 232(r1), 0, qr0
/* 801DC890 001D9890  CB 81 00 E0 */	lfd f28, 0xe0(r1)
/* 801DC894 001D9894  E3 61 00 D8 */	psq_l f27, 216(r1), 0, qr0
/* 801DC898 001D9898  CB 61 00 D0 */	lfd f27, 0xd0(r1)
/* 801DC89C 001D989C  E3 41 00 C8 */	psq_l f26, 200(r1), 0, qr0
/* 801DC8A0 001D98A0  CB 41 00 C0 */	lfd f26, 0xc0(r1)
/* 801DC8A4 001D98A4  E3 21 00 B8 */	psq_l f25, 184(r1), 0, qr0
/* 801DC8A8 001D98A8  CB 21 00 B0 */	lfd f25, 0xb0(r1)
/* 801DC8AC 001D98AC  E3 01 00 A8 */	psq_l f24, 168(r1), 0, qr0
/* 801DC8B0 001D98B0  CB 01 00 A0 */	lfd f24, 0xa0(r1)
/* 801DC8B4 001D98B4  E2 E1 00 98 */	psq_l f23, 152(r1), 0, qr0
/* 801DC8B8 001D98B8  CA E1 00 90 */	lfd f23, 0x90(r1)
/* 801DC8BC 001D98BC  E2 C1 00 88 */	psq_l f22, 136(r1), 0, qr0
/* 801DC8C0 001D98C0  CA C1 00 80 */	lfd f22, 0x80(r1)
/* 801DC8C4 001D98C4  E2 A1 00 78 */	psq_l f21, 120(r1), 0, qr0
/* 801DC8C8 001D98C8  CA A1 00 70 */	lfd f21, 0x70(r1)
/* 801DC8CC 001D98CC  E2 81 00 68 */	psq_l f20, 104(r1), 0, qr0
/* 801DC8D0 001D98D0  CA 81 00 60 */	lfd f20, 0x60(r1)
/* 801DC8D4 001D98D4  E2 61 00 58 */	psq_l f19, 88(r1), 0, qr0
/* 801DC8D8 001D98D8  CA 61 00 50 */	lfd f19, 0x50(r1)
/* 801DC8DC 001D98DC  E2 41 00 48 */	psq_l f18, 72(r1), 0, qr0
/* 801DC8E0 001D98E0  CA 41 00 40 */	lfd f18, 0x40(r1)
/* 801DC8E4 001D98E4  BB 21 00 24 */	lmw r25, 0x24(r1)
/* 801DC8E8 001D98E8  80 01 01 24 */	lwz r0, 0x124(r1)
/* 801DC8EC 001D98EC  7C 08 03 A6 */	mtlr r0
/* 801DC8F0 001D98F0  38 21 01 20 */	addi r1, r1, 0x120
/* 801DC8F4 001D98F4  4E 80 00 20 */	blr 
