#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Feb  9 17:01:15 2020
# Process ID: 14760
# Current directory: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1
# Command line: vivado.exe -log top_gige_hdmi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_gige_hdmi.tcl
# Log file: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/top_gige_hdmi.vds
# Journal file: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_gige_hdmi.tcl -notrace
Command: synth_design -top top_gige_hdmi -part xc7a75tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 503.863 ; gain = 132.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_gige_hdmi' [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/top_gige_hdmi.v:12]
INFO: [Synth 8-6157] synthesizing module 'clk_125_gen' [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_125_gen_clk_wiz' [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_125_gen_clk_wiz' (4#1) [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_125_gen' (5#1) [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen.v:70]
INFO: [Synth 8-6157] synthesizing module 'iddr_ctrl' [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/iddr_ctrl.v:12]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:21387]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (6#1) [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:21387]
WARNING: [Synth 8-6014] Unused sequential element rxerr_r_reg was removed.  [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/iddr_ctrl.v:34]
INFO: [Synth 8-6155] done synthesizing module 'iddr_ctrl' (7#1) [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/iddr_ctrl.v:12]
INFO: [Synth 8-6157] synthesizing module 'rx_ctrl' [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'rx_buffer' [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_buffer.v:12]
INFO: [Synth 8-638] synthesizing module 'asfifo_wr8x8192_rd8x8192' [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192_rd8x8192/synth/asfifo_wr8x8192_rd8x8192.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 8kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 8191 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 8190 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_RD_DEPTH bound to: 8192 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 13 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_WR_DEPTH bound to: 8192 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 13 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at 'e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64_rd16x64/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192_rd8x8192/synth/asfifo_wr8x8192_rd8x8192.vhd:542]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (21#1) [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'asfifo_wr8x8192_rd8x8192' (36#1) [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192_rd8x8192/synth/asfifo_wr8x8192_rd8x8192.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'rx_buffer' (37#1) [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_buffer.v:12]
INFO: [Synth 8-6157] synthesizing module 'rx_filter' [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_filter.v:12]
	Parameter HEAD_END_CNT bound to: 7 - type: integer 
	Parameter ORIGIN_END_CNT bound to: 44 - type: integer 
	Parameter DEST_END_CNT bound to: 46 - type: integer 
	Parameter UDP_END_CNT bound to: 31 - type: integer 
	Parameter DATA_START_CNT bound to: 49 - type: integer 
	Parameter ORIGIN_PORT bound to: 1234 - type: integer 
	Parameter DEST_PORT bound to: 123 - type: integer 
	Parameter UDP_CODE bound to: 8'b00010001 
INFO: [Synth 8-6157] synthesizing module 'crc32_d8_rec_02' [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/crc32_d8_rec_02.v:12]
INFO: [Synth 8-6155] done synthesizing module 'crc32_d8_rec_02' (38#1) [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/crc32_d8_rec_02.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_filter.v:191]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (46#1) [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (47#1) [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (57#1) [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (59#1) [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (61#1) [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (66#1) [D:/ProgramData/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_7_ila' requires 1033 connections, but only 1027 given [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:98]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (84#1) [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_ila_rx_filter'. This will prevent further optimization [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_filter.v:191]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_crc32_d8_rec_02'. This will prevent further optimization [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_filter.v:69]
INFO: [Synth 8-6155] done synthesizing module 'rx_filter' (85#1) [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_filter.v:12]
INFO: [Synth 8-6157] synthesizing module 'rx_sta_buffer' [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_sta_buffer.v:12]
INFO: [Synth 8-638] synthesizing module 'asfifo_wr16x64_rd16x64' [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64_rd16x64/synth/asfifo_wr16x64_rd16x64.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at 'e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64_rd16x64/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64_rd16x64/synth/asfifo_wr16x64_rd16x64.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (85#1) [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'asfifo_wr16x64_rd16x64' (87#1) [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64_rd16x64/synth/asfifo_wr16x64_rd16x64.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'rx_sta_buffer' (88#1) [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_sta_buffer.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_ctrl.v:75]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_rx_sta_buffer'. This will prevent further optimization [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_ctrl.v:40]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_rx_buffer'. This will prevent further optimization [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_ctrl.v:20]
INFO: [Synth 8-6155] done synthesizing module 'rx_ctrl' (89#1) [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/rx_ctrl.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/top_gige_hdmi.v:102]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_iddr_ctrl'. This will prevent further optimization [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/top_gige_hdmi.v:51]
INFO: [Synth 8-6155] done synthesizing module 'top_gige_hdmi' (90#1) [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/new/top_gige_hdmi.v:12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port WEA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port RSTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[32]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:24 ; elapsed = 00:02:29 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst_ila_top/inst'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst_ila_top/inst'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst_rx_ctrl/inst_ila_rx_ctrl/inst'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst_rx_ctrl/inst_ila_rx_ctrl/inst'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter/inst'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter/inst'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64_rd16x64/asfifo_wr16x64_rd16x64.xdc] for cell 'inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64_rd16x64/asfifo_wr16x64_rd16x64.xdc] for cell 'inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192_rd8x8192/asfifo_wr8x8192_rd8x8192.xdc] for cell 'inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192_rd8x8192/asfifo_wr8x8192_rd8x8192.xdc] for cell 'inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen_board.xdc] for cell 'inst_clk_125_gen/inst'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen_board.xdc] for cell 'inst_clk_125_gen/inst'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xdc] for cell 'inst_clk_125_gen/inst'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xdc] for cell 'inst_clk_125_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_gige_hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_gige_hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/constrs_1/new/top_pin.xdc]
Finished Parsing XDC File [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/constrs_1/new/top_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/constrs_1/new/top_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_gige_hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_gige_hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_gige_hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_gige_hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64_rd16x64/asfifo_wr16x64_rd16x64_clocks.xdc] for cell 'inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64_rd16x64/asfifo_wr16x64_rd16x64_clocks.xdc] for cell 'inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192_rd8x8192/asfifo_wr8x8192_rd8x8192_clocks.xdc] for cell 'inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192_rd8x8192/asfifo_wr8x8192_rd8x8192_clocks.xdc] for cell 'inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_gige_hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_gige_hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 147 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 132 instances
  CFGLUT5 => SRLC32E: 15 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1108.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:40 ; elapsed = 00:02:46 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:40 ; elapsed = 00:02:46 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter/inst. (constraint file  E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for inst_ila_top. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_rx_ctrl/inst_ila_rx_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_clk_125_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_ila_top/inst. (constraint file  E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for inst_rx_ctrl/inst_ila_rx_ctrl/inst. (constraint file  E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0. (constraint file  E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/dont_touch.xdc, line 27).
Applied set_property DONT_TOUCH = true for inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0. (constraint file  E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/dont_touch.xdc, line 33).
Applied set_property DONT_TOUCH = true for inst_clk_125_gen/inst. (constraint file  E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/dont_touch.xdc, line 39).
Applied set_property DONT_TOUCH = true for inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_rx_ctrl/inst_rx_buffer/inst_rx_buffer_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_rx_ctrl/inst_rx_sta_buffer/inst_rx_sta_buffer_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:40 ; elapsed = 00:02:47 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "crc32_error" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_en_new" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2A4DAF499500'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2A4DAF45D800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2A4B5929E000'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:43 ; elapsed = 00:02:50 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 5     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input     13 Bit         XORs := 53    
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 135   
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	             1024 Bit    Registers := 6     
	              128 Bit    Registers := 3     
	               48 Bit    Registers := 3     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 34    
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 221   
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 11    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 19    
	                4 Bit    Registers := 16    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 335   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 39    
	   4 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 6     
	   8 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 9     
	   3 Input     15 Bit        Muxes := 3     
	   8 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 9     
	  10 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 23    
	   5 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 168   
	   3 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_gige_hdmi 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module iddr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module blk_mem_gen_v8_4_1_bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_generator_v13_2_2_memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               13 Bit    Registers := 4     
Module fifo_generator_v13_2_2_rd_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module fifo_generator_v13_2_2_compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
Module fifo_generator_v13_2_2_rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_generator_v13_2_2_rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_generator_v13_2_2_wr_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module fifo_generator_v13_2_2_wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module crc32_d8_rec_02 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_7_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_7_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_7_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_7_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_7_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ila_v6_2_7_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module rx_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module fifo_generator_v13_2_2_memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module fifo_generator_v13_2_2_rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module fifo_generator_v13_2_2_compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_2_rd_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_generator_v13_2_2_rd_dc_fwft_ext_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_generator_v13_2_2_wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module fifo_generator_v13_2_2_wr_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rx_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "crc32_error" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_en_new" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3886] merging instance 'inst_rx_ctrl/inst_rx_filter/status_r_reg[11]' (FDR) to 'inst_rx_ctrl/inst_rx_filter/status_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst_rx_ctrl/inst_rx_filter/status_r_reg[12]' (FDR) to 'inst_rx_ctrl/inst_rx_filter/status_r_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_trig/CAP_QUAL_STRG_reg' (FD) to 'ila_v6_2_7_ila:/ila_core_inst/u_trig/shift_cap_strg_qual_reg'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]' (FDRE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'ila_v6_2_7_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_7_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1023]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1022]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1021]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1020]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1019]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1018]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1017]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1016]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1015]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1014]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1013]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1012]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1011]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1010]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1009]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1008]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1007]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1006]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1005]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1004]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1003]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1002]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1001]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1000]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[999]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[998]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[997]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[996]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[995]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[994]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[993]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[992]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[991]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[990]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[989]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[988]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[987]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[986]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[985]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[984]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[983]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[982]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[981]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[980]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[979]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[978]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[977]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[976]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[975]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[974]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[973]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[972]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[971]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[970]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[969]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[968]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[967]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[966]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[965]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[964]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[963]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:03:00 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:09 ; elapsed = 00:03:17 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:03:18 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:11 ; elapsed = 00:03:20 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:12 ; elapsed = 00:03:21 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:12 ; elapsed = 00:03:21 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:13 ; elapsed = 00:03:22 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:13 ; elapsed = 00:03:22 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:13 ; elapsed = 00:03:22 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:13 ; elapsed = 00:03:22 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_7_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ila_v6_2_7_ila | ila_core_inst/shifted_data_in_reg[8][31]                                         | 9      | 96    | NO           | NO                 | YES               | 96     | 0       | 
|ila_v6_2_7_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ila_v6_2_7_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_gige_hdmi  | rd_en_r2_reg[3]                                                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    63|
|3     |CFGLUT5    |   147|
|4     |IDDR       |     5|
|5     |LUT1       |   101|
|6     |LUT2       |   183|
|7     |LUT3       |   301|
|8     |LUT4       |   343|
|9     |LUT5       |   338|
|10    |LUT6       |   912|
|11    |MMCME2_ADV |     1|
|12    |MUXCY      |    28|
|13    |MUXF7      |    21|
|14    |RAMB18E1   |     1|
|15    |RAMB36E1   |     2|
|16    |RAMB36E1_1 |     3|
|17    |SRL16E     |   109|
|18    |SRLC16E    |     6|
|19    |SRLC32E    |    51|
|20    |FDCE       |     2|
|21    |FDRE       |  3944|
|22    |FDSE       |    59|
|23    |IBUF       |     8|
|24    |OBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                                                      |Module                                                        |Cells |
+------+------------------------------------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                                           |                                                              |  6632|
|2     |  inst_clk_125_gen                                                            |clk_125_gen                                                   |     4|
|3     |    inst                                                                      |clk_125_gen_clk_wiz                                           |     4|
|4     |  inst_iddr_ctrl                                                              |iddr_ctrl                                                     |    14|
|5     |  inst_rx_ctrl                                                                |rx_ctrl                                                       |  4625|
|6     |    inst_rx_buffer                                                            |rx_buffer                                                     |   329|
|7     |      inst_rx_buffer_fifo                                                     |asfifo_wr8x8192_rd8x8192                                      |   329|
|8     |        U0                                                                    |fifo_generator_v13_2_2                                        |   329|
|9     |          inst_fifo_gen                                                       |fifo_generator_v13_2_2_synth                                  |   329|
|10    |            \gconvfifo.rf                                                     |fifo_generator_v13_2_2_fifo_generator_top                     |   329|
|11    |              \grf.rf                                                         |fifo_generator_v13_2_2_fifo_generator_ramfifo                 |   329|
|12    |                \gntv_or_sync_fifo.gcx.clkx                                   |fifo_generator_v13_2_2_clk_x_pntrs                            |   152|
|13    |                  wr_pntr_cdc_inst                                            |xpm_cdc_gray__1                                               |    76|
|14    |                  rd_pntr_cdc_inst                                            |xpm_cdc_gray                                                  |    76|
|15    |                \gntv_or_sync_fifo.gl0.rd                                     |fifo_generator_v13_2_2_rd_logic                               |    78|
|16    |                  \gr1.gr1_int.rfwft                                          |fifo_generator_v13_2_2_rd_fwft_247                            |    16|
|17    |                  \gras.rsts                                                  |fifo_generator_v13_2_2_rd_status_flags_as                     |    31|
|18    |                    c0                                                        |fifo_generator_v13_2_2_compare_248                            |    14|
|19    |                    c1                                                        |fifo_generator_v13_2_2_compare_249                            |    14|
|20    |                  rpntr                                                       |fifo_generator_v13_2_2_rd_bin_cntr                            |    31|
|21    |                \gntv_or_sync_fifo.gl0.wr                                     |fifo_generator_v13_2_2_wr_logic                               |    76|
|22    |                  \gwas.wsts                                                  |fifo_generator_v13_2_2_wr_status_flags_as                     |    32|
|23    |                    c1                                                        |fifo_generator_v13_2_2_compare                                |    14|
|24    |                    c2                                                        |fifo_generator_v13_2_2_compare_246                            |    14|
|25    |                  wpntr                                                       |fifo_generator_v13_2_2_wr_bin_cntr                            |    44|
|26    |                \gntv_or_sync_fifo.mem                                        |fifo_generator_v13_2_2_memory                                 |    23|
|27    |                  \gbm.gbmg.gbmga.ngecc.bmg                                   |blk_mem_gen_v8_4_1                                            |    15|
|28    |                    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_1_synth                                      |    15|
|29    |                      \gnbram.gnativebmg.native_blk_mem_gen                   |blk_mem_gen_v8_4_1_blk_mem_gen_top                            |    15|
|30    |                        \valid.cstr                                           |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr                   |    15|
|31    |                          \bindec_a.bindec_inst_a                             |blk_mem_gen_v8_4_1_bindec                                     |     2|
|32    |                          \bindec_b.bindec_inst_b                             |blk_mem_gen_v8_4_1_bindec_245                                 |     2|
|33    |                          \has_mux_b.B                                        |blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0            |     9|
|34    |                          \ramloop[0].ram.r                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width                     |     1|
|35    |                            \prim_noinit.ram                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper                   |     1|
|36    |                          \ramloop[1].ram.r                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0     |     1|
|37    |                            \prim_noinit.ram                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized0   |     1|
|38    |    inst_rx_filter                                                            |rx_filter                                                     |  2160|
|39    |      inst_crc32_d8_rec_02                                                    |crc32_d8_rec_02                                               |    90|
|40    |      inst_ila_rx_filter                                                      |ila_0__xdcDup__1                                              |  1948|
|41    |        inst                                                                  |ila_v6_2_7_ila__3                                             |  1948|
|42    |          ila_core_inst                                                       |ila_v6_2_7_ila_core_142                                       |  1941|
|43    |            ila_trace_memory_inst                                             |ila_v6_2_7_ila_trace_memory_143                               |     1|
|44    |              \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6_239                                        |     1|
|45    |                inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth_240                                  |     1|
|46    |                  \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_3_6_blk_mem_gen_top_241                        |     1|
|47    |                    \valid.cstr                                               |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_242               |     1|
|48    |                      \ramloop[0].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_243                 |     1|
|49    |                        \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_244               |     1|
|50    |            u_ila_cap_ctrl                                                    |ila_v6_2_7_ila_cap_ctrl_legacy_144                            |   278|
|51    |              U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0_211                      |     5|
|52    |              U_NS0                                                           |ltlib_v1_0_0_cfglut7_212                                      |     6|
|53    |              U_NS1                                                           |ltlib_v1_0_0_cfglut7_213                                      |     6|
|54    |              u_cap_addrgen                                                   |ila_v6_2_7_ila_cap_addrgen_214                                |   256|
|55    |                U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6_215                                      |     3|
|56    |                u_cap_sample_counter                                          |ila_v6_2_7_ila_cap_sample_counter_216                         |    62|
|57    |                  U_SCE                                                       |ltlib_v1_0_0_cfglut4_231                                      |     1|
|58    |                  U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_232                                      |     1|
|59    |                  U_SCRST                                                     |ltlib_v1_0_0_cfglut6_233                                      |     5|
|60    |                  u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_234                                |    23|
|61    |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_235                           |    23|
|62    |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_236                    |    13|
|63    |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_237              |     5|
|64    |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_238              |     6|
|65    |                u_cap_window_counter                                          |ila_v6_2_7_ila_cap_window_counter_217                         |    60|
|66    |                  U_WCE                                                       |ltlib_v1_0_0_cfglut4_218                                      |     1|
|67    |                  U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5_219                                      |     1|
|68    |                  U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_220                                      |     1|
|69    |                  u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay_221                                |    12|
|70    |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_227                           |    12|
|71    |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_228                    |    12|
|72    |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_229              |     5|
|73    |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_230              |     5|
|74    |                  u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_222                                |    22|
|75    |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_223                           |    22|
|76    |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_224                    |    12|
|77    |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_225              |     5|
|78    |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_226              |     5|
|79    |            u_ila_regs                                                        |ila_v6_2_7_ila_register_145                                   |  1286|
|80    |              U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs__3                                         |   302|
|81    |              reg_890                                                         |xsdbs_v1_0_2_reg__parameterized44__3                          |    16|
|82    |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_210                                     |    16|
|83    |              \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s_167                                      |    77|
|84    |              \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0_168                      |    75|
|85    |              reg_15                                                          |xsdbs_v1_0_2_reg__parameterized26_169                         |    26|
|86    |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_209                                      |    26|
|87    |              reg_16                                                          |xsdbs_v1_0_2_reg__parameterized27_170                         |    21|
|88    |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_208                                      |    21|
|89    |              reg_17                                                          |xsdbs_v1_0_2_reg__parameterized28_171                         |    32|
|90    |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_207                                      |    32|
|91    |              reg_18                                                          |xsdbs_v1_0_2_reg__parameterized29_172                         |    23|
|92    |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_206                                      |    23|
|93    |              reg_19                                                          |xsdbs_v1_0_2_reg__parameterized30_173                         |    17|
|94    |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_205                                      |    17|
|95    |              reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized31_174                         |    37|
|96    |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_204                      |    37|
|97    |              reg_6                                                           |xsdbs_v1_0_2_reg__parameterized11_175                         |    39|
|98    |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_203                                      |    39|
|99    |              reg_7                                                           |xsdbs_v1_0_2_reg__parameterized12_176                         |    26|
|100   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0_202                      |    26|
|101   |              reg_8                                                           |xsdbs_v1_0_2_reg__parameterized13_177                         |     8|
|102   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_201                                     |     8|
|103   |              reg_80                                                          |xsdbs_v1_0_2_reg__parameterized32_178                         |    20|
|104   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_200                      |    20|
|105   |              reg_81                                                          |xsdbs_v1_0_2_reg__parameterized33_179                         |    18|
|106   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_199                                      |    18|
|107   |              reg_82                                                          |xsdbs_v1_0_2_reg__parameterized34_180                         |    17|
|108   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_198                      |    17|
|109   |              reg_83                                                          |xsdbs_v1_0_2_reg__parameterized35_181                         |    49|
|110   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_197                                      |    49|
|111   |              reg_84                                                          |xsdbs_v1_0_2_reg__parameterized36_182                         |    21|
|112   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_196                                      |    21|
|113   |              reg_85                                                          |xsdbs_v1_0_2_reg__parameterized37_183                         |    17|
|114   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_195                                      |    17|
|115   |              reg_887                                                         |xsdbs_v1_0_2_reg__parameterized39_184                         |     2|
|116   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_194                                     |     2|
|117   |              reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized41_185                         |     4|
|118   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_193                                     |     4|
|119   |              reg_9                                                           |xsdbs_v1_0_2_reg__parameterized14_186                         |    16|
|120   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_192                                     |    16|
|121   |              reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized1_187                      |    83|
|122   |              reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream_188                                   |    23|
|123   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_191                                      |    23|
|124   |              reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0_189                   |    31|
|125   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_190                                     |    31|
|126   |            u_ila_reset_ctrl                                                  |ila_v6_2_7_ila_reset_ctrl_146                                 |    46|
|127   |              arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection_161                        |     5|
|128   |              \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer_162                              |     7|
|129   |              \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_163                              |     6|
|130   |              \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_164                              |     7|
|131   |              \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_165                              |     6|
|132   |              halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_166                        |     6|
|133   |            u_trig                                                            |ila_v6_2_7_ila_trigger_147                                    |   100|
|134   |              \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match_149                                        |    11|
|135   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_158                                   |     9|
|136   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_159                                    |     8|
|137   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_160                              |     6|
|138   |              U_TM                                                            |ila_v6_2_7_ila_trig_match_150                                 |    88|
|139   |                \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0_151                        |    88|
|140   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_152                   |    87|
|141   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_153                    |    23|
|142   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_154              |     5|
|143   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_155              |     5|
|144   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_156              |     5|
|145   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_157                              |     6|
|146   |            xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd_148                                |   107|
|147   |    inst_rx_sta_buffer                                                        |rx_sta_buffer                                                 |   184|
|148   |      inst_rx_sta_buffer_fifo                                                 |asfifo_wr16x64_rd16x64                                        |   184|
|149   |        U0                                                                    |fifo_generator_v13_2_2__parameterized1                        |   184|
|150   |          inst_fifo_gen                                                       |fifo_generator_v13_2_2_synth__parameterized0                  |   184|
|151   |            \gconvfifo.rf                                                     |fifo_generator_v13_2_2_fifo_generator_top__parameterized0     |   184|
|152   |              \grf.rf                                                         |fifo_generator_v13_2_2_fifo_generator_ramfifo__parameterized0 |   184|
|153   |                \gntv_or_sync_fifo.gcx.clkx                                   |fifo_generator_v13_2_2_clk_x_pntrs__parameterized0            |    90|
|154   |                  wr_pntr_cdc_inst                                            |xpm_cdc_gray__parameterized0__1                               |    34|
|155   |                  rd_pntr_cdc_inst                                            |xpm_cdc_gray__parameterized0                                  |    34|
|156   |                \gntv_or_sync_fifo.gl0.rd                                     |fifo_generator_v13_2_2_rd_logic__parameterized0               |    50|
|157   |                  \gr1.gr1_int.rfwft                                          |fifo_generator_v13_2_2_rd_fwft                                |    18|
|158   |                  \gr1.grdc2.rdc                                              |fifo_generator_v13_2_2_rd_dc_fwft_ext_as                      |     9|
|159   |                  \gras.rsts                                                  |fifo_generator_v13_2_2_rd_status_flags_as__parameterized0     |     2|
|160   |                  rpntr                                                       |fifo_generator_v13_2_2_rd_bin_cntr__parameterized0            |    21|
|161   |                \gntv_or_sync_fifo.gl0.wr                                     |fifo_generator_v13_2_2_wr_logic__parameterized0               |    27|
|162   |                  \gwas.wsts                                                  |fifo_generator_v13_2_2_wr_status_flags_as__parameterized0     |     3|
|163   |                  wpntr                                                       |fifo_generator_v13_2_2_wr_bin_cntr__parameterized0            |    24|
|164   |                \gntv_or_sync_fifo.mem                                        |fifo_generator_v13_2_2_memory__parameterized0                 |    17|
|165   |                  \gbm.gbmg.gbmga.ngecc.bmg                                   |blk_mem_gen_v8_4_1__parameterized1                            |     1|
|166   |                    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_1_synth__parameterized0                      |     1|
|167   |                      \gnbram.gnativebmg.native_blk_mem_gen                   |blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized0            |     1|
|168   |                        \valid.cstr                                           |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0   |     1|
|169   |                          \ramloop[0].ram.r                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1     |     1|
|170   |                            \prim_noinit.ram                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized1   |     1|
|171   |    inst_ila_rx_ctrl                                                          |ila_0                                                         |  1948|
|172   |      inst                                                                    |ila_v6_2_7_ila__4                                             |  1948|
|173   |        ila_core_inst                                                         |ila_v6_2_7_ila_core_39                                        |  1941|
|174   |          ila_trace_memory_inst                                               |ila_v6_2_7_ila_trace_memory_40                                |     1|
|175   |            \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                         |blk_mem_gen_v8_3_6_136                                        |     1|
|176   |              inst_blk_mem_gen                                                |blk_mem_gen_v8_3_6_synth_137                                  |     1|
|177   |                \gnbram.gnativebmg.native_blk_mem_gen                         |blk_mem_gen_v8_3_6_blk_mem_gen_top_138                        |     1|
|178   |                  \valid.cstr                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_139               |     1|
|179   |                    \ramloop[0].ram.r                                         |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_140                 |     1|
|180   |                      \prim_noinit.ram                                        |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_141               |     1|
|181   |          u_ila_cap_ctrl                                                      |ila_v6_2_7_ila_cap_ctrl_legacy_41                             |   278|
|182   |            U_CDONE                                                           |ltlib_v1_0_0_cfglut6__parameterized0_108                      |     5|
|183   |            U_NS0                                                             |ltlib_v1_0_0_cfglut7_109                                      |     6|
|184   |            U_NS1                                                             |ltlib_v1_0_0_cfglut7_110                                      |     6|
|185   |            u_cap_addrgen                                                     |ila_v6_2_7_ila_cap_addrgen_111                                |   256|
|186   |              U_CMPRESET                                                      |ltlib_v1_0_0_cfglut6_112                                      |     3|
|187   |              u_cap_sample_counter                                            |ila_v6_2_7_ila_cap_sample_counter_113                         |    62|
|188   |                U_SCE                                                         |ltlib_v1_0_0_cfglut4_128                                      |     1|
|189   |                U_SCMPCE                                                      |ltlib_v1_0_0_cfglut5_129                                      |     1|
|190   |                U_SCRST                                                       |ltlib_v1_0_0_cfglut6_130                                      |     5|
|191   |                u_scnt_cmp                                                    |ltlib_v1_0_0_match_nodelay_131                                |    23|
|192   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA_nodelay_132                           |    23|
|193   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_133                    |    13|
|194   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized1_134              |     5|
|195   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized2_135              |     6|
|196   |              u_cap_window_counter                                            |ila_v6_2_7_ila_cap_window_counter_114                         |    60|
|197   |                U_WCE                                                         |ltlib_v1_0_0_cfglut4_115                                      |     1|
|198   |                U_WHCMPCE                                                     |ltlib_v1_0_0_cfglut5_116                                      |     1|
|199   |                U_WLCMPCE                                                     |ltlib_v1_0_0_cfglut5_117                                      |     1|
|200   |                u_wcnt_hcmp                                                   |ltlib_v1_0_0_match_nodelay_118                                |    12|
|201   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA_nodelay_124                           |    12|
|202   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_125                    |    12|
|203   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized1_126              |     5|
|204   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized2_127              |     5|
|205   |                u_wcnt_lcmp                                                   |ltlib_v1_0_0_match_nodelay_119                                |    22|
|206   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA_nodelay_120                           |    22|
|207   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_121                    |    12|
|208   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized1_122              |     5|
|209   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized2_123              |     5|
|210   |          u_ila_regs                                                          |ila_v6_2_7_ila_register_42                                    |  1286|
|211   |            U_XSDB_SLAVE                                                      |xsdbs_v1_0_2_xsdbs__4                                         |   302|
|212   |            reg_890                                                           |xsdbs_v1_0_2_reg__parameterized44__4                          |    16|
|213   |              \I_EN_STAT_EQ1.U_STAT                                           |xsdbs_v1_0_2_reg_stat_107                                     |    16|
|214   |            \MU_SRL[0].mu_srl_reg                                             |xsdbs_v1_0_2_reg_p2s_64                                       |    77|
|215   |            \TC_SRL[0].tc_srl_reg                                             |xsdbs_v1_0_2_reg_p2s__parameterized0_65                       |    75|
|216   |            reg_15                                                            |xsdbs_v1_0_2_reg__parameterized26_66                          |    26|
|217   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_106                                      |    26|
|218   |            reg_16                                                            |xsdbs_v1_0_2_reg__parameterized27_67                          |    21|
|219   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_105                                      |    21|
|220   |            reg_17                                                            |xsdbs_v1_0_2_reg__parameterized28_68                          |    32|
|221   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_104                                      |    32|
|222   |            reg_18                                                            |xsdbs_v1_0_2_reg__parameterized29_69                          |    23|
|223   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_103                                      |    23|
|224   |            reg_19                                                            |xsdbs_v1_0_2_reg__parameterized30_70                          |    17|
|225   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_102                                      |    17|
|226   |            reg_1a                                                            |xsdbs_v1_0_2_reg__parameterized31_71                          |    37|
|227   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl__parameterized1_101                      |    37|
|228   |            reg_6                                                             |xsdbs_v1_0_2_reg__parameterized11_72                          |    39|
|229   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_100                                      |    39|
|230   |            reg_7                                                             |xsdbs_v1_0_2_reg__parameterized12_73                          |    26|
|231   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl__parameterized0_99                       |    26|
|232   |            reg_8                                                             |xsdbs_v1_0_2_reg__parameterized13_74                          |     8|
|233   |              \I_EN_STAT_EQ1.U_STAT                                           |xsdbs_v1_0_2_reg_stat_98                                      |     8|
|234   |            reg_80                                                            |xsdbs_v1_0_2_reg__parameterized32_75                          |    20|
|235   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl__parameterized1_97                       |    20|
|236   |            reg_81                                                            |xsdbs_v1_0_2_reg__parameterized33_76                          |    18|
|237   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_96                                       |    18|
|238   |            reg_82                                                            |xsdbs_v1_0_2_reg__parameterized34_77                          |    17|
|239   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl__parameterized1_95                       |    17|
|240   |            reg_83                                                            |xsdbs_v1_0_2_reg__parameterized35_78                          |    49|
|241   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_94                                       |    49|
|242   |            reg_84                                                            |xsdbs_v1_0_2_reg__parameterized36_79                          |    21|
|243   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_93                                       |    21|
|244   |            reg_85                                                            |xsdbs_v1_0_2_reg__parameterized37_80                          |    17|
|245   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_92                                       |    17|
|246   |            reg_887                                                           |xsdbs_v1_0_2_reg__parameterized39_81                          |     2|
|247   |              \I_EN_STAT_EQ1.U_STAT                                           |xsdbs_v1_0_2_reg_stat_91                                      |     2|
|248   |            reg_88d                                                           |xsdbs_v1_0_2_reg__parameterized41_82                          |     4|
|249   |              \I_EN_STAT_EQ1.U_STAT                                           |xsdbs_v1_0_2_reg_stat_90                                      |     4|
|250   |            reg_9                                                             |xsdbs_v1_0_2_reg__parameterized14_83                          |    16|
|251   |              \I_EN_STAT_EQ1.U_STAT                                           |xsdbs_v1_0_2_reg_stat_89                                      |    16|
|252   |            reg_srl_fff                                                       |xsdbs_v1_0_2_reg_p2s__parameterized1_84                       |    83|
|253   |            reg_stream_ffd                                                    |xsdbs_v1_0_2_reg_stream_85                                    |    23|
|254   |              \I_EN_CTL_EQ1.U_CTL                                             |xsdbs_v1_0_2_reg_ctl_88                                       |    23|
|255   |            reg_stream_ffe                                                    |xsdbs_v1_0_2_reg_stream__parameterized0_86                    |    31|
|256   |              \I_EN_STAT_EQ1.U_STAT                                           |xsdbs_v1_0_2_reg_stat_87                                      |    31|
|257   |          u_ila_reset_ctrl                                                    |ila_v6_2_7_ila_reset_ctrl_43                                  |    46|
|258   |            arm_detection_inst                                                |ltlib_v1_0_0_rising_edge_detection_58                         |     5|
|259   |            \asyncrounous_transfer.arm_in_transfer_inst                       |ltlib_v1_0_0_async_edge_xfer_59                               |     7|
|260   |            \asyncrounous_transfer.arm_out_transfer_inst                      |ltlib_v1_0_0_async_edge_xfer_60                               |     6|
|261   |            \asyncrounous_transfer.halt_in_transfer_inst                      |ltlib_v1_0_0_async_edge_xfer_61                               |     7|
|262   |            \asyncrounous_transfer.halt_out_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer_62                               |     6|
|263   |            halt_detection_inst                                               |ltlib_v1_0_0_rising_edge_detection_63                         |     6|
|264   |          u_trig                                                              |ila_v6_2_7_ila_trigger_44                                     |   100|
|265   |            \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                   |ltlib_v1_0_0_match_46                                         |    11|
|266   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA_55                                    |     9|
|267   |                DUT                                                           |ltlib_v1_0_0_all_typeA_56                                     |     8|
|268   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_57                               |     6|
|269   |            U_TM                                                              |ila_v6_2_7_ila_trig_match_47                                  |    88|
|270   |              \N_DDR_MODE.G_NMU[0].U_M                                        |ltlib_v1_0_0_match__parameterized0_48                         |    88|
|271   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized0_49                    |    87|
|272   |                  DUT                                                         |ltlib_v1_0_0_all_typeA__parameterized0_50                     |    23|
|273   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_51               |     5|
|274   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_52               |     5|
|275   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_53               |     5|
|276   |                    \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_54                               |     6|
|277   |          xsdb_memory_read_inst                                               |ltlib_v1_0_0_generic_memrd_45                                 |   107|
|278   |  inst_ila_top                                                                |ila_0__xdcDup__2                                              |  1948|
|279   |    inst                                                                      |ila_v6_2_7_ila                                                |  1948|
|280   |      ila_core_inst                                                           |ila_v6_2_7_ila_core                                           |  1941|
|281   |        ila_trace_memory_inst                                                 |ila_v6_2_7_ila_trace_memory                                   |     1|
|282   |          \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                           |blk_mem_gen_v8_3_6                                            |     1|
|283   |            inst_blk_mem_gen                                                  |blk_mem_gen_v8_3_6_synth                                      |     1|
|284   |              \gnbram.gnativebmg.native_blk_mem_gen                           |blk_mem_gen_v8_3_6_blk_mem_gen_top                            |     1|
|285   |                \valid.cstr                                                   |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr                   |     1|
|286   |                  \ramloop[0].ram.r                                           |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width                     |     1|
|287   |                    \prim_noinit.ram                                          |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper                   |     1|
|288   |        u_ila_cap_ctrl                                                        |ila_v6_2_7_ila_cap_ctrl_legacy                                |   278|
|289   |          U_CDONE                                                             |ltlib_v1_0_0_cfglut6__parameterized0                          |     5|
|290   |          U_NS0                                                               |ltlib_v1_0_0_cfglut7                                          |     6|
|291   |          U_NS1                                                               |ltlib_v1_0_0_cfglut7_24                                       |     6|
|292   |          u_cap_addrgen                                                       |ila_v6_2_7_ila_cap_addrgen                                    |   256|
|293   |            U_CMPRESET                                                        |ltlib_v1_0_0_cfglut6                                          |     3|
|294   |            u_cap_sample_counter                                              |ila_v6_2_7_ila_cap_sample_counter                             |    62|
|295   |              U_SCE                                                           |ltlib_v1_0_0_cfglut4_31                                       |     1|
|296   |              U_SCMPCE                                                        |ltlib_v1_0_0_cfglut5_32                                       |     1|
|297   |              U_SCRST                                                         |ltlib_v1_0_0_cfglut6_33                                       |     5|
|298   |              u_scnt_cmp                                                      |ltlib_v1_0_0_match_nodelay_34                                 |    23|
|299   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_nodelay_35                            |    23|
|300   |                  DUT                                                         |ltlib_v1_0_0_all_typeA__parameterized1_36                     |    13|
|301   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized1_37               |     5|
|302   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized2_38               |     6|
|303   |            u_cap_window_counter                                              |ila_v6_2_7_ila_cap_window_counter                             |    60|
|304   |              U_WCE                                                           |ltlib_v1_0_0_cfglut4                                          |     1|
|305   |              U_WHCMPCE                                                       |ltlib_v1_0_0_cfglut5                                          |     1|
|306   |              U_WLCMPCE                                                       |ltlib_v1_0_0_cfglut5_25                                       |     1|
|307   |              u_wcnt_hcmp                                                     |ltlib_v1_0_0_match_nodelay                                    |    12|
|308   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_nodelay_27                            |    12|
|309   |                  DUT                                                         |ltlib_v1_0_0_all_typeA__parameterized1_28                     |    12|
|310   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized1_29               |     5|
|311   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized2_30               |     5|
|312   |              u_wcnt_lcmp                                                     |ltlib_v1_0_0_match_nodelay_26                                 |    22|
|313   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_nodelay                               |    22|
|314   |                  DUT                                                         |ltlib_v1_0_0_all_typeA__parameterized1                        |    12|
|315   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized1                  |     5|
|316   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized2                  |     5|
|317   |        u_ila_regs                                                            |ila_v6_2_7_ila_register                                       |  1286|
|318   |          U_XSDB_SLAVE                                                        |xsdbs_v1_0_2_xsdbs                                            |   302|
|319   |          reg_890                                                             |xsdbs_v1_0_2_reg__parameterized44                             |    16|
|320   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat_23                                      |    16|
|321   |          \MU_SRL[0].mu_srl_reg                                               |xsdbs_v1_0_2_reg_p2s                                          |    77|
|322   |          \TC_SRL[0].tc_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized0                          |    75|
|323   |          reg_15                                                              |xsdbs_v1_0_2_reg__parameterized26                             |    26|
|324   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_22                                       |    26|
|325   |          reg_16                                                              |xsdbs_v1_0_2_reg__parameterized27                             |    21|
|326   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_21                                       |    21|
|327   |          reg_17                                                              |xsdbs_v1_0_2_reg__parameterized28                             |    32|
|328   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_20                                       |    32|
|329   |          reg_18                                                              |xsdbs_v1_0_2_reg__parameterized29                             |    23|
|330   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_19                                       |    23|
|331   |          reg_19                                                              |xsdbs_v1_0_2_reg__parameterized30                             |    17|
|332   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_18                                       |    17|
|333   |          reg_1a                                                              |xsdbs_v1_0_2_reg__parameterized31                             |    37|
|334   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl__parameterized1_17                       |    37|
|335   |          reg_6                                                               |xsdbs_v1_0_2_reg__parameterized11                             |    39|
|336   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_16                                       |    39|
|337   |          reg_7                                                               |xsdbs_v1_0_2_reg__parameterized12                             |    26|
|338   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl__parameterized0                          |    26|
|339   |          reg_8                                                               |xsdbs_v1_0_2_reg__parameterized13                             |     8|
|340   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat_15                                      |     8|
|341   |          reg_80                                                              |xsdbs_v1_0_2_reg__parameterized32                             |    20|
|342   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl__parameterized1_14                       |    20|
|343   |          reg_81                                                              |xsdbs_v1_0_2_reg__parameterized33                             |    18|
|344   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_13                                       |    18|
|345   |          reg_82                                                              |xsdbs_v1_0_2_reg__parameterized34                             |    17|
|346   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl__parameterized1                          |    17|
|347   |          reg_83                                                              |xsdbs_v1_0_2_reg__parameterized35                             |    49|
|348   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_12                                       |    49|
|349   |          reg_84                                                              |xsdbs_v1_0_2_reg__parameterized36                             |    21|
|350   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_11                                       |    21|
|351   |          reg_85                                                              |xsdbs_v1_0_2_reg__parameterized37                             |    17|
|352   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_10                                       |    17|
|353   |          reg_887                                                             |xsdbs_v1_0_2_reg__parameterized39                             |     2|
|354   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat_9                                       |     2|
|355   |          reg_88d                                                             |xsdbs_v1_0_2_reg__parameterized41                             |     4|
|356   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat_8                                       |     4|
|357   |          reg_9                                                               |xsdbs_v1_0_2_reg__parameterized14                             |    16|
|358   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat_7                                       |    16|
|359   |          reg_srl_fff                                                         |xsdbs_v1_0_2_reg_p2s__parameterized1                          |    83|
|360   |          reg_stream_ffd                                                      |xsdbs_v1_0_2_reg_stream                                       |    23|
|361   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl                                          |    23|
|362   |          reg_stream_ffe                                                      |xsdbs_v1_0_2_reg_stream__parameterized0                       |    31|
|363   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat                                         |    31|
|364   |        u_ila_reset_ctrl                                                      |ila_v6_2_7_ila_reset_ctrl                                     |    46|
|365   |          arm_detection_inst                                                  |ltlib_v1_0_0_rising_edge_detection                            |     5|
|366   |          \asyncrounous_transfer.arm_in_transfer_inst                         |ltlib_v1_0_0_async_edge_xfer                                  |     7|
|367   |          \asyncrounous_transfer.arm_out_transfer_inst                        |ltlib_v1_0_0_async_edge_xfer_3                                |     6|
|368   |          \asyncrounous_transfer.halt_in_transfer_inst                        |ltlib_v1_0_0_async_edge_xfer_4                                |     7|
|369   |          \asyncrounous_transfer.halt_out_transfer_inst                       |ltlib_v1_0_0_async_edge_xfer_5                                |     6|
|370   |          halt_detection_inst                                                 |ltlib_v1_0_0_rising_edge_detection_6                          |     6|
|371   |        u_trig                                                                |ila_v6_2_7_ila_trigger                                        |   100|
|372   |          \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                     |ltlib_v1_0_0_match                                            |    11|
|373   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA                                       |     9|
|374   |              DUT                                                             |ltlib_v1_0_0_all_typeA                                        |     8|
|375   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_2                                |     6|
|376   |          U_TM                                                                |ila_v6_2_7_ila_trig_match                                     |    88|
|377   |            \N_DDR_MODE.G_NMU[0].U_M                                          |ltlib_v1_0_0_match__parameterized0                            |    88|
|378   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0                       |    87|
|379   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0                        |    23|
|380   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0                  |     5|
|381   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_0                |     5|
|382   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_1                |     5|
|383   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice                                  |     6|
|384   |        xsdb_memory_read_inst                                                 |ltlib_v1_0_0_generic_memrd                                    |   107|
+------+------------------------------------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:13 ; elapsed = 00:03:22 . Memory (MB): peak = 1108.984 ; gain = 737.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2236 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:03:08 . Memory (MB): peak = 1108.984 ; gain = 737.418
Synthesis Optimization Complete : Time (s): cpu = 00:03:13 ; elapsed = 00:03:22 . Memory (MB): peak = 1108.984 ; gain = 737.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 279 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: inst_ila_top UUID: d5f9f28b-2fe4-5279-bb91-9fd790dd5f74 
INFO: [Chipscope 16-324] Core: inst_rx_ctrl/inst_ila_rx_ctrl UUID: e809c5a0-221b-58d3-87db-5488609cab28 
INFO: [Chipscope 16-324] Core: inst_rx_ctrl/inst_rx_filter/inst_ila_rx_filter UUID: 622276b1-95e8-5435-b8e2-6a2ba8b0f5ef 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 155 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 132 instances
  CFGLUT5 => SRLC32E: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
484 Infos, 171 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:18 ; elapsed = 00:03:28 . Memory (MB): peak = 1108.984 ; gain = 739.148
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.runs/synth_1/top_gige_hdmi.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_gige_hdmi_utilization_synth.rpt -pb top_gige_hdmi_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1108.984 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Feb  9 17:04:53 2020...
