
MKWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011c68  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e64  08011d78  08011d78  00021d78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    0000046c  08013bdc  08013bdc  00023bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000468  08014048  08014048  00024048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   0000001c  080144b0  080144b0  000244b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  080144cc  080144cc  000244cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000694  20000000  080144d0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000004d0  20000694  08014b64  00030694  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000b64  08014b64  00030b64  2**0
                  ALLOC
 10 .ARM.attributes 00000029  00000000  00000000  00030694  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001bc94  00000000  00000000  000306bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003894  00000000  00000000  0004c351  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000073a1  00000000  00000000  0004fbe5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e50  00000000  00000000  00056f88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001090  00000000  00000000  00057dd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00007a3c  00000000  00000000  00058e68  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00007905  00000000  00000000  000608a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000681a9  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000fe84  00000000  00000000  00068228  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         000000cc  00000000  00000000  000780ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      000001ed  00000000  00000000  00078178  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000694 	.word	0x20000694
 800012c:	00000000 	.word	0x00000000
 8000130:	08011d60 	.word	0x08011d60

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000698 	.word	0x20000698
 800014c:	08011d60 	.word	0x08011d60

08000150 <d_make_comp>:
 8000150:	b470      	push	{r4, r5, r6}
 8000152:	1e4c      	subs	r4, r1, #1
 8000154:	2c4c      	cmp	r4, #76	; 0x4c
 8000156:	d82d      	bhi.n	80001b4 <d_make_comp+0x64>
 8000158:	e8df f004 	tbb	[pc, r4]
 800015c:	3c3c3c3c 	.word	0x3c3c3c3c
 8000160:	2c2c2c2c 	.word	0x2c2c2c2c
 8000164:	273c2727 	.word	0x273c2727
 8000168:	27272727 	.word	0x27272727
 800016c:	27272727 	.word	0x27272727
 8000170:	2c272727 	.word	0x2c272727
 8000174:	28282828 	.word	0x28282828
 8000178:	28282828 	.word	0x28282828
 800017c:	2727273c 	.word	0x2727273c
 8000180:	272c2727 	.word	0x272c2727
 8000184:	2c3c3e28 	.word	0x2c3c3e28
 8000188:	3e28283c 	.word	0x3e28283c
 800018c:	27272c2c 	.word	0x27272c2c
 8000190:	3c3c3c27 	.word	0x3c3c3c27
 8000194:	3c273c3c 	.word	0x3c273c3c
 8000198:	2c3c273c 	.word	0x2c3c273c
 800019c:	2727272c 	.word	0x2727272c
 80001a0:	272c2c2c 	.word	0x272c2c2c
 80001a4:	283c2727 	.word	0x283c2727
 80001a8:	3c          	.byte	0x3c
 80001a9:	00          	.byte	0x00
 80001aa:	b11a      	cbz	r2, 80001b4 <d_make_comp+0x64>
 80001ac:	6944      	ldr	r4, [r0, #20]
 80001ae:	6985      	ldr	r5, [r0, #24]
 80001b0:	42ac      	cmp	r4, r5
 80001b2:	db02      	blt.n	80001ba <d_make_comp+0x6a>
 80001b4:	2000      	movs	r0, #0
 80001b6:	bc70      	pop	{r4, r5, r6}
 80001b8:	4770      	bx	lr
 80001ba:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 80001be:	6906      	ldr	r6, [r0, #16]
 80001c0:	00ad      	lsls	r5, r5, #2
 80001c2:	3401      	adds	r4, #1
 80001c4:	6144      	str	r4, [r0, #20]
 80001c6:	1970      	adds	r0, r6, r5
 80001c8:	d0f5      	beq.n	80001b6 <d_make_comp+0x66>
 80001ca:	5571      	strb	r1, [r6, r5]
 80001cc:	6042      	str	r2, [r0, #4]
 80001ce:	6083      	str	r3, [r0, #8]
 80001d0:	bc70      	pop	{r4, r5, r6}
 80001d2:	4770      	bx	lr
 80001d4:	2a00      	cmp	r2, #0
 80001d6:	d0ed      	beq.n	80001b4 <d_make_comp+0x64>
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d0eb      	beq.n	80001b4 <d_make_comp+0x64>
 80001dc:	6944      	ldr	r4, [r0, #20]
 80001de:	6985      	ldr	r5, [r0, #24]
 80001e0:	42ac      	cmp	r4, r5
 80001e2:	dae7      	bge.n	80001b4 <d_make_comp+0x64>
 80001e4:	e7e9      	b.n	80001ba <d_make_comp+0x6a>
 80001e6:	bf00      	nop

080001e8 <d_cv_qualifiers>:
 80001e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001ec:	68c3      	ldr	r3, [r0, #12]
 80001ee:	f1b2 0a00 	subs.w	sl, r2, #0
 80001f2:	4604      	mov	r4, r0
 80001f4:	460e      	mov	r6, r1
 80001f6:	781a      	ldrb	r2, [r3, #0]
 80001f8:	bf15      	itete	ne
 80001fa:	f04f 091e 	movne.w	r9, #30
 80001fe:	f04f 091b 	moveq.w	r9, #27
 8000202:	f04f 081d 	movne.w	r8, #29
 8000206:	f04f 081a 	moveq.w	r8, #26
 800020a:	bf14      	ite	ne
 800020c:	271c      	movne	r7, #28
 800020e:	2719      	moveq	r7, #25
 8000210:	460d      	mov	r5, r1
 8000212:	e018      	b.n	8000246 <d_cv_qualifiers+0x5e>
 8000214:	2a56      	cmp	r2, #86	; 0x56
 8000216:	d01f      	beq.n	8000258 <d_cv_qualifiers+0x70>
 8000218:	2a4b      	cmp	r2, #75	; 0x4b
 800021a:	d024      	beq.n	8000266 <d_cv_qualifiers+0x7e>
 800021c:	2a44      	cmp	r2, #68	; 0x44
 800021e:	d12d      	bne.n	800027c <d_cv_qualifiers+0x94>
 8000220:	785a      	ldrb	r2, [r3, #1]
 8000222:	2a78      	cmp	r2, #120	; 0x78
 8000224:	d127      	bne.n	8000276 <d_cv_qualifiers+0x8e>
 8000226:	214c      	movs	r1, #76	; 0x4c
 8000228:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800022a:	3302      	adds	r3, #2
 800022c:	3211      	adds	r2, #17
 800022e:	60e3      	str	r3, [r4, #12]
 8000230:	6322      	str	r2, [r4, #48]	; 0x30
 8000232:	2300      	movs	r3, #0
 8000234:	4620      	mov	r0, r4
 8000236:	461a      	mov	r2, r3
 8000238:	f7ff ff8a 	bl	8000150 <d_make_comp>
 800023c:	6028      	str	r0, [r5, #0]
 800023e:	b1c8      	cbz	r0, 8000274 <d_cv_qualifiers+0x8c>
 8000240:	68e3      	ldr	r3, [r4, #12]
 8000242:	1d05      	adds	r5, r0, #4
 8000244:	781a      	ldrb	r2, [r3, #0]
 8000246:	2a72      	cmp	r2, #114	; 0x72
 8000248:	d1e4      	bne.n	8000214 <d_cv_qualifiers+0x2c>
 800024a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800024c:	3301      	adds	r3, #1
 800024e:	3209      	adds	r2, #9
 8000250:	60e3      	str	r3, [r4, #12]
 8000252:	6322      	str	r2, [r4, #48]	; 0x30
 8000254:	4639      	mov	r1, r7
 8000256:	e7ec      	b.n	8000232 <d_cv_qualifiers+0x4a>
 8000258:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800025a:	3301      	adds	r3, #1
 800025c:	3209      	adds	r2, #9
 800025e:	60e3      	str	r3, [r4, #12]
 8000260:	6322      	str	r2, [r4, #48]	; 0x30
 8000262:	4641      	mov	r1, r8
 8000264:	e7e5      	b.n	8000232 <d_cv_qualifiers+0x4a>
 8000266:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000268:	3301      	adds	r3, #1
 800026a:	3206      	adds	r2, #6
 800026c:	60e3      	str	r3, [r4, #12]
 800026e:	6322      	str	r2, [r4, #48]	; 0x30
 8000270:	4649      	mov	r1, r9
 8000272:	e7de      	b.n	8000232 <d_cv_qualifiers+0x4a>
 8000274:	4605      	mov	r5, r0
 8000276:	4628      	mov	r0, r5
 8000278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800027c:	f1ba 0f00 	cmp.w	sl, #0
 8000280:	d1f9      	bne.n	8000276 <d_cv_qualifiers+0x8e>
 8000282:	2a46      	cmp	r2, #70	; 0x46
 8000284:	d1f7      	bne.n	8000276 <d_cv_qualifiers+0x8e>
 8000286:	42b5      	cmp	r5, r6
 8000288:	d0f5      	beq.n	8000276 <d_cv_qualifiers+0x8e>
 800028a:	201d      	movs	r0, #29
 800028c:	211e      	movs	r1, #30
 800028e:	221c      	movs	r2, #28
 8000290:	e007      	b.n	80002a2 <d_cv_qualifiers+0xba>
 8000292:	2b1b      	cmp	r3, #27
 8000294:	d00b      	beq.n	80002ae <d_cv_qualifiers+0xc6>
 8000296:	2b19      	cmp	r3, #25
 8000298:	d100      	bne.n	800029c <d_cv_qualifiers+0xb4>
 800029a:	7032      	strb	r2, [r6, #0]
 800029c:	3604      	adds	r6, #4
 800029e:	42b5      	cmp	r5, r6
 80002a0:	d0e9      	beq.n	8000276 <d_cv_qualifiers+0x8e>
 80002a2:	6836      	ldr	r6, [r6, #0]
 80002a4:	7833      	ldrb	r3, [r6, #0]
 80002a6:	2b1a      	cmp	r3, #26
 80002a8:	d1f3      	bne.n	8000292 <d_cv_qualifiers+0xaa>
 80002aa:	7030      	strb	r0, [r6, #0]
 80002ac:	e7f6      	b.n	800029c <d_cv_qualifiers+0xb4>
 80002ae:	7031      	strb	r1, [r6, #0]
 80002b0:	e7f4      	b.n	800029c <d_cv_qualifiers+0xb4>
 80002b2:	bf00      	nop

080002b4 <d_ref_qualifier>:
 80002b4:	b410      	push	{r4}
 80002b6:	68c3      	ldr	r3, [r0, #12]
 80002b8:	460a      	mov	r2, r1
 80002ba:	781c      	ldrb	r4, [r3, #0]
 80002bc:	2c52      	cmp	r4, #82	; 0x52
 80002be:	d00d      	beq.n	80002dc <d_ref_qualifier+0x28>
 80002c0:	2c4f      	cmp	r4, #79	; 0x4f
 80002c2:	d002      	beq.n	80002ca <d_ref_qualifier+0x16>
 80002c4:	4608      	mov	r0, r1
 80002c6:	bc10      	pop	{r4}
 80002c8:	4770      	bx	lr
 80002ca:	2120      	movs	r1, #32
 80002cc:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80002ce:	3403      	adds	r4, #3
 80002d0:	6304      	str	r4, [r0, #48]	; 0x30
 80002d2:	3301      	adds	r3, #1
 80002d4:	60c3      	str	r3, [r0, #12]
 80002d6:	bc10      	pop	{r4}
 80002d8:	2300      	movs	r3, #0
 80002da:	e739      	b.n	8000150 <d_make_comp>
 80002dc:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80002de:	211f      	movs	r1, #31
 80002e0:	3402      	adds	r4, #2
 80002e2:	6304      	str	r4, [r0, #48]	; 0x30
 80002e4:	e7f5      	b.n	80002d2 <d_ref_qualifier+0x1e>
 80002e6:	bf00      	nop

080002e8 <d_count_templates_scopes>:
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	d04d      	beq.n	8000388 <d_count_templates_scopes+0xa0>
 80002ec:	b570      	push	{r4, r5, r6, lr}
 80002ee:	4605      	mov	r5, r0
 80002f0:	460e      	mov	r6, r1
 80002f2:	4614      	mov	r4, r2
 80002f4:	7823      	ldrb	r3, [r4, #0]
 80002f6:	3b01      	subs	r3, #1
 80002f8:	2b4c      	cmp	r3, #76	; 0x4c
 80002fa:	d82b      	bhi.n	8000354 <d_count_templates_scopes+0x6c>
 80002fc:	e8df f003 	tbb	[pc, r3]
 8000300:	3f363636 	.word	0x3f363636
 8000304:	27272a2a 	.word	0x27272a2a
 8000308:	36363636 	.word	0x36363636
 800030c:	36363636 	.word	0x36363636
 8000310:	36363636 	.word	0x36363636
 8000314:	2a363636 	.word	0x2a363636
 8000318:	36363636 	.word	0x36363636
 800031c:	36363636 	.word	0x36363636
 8000320:	2f2f3636 	.word	0x2f2f3636
 8000324:	362a3636 	.word	0x362a3636
 8000328:	2b363636 	.word	0x2b363636
 800032c:	36363636 	.word	0x36363636
 8000330:	3636272a 	.word	0x3636272a
 8000334:	36363636 	.word	0x36363636
 8000338:	36363636 	.word	0x36363636
 800033c:	2a363636 	.word	0x2a363636
 8000340:	2b2b362a 	.word	0x2b2b362a
 8000344:	362a2b2b 	.word	0x362a2b2b
 8000348:	36363636 	.word	0x36363636
 800034c:	36          	.byte	0x36
 800034d:	00          	.byte	0x00
 800034e:	68a4      	ldr	r4, [r4, #8]
 8000350:	2c00      	cmp	r4, #0
 8000352:	d1cf      	bne.n	80002f4 <d_count_templates_scopes+0xc>
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	6864      	ldr	r4, [r4, #4]
 8000358:	2c00      	cmp	r4, #0
 800035a:	d1cb      	bne.n	80002f4 <d_count_templates_scopes+0xc>
 800035c:	e7fa      	b.n	8000354 <d_count_templates_scopes+0x6c>
 800035e:	6862      	ldr	r2, [r4, #4]
 8000360:	7813      	ldrb	r3, [r2, #0]
 8000362:	2b05      	cmp	r3, #5
 8000364:	d103      	bne.n	800036e <d_count_templates_scopes+0x86>
 8000366:	6833      	ldr	r3, [r6, #0]
 8000368:	3301      	adds	r3, #1
 800036a:	6033      	str	r3, [r6, #0]
 800036c:	6862      	ldr	r2, [r4, #4]
 800036e:	4631      	mov	r1, r6
 8000370:	4628      	mov	r0, r5
 8000372:	f7ff ffb9 	bl	80002e8 <d_count_templates_scopes>
 8000376:	68a4      	ldr	r4, [r4, #8]
 8000378:	2c00      	cmp	r4, #0
 800037a:	d1bb      	bne.n	80002f4 <d_count_templates_scopes+0xc>
 800037c:	e7ea      	b.n	8000354 <d_count_templates_scopes+0x6c>
 800037e:	682b      	ldr	r3, [r5, #0]
 8000380:	3301      	adds	r3, #1
 8000382:	602b      	str	r3, [r5, #0]
 8000384:	6862      	ldr	r2, [r4, #4]
 8000386:	e7f2      	b.n	800036e <d_count_templates_scopes+0x86>
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop

0800038c <d_append_buffer>:
 800038c:	b37a      	cbz	r2, 80003ee <d_append_buffer+0x62>
 800038e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000392:	460d      	mov	r5, r1
 8000394:	4604      	mov	r4, r0
 8000396:	f04f 0800 	mov.w	r8, #0
 800039a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800039e:	18af      	adds	r7, r5, r2
 80003a0:	e009      	b.n	80003b6 <d_append_buffer+0x2a>
 80003a2:	460b      	mov	r3, r1
 80003a4:	42bd      	cmp	r5, r7
 80003a6:	f101 0101 	add.w	r1, r1, #1
 80003aa:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80003ae:	54e6      	strb	r6, [r4, r3]
 80003b0:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80003b4:	d019      	beq.n	80003ea <d_append_buffer+0x5e>
 80003b6:	29ff      	cmp	r1, #255	; 0xff
 80003b8:	f815 6b01 	ldrb.w	r6, [r5], #1
 80003bc:	d1f1      	bne.n	80003a2 <d_append_buffer+0x16>
 80003be:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80003c2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80003c6:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80003ca:	4620      	mov	r0, r4
 80003cc:	4798      	blx	r3
 80003ce:	2101      	movs	r1, #1
 80003d0:	2300      	movs	r3, #0
 80003d2:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80003d6:	42bd      	cmp	r5, r7
 80003d8:	440a      	add	r2, r1
 80003da:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80003de:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80003e2:	54e6      	strb	r6, [r4, r3]
 80003e4:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80003e8:	d1e5      	bne.n	80003b6 <d_append_buffer+0x2a>
 80003ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80003ee:	4770      	bx	lr

080003f0 <d_number.isra.0>:
 80003f0:	b470      	push	{r4, r5, r6}
 80003f2:	6802      	ldr	r2, [r0, #0]
 80003f4:	7811      	ldrb	r1, [r2, #0]
 80003f6:	296e      	cmp	r1, #110	; 0x6e
 80003f8:	d018      	beq.n	800042c <d_number.isra.0+0x3c>
 80003fa:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80003fe:	2b09      	cmp	r3, #9
 8000400:	d81e      	bhi.n	8000440 <d_number.isra.0+0x50>
 8000402:	2600      	movs	r6, #0
 8000404:	2300      	movs	r3, #0
 8000406:	3201      	adds	r2, #1
 8000408:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800040c:	6002      	str	r2, [r0, #0]
 800040e:	eb01 0443 	add.w	r4, r1, r3, lsl #1
 8000412:	7811      	ldrb	r1, [r2, #0]
 8000414:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8000418:	f1a1 0530 	sub.w	r5, r1, #48	; 0x30
 800041c:	2d09      	cmp	r5, #9
 800041e:	d9f2      	bls.n	8000406 <d_number.isra.0+0x16>
 8000420:	b10e      	cbz	r6, 8000426 <d_number.isra.0+0x36>
 8000422:	f1c4 0330 	rsb	r3, r4, #48	; 0x30
 8000426:	4618      	mov	r0, r3
 8000428:	bc70      	pop	{r4, r5, r6}
 800042a:	4770      	bx	lr
 800042c:	1c53      	adds	r3, r2, #1
 800042e:	6003      	str	r3, [r0, #0]
 8000430:	7851      	ldrb	r1, [r2, #1]
 8000432:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8000436:	2a09      	cmp	r2, #9
 8000438:	d802      	bhi.n	8000440 <d_number.isra.0+0x50>
 800043a:	461a      	mov	r2, r3
 800043c:	2601      	movs	r6, #1
 800043e:	e7e1      	b.n	8000404 <d_number.isra.0+0x14>
 8000440:	2300      	movs	r3, #0
 8000442:	e7f0      	b.n	8000426 <d_number.isra.0+0x36>

08000444 <d_number_component>:
 8000444:	6943      	ldr	r3, [r0, #20]
 8000446:	6982      	ldr	r2, [r0, #24]
 8000448:	b510      	push	{r4, lr}
 800044a:	4293      	cmp	r3, r2
 800044c:	da0f      	bge.n	800046e <d_number_component+0x2a>
 800044e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8000452:	6901      	ldr	r1, [r0, #16]
 8000454:	0092      	lsls	r2, r2, #2
 8000456:	3301      	adds	r3, #1
 8000458:	188c      	adds	r4, r1, r2
 800045a:	6143      	str	r3, [r0, #20]
 800045c:	d005      	beq.n	800046a <d_number_component+0x26>
 800045e:	2341      	movs	r3, #65	; 0x41
 8000460:	300c      	adds	r0, #12
 8000462:	548b      	strb	r3, [r1, r2]
 8000464:	f7ff ffc4 	bl	80003f0 <d_number.isra.0>
 8000468:	6060      	str	r0, [r4, #4]
 800046a:	4620      	mov	r0, r4
 800046c:	bd10      	pop	{r4, pc}
 800046e:	2400      	movs	r4, #0
 8000470:	4620      	mov	r0, r4
 8000472:	bd10      	pop	{r4, pc}

08000474 <d_compact_number>:
 8000474:	b510      	push	{r4, lr}
 8000476:	68c3      	ldr	r3, [r0, #12]
 8000478:	4604      	mov	r4, r0
 800047a:	781a      	ldrb	r2, [r3, #0]
 800047c:	2a5f      	cmp	r2, #95	; 0x5f
 800047e:	d00d      	beq.n	800049c <d_compact_number+0x28>
 8000480:	2a6e      	cmp	r2, #110	; 0x6e
 8000482:	d00f      	beq.n	80004a4 <d_compact_number+0x30>
 8000484:	300c      	adds	r0, #12
 8000486:	f7ff ffb3 	bl	80003f0 <d_number.isra.0>
 800048a:	3001      	adds	r0, #1
 800048c:	d40a      	bmi.n	80004a4 <d_compact_number+0x30>
 800048e:	68e3      	ldr	r3, [r4, #12]
 8000490:	781a      	ldrb	r2, [r3, #0]
 8000492:	2a5f      	cmp	r2, #95	; 0x5f
 8000494:	d106      	bne.n	80004a4 <d_compact_number+0x30>
 8000496:	3301      	adds	r3, #1
 8000498:	60e3      	str	r3, [r4, #12]
 800049a:	bd10      	pop	{r4, pc}
 800049c:	3301      	adds	r3, #1
 800049e:	2000      	movs	r0, #0
 80004a0:	60e3      	str	r3, [r4, #12]
 80004a2:	bd10      	pop	{r4, pc}
 80004a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80004a8:	bd10      	pop	{r4, pc}
 80004aa:	bf00      	nop

080004ac <d_template_param>:
 80004ac:	b538      	push	{r3, r4, r5, lr}
 80004ae:	68c3      	ldr	r3, [r0, #12]
 80004b0:	781a      	ldrb	r2, [r3, #0]
 80004b2:	2a54      	cmp	r2, #84	; 0x54
 80004b4:	d001      	beq.n	80004ba <d_template_param+0xe>
 80004b6:	2000      	movs	r0, #0
 80004b8:	bd38      	pop	{r3, r4, r5, pc}
 80004ba:	3301      	adds	r3, #1
 80004bc:	60c3      	str	r3, [r0, #12]
 80004be:	4604      	mov	r4, r0
 80004c0:	f7ff ffd8 	bl	8000474 <d_compact_number>
 80004c4:	1e05      	subs	r5, r0, #0
 80004c6:	dbf6      	blt.n	80004b6 <d_template_param+0xa>
 80004c8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80004ca:	6963      	ldr	r3, [r4, #20]
 80004cc:	69a1      	ldr	r1, [r4, #24]
 80004ce:	3201      	adds	r2, #1
 80004d0:	428b      	cmp	r3, r1
 80004d2:	62a2      	str	r2, [r4, #40]	; 0x28
 80004d4:	daef      	bge.n	80004b6 <d_template_param+0xa>
 80004d6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80004da:	6921      	ldr	r1, [r4, #16]
 80004dc:	0092      	lsls	r2, r2, #2
 80004de:	3301      	adds	r3, #1
 80004e0:	1888      	adds	r0, r1, r2
 80004e2:	6163      	str	r3, [r4, #20]
 80004e4:	d002      	beq.n	80004ec <d_template_param+0x40>
 80004e6:	2305      	movs	r3, #5
 80004e8:	548b      	strb	r3, [r1, r2]
 80004ea:	6045      	str	r5, [r0, #4]
 80004ec:	bd38      	pop	{r3, r4, r5, pc}
 80004ee:	bf00      	nop

080004f0 <d_source_name>:
 80004f0:	b570      	push	{r4, r5, r6, lr}
 80004f2:	4604      	mov	r4, r0
 80004f4:	300c      	adds	r0, #12
 80004f6:	f7ff ff7b 	bl	80003f0 <d_number.isra.0>
 80004fa:	1e06      	subs	r6, r0, #0
 80004fc:	dd4d      	ble.n	800059a <d_source_name+0xaa>
 80004fe:	68e5      	ldr	r5, [r4, #12]
 8000500:	6863      	ldr	r3, [r4, #4]
 8000502:	1b5b      	subs	r3, r3, r5
 8000504:	429e      	cmp	r6, r3
 8000506:	dc2b      	bgt.n	8000560 <d_source_name+0x70>
 8000508:	68a2      	ldr	r2, [r4, #8]
 800050a:	19ab      	adds	r3, r5, r6
 800050c:	0752      	lsls	r2, r2, #29
 800050e:	60e3      	str	r3, [r4, #12]
 8000510:	d504      	bpl.n	800051c <d_source_name+0x2c>
 8000512:	5daa      	ldrb	r2, [r5, r6]
 8000514:	2a24      	cmp	r2, #36	; 0x24
 8000516:	bf04      	itt	eq
 8000518:	3301      	addeq	r3, #1
 800051a:	60e3      	streq	r3, [r4, #12]
 800051c:	2e09      	cmp	r6, #9
 800051e:	dd0c      	ble.n	800053a <d_source_name+0x4a>
 8000520:	2208      	movs	r2, #8
 8000522:	491f      	ldr	r1, [pc, #124]	; (80005a0 <d_source_name+0xb0>)
 8000524:	4628      	mov	r0, r5
 8000526:	f00e f849 	bl	800e5bc <memcmp>
 800052a:	b930      	cbnz	r0, 800053a <d_source_name+0x4a>
 800052c:	7a2b      	ldrb	r3, [r5, #8]
 800052e:	2b2e      	cmp	r3, #46	; 0x2e
 8000530:	d019      	beq.n	8000566 <d_source_name+0x76>
 8000532:	2b5f      	cmp	r3, #95	; 0x5f
 8000534:	d017      	beq.n	8000566 <d_source_name+0x76>
 8000536:	2b24      	cmp	r3, #36	; 0x24
 8000538:	d015      	beq.n	8000566 <d_source_name+0x76>
 800053a:	6963      	ldr	r3, [r4, #20]
 800053c:	69a2      	ldr	r2, [r4, #24]
 800053e:	4293      	cmp	r3, r2
 8000540:	da0e      	bge.n	8000560 <d_source_name+0x70>
 8000542:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8000546:	6921      	ldr	r1, [r4, #16]
 8000548:	0092      	lsls	r2, r2, #2
 800054a:	3301      	adds	r3, #1
 800054c:	1888      	adds	r0, r1, r2
 800054e:	6163      	str	r3, [r4, #20]
 8000550:	d006      	beq.n	8000560 <d_source_name+0x70>
 8000552:	b12d      	cbz	r5, 8000560 <d_source_name+0x70>
 8000554:	2300      	movs	r3, #0
 8000556:	548b      	strb	r3, [r1, r2]
 8000558:	6045      	str	r5, [r0, #4]
 800055a:	6086      	str	r6, [r0, #8]
 800055c:	62e0      	str	r0, [r4, #44]	; 0x2c
 800055e:	bd70      	pop	{r4, r5, r6, pc}
 8000560:	2000      	movs	r0, #0
 8000562:	62e0      	str	r0, [r4, #44]	; 0x2c
 8000564:	bd70      	pop	{r4, r5, r6, pc}
 8000566:	7a6b      	ldrb	r3, [r5, #9]
 8000568:	2b4e      	cmp	r3, #78	; 0x4e
 800056a:	d1e6      	bne.n	800053a <d_source_name+0x4a>
 800056c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800056e:	6962      	ldr	r2, [r4, #20]
 8000570:	69a1      	ldr	r1, [r4, #24]
 8000572:	3316      	adds	r3, #22
 8000574:	1b9e      	subs	r6, r3, r6
 8000576:	428a      	cmp	r2, r1
 8000578:	6326      	str	r6, [r4, #48]	; 0x30
 800057a:	daf1      	bge.n	8000560 <d_source_name+0x70>
 800057c:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8000580:	6921      	ldr	r1, [r4, #16]
 8000582:	009b      	lsls	r3, r3, #2
 8000584:	3201      	adds	r2, #1
 8000586:	18c8      	adds	r0, r1, r3
 8000588:	6162      	str	r2, [r4, #20]
 800058a:	d0ea      	beq.n	8000562 <d_source_name+0x72>
 800058c:	2600      	movs	r6, #0
 800058e:	2515      	movs	r5, #21
 8000590:	4a04      	ldr	r2, [pc, #16]	; (80005a4 <d_source_name+0xb4>)
 8000592:	54ce      	strb	r6, [r1, r3]
 8000594:	6085      	str	r5, [r0, #8]
 8000596:	6042      	str	r2, [r0, #4]
 8000598:	e7e3      	b.n	8000562 <d_source_name+0x72>
 800059a:	2000      	movs	r0, #0
 800059c:	bd70      	pop	{r4, r5, r6, pc}
 800059e:	bf00      	nop
 80005a0:	08012840 	.word	0x08012840
 80005a4:	0801284c 	.word	0x0801284c

080005a8 <d_abi_tags>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	68c3      	ldr	r3, [r0, #12]
 80005ac:	4604      	mov	r4, r0
 80005ae:	781a      	ldrb	r2, [r3, #0]
 80005b0:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
 80005b2:	2a42      	cmp	r2, #66	; 0x42
 80005b4:	460d      	mov	r5, r1
 80005b6:	d10f      	bne.n	80005d8 <d_abi_tags+0x30>
 80005b8:	3301      	adds	r3, #1
 80005ba:	60e3      	str	r3, [r4, #12]
 80005bc:	4620      	mov	r0, r4
 80005be:	f7ff ff97 	bl	80004f0 <d_source_name>
 80005c2:	462a      	mov	r2, r5
 80005c4:	4603      	mov	r3, r0
 80005c6:	214b      	movs	r1, #75	; 0x4b
 80005c8:	4620      	mov	r0, r4
 80005ca:	f7ff fdc1 	bl	8000150 <d_make_comp>
 80005ce:	68e3      	ldr	r3, [r4, #12]
 80005d0:	4605      	mov	r5, r0
 80005d2:	781a      	ldrb	r2, [r3, #0]
 80005d4:	2a42      	cmp	r2, #66	; 0x42
 80005d6:	d0ef      	beq.n	80005b8 <d_abi_tags+0x10>
 80005d8:	62e6      	str	r6, [r4, #44]	; 0x2c
 80005da:	4628      	mov	r0, r5
 80005dc:	bd70      	pop	{r4, r5, r6, pc}
 80005de:	bf00      	nop

080005e0 <d_substitution>:
 80005e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80005e4:	4605      	mov	r5, r0
 80005e6:	68c0      	ldr	r0, [r0, #12]
 80005e8:	7803      	ldrb	r3, [r0, #0]
 80005ea:	2b53      	cmp	r3, #83	; 0x53
 80005ec:	d002      	beq.n	80005f4 <d_substitution+0x14>
 80005ee:	2000      	movs	r0, #0
 80005f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80005f4:	1c43      	adds	r3, r0, #1
 80005f6:	60eb      	str	r3, [r5, #12]
 80005f8:	7842      	ldrb	r2, [r0, #1]
 80005fa:	b1a2      	cbz	r2, 8000626 <d_substitution+0x46>
 80005fc:	1c83      	adds	r3, r0, #2
 80005fe:	60eb      	str	r3, [r5, #12]
 8000600:	7842      	ldrb	r2, [r0, #1]
 8000602:	2a5f      	cmp	r2, #95	; 0x5f
 8000604:	d15a      	bne.n	80006bc <d_substitution+0xdc>
 8000606:	2300      	movs	r3, #0
 8000608:	6a2a      	ldr	r2, [r5, #32]
 800060a:	4293      	cmp	r3, r2
 800060c:	d2ef      	bcs.n	80005ee <d_substitution+0xe>
 800060e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8000610:	69e9      	ldr	r1, [r5, #28]
 8000612:	3201      	adds	r2, #1
 8000614:	62aa      	str	r2, [r5, #40]	; 0x28
 8000616:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 800061a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800061e:	f1a2 0341 	sub.w	r3, r2, #65	; 0x41
 8000622:	2b19      	cmp	r3, #25
 8000624:	d94f      	bls.n	80006c6 <d_substitution+0xe6>
 8000626:	68ab      	ldr	r3, [r5, #8]
 8000628:	f003 0308 	and.w	r3, r3, #8
 800062c:	2b00      	cmp	r3, #0
 800062e:	bf14      	ite	ne
 8000630:	2401      	movne	r4, #1
 8000632:	2400      	moveq	r4, #0
 8000634:	d101      	bne.n	800063a <d_substitution+0x5a>
 8000636:	2900      	cmp	r1, #0
 8000638:	d169      	bne.n	800070e <d_substitution+0x12e>
 800063a:	4b46      	ldr	r3, [pc, #280]	; (8000754 <d_substitution+0x174>)
 800063c:	2174      	movs	r1, #116	; 0x74
 800063e:	f103 00c4 	add.w	r0, r3, #196	; 0xc4
 8000642:	e003      	b.n	800064c <d_substitution+0x6c>
 8000644:	331c      	adds	r3, #28
 8000646:	4283      	cmp	r3, r0
 8000648:	d2d1      	bcs.n	80005ee <d_substitution+0xe>
 800064a:	7819      	ldrb	r1, [r3, #0]
 800064c:	428a      	cmp	r2, r1
 800064e:	d1f9      	bne.n	8000644 <d_substitution+0x64>
 8000650:	695e      	ldr	r6, [r3, #20]
 8000652:	2e00      	cmp	r6, #0
 8000654:	d07b      	beq.n	800074e <d_substitution+0x16e>
 8000656:	696a      	ldr	r2, [r5, #20]
 8000658:	69a9      	ldr	r1, [r5, #24]
 800065a:	428a      	cmp	r2, r1
 800065c:	da63      	bge.n	8000726 <d_substitution+0x146>
 800065e:	eb02 0742 	add.w	r7, r2, r2, lsl #1
 8000662:	f8d5 e010 	ldr.w	lr, [r5, #16]
 8000666:	00bf      	lsls	r7, r7, #2
 8000668:	3201      	adds	r2, #1
 800066a:	eb1e 0007 	adds.w	r0, lr, r7
 800066e:	f8d3 8018 	ldr.w	r8, [r3, #24]
 8000672:	616a      	str	r2, [r5, #20]
 8000674:	d006      	beq.n	8000684 <d_substitution+0xa4>
 8000676:	f04f 0c18 	mov.w	ip, #24
 800067a:	f80e c007 	strb.w	ip, [lr, r7]
 800067e:	6046      	str	r6, [r0, #4]
 8000680:	f8c0 8008 	str.w	r8, [r0, #8]
 8000684:	62e8      	str	r0, [r5, #44]	; 0x2c
 8000686:	2c00      	cmp	r4, #0
 8000688:	d04a      	beq.n	8000720 <d_substitution+0x140>
 800068a:	68de      	ldr	r6, [r3, #12]
 800068c:	691c      	ldr	r4, [r3, #16]
 800068e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000690:	4291      	cmp	r1, r2
 8000692:	4423      	add	r3, r4
 8000694:	632b      	str	r3, [r5, #48]	; 0x30
 8000696:	dd41      	ble.n	800071c <d_substitution+0x13c>
 8000698:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800069c:	6929      	ldr	r1, [r5, #16]
 800069e:	009b      	lsls	r3, r3, #2
 80006a0:	3201      	adds	r2, #1
 80006a2:	18c8      	adds	r0, r1, r3
 80006a4:	616a      	str	r2, [r5, #20]
 80006a6:	d003      	beq.n	80006b0 <d_substitution+0xd0>
 80006a8:	2218      	movs	r2, #24
 80006aa:	54ca      	strb	r2, [r1, r3]
 80006ac:	6046      	str	r6, [r0, #4]
 80006ae:	6084      	str	r4, [r0, #8]
 80006b0:	68eb      	ldr	r3, [r5, #12]
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	2b42      	cmp	r3, #66	; 0x42
 80006b6:	d038      	beq.n	800072a <d_substitution+0x14a>
 80006b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80006bc:	f1a2 0430 	sub.w	r4, r2, #48	; 0x30
 80006c0:	b2e3      	uxtb	r3, r4
 80006c2:	2b09      	cmp	r3, #9
 80006c4:	d8ab      	bhi.n	800061e <d_substitution+0x3e>
 80006c6:	2100      	movs	r1, #0
 80006c8:	e00d      	b.n	80006e6 <d_substitution+0x106>
 80006ca:	3b30      	subs	r3, #48	; 0x30
 80006cc:	4299      	cmp	r1, r3
 80006ce:	d88e      	bhi.n	80005ee <d_substitution+0xe>
 80006d0:	68e9      	ldr	r1, [r5, #12]
 80006d2:	780a      	ldrb	r2, [r1, #0]
 80006d4:	1c48      	adds	r0, r1, #1
 80006d6:	b11a      	cbz	r2, 80006e0 <d_substitution+0x100>
 80006d8:	60e8      	str	r0, [r5, #12]
 80006da:	780a      	ldrb	r2, [r1, #0]
 80006dc:	2a5f      	cmp	r2, #95	; 0x5f
 80006de:	d014      	beq.n	800070a <d_substitution+0x12a>
 80006e0:	4619      	mov	r1, r3
 80006e2:	f1a2 0430 	sub.w	r4, r2, #48	; 0x30
 80006e6:	b2e4      	uxtb	r4, r4
 80006e8:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80006ec:	2c09      	cmp	r4, #9
 80006ee:	f1a2 0041 	sub.w	r0, r2, #65	; 0x41
 80006f2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80006f6:	d9e8      	bls.n	80006ca <d_substitution+0xea>
 80006f8:	2819      	cmp	r0, #25
 80006fa:	f63f af78 	bhi.w	80005ee <d_substitution+0xe>
 80006fe:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8000702:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000706:	3b37      	subs	r3, #55	; 0x37
 8000708:	e7e0      	b.n	80006cc <d_substitution+0xec>
 800070a:	3301      	adds	r3, #1
 800070c:	e77c      	b.n	8000608 <d_substitution+0x28>
 800070e:	68eb      	ldr	r3, [r5, #12]
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	3b43      	subs	r3, #67	; 0x43
 8000714:	2b01      	cmp	r3, #1
 8000716:	bf98      	it	ls
 8000718:	2401      	movls	r4, #1
 800071a:	e78e      	b.n	800063a <d_substitution+0x5a>
 800071c:	2000      	movs	r0, #0
 800071e:	e7c7      	b.n	80006b0 <d_substitution+0xd0>
 8000720:	685e      	ldr	r6, [r3, #4]
 8000722:	689c      	ldr	r4, [r3, #8]
 8000724:	e7b3      	b.n	800068e <d_substitution+0xae>
 8000726:	2000      	movs	r0, #0
 8000728:	e7ac      	b.n	8000684 <d_substitution+0xa4>
 800072a:	4601      	mov	r1, r0
 800072c:	4628      	mov	r0, r5
 800072e:	f7ff ff3b 	bl	80005a8 <d_abi_tags>
 8000732:	2800      	cmp	r0, #0
 8000734:	f43f af5b 	beq.w	80005ee <d_substitution+0xe>
 8000738:	6a2b      	ldr	r3, [r5, #32]
 800073a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800073c:	4293      	cmp	r3, r2
 800073e:	dabb      	bge.n	80006b8 <d_substitution+0xd8>
 8000740:	69e9      	ldr	r1, [r5, #28]
 8000742:	1c5a      	adds	r2, r3, #1
 8000744:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8000748:	622a      	str	r2, [r5, #32]
 800074a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800074e:	69a9      	ldr	r1, [r5, #24]
 8000750:	696a      	ldr	r2, [r5, #20]
 8000752:	e798      	b.n	8000686 <d_substitution+0xa6>
 8000754:	08011e18 	.word	0x08011e18

08000758 <d_call_offset>:
 8000758:	b538      	push	{r3, r4, r5, lr}
 800075a:	4604      	mov	r4, r0
 800075c:	b929      	cbnz	r1, 800076a <d_call_offset+0x12>
 800075e:	68c3      	ldr	r3, [r0, #12]
 8000760:	781a      	ldrb	r2, [r3, #0]
 8000762:	b132      	cbz	r2, 8000772 <d_call_offset+0x1a>
 8000764:	1c5a      	adds	r2, r3, #1
 8000766:	60c2      	str	r2, [r0, #12]
 8000768:	7819      	ldrb	r1, [r3, #0]
 800076a:	2968      	cmp	r1, #104	; 0x68
 800076c:	d019      	beq.n	80007a2 <d_call_offset+0x4a>
 800076e:	2976      	cmp	r1, #118	; 0x76
 8000770:	d001      	beq.n	8000776 <d_call_offset+0x1e>
 8000772:	2000      	movs	r0, #0
 8000774:	bd38      	pop	{r3, r4, r5, pc}
 8000776:	f104 050c 	add.w	r5, r4, #12
 800077a:	4628      	mov	r0, r5
 800077c:	f7ff fe38 	bl	80003f0 <d_number.isra.0>
 8000780:	68e3      	ldr	r3, [r4, #12]
 8000782:	781a      	ldrb	r2, [r3, #0]
 8000784:	2a5f      	cmp	r2, #95	; 0x5f
 8000786:	d1f4      	bne.n	8000772 <d_call_offset+0x1a>
 8000788:	3301      	adds	r3, #1
 800078a:	60e3      	str	r3, [r4, #12]
 800078c:	4628      	mov	r0, r5
 800078e:	f7ff fe2f 	bl	80003f0 <d_number.isra.0>
 8000792:	68e3      	ldr	r3, [r4, #12]
 8000794:	781a      	ldrb	r2, [r3, #0]
 8000796:	2a5f      	cmp	r2, #95	; 0x5f
 8000798:	d1eb      	bne.n	8000772 <d_call_offset+0x1a>
 800079a:	2001      	movs	r0, #1
 800079c:	4403      	add	r3, r0
 800079e:	60e3      	str	r3, [r4, #12]
 80007a0:	bd38      	pop	{r3, r4, r5, pc}
 80007a2:	f104 000c 	add.w	r0, r4, #12
 80007a6:	f7ff fe23 	bl	80003f0 <d_number.isra.0>
 80007aa:	e7f2      	b.n	8000792 <d_call_offset+0x3a>

080007ac <d_lookup_template_argument.isra.6>:
 80007ac:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 80007b0:	b19b      	cbz	r3, 80007da <d_lookup_template_argument.isra.6+0x2e>
 80007b2:	680a      	ldr	r2, [r1, #0]
 80007b4:	685b      	ldr	r3, [r3, #4]
 80007b6:	2a00      	cmp	r2, #0
 80007b8:	689b      	ldr	r3, [r3, #8]
 80007ba:	db09      	blt.n	80007d0 <d_lookup_template_argument.isra.6+0x24>
 80007bc:	b923      	cbnz	r3, 80007c8 <d_lookup_template_argument.isra.6+0x1c>
 80007be:	e007      	b.n	80007d0 <d_lookup_template_argument.isra.6+0x24>
 80007c0:	b142      	cbz	r2, 80007d4 <d_lookup_template_argument.isra.6+0x28>
 80007c2:	689b      	ldr	r3, [r3, #8]
 80007c4:	3a01      	subs	r2, #1
 80007c6:	b11b      	cbz	r3, 80007d0 <d_lookup_template_argument.isra.6+0x24>
 80007c8:	7819      	ldrb	r1, [r3, #0]
 80007ca:	292f      	cmp	r1, #47	; 0x2f
 80007cc:	d0f8      	beq.n	80007c0 <d_lookup_template_argument.isra.6+0x14>
 80007ce:	2300      	movs	r3, #0
 80007d0:	4618      	mov	r0, r3
 80007d2:	4770      	bx	lr
 80007d4:	685b      	ldr	r3, [r3, #4]
 80007d6:	4618      	mov	r0, r3
 80007d8:	4770      	bx	lr
 80007da:	2201      	movs	r2, #1
 80007dc:	f8c0 2118 	str.w	r2, [r0, #280]	; 0x118
 80007e0:	e7f6      	b.n	80007d0 <d_lookup_template_argument.isra.6+0x24>
 80007e2:	bf00      	nop

080007e4 <d_find_pack>:
 80007e4:	2900      	cmp	r1, #0
 80007e6:	d041      	beq.n	800086c <d_find_pack+0x88>
 80007e8:	b538      	push	{r3, r4, r5, lr}
 80007ea:	4605      	mov	r5, r0
 80007ec:	460c      	mov	r4, r1
 80007ee:	7823      	ldrb	r3, [r4, #0]
 80007f0:	2b4b      	cmp	r3, #75	; 0x4b
 80007f2:	d827      	bhi.n	8000844 <d_find_pack+0x60>
 80007f4:	e8df f003 	tbb	[pc, r3]
 80007f8:	2626262e 	.word	0x2626262e
 80007fc:	2b2e3026 	.word	0x2b2e3026
 8000800:	2626262b 	.word	0x2626262b
 8000804:	26262626 	.word	0x26262626
 8000808:	26262626 	.word	0x26262626
 800080c:	26262626 	.word	0x26262626
 8000810:	2626262e 	.word	0x2626262e
 8000814:	26262626 	.word	0x26262626
 8000818:	26262626 	.word	0x26262626
 800081c:	2e262626 	.word	0x2e262626
 8000820:	26262626 	.word	0x26262626
 8000824:	2626262e 	.word	0x2626262e
 8000828:	262b2e26 	.word	0x262b2e26
 800082c:	26262626 	.word	0x26262626
 8000830:	26262626 	.word	0x26262626
 8000834:	26262626 	.word	0x26262626
 8000838:	26262e2e 	.word	0x26262e2e
 800083c:	2e2e2e26 	.word	0x2e2e2e26
 8000840:	2e2e2626 	.word	0x2e2e2626
 8000844:	6861      	ldr	r1, [r4, #4]
 8000846:	4628      	mov	r0, r5
 8000848:	f7ff ffcc 	bl	80007e4 <d_find_pack>
 800084c:	b918      	cbnz	r0, 8000856 <d_find_pack+0x72>
 800084e:	68a4      	ldr	r4, [r4, #8]
 8000850:	2c00      	cmp	r4, #0
 8000852:	d1cc      	bne.n	80007ee <d_find_pack+0xa>
 8000854:	2000      	movs	r0, #0
 8000856:	bd38      	pop	{r3, r4, r5, pc}
 8000858:	1d21      	adds	r1, r4, #4
 800085a:	4628      	mov	r0, r5
 800085c:	f7ff ffa6 	bl	80007ac <d_lookup_template_argument.isra.6>
 8000860:	2800      	cmp	r0, #0
 8000862:	d0f7      	beq.n	8000854 <d_find_pack+0x70>
 8000864:	7803      	ldrb	r3, [r0, #0]
 8000866:	2b2f      	cmp	r3, #47	; 0x2f
 8000868:	d1f4      	bne.n	8000854 <d_find_pack+0x70>
 800086a:	bd38      	pop	{r3, r4, r5, pc}
 800086c:	2000      	movs	r0, #0
 800086e:	4770      	bx	lr

08000870 <d_growable_string_callback_adapter>:
 8000870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000872:	4615      	mov	r5, r2
 8000874:	6852      	ldr	r2, [r2, #4]
 8000876:	1c4b      	adds	r3, r1, #1
 8000878:	68ac      	ldr	r4, [r5, #8]
 800087a:	4413      	add	r3, r2
 800087c:	42a3      	cmp	r3, r4
 800087e:	b083      	sub	sp, #12
 8000880:	460e      	mov	r6, r1
 8000882:	4607      	mov	r7, r0
 8000884:	d813      	bhi.n	80008ae <d_growable_string_callback_adapter+0x3e>
 8000886:	68ec      	ldr	r4, [r5, #12]
 8000888:	b10c      	cbz	r4, 800088e <d_growable_string_callback_adapter+0x1e>
 800088a:	b003      	add	sp, #12
 800088c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800088e:	e895 0009 	ldmia.w	r5, {r0, r3}
 8000892:	4632      	mov	r2, r6
 8000894:	4639      	mov	r1, r7
 8000896:	4418      	add	r0, r3
 8000898:	f00d fe9f 	bl	800e5da <memcpy>
 800089c:	682b      	ldr	r3, [r5, #0]
 800089e:	686a      	ldr	r2, [r5, #4]
 80008a0:	4433      	add	r3, r6
 80008a2:	549c      	strb	r4, [r3, r2]
 80008a4:	686b      	ldr	r3, [r5, #4]
 80008a6:	441e      	add	r6, r3
 80008a8:	606e      	str	r6, [r5, #4]
 80008aa:	b003      	add	sp, #12
 80008ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008ae:	68ea      	ldr	r2, [r5, #12]
 80008b0:	2a00      	cmp	r2, #0
 80008b2:	d1ea      	bne.n	800088a <d_growable_string_callback_adapter+0x1a>
 80008b4:	b91c      	cbnz	r4, 80008be <d_growable_string_callback_adapter+0x4e>
 80008b6:	2b02      	cmp	r3, #2
 80008b8:	f04f 0402 	mov.w	r4, #2
 80008bc:	d902      	bls.n	80008c4 <d_growable_string_callback_adapter+0x54>
 80008be:	0064      	lsls	r4, r4, #1
 80008c0:	42a3      	cmp	r3, r4
 80008c2:	d8fc      	bhi.n	80008be <d_growable_string_callback_adapter+0x4e>
 80008c4:	4621      	mov	r1, r4
 80008c6:	6828      	ldr	r0, [r5, #0]
 80008c8:	f00d ff08 	bl	800e6dc <realloc>
 80008cc:	b110      	cbz	r0, 80008d4 <d_growable_string_callback_adapter+0x64>
 80008ce:	6028      	str	r0, [r5, #0]
 80008d0:	60ac      	str	r4, [r5, #8]
 80008d2:	e7d8      	b.n	8000886 <d_growable_string_callback_adapter+0x16>
 80008d4:	9001      	str	r0, [sp, #4]
 80008d6:	6828      	ldr	r0, [r5, #0]
 80008d8:	f00d fc3c 	bl	800e154 <free>
 80008dc:	2201      	movs	r2, #1
 80008de:	9b01      	ldr	r3, [sp, #4]
 80008e0:	60ea      	str	r2, [r5, #12]
 80008e2:	602b      	str	r3, [r5, #0]
 80008e4:	606b      	str	r3, [r5, #4]
 80008e6:	60ab      	str	r3, [r5, #8]
 80008e8:	e7cf      	b.n	800088a <d_growable_string_callback_adapter+0x1a>
 80008ea:	bf00      	nop

080008ec <d_append_num>:
 80008ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80008f0:	b088      	sub	sp, #32
 80008f2:	460a      	mov	r2, r1
 80008f4:	4604      	mov	r4, r0
 80008f6:	491b      	ldr	r1, [pc, #108]	; (8000964 <d_append_num+0x78>)
 80008f8:	a801      	add	r0, sp, #4
 80008fa:	f00e f8cd 	bl	800ea98 <sprintf>
 80008fe:	a801      	add	r0, sp, #4
 8000900:	f005 ff7c 	bl	80067fc <strlen>
 8000904:	b350      	cbz	r0, 800095c <d_append_num+0x70>
 8000906:	ad01      	add	r5, sp, #4
 8000908:	f04f 0800 	mov.w	r8, #0
 800090c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8000910:	182f      	adds	r7, r5, r0
 8000912:	e009      	b.n	8000928 <d_append_num+0x3c>
 8000914:	460b      	mov	r3, r1
 8000916:	42bd      	cmp	r5, r7
 8000918:	f101 0101 	add.w	r1, r1, #1
 800091c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000920:	54e6      	strb	r6, [r4, r3]
 8000922:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8000926:	d019      	beq.n	800095c <d_append_num+0x70>
 8000928:	29ff      	cmp	r1, #255	; 0xff
 800092a:	f815 6b01 	ldrb.w	r6, [r5], #1
 800092e:	d1f1      	bne.n	8000914 <d_append_num+0x28>
 8000930:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8000934:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8000938:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800093c:	4620      	mov	r0, r4
 800093e:	4798      	blx	r3
 8000940:	2101      	movs	r1, #1
 8000942:	2300      	movs	r3, #0
 8000944:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8000948:	42bd      	cmp	r5, r7
 800094a:	440a      	add	r2, r1
 800094c:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8000950:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000954:	54e6      	strb	r6, [r4, r3]
 8000956:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800095a:	d1e5      	bne.n	8000928 <d_append_num+0x3c>
 800095c:	b008      	add	sp, #32
 800095e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000962:	bf00      	nop
 8000964:	08012864 	.word	0x08012864

08000968 <d_exprlist>:
 8000968:	2200      	movs	r2, #0
 800096a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800096e:	68c3      	ldr	r3, [r0, #12]
 8000970:	b083      	sub	sp, #12
 8000972:	781d      	ldrb	r5, [r3, #0]
 8000974:	4604      	mov	r4, r0
 8000976:	428d      	cmp	r5, r1
 8000978:	9201      	str	r2, [sp, #4]
 800097a:	f000 81c6 	beq.w	8000d0a <d_exprlist+0x3a2>
 800097e:	4688      	mov	r8, r1
 8000980:	f8df 949c 	ldr.w	r9, [pc, #1180]	; 8000e20 <d_exprlist+0x4b8>
 8000984:	ae01      	add	r6, sp, #4
 8000986:	e023      	b.n	80009d0 <d_exprlist+0x68>
 8000988:	2a66      	cmp	r2, #102	; 0x66
 800098a:	d04c      	beq.n	8000a26 <d_exprlist+0xbe>
 800098c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8000990:	2909      	cmp	r1, #9
 8000992:	f200 8217 	bhi.w	8000dc4 <d_exprlist+0x45c>
 8000996:	4620      	mov	r0, r4
 8000998:	f001 fafe 	bl	8001f98 <d_unqualified_name>
 800099c:	4605      	mov	r5, r0
 800099e:	2800      	cmp	r0, #0
 80009a0:	f000 8170 	beq.w	8000c84 <d_exprlist+0x31c>
 80009a4:	68e3      	ldr	r3, [r4, #12]
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	2b49      	cmp	r3, #73	; 0x49
 80009aa:	f000 8092 	beq.w	8000ad2 <d_exprlist+0x16a>
 80009ae:	6367      	str	r7, [r4, #52]	; 0x34
 80009b0:	462a      	mov	r2, r5
 80009b2:	2300      	movs	r3, #0
 80009b4:	212e      	movs	r1, #46	; 0x2e
 80009b6:	4620      	mov	r0, r4
 80009b8:	f7ff fbca 	bl	8000150 <d_make_comp>
 80009bc:	6030      	str	r0, [r6, #0]
 80009be:	2800      	cmp	r0, #0
 80009c0:	d05b      	beq.n	8000a7a <d_exprlist+0x112>
 80009c2:	68e3      	ldr	r3, [r4, #12]
 80009c4:	f100 0608 	add.w	r6, r0, #8
 80009c8:	781a      	ldrb	r2, [r3, #0]
 80009ca:	4542      	cmp	r2, r8
 80009cc:	f000 8107 	beq.w	8000bde <d_exprlist+0x276>
 80009d0:	2501      	movs	r5, #1
 80009d2:	6b67      	ldr	r7, [r4, #52]	; 0x34
 80009d4:	6365      	str	r5, [r4, #52]	; 0x34
 80009d6:	781a      	ldrb	r2, [r3, #0]
 80009d8:	2a4c      	cmp	r2, #76	; 0x4c
 80009da:	d047      	beq.n	8000a6c <d_exprlist+0x104>
 80009dc:	2a54      	cmp	r2, #84	; 0x54
 80009de:	d051      	beq.n	8000a84 <d_exprlist+0x11c>
 80009e0:	2a73      	cmp	r2, #115	; 0x73
 80009e2:	d1d1      	bne.n	8000988 <d_exprlist+0x20>
 80009e4:	785a      	ldrb	r2, [r3, #1]
 80009e6:	2a72      	cmp	r2, #114	; 0x72
 80009e8:	f000 80e2 	beq.w	8000bb0 <d_exprlist+0x248>
 80009ec:	2a70      	cmp	r2, #112	; 0x70
 80009ee:	f000 80fd 	beq.w	8000bec <d_exprlist+0x284>
 80009f2:	4620      	mov	r0, r4
 80009f4:	f001 fa10 	bl	8001e18 <d_operator_name>
 80009f8:	4605      	mov	r5, r0
 80009fa:	2800      	cmp	r0, #0
 80009fc:	f000 8142 	beq.w	8000c84 <d_exprlist+0x31c>
 8000a00:	782b      	ldrb	r3, [r5, #0]
 8000a02:	2b31      	cmp	r3, #49	; 0x31
 8000a04:	d043      	beq.n	8000a8e <d_exprlist+0x126>
 8000a06:	2b32      	cmp	r3, #50	; 0x32
 8000a08:	d05c      	beq.n	8000ac4 <d_exprlist+0x15c>
 8000a0a:	2b33      	cmp	r3, #51	; 0x33
 8000a0c:	d17b      	bne.n	8000b06 <d_exprlist+0x19e>
 8000a0e:	68e3      	ldr	r3, [r4, #12]
 8000a10:	781a      	ldrb	r2, [r3, #0]
 8000a12:	2a5f      	cmp	r2, #95	; 0x5f
 8000a14:	f040 80c1 	bne.w	8000b9a <d_exprlist+0x232>
 8000a18:	3301      	adds	r3, #1
 8000a1a:	60e3      	str	r3, [r4, #12]
 8000a1c:	2145      	movs	r1, #69	; 0x45
 8000a1e:	4620      	mov	r0, r4
 8000a20:	f7ff ffa2 	bl	8000968 <d_exprlist>
 8000a24:	e0bc      	b.n	8000ba0 <d_exprlist+0x238>
 8000a26:	785a      	ldrb	r2, [r3, #1]
 8000a28:	2a70      	cmp	r2, #112	; 0x70
 8000a2a:	d1e2      	bne.n	80009f2 <d_exprlist+0x8a>
 8000a2c:	1c9a      	adds	r2, r3, #2
 8000a2e:	60e2      	str	r2, [r4, #12]
 8000a30:	789a      	ldrb	r2, [r3, #2]
 8000a32:	2a54      	cmp	r2, #84	; 0x54
 8000a34:	d069      	beq.n	8000b0a <d_exprlist+0x1a2>
 8000a36:	4620      	mov	r0, r4
 8000a38:	f7ff fd1c 	bl	8000474 <d_compact_number>
 8000a3c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8000a40:	4298      	cmp	r0, r3
 8000a42:	d060      	beq.n	8000b06 <d_exprlist+0x19e>
 8000a44:	1c43      	adds	r3, r0, #1
 8000a46:	d05e      	beq.n	8000b06 <d_exprlist+0x19e>
 8000a48:	3001      	adds	r0, #1
 8000a4a:	6963      	ldr	r3, [r4, #20]
 8000a4c:	69a2      	ldr	r2, [r4, #24]
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	da59      	bge.n	8000b06 <d_exprlist+0x19e>
 8000a52:	6922      	ldr	r2, [r4, #16]
 8000a54:	1c59      	adds	r1, r3, #1
 8000a56:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000a5a:	eb12 0583 	adds.w	r5, r2, r3, lsl #2
 8000a5e:	6161      	str	r1, [r4, #20]
 8000a60:	d051      	beq.n	8000b06 <d_exprlist+0x19e>
 8000a62:	2106      	movs	r1, #6
 8000a64:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 8000a68:	6068      	str	r0, [r5, #4]
 8000a6a:	e7a0      	b.n	80009ae <d_exprlist+0x46>
 8000a6c:	4620      	mov	r0, r4
 8000a6e:	f001 fee1 	bl	8002834 <d_expr_primary>
 8000a72:	4605      	mov	r5, r0
 8000a74:	6367      	str	r7, [r4, #52]	; 0x34
 8000a76:	2d00      	cmp	r5, #0
 8000a78:	d19a      	bne.n	80009b0 <d_exprlist+0x48>
 8000a7a:	2500      	movs	r5, #0
 8000a7c:	4628      	mov	r0, r5
 8000a7e:	b003      	add	sp, #12
 8000a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a84:	4620      	mov	r0, r4
 8000a86:	f7ff fd11 	bl	80004ac <d_template_param>
 8000a8a:	4605      	mov	r5, r0
 8000a8c:	e7f2      	b.n	8000a74 <d_exprlist+0x10c>
 8000a8e:	f8d5 b004 	ldr.w	fp, [r5, #4]
 8000a92:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000a94:	f8db 2008 	ldr.w	r2, [fp, #8]
 8000a98:	f8db a000 	ldr.w	sl, [fp]
 8000a9c:	3a02      	subs	r2, #2
 8000a9e:	4413      	add	r3, r2
 8000aa0:	6323      	str	r3, [r4, #48]	; 0x30
 8000aa2:	4650      	mov	r0, sl
 8000aa4:	4649      	mov	r1, r9
 8000aa6:	f005 fe9f 	bl	80067e8 <strcmp>
 8000aaa:	2800      	cmp	r0, #0
 8000aac:	f000 80e6 	beq.w	8000c7c <d_exprlist+0x314>
 8000ab0:	f8db 300c 	ldr.w	r3, [fp, #12]
 8000ab4:	2b03      	cmp	r3, #3
 8000ab6:	d826      	bhi.n	8000b06 <d_exprlist+0x19e>
 8000ab8:	e8df f013 	tbh	[pc, r3, lsl #1]
 8000abc:	0135002b 	.word	0x0135002b
 8000ac0:	00a50033 	.word	0x00a50033
 8000ac4:	686b      	ldr	r3, [r5, #4]
 8000ac6:	2b03      	cmp	r3, #3
 8000ac8:	d81d      	bhi.n	8000b06 <d_exprlist+0x19e>
 8000aca:	e8df f003 	tbb	[pc, r3]
 8000ace:	6622      	.short	0x6622
 8000ad0:	1c1c      	.short	0x1c1c
 8000ad2:	4620      	mov	r0, r4
 8000ad4:	f000 fbfe 	bl	80012d4 <d_template_args>
 8000ad8:	462a      	mov	r2, r5
 8000ada:	4603      	mov	r3, r0
 8000adc:	2104      	movs	r1, #4
 8000ade:	4620      	mov	r0, r4
 8000ae0:	f7ff fb36 	bl	8000150 <d_make_comp>
 8000ae4:	4605      	mov	r5, r0
 8000ae6:	e7c5      	b.n	8000a74 <d_exprlist+0x10c>
 8000ae8:	2a74      	cmp	r2, #116	; 0x74
 8000aea:	d182      	bne.n	80009f2 <d_exprlist+0x8a>
 8000aec:	785b      	ldrb	r3, [r3, #1]
 8000aee:	2b6c      	cmp	r3, #108	; 0x6c
 8000af0:	f47f af7f 	bne.w	80009f2 <d_exprlist+0x8a>
 8000af4:	4620      	mov	r0, r4
 8000af6:	f000 fdaf 	bl	8001658 <d_type>
 8000afa:	68e3      	ldr	r3, [r4, #12]
 8000afc:	4605      	mov	r5, r0
 8000afe:	785a      	ldrb	r2, [r3, #1]
 8000b00:	2a00      	cmp	r2, #0
 8000b02:	f040 8169 	bne.w	8000dd8 <d_exprlist+0x470>
 8000b06:	6367      	str	r7, [r4, #52]	; 0x34
 8000b08:	e7b7      	b.n	8000a7a <d_exprlist+0x112>
 8000b0a:	3303      	adds	r3, #3
 8000b0c:	60e3      	str	r3, [r4, #12]
 8000b0e:	2000      	movs	r0, #0
 8000b10:	e79b      	b.n	8000a4a <d_exprlist+0xe2>
 8000b12:	462a      	mov	r2, r5
 8000b14:	2300      	movs	r3, #0
 8000b16:	2135      	movs	r1, #53	; 0x35
 8000b18:	4620      	mov	r0, r4
 8000b1a:	f7ff fb19 	bl	8000150 <d_make_comp>
 8000b1e:	4605      	mov	r5, r0
 8000b20:	e7a8      	b.n	8000a74 <d_exprlist+0x10c>
 8000b22:	f1ba 0f00 	cmp.w	sl, #0
 8000b26:	d0ee      	beq.n	8000b06 <d_exprlist+0x19e>
 8000b28:	686b      	ldr	r3, [r5, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	785a      	ldrb	r2, [r3, #1]
 8000b2e:	2a63      	cmp	r2, #99	; 0x63
 8000b30:	f000 80d2 	beq.w	8000cd8 <d_exprlist+0x370>
 8000b34:	f89a 3000 	ldrb.w	r3, [sl]
 8000b38:	2b66      	cmp	r3, #102	; 0x66
 8000b3a:	f000 80ef 	beq.w	8000d1c <d_exprlist+0x3b4>
 8000b3e:	4620      	mov	r0, r4
 8000b40:	f000 f970 	bl	8000e24 <d_expression_1>
 8000b44:	4683      	mov	fp, r0
 8000b46:	49b1      	ldr	r1, [pc, #708]	; (8000e0c <d_exprlist+0x4a4>)
 8000b48:	4650      	mov	r0, sl
 8000b4a:	f005 fe4d 	bl	80067e8 <strcmp>
 8000b4e:	2800      	cmp	r0, #0
 8000b50:	f000 809d 	beq.w	8000c8e <d_exprlist+0x326>
 8000b54:	49ae      	ldr	r1, [pc, #696]	; (8000e10 <d_exprlist+0x4a8>)
 8000b56:	4650      	mov	r0, sl
 8000b58:	f005 fe46 	bl	80067e8 <strcmp>
 8000b5c:	b130      	cbz	r0, 8000b6c <d_exprlist+0x204>
 8000b5e:	4650      	mov	r0, sl
 8000b60:	49ac      	ldr	r1, [pc, #688]	; (8000e14 <d_exprlist+0x4ac>)
 8000b62:	f005 fe41 	bl	80067e8 <strcmp>
 8000b66:	2800      	cmp	r0, #0
 8000b68:	f040 8083 	bne.w	8000c72 <d_exprlist+0x30a>
 8000b6c:	4620      	mov	r0, r4
 8000b6e:	f001 fa13 	bl	8001f98 <d_unqualified_name>
 8000b72:	68e3      	ldr	r3, [r4, #12]
 8000b74:	4682      	mov	sl, r0
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	2b49      	cmp	r3, #73	; 0x49
 8000b7a:	f000 80e9 	beq.w	8000d50 <d_exprlist+0x3e8>
 8000b7e:	4653      	mov	r3, sl
 8000b80:	465a      	mov	r2, fp
 8000b82:	2138      	movs	r1, #56	; 0x38
 8000b84:	4620      	mov	r0, r4
 8000b86:	f7ff fae3 	bl	8000150 <d_make_comp>
 8000b8a:	462a      	mov	r2, r5
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2137      	movs	r1, #55	; 0x37
 8000b90:	4620      	mov	r0, r4
 8000b92:	f7ff fadd 	bl	8000150 <d_make_comp>
 8000b96:	4605      	mov	r5, r0
 8000b98:	e76c      	b.n	8000a74 <d_exprlist+0x10c>
 8000b9a:	4620      	mov	r0, r4
 8000b9c:	f000 f942 	bl	8000e24 <d_expression_1>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	462a      	mov	r2, r5
 8000ba4:	2136      	movs	r1, #54	; 0x36
 8000ba6:	4620      	mov	r0, r4
 8000ba8:	f7ff fad2 	bl	8000150 <d_make_comp>
 8000bac:	4605      	mov	r5, r0
 8000bae:	e761      	b.n	8000a74 <d_exprlist+0x10c>
 8000bb0:	3302      	adds	r3, #2
 8000bb2:	60e3      	str	r3, [r4, #12]
 8000bb4:	4620      	mov	r0, r4
 8000bb6:	f000 fd4f 	bl	8001658 <d_type>
 8000bba:	4682      	mov	sl, r0
 8000bbc:	4620      	mov	r0, r4
 8000bbe:	f001 f9eb 	bl	8001f98 <d_unqualified_name>
 8000bc2:	68e3      	ldr	r3, [r4, #12]
 8000bc4:	4683      	mov	fp, r0
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b49      	cmp	r3, #73	; 0x49
 8000bca:	f000 8093 	beq.w	8000cf4 <d_exprlist+0x38c>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	4629      	mov	r1, r5
 8000bd2:	4652      	mov	r2, sl
 8000bd4:	4620      	mov	r0, r4
 8000bd6:	f7ff fabb 	bl	8000150 <d_make_comp>
 8000bda:	4605      	mov	r5, r0
 8000bdc:	e74a      	b.n	8000a74 <d_exprlist+0x10c>
 8000bde:	9d01      	ldr	r5, [sp, #4]
 8000be0:	3301      	adds	r3, #1
 8000be2:	4628      	mov	r0, r5
 8000be4:	60e3      	str	r3, [r4, #12]
 8000be6:	b003      	add	sp, #12
 8000be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000bec:	3302      	adds	r3, #2
 8000bee:	60e3      	str	r3, [r4, #12]
 8000bf0:	4620      	mov	r0, r4
 8000bf2:	f000 f917 	bl	8000e24 <d_expression_1>
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	4602      	mov	r2, r0
 8000bfa:	214a      	movs	r1, #74	; 0x4a
 8000bfc:	4620      	mov	r0, r4
 8000bfe:	f7ff faa7 	bl	8000150 <d_make_comp>
 8000c02:	4605      	mov	r5, r0
 8000c04:	e736      	b.n	8000a74 <d_exprlist+0x10c>
 8000c06:	f1ba 0f00 	cmp.w	sl, #0
 8000c0a:	f43f af7c 	beq.w	8000b06 <d_exprlist+0x19e>
 8000c0e:	4982      	ldr	r1, [pc, #520]	; (8000e18 <d_exprlist+0x4b0>)
 8000c10:	4650      	mov	r0, sl
 8000c12:	f005 fde9 	bl	80067e8 <strcmp>
 8000c16:	2800      	cmp	r0, #0
 8000c18:	d03f      	beq.n	8000c9a <d_exprlist+0x332>
 8000c1a:	f89a 3000 	ldrb.w	r3, [sl]
 8000c1e:	2b66      	cmp	r3, #102	; 0x66
 8000c20:	f000 80bd 	beq.w	8000d9e <d_exprlist+0x436>
 8000c24:	2b6e      	cmp	r3, #110	; 0x6e
 8000c26:	f47f af6e 	bne.w	8000b06 <d_exprlist+0x19e>
 8000c2a:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8000c2e:	2b77      	cmp	r3, #119	; 0x77
 8000c30:	d002      	beq.n	8000c38 <d_exprlist+0x2d0>
 8000c32:	2b61      	cmp	r3, #97	; 0x61
 8000c34:	f47f af67 	bne.w	8000b06 <d_exprlist+0x19e>
 8000c38:	215f      	movs	r1, #95	; 0x5f
 8000c3a:	4620      	mov	r0, r4
 8000c3c:	f7ff fe94 	bl	8000968 <d_exprlist>
 8000c40:	4682      	mov	sl, r0
 8000c42:	4620      	mov	r0, r4
 8000c44:	f000 fd08 	bl	8001658 <d_type>
 8000c48:	68e3      	ldr	r3, [r4, #12]
 8000c4a:	4683      	mov	fp, r0
 8000c4c:	781a      	ldrb	r2, [r3, #0]
 8000c4e:	2a45      	cmp	r2, #69	; 0x45
 8000c50:	f000 80a1 	beq.w	8000d96 <d_exprlist+0x42e>
 8000c54:	2a70      	cmp	r2, #112	; 0x70
 8000c56:	f000 80a6 	beq.w	8000da6 <d_exprlist+0x43e>
 8000c5a:	2a69      	cmp	r2, #105	; 0x69
 8000c5c:	f47f af53 	bne.w	8000b06 <d_exprlist+0x19e>
 8000c60:	785b      	ldrb	r3, [r3, #1]
 8000c62:	2b6c      	cmp	r3, #108	; 0x6c
 8000c64:	f47f af4f 	bne.w	8000b06 <d_exprlist+0x19e>
 8000c68:	4620      	mov	r0, r4
 8000c6a:	f000 f8db 	bl	8000e24 <d_expression_1>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	e01f      	b.n	8000cb2 <d_exprlist+0x34a>
 8000c72:	4620      	mov	r0, r4
 8000c74:	f000 f8d6 	bl	8000e24 <d_expression_1>
 8000c78:	4682      	mov	sl, r0
 8000c7a:	e780      	b.n	8000b7e <d_exprlist+0x216>
 8000c7c:	4620      	mov	r0, r4
 8000c7e:	f000 fceb 	bl	8001658 <d_type>
 8000c82:	e78d      	b.n	8000ba0 <d_exprlist+0x238>
 8000c84:	4628      	mov	r0, r5
 8000c86:	6367      	str	r7, [r4, #52]	; 0x34
 8000c88:	b003      	add	sp, #12
 8000c8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c8e:	2145      	movs	r1, #69	; 0x45
 8000c90:	4620      	mov	r0, r4
 8000c92:	f7ff fe69 	bl	8000968 <d_exprlist>
 8000c96:	4682      	mov	sl, r0
 8000c98:	e771      	b.n	8000b7e <d_exprlist+0x216>
 8000c9a:	4620      	mov	r0, r4
 8000c9c:	f000 f8c2 	bl	8000e24 <d_expression_1>
 8000ca0:	4682      	mov	sl, r0
 8000ca2:	4620      	mov	r0, r4
 8000ca4:	f000 f8be 	bl	8000e24 <d_expression_1>
 8000ca8:	4683      	mov	fp, r0
 8000caa:	4620      	mov	r0, r4
 8000cac:	f000 f8ba 	bl	8000e24 <d_expression_1>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	465a      	mov	r2, fp
 8000cb4:	213b      	movs	r1, #59	; 0x3b
 8000cb6:	4620      	mov	r0, r4
 8000cb8:	f7ff fa4a 	bl	8000150 <d_make_comp>
 8000cbc:	4652      	mov	r2, sl
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	213a      	movs	r1, #58	; 0x3a
 8000cc2:	4620      	mov	r0, r4
 8000cc4:	f7ff fa44 	bl	8000150 <d_make_comp>
 8000cc8:	462a      	mov	r2, r5
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2139      	movs	r1, #57	; 0x39
 8000cce:	4620      	mov	r0, r4
 8000cd0:	f7ff fa3e 	bl	8000150 <d_make_comp>
 8000cd4:	4605      	mov	r5, r0
 8000cd6:	e6cd      	b.n	8000a74 <d_exprlist+0x10c>
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 8000cde:	2a01      	cmp	r2, #1
 8000ce0:	d903      	bls.n	8000cea <d_exprlist+0x382>
 8000ce2:	3b72      	subs	r3, #114	; 0x72
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	f63f af25 	bhi.w	8000b34 <d_exprlist+0x1cc>
 8000cea:	4620      	mov	r0, r4
 8000cec:	f000 fcb4 	bl	8001658 <d_type>
 8000cf0:	4683      	mov	fp, r0
 8000cf2:	e728      	b.n	8000b46 <d_exprlist+0x1de>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f000 faed 	bl	80012d4 <d_template_args>
 8000cfa:	465a      	mov	r2, fp
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2104      	movs	r1, #4
 8000d00:	4620      	mov	r0, r4
 8000d02:	f7ff fa25 	bl	8000150 <d_make_comp>
 8000d06:	4603      	mov	r3, r0
 8000d08:	e762      	b.n	8000bd0 <d_exprlist+0x268>
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	60c3      	str	r3, [r0, #12]
 8000d0e:	212e      	movs	r1, #46	; 0x2e
 8000d10:	4613      	mov	r3, r2
 8000d12:	b003      	add	sp, #12
 8000d14:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d18:	f7ff ba1a 	b.w	8000150 <d_make_comp>
 8000d1c:	4620      	mov	r0, r4
 8000d1e:	f001 f87b 	bl	8001e18 <d_operator_name>
 8000d22:	4683      	mov	fp, r0
 8000d24:	e70f      	b.n	8000b46 <d_exprlist+0x1de>
 8000d26:	f1ba 0f00 	cmp.w	sl, #0
 8000d2a:	f43f af36 	beq.w	8000b9a <d_exprlist+0x232>
 8000d2e:	f89a 3000 	ldrb.w	r3, [sl]
 8000d32:	2b70      	cmp	r3, #112	; 0x70
 8000d34:	d017      	beq.n	8000d66 <d_exprlist+0x3fe>
 8000d36:	2b6d      	cmp	r3, #109	; 0x6d
 8000d38:	d015      	beq.n	8000d66 <d_exprlist+0x3fe>
 8000d3a:	4650      	mov	r0, sl
 8000d3c:	4937      	ldr	r1, [pc, #220]	; (8000e1c <d_exprlist+0x4b4>)
 8000d3e:	f005 fd53 	bl	80067e8 <strcmp>
 8000d42:	2800      	cmp	r0, #0
 8000d44:	f47f af29 	bne.w	8000b9a <d_exprlist+0x232>
 8000d48:	4620      	mov	r0, r4
 8000d4a:	f000 fa65 	bl	8001218 <d_template_args_1>
 8000d4e:	e727      	b.n	8000ba0 <d_exprlist+0x238>
 8000d50:	4620      	mov	r0, r4
 8000d52:	f000 fabf 	bl	80012d4 <d_template_args>
 8000d56:	4652      	mov	r2, sl
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2104      	movs	r1, #4
 8000d5c:	4620      	mov	r0, r4
 8000d5e:	f7ff f9f7 	bl	8000150 <d_make_comp>
 8000d62:	4682      	mov	sl, r0
 8000d64:	e70b      	b.n	8000b7e <d_exprlist+0x216>
 8000d66:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	d1e5      	bne.n	8000d3a <d_exprlist+0x3d2>
 8000d6e:	68e3      	ldr	r3, [r4, #12]
 8000d70:	781a      	ldrb	r2, [r3, #0]
 8000d72:	2a5f      	cmp	r2, #95	; 0x5f
 8000d74:	d023      	beq.n	8000dbe <d_exprlist+0x456>
 8000d76:	4650      	mov	r0, sl
 8000d78:	4928      	ldr	r1, [pc, #160]	; (8000e1c <d_exprlist+0x4b4>)
 8000d7a:	f005 fd35 	bl	80067e8 <strcmp>
 8000d7e:	2800      	cmp	r0, #0
 8000d80:	d03f      	beq.n	8000e02 <d_exprlist+0x49a>
 8000d82:	4620      	mov	r0, r4
 8000d84:	f000 f84e 	bl	8000e24 <d_expression_1>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	2138      	movs	r1, #56	; 0x38
 8000d8e:	4620      	mov	r0, r4
 8000d90:	f7ff f9de 	bl	8000150 <d_make_comp>
 8000d94:	e704      	b.n	8000ba0 <d_exprlist+0x238>
 8000d96:	3301      	adds	r3, #1
 8000d98:	60e3      	str	r3, [r4, #12]
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	e789      	b.n	8000cb2 <d_exprlist+0x34a>
 8000d9e:	4620      	mov	r0, r4
 8000da0:	f001 f83a 	bl	8001e18 <d_operator_name>
 8000da4:	e77c      	b.n	8000ca0 <d_exprlist+0x338>
 8000da6:	785a      	ldrb	r2, [r3, #1]
 8000da8:	2a69      	cmp	r2, #105	; 0x69
 8000daa:	f47f aeac 	bne.w	8000b06 <d_exprlist+0x19e>
 8000dae:	3302      	adds	r3, #2
 8000db0:	60e3      	str	r3, [r4, #12]
 8000db2:	2145      	movs	r1, #69	; 0x45
 8000db4:	4620      	mov	r0, r4
 8000db6:	f7ff fdd7 	bl	8000968 <d_exprlist>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	e779      	b.n	8000cb2 <d_exprlist+0x34a>
 8000dbe:	3301      	adds	r3, #1
 8000dc0:	60e3      	str	r3, [r4, #12]
 8000dc2:	e7ba      	b.n	8000d3a <d_exprlist+0x3d2>
 8000dc4:	2a6f      	cmp	r2, #111	; 0x6f
 8000dc6:	d015      	beq.n	8000df4 <d_exprlist+0x48c>
 8000dc8:	2a69      	cmp	r2, #105	; 0x69
 8000dca:	f47f ae8d 	bne.w	8000ae8 <d_exprlist+0x180>
 8000dce:	785a      	ldrb	r2, [r3, #1]
 8000dd0:	2a6c      	cmp	r2, #108	; 0x6c
 8000dd2:	f47f ae0e 	bne.w	80009f2 <d_exprlist+0x8a>
 8000dd6:	2500      	movs	r5, #0
 8000dd8:	3302      	adds	r3, #2
 8000dda:	60e3      	str	r3, [r4, #12]
 8000ddc:	2145      	movs	r1, #69	; 0x45
 8000dde:	4620      	mov	r0, r4
 8000de0:	f7ff fdc2 	bl	8000968 <d_exprlist>
 8000de4:	462a      	mov	r2, r5
 8000de6:	4603      	mov	r3, r0
 8000de8:	2130      	movs	r1, #48	; 0x30
 8000dea:	4620      	mov	r0, r4
 8000dec:	f7ff f9b0 	bl	8000150 <d_make_comp>
 8000df0:	4605      	mov	r5, r0
 8000df2:	e63f      	b.n	8000a74 <d_exprlist+0x10c>
 8000df4:	785a      	ldrb	r2, [r3, #1]
 8000df6:	2a6e      	cmp	r2, #110	; 0x6e
 8000df8:	f47f adfb 	bne.w	80009f2 <d_exprlist+0x8a>
 8000dfc:	3302      	adds	r3, #2
 8000dfe:	60e3      	str	r3, [r4, #12]
 8000e00:	e5c9      	b.n	8000996 <d_exprlist+0x2e>
 8000e02:	4620      	mov	r0, r4
 8000e04:	f000 fa08 	bl	8001218 <d_template_args_1>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	e7be      	b.n	8000d8a <d_exprlist+0x422>
 8000e0c:	0801286c 	.word	0x0801286c
 8000e10:	08012870 	.word	0x08012870
 8000e14:	08012874 	.word	0x08012874
 8000e18:	08012878 	.word	0x08012878
 8000e1c:	08012868 	.word	0x08012868
 8000e20:	08012d70 	.word	0x08012d70

08000e24 <d_expression_1>:
 8000e24:	68c1      	ldr	r1, [r0, #12]
 8000e26:	780b      	ldrb	r3, [r1, #0]
 8000e28:	2b4c      	cmp	r3, #76	; 0x4c
 8000e2a:	f000 8087 	beq.w	8000f3c <d_expression_1+0x118>
 8000e2e:	2b54      	cmp	r3, #84	; 0x54
 8000e30:	f000 8086 	beq.w	8000f40 <d_expression_1+0x11c>
 8000e34:	2b73      	cmp	r3, #115	; 0x73
 8000e36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e3a:	4604      	mov	r4, r0
 8000e3c:	d037      	beq.n	8000eae <d_expression_1+0x8a>
 8000e3e:	2b66      	cmp	r3, #102	; 0x66
 8000e40:	d012      	beq.n	8000e68 <d_expression_1+0x44>
 8000e42:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000e46:	2a09      	cmp	r2, #9
 8000e48:	f200 81b8 	bhi.w	80011bc <d_expression_1+0x398>
 8000e4c:	4620      	mov	r0, r4
 8000e4e:	f001 f8a3 	bl	8001f98 <d_unqualified_name>
 8000e52:	4605      	mov	r5, r0
 8000e54:	2800      	cmp	r0, #0
 8000e56:	d06d      	beq.n	8000f34 <d_expression_1+0x110>
 8000e58:	68e3      	ldr	r3, [r4, #12]
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	2b49      	cmp	r3, #73	; 0x49
 8000e5e:	f000 8088 	beq.w	8000f72 <d_expression_1+0x14e>
 8000e62:	4628      	mov	r0, r5
 8000e64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000e68:	784b      	ldrb	r3, [r1, #1]
 8000e6a:	2b70      	cmp	r3, #112	; 0x70
 8000e6c:	d039      	beq.n	8000ee2 <d_expression_1+0xbe>
 8000e6e:	4620      	mov	r0, r4
 8000e70:	f000 ffd2 	bl	8001e18 <d_operator_name>
 8000e74:	4605      	mov	r5, r0
 8000e76:	2800      	cmp	r0, #0
 8000e78:	d05c      	beq.n	8000f34 <d_expression_1+0x110>
 8000e7a:	7803      	ldrb	r3, [r0, #0]
 8000e7c:	2b31      	cmp	r3, #49	; 0x31
 8000e7e:	d061      	beq.n	8000f44 <d_expression_1+0x120>
 8000e80:	2b32      	cmp	r3, #50	; 0x32
 8000e82:	d025      	beq.n	8000ed0 <d_expression_1+0xac>
 8000e84:	2b33      	cmp	r3, #51	; 0x33
 8000e86:	d155      	bne.n	8000f34 <d_expression_1+0x110>
 8000e88:	68e3      	ldr	r3, [r4, #12]
 8000e8a:	781a      	ldrb	r2, [r3, #0]
 8000e8c:	2a5f      	cmp	r2, #95	; 0x5f
 8000e8e:	f040 81b4 	bne.w	80011fa <d_expression_1+0x3d6>
 8000e92:	3301      	adds	r3, #1
 8000e94:	60e3      	str	r3, [r4, #12]
 8000e96:	2145      	movs	r1, #69	; 0x45
 8000e98:	4620      	mov	r0, r4
 8000e9a:	f7ff fd65 	bl	8000968 <d_exprlist>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	462a      	mov	r2, r5
 8000ea2:	4620      	mov	r0, r4
 8000ea4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000ea8:	2136      	movs	r1, #54	; 0x36
 8000eaa:	f7ff b951 	b.w	8000150 <d_make_comp>
 8000eae:	784b      	ldrb	r3, [r1, #1]
 8000eb0:	2b72      	cmp	r3, #114	; 0x72
 8000eb2:	d069      	beq.n	8000f88 <d_expression_1+0x164>
 8000eb4:	2b70      	cmp	r3, #112	; 0x70
 8000eb6:	d1da      	bne.n	8000e6e <d_expression_1+0x4a>
 8000eb8:	3102      	adds	r1, #2
 8000eba:	60c1      	str	r1, [r0, #12]
 8000ebc:	f7ff ffb2 	bl	8000e24 <d_expression_1>
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	214a      	movs	r1, #74	; 0x4a
 8000ec6:	4620      	mov	r0, r4
 8000ec8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000ecc:	f7ff b940 	b.w	8000150 <d_make_comp>
 8000ed0:	6843      	ldr	r3, [r0, #4]
 8000ed2:	2b03      	cmp	r3, #3
 8000ed4:	d82e      	bhi.n	8000f34 <d_expression_1+0x110>
 8000ed6:	e8df f013 	tbh	[pc, r3, lsl #1]
 8000eda:	0071      	.short	0x0071
 8000edc:	002d0190 	.word	0x002d0190
 8000ee0:	002d      	.short	0x002d
 8000ee2:	1c8b      	adds	r3, r1, #2
 8000ee4:	60c3      	str	r3, [r0, #12]
 8000ee6:	788b      	ldrb	r3, [r1, #2]
 8000ee8:	2b54      	cmp	r3, #84	; 0x54
 8000eea:	d063      	beq.n	8000fb4 <d_expression_1+0x190>
 8000eec:	f7ff fac2 	bl	8000474 <d_compact_number>
 8000ef0:	43c3      	mvns	r3, r0
 8000ef2:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 8000ef6:	d01d      	beq.n	8000f34 <d_expression_1+0x110>
 8000ef8:	3001      	adds	r0, #1
 8000efa:	6963      	ldr	r3, [r4, #20]
 8000efc:	69a2      	ldr	r2, [r4, #24]
 8000efe:	4293      	cmp	r3, r2
 8000f00:	da18      	bge.n	8000f34 <d_expression_1+0x110>
 8000f02:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8000f06:	6921      	ldr	r1, [r4, #16]
 8000f08:	0092      	lsls	r2, r2, #2
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	188d      	adds	r5, r1, r2
 8000f0e:	6163      	str	r3, [r4, #20]
 8000f10:	d0a7      	beq.n	8000e62 <d_expression_1+0x3e>
 8000f12:	2306      	movs	r3, #6
 8000f14:	548b      	strb	r3, [r1, r2]
 8000f16:	6068      	str	r0, [r5, #4]
 8000f18:	e7a3      	b.n	8000e62 <d_expression_1+0x3e>
 8000f1a:	2b74      	cmp	r3, #116	; 0x74
 8000f1c:	d1a7      	bne.n	8000e6e <d_expression_1+0x4a>
 8000f1e:	784b      	ldrb	r3, [r1, #1]
 8000f20:	2b6c      	cmp	r3, #108	; 0x6c
 8000f22:	d1a4      	bne.n	8000e6e <d_expression_1+0x4a>
 8000f24:	f000 fb98 	bl	8001658 <d_type>
 8000f28:	68e1      	ldr	r1, [r4, #12]
 8000f2a:	4605      	mov	r5, r0
 8000f2c:	784b      	ldrb	r3, [r1, #1]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	f040 814e 	bne.w	80011d0 <d_expression_1+0x3ac>
 8000f34:	2500      	movs	r5, #0
 8000f36:	4628      	mov	r0, r5
 8000f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000f3c:	f001 bc7a 	b.w	8002834 <d_expr_primary>
 8000f40:	f7ff bab4 	b.w	80004ac <d_template_param>
 8000f44:	6847      	ldr	r7, [r0, #4]
 8000f46:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000f48:	68ba      	ldr	r2, [r7, #8]
 8000f4a:	683e      	ldr	r6, [r7, #0]
 8000f4c:	3a02      	subs	r2, #2
 8000f4e:	4413      	add	r3, r2
 8000f50:	6323      	str	r3, [r4, #48]	; 0x30
 8000f52:	4630      	mov	r0, r6
 8000f54:	49aa      	ldr	r1, [pc, #680]	; (8001200 <d_expression_1+0x3dc>)
 8000f56:	f005 fc47 	bl	80067e8 <strcmp>
 8000f5a:	2800      	cmp	r0, #0
 8000f5c:	f000 80ab 	beq.w	80010b6 <d_expression_1+0x292>
 8000f60:	68ff      	ldr	r7, [r7, #12]
 8000f62:	2f03      	cmp	r7, #3
 8000f64:	d8e6      	bhi.n	8000f34 <d_expression_1+0x110>
 8000f66:	e8df f017 	tbh	[pc, r7, lsl #1]
 8000f6a:	0029      	.short	0x0029
 8000f6c:	007100ff 	.word	0x007100ff
 8000f70:	0031      	.short	0x0031
 8000f72:	4620      	mov	r0, r4
 8000f74:	f000 f9ae 	bl	80012d4 <d_template_args>
 8000f78:	462a      	mov	r2, r5
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2104      	movs	r1, #4
 8000f7e:	4620      	mov	r0, r4
 8000f80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000f84:	f7ff b8e4 	b.w	8000150 <d_make_comp>
 8000f88:	3102      	adds	r1, #2
 8000f8a:	60c1      	str	r1, [r0, #12]
 8000f8c:	f000 fb64 	bl	8001658 <d_type>
 8000f90:	4605      	mov	r5, r0
 8000f92:	4620      	mov	r0, r4
 8000f94:	f001 f800 	bl	8001f98 <d_unqualified_name>
 8000f98:	68e3      	ldr	r3, [r4, #12]
 8000f9a:	4606      	mov	r6, r0
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b49      	cmp	r3, #73	; 0x49
 8000fa0:	f000 80ae 	beq.w	8001100 <d_expression_1+0x2dc>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	462a      	mov	r2, r5
 8000fa8:	4620      	mov	r0, r4
 8000faa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000fae:	2101      	movs	r1, #1
 8000fb0:	f7ff b8ce 	b.w	8000150 <d_make_comp>
 8000fb4:	3103      	adds	r1, #3
 8000fb6:	60c1      	str	r1, [r0, #12]
 8000fb8:	2000      	movs	r0, #0
 8000fba:	e79e      	b.n	8000efa <d_expression_1+0xd6>
 8000fbc:	462a      	mov	r2, r5
 8000fbe:	4620      	mov	r0, r4
 8000fc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	2135      	movs	r1, #53	; 0x35
 8000fc8:	f7ff b8c2 	b.w	8000150 <d_make_comp>
 8000fcc:	2e00      	cmp	r6, #0
 8000fce:	d0b1      	beq.n	8000f34 <d_expression_1+0x110>
 8000fd0:	498c      	ldr	r1, [pc, #560]	; (8001204 <d_expression_1+0x3e0>)
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	f005 fc08 	bl	80067e8 <strcmp>
 8000fd8:	2800      	cmp	r0, #0
 8000fda:	d071      	beq.n	80010c0 <d_expression_1+0x29c>
 8000fdc:	7833      	ldrb	r3, [r6, #0]
 8000fde:	2b66      	cmp	r3, #102	; 0x66
 8000fe0:	f000 80b2 	beq.w	8001148 <d_expression_1+0x324>
 8000fe4:	2b6e      	cmp	r3, #110	; 0x6e
 8000fe6:	d1a5      	bne.n	8000f34 <d_expression_1+0x110>
 8000fe8:	7873      	ldrb	r3, [r6, #1]
 8000fea:	2b77      	cmp	r3, #119	; 0x77
 8000fec:	d001      	beq.n	8000ff2 <d_expression_1+0x1ce>
 8000fee:	2b61      	cmp	r3, #97	; 0x61
 8000ff0:	d1a0      	bne.n	8000f34 <d_expression_1+0x110>
 8000ff2:	215f      	movs	r1, #95	; 0x5f
 8000ff4:	4620      	mov	r0, r4
 8000ff6:	f7ff fcb7 	bl	8000968 <d_exprlist>
 8000ffa:	4606      	mov	r6, r0
 8000ffc:	4620      	mov	r0, r4
 8000ffe:	f000 fb2b 	bl	8001658 <d_type>
 8001002:	68e3      	ldr	r3, [r4, #12]
 8001004:	4607      	mov	r7, r0
 8001006:	781a      	ldrb	r2, [r3, #0]
 8001008:	2a45      	cmp	r2, #69	; 0x45
 800100a:	f000 8099 	beq.w	8001140 <d_expression_1+0x31c>
 800100e:	2a70      	cmp	r2, #112	; 0x70
 8001010:	f000 809e 	beq.w	8001150 <d_expression_1+0x32c>
 8001014:	2a69      	cmp	r2, #105	; 0x69
 8001016:	d18d      	bne.n	8000f34 <d_expression_1+0x110>
 8001018:	785b      	ldrb	r3, [r3, #1]
 800101a:	2b6c      	cmp	r3, #108	; 0x6c
 800101c:	d18a      	bne.n	8000f34 <d_expression_1+0x110>
 800101e:	4620      	mov	r0, r4
 8001020:	f7ff ff00 	bl	8000e24 <d_expression_1>
 8001024:	4603      	mov	r3, r0
 8001026:	463a      	mov	r2, r7
 8001028:	213b      	movs	r1, #59	; 0x3b
 800102a:	4620      	mov	r0, r4
 800102c:	f7ff f890 	bl	8000150 <d_make_comp>
 8001030:	4632      	mov	r2, r6
 8001032:	4603      	mov	r3, r0
 8001034:	213a      	movs	r1, #58	; 0x3a
 8001036:	4620      	mov	r0, r4
 8001038:	f7ff f88a 	bl	8000150 <d_make_comp>
 800103c:	462a      	mov	r2, r5
 800103e:	4603      	mov	r3, r0
 8001040:	2139      	movs	r1, #57	; 0x39
 8001042:	4620      	mov	r0, r4
 8001044:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001048:	f7ff b882 	b.w	8000150 <d_make_comp>
 800104c:	2e00      	cmp	r6, #0
 800104e:	f43f af71 	beq.w	8000f34 <d_expression_1+0x110>
 8001052:	686b      	ldr	r3, [r5, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	785a      	ldrb	r2, [r3, #1]
 8001058:	2a63      	cmp	r2, #99	; 0x63
 800105a:	d044      	beq.n	80010e6 <d_expression_1+0x2c2>
 800105c:	7833      	ldrb	r3, [r6, #0]
 800105e:	2b66      	cmp	r3, #102	; 0x66
 8001060:	d059      	beq.n	8001116 <d_expression_1+0x2f2>
 8001062:	4620      	mov	r0, r4
 8001064:	f7ff fede 	bl	8000e24 <d_expression_1>
 8001068:	4607      	mov	r7, r0
 800106a:	4967      	ldr	r1, [pc, #412]	; (8001208 <d_expression_1+0x3e4>)
 800106c:	4630      	mov	r0, r6
 800106e:	f005 fbbb 	bl	80067e8 <strcmp>
 8001072:	b390      	cbz	r0, 80010da <d_expression_1+0x2b6>
 8001074:	4965      	ldr	r1, [pc, #404]	; (800120c <d_expression_1+0x3e8>)
 8001076:	4630      	mov	r0, r6
 8001078:	f005 fbb6 	bl	80067e8 <strcmp>
 800107c:	b128      	cbz	r0, 800108a <d_expression_1+0x266>
 800107e:	4630      	mov	r0, r6
 8001080:	4963      	ldr	r1, [pc, #396]	; (8001210 <d_expression_1+0x3ec>)
 8001082:	f005 fbb1 	bl	80067e8 <strcmp>
 8001086:	2800      	cmp	r0, #0
 8001088:	d14a      	bne.n	8001120 <d_expression_1+0x2fc>
 800108a:	4620      	mov	r0, r4
 800108c:	f000 ff84 	bl	8001f98 <d_unqualified_name>
 8001090:	68e3      	ldr	r3, [r4, #12]
 8001092:	4606      	mov	r6, r0
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b49      	cmp	r3, #73	; 0x49
 8001098:	d047      	beq.n	800112a <d_expression_1+0x306>
 800109a:	4633      	mov	r3, r6
 800109c:	463a      	mov	r2, r7
 800109e:	2138      	movs	r1, #56	; 0x38
 80010a0:	4620      	mov	r0, r4
 80010a2:	f7ff f855 	bl	8000150 <d_make_comp>
 80010a6:	462a      	mov	r2, r5
 80010a8:	4603      	mov	r3, r0
 80010aa:	2137      	movs	r1, #55	; 0x37
 80010ac:	4620      	mov	r0, r4
 80010ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80010b2:	f7ff b84d 	b.w	8000150 <d_make_comp>
 80010b6:	4620      	mov	r0, r4
 80010b8:	f000 face 	bl	8001658 <d_type>
 80010bc:	4603      	mov	r3, r0
 80010be:	e6ef      	b.n	8000ea0 <d_expression_1+0x7c>
 80010c0:	4620      	mov	r0, r4
 80010c2:	f7ff feaf 	bl	8000e24 <d_expression_1>
 80010c6:	4606      	mov	r6, r0
 80010c8:	4620      	mov	r0, r4
 80010ca:	f7ff feab 	bl	8000e24 <d_expression_1>
 80010ce:	4607      	mov	r7, r0
 80010d0:	4620      	mov	r0, r4
 80010d2:	f7ff fea7 	bl	8000e24 <d_expression_1>
 80010d6:	4603      	mov	r3, r0
 80010d8:	e7a5      	b.n	8001026 <d_expression_1+0x202>
 80010da:	2145      	movs	r1, #69	; 0x45
 80010dc:	4620      	mov	r0, r4
 80010de:	f7ff fc43 	bl	8000968 <d_exprlist>
 80010e2:	4606      	mov	r6, r0
 80010e4:	e7d9      	b.n	800109a <d_expression_1+0x276>
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 80010ec:	2a01      	cmp	r2, #1
 80010ee:	d902      	bls.n	80010f6 <d_expression_1+0x2d2>
 80010f0:	3b72      	subs	r3, #114	; 0x72
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d8b2      	bhi.n	800105c <d_expression_1+0x238>
 80010f6:	4620      	mov	r0, r4
 80010f8:	f000 faae 	bl	8001658 <d_type>
 80010fc:	4607      	mov	r7, r0
 80010fe:	e7b4      	b.n	800106a <d_expression_1+0x246>
 8001100:	4620      	mov	r0, r4
 8001102:	f000 f8e7 	bl	80012d4 <d_template_args>
 8001106:	4632      	mov	r2, r6
 8001108:	4603      	mov	r3, r0
 800110a:	2104      	movs	r1, #4
 800110c:	4620      	mov	r0, r4
 800110e:	f7ff f81f 	bl	8000150 <d_make_comp>
 8001112:	4603      	mov	r3, r0
 8001114:	e747      	b.n	8000fa6 <d_expression_1+0x182>
 8001116:	4620      	mov	r0, r4
 8001118:	f000 fe7e 	bl	8001e18 <d_operator_name>
 800111c:	4607      	mov	r7, r0
 800111e:	e7a4      	b.n	800106a <d_expression_1+0x246>
 8001120:	4620      	mov	r0, r4
 8001122:	f7ff fe7f 	bl	8000e24 <d_expression_1>
 8001126:	4606      	mov	r6, r0
 8001128:	e7b7      	b.n	800109a <d_expression_1+0x276>
 800112a:	4620      	mov	r0, r4
 800112c:	f000 f8d2 	bl	80012d4 <d_template_args>
 8001130:	4632      	mov	r2, r6
 8001132:	4603      	mov	r3, r0
 8001134:	2104      	movs	r1, #4
 8001136:	4620      	mov	r0, r4
 8001138:	f7ff f80a 	bl	8000150 <d_make_comp>
 800113c:	4606      	mov	r6, r0
 800113e:	e7ac      	b.n	800109a <d_expression_1+0x276>
 8001140:	3301      	adds	r3, #1
 8001142:	60e3      	str	r3, [r4, #12]
 8001144:	2300      	movs	r3, #0
 8001146:	e76e      	b.n	8001026 <d_expression_1+0x202>
 8001148:	4620      	mov	r0, r4
 800114a:	f000 fe65 	bl	8001e18 <d_operator_name>
 800114e:	e7ba      	b.n	80010c6 <d_expression_1+0x2a2>
 8001150:	785a      	ldrb	r2, [r3, #1]
 8001152:	2a69      	cmp	r2, #105	; 0x69
 8001154:	f47f aeee 	bne.w	8000f34 <d_expression_1+0x110>
 8001158:	3302      	adds	r3, #2
 800115a:	60e3      	str	r3, [r4, #12]
 800115c:	2145      	movs	r1, #69	; 0x45
 800115e:	4620      	mov	r0, r4
 8001160:	f7ff fc02 	bl	8000968 <d_exprlist>
 8001164:	4603      	mov	r3, r0
 8001166:	e75e      	b.n	8001026 <d_expression_1+0x202>
 8001168:	2e00      	cmp	r6, #0
 800116a:	d046      	beq.n	80011fa <d_expression_1+0x3d6>
 800116c:	7833      	ldrb	r3, [r6, #0]
 800116e:	2b70      	cmp	r3, #112	; 0x70
 8001170:	d015      	beq.n	800119e <d_expression_1+0x37a>
 8001172:	2b6d      	cmp	r3, #109	; 0x6d
 8001174:	d013      	beq.n	800119e <d_expression_1+0x37a>
 8001176:	2700      	movs	r7, #0
 8001178:	4630      	mov	r0, r6
 800117a:	4926      	ldr	r1, [pc, #152]	; (8001214 <d_expression_1+0x3f0>)
 800117c:	f005 fb34 	bl	80067e8 <strcmp>
 8001180:	b1b8      	cbz	r0, 80011b2 <d_expression_1+0x38e>
 8001182:	4620      	mov	r0, r4
 8001184:	f7ff fe4e 	bl	8000e24 <d_expression_1>
 8001188:	4603      	mov	r3, r0
 800118a:	2f00      	cmp	r7, #0
 800118c:	f43f ae88 	beq.w	8000ea0 <d_expression_1+0x7c>
 8001190:	461a      	mov	r2, r3
 8001192:	2138      	movs	r1, #56	; 0x38
 8001194:	4620      	mov	r0, r4
 8001196:	f7fe ffdb 	bl	8000150 <d_make_comp>
 800119a:	4603      	mov	r3, r0
 800119c:	e680      	b.n	8000ea0 <d_expression_1+0x7c>
 800119e:	7872      	ldrb	r2, [r6, #1]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d1e8      	bne.n	8001176 <d_expression_1+0x352>
 80011a4:	68e3      	ldr	r3, [r4, #12]
 80011a6:	781a      	ldrb	r2, [r3, #0]
 80011a8:	2a5f      	cmp	r2, #95	; 0x5f
 80011aa:	d1e5      	bne.n	8001178 <d_expression_1+0x354>
 80011ac:	3301      	adds	r3, #1
 80011ae:	60e3      	str	r3, [r4, #12]
 80011b0:	e7e1      	b.n	8001176 <d_expression_1+0x352>
 80011b2:	4620      	mov	r0, r4
 80011b4:	f000 f830 	bl	8001218 <d_template_args_1>
 80011b8:	4603      	mov	r3, r0
 80011ba:	e7e6      	b.n	800118a <d_expression_1+0x366>
 80011bc:	2b6f      	cmp	r3, #111	; 0x6f
 80011be:	d015      	beq.n	80011ec <d_expression_1+0x3c8>
 80011c0:	2b69      	cmp	r3, #105	; 0x69
 80011c2:	f47f aeaa 	bne.w	8000f1a <d_expression_1+0xf6>
 80011c6:	784b      	ldrb	r3, [r1, #1]
 80011c8:	2b6c      	cmp	r3, #108	; 0x6c
 80011ca:	f47f ae50 	bne.w	8000e6e <d_expression_1+0x4a>
 80011ce:	2500      	movs	r5, #0
 80011d0:	3102      	adds	r1, #2
 80011d2:	60e1      	str	r1, [r4, #12]
 80011d4:	4620      	mov	r0, r4
 80011d6:	2145      	movs	r1, #69	; 0x45
 80011d8:	f7ff fbc6 	bl	8000968 <d_exprlist>
 80011dc:	462a      	mov	r2, r5
 80011de:	4603      	mov	r3, r0
 80011e0:	2130      	movs	r1, #48	; 0x30
 80011e2:	4620      	mov	r0, r4
 80011e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80011e8:	f7fe bfb2 	b.w	8000150 <d_make_comp>
 80011ec:	784b      	ldrb	r3, [r1, #1]
 80011ee:	2b6e      	cmp	r3, #110	; 0x6e
 80011f0:	f47f ae3d 	bne.w	8000e6e <d_expression_1+0x4a>
 80011f4:	3102      	adds	r1, #2
 80011f6:	60c1      	str	r1, [r0, #12]
 80011f8:	e628      	b.n	8000e4c <d_expression_1+0x28>
 80011fa:	2700      	movs	r7, #0
 80011fc:	e7c1      	b.n	8001182 <d_expression_1+0x35e>
 80011fe:	bf00      	nop
 8001200:	08012d70 	.word	0x08012d70
 8001204:	08012878 	.word	0x08012878
 8001208:	0801286c 	.word	0x0801286c
 800120c:	08012870 	.word	0x08012870
 8001210:	08012874 	.word	0x08012874
 8001214:	08012868 	.word	0x08012868

08001218 <d_template_args_1>:
 8001218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800121c:	68c2      	ldr	r2, [r0, #12]
 800121e:	b082      	sub	sp, #8
 8001220:	7813      	ldrb	r3, [r2, #0]
 8001222:	4604      	mov	r4, r0
 8001224:	2b45      	cmp	r3, #69	; 0x45
 8001226:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
 8001228:	d049      	beq.n	80012be <d_template_args_1+0xa6>
 800122a:	2100      	movs	r1, #0
 800122c:	2601      	movs	r6, #1
 800122e:	ad02      	add	r5, sp, #8
 8001230:	f845 1d04 	str.w	r1, [r5, #-4]!
 8001234:	3b49      	subs	r3, #73	; 0x49
 8001236:	2b0f      	cmp	r3, #15
 8001238:	d83a      	bhi.n	80012b0 <d_template_args_1+0x98>
 800123a:	e8df f003 	tbb	[pc, r3]
 800123e:	3535      	.short	0x3535
 8001240:	39391a39 	.word	0x39391a39
 8001244:	39393939 	.word	0x39393939
 8001248:	39393939 	.word	0x39393939
 800124c:	0839      	.short	0x0839
 800124e:	3201      	adds	r2, #1
 8001250:	f8d4 8034 	ldr.w	r8, [r4, #52]	; 0x34
 8001254:	60e2      	str	r2, [r4, #12]
 8001256:	4620      	mov	r0, r4
 8001258:	6366      	str	r6, [r4, #52]	; 0x34
 800125a:	f7ff fde3 	bl	8000e24 <d_expression_1>
 800125e:	68e3      	ldr	r3, [r4, #12]
 8001260:	f8c4 8034 	str.w	r8, [r4, #52]	; 0x34
 8001264:	781a      	ldrb	r2, [r3, #0]
 8001266:	2a45      	cmp	r2, #69	; 0x45
 8001268:	d026      	beq.n	80012b8 <d_template_args_1+0xa0>
 800126a:	2000      	movs	r0, #0
 800126c:	b002      	add	sp, #8
 800126e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001272:	4620      	mov	r0, r4
 8001274:	f001 fade 	bl	8002834 <d_expr_primary>
 8001278:	2800      	cmp	r0, #0
 800127a:	d0f6      	beq.n	800126a <d_template_args_1+0x52>
 800127c:	4602      	mov	r2, r0
 800127e:	2300      	movs	r3, #0
 8001280:	212f      	movs	r1, #47	; 0x2f
 8001282:	4620      	mov	r0, r4
 8001284:	f7fe ff64 	bl	8000150 <d_make_comp>
 8001288:	6028      	str	r0, [r5, #0]
 800128a:	f100 0508 	add.w	r5, r0, #8
 800128e:	2800      	cmp	r0, #0
 8001290:	d0eb      	beq.n	800126a <d_template_args_1+0x52>
 8001292:	68e2      	ldr	r2, [r4, #12]
 8001294:	7813      	ldrb	r3, [r2, #0]
 8001296:	2b45      	cmp	r3, #69	; 0x45
 8001298:	d1cc      	bne.n	8001234 <d_template_args_1+0x1c>
 800129a:	9801      	ldr	r0, [sp, #4]
 800129c:	3201      	adds	r2, #1
 800129e:	60e2      	str	r2, [r4, #12]
 80012a0:	62e7      	str	r7, [r4, #44]	; 0x2c
 80012a2:	b002      	add	sp, #8
 80012a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80012a8:	4620      	mov	r0, r4
 80012aa:	f000 f813 	bl	80012d4 <d_template_args>
 80012ae:	e7e3      	b.n	8001278 <d_template_args_1+0x60>
 80012b0:	4620      	mov	r0, r4
 80012b2:	f000 f9d1 	bl	8001658 <d_type>
 80012b6:	e7df      	b.n	8001278 <d_template_args_1+0x60>
 80012b8:	3301      	adds	r3, #1
 80012ba:	60e3      	str	r3, [r4, #12]
 80012bc:	e7dc      	b.n	8001278 <d_template_args_1+0x60>
 80012be:	2300      	movs	r3, #0
 80012c0:	3201      	adds	r2, #1
 80012c2:	60c2      	str	r2, [r0, #12]
 80012c4:	212f      	movs	r1, #47	; 0x2f
 80012c6:	461a      	mov	r2, r3
 80012c8:	b002      	add	sp, #8
 80012ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80012ce:	f7fe bf3f 	b.w	8000150 <d_make_comp>
 80012d2:	bf00      	nop

080012d4 <d_template_args>:
 80012d4:	68c2      	ldr	r2, [r0, #12]
 80012d6:	7813      	ldrb	r3, [r2, #0]
 80012d8:	3b49      	subs	r3, #73	; 0x49
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d802      	bhi.n	80012e4 <d_template_args+0x10>
 80012de:	3201      	adds	r2, #1
 80012e0:	60c2      	str	r2, [r0, #12]
 80012e2:	e799      	b.n	8001218 <d_template_args_1>
 80012e4:	2000      	movs	r0, #0
 80012e6:	4770      	bx	lr

080012e8 <d_name>:
 80012e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80012ec:	68c2      	ldr	r2, [r0, #12]
 80012ee:	b085      	sub	sp, #20
 80012f0:	7813      	ldrb	r3, [r2, #0]
 80012f2:	4605      	mov	r5, r0
 80012f4:	3b4e      	subs	r3, #78	; 0x4e
 80012f6:	2b0c      	cmp	r3, #12
 80012f8:	d870      	bhi.n	80013dc <d_name+0xf4>
 80012fa:	e8df f003 	tbb	[pc, r3]
 80012fe:	6f1e      	.short	0x6f1e
 8001300:	5b6f6f6f 	.word	0x5b6f6f6f
 8001304:	6f6f176f 	.word	0x6f6f176f
 8001308:	6f6f      	.short	0x6f6f
 800130a:	07          	.byte	0x07
 800130b:	00          	.byte	0x00
 800130c:	3201      	adds	r2, #1
 800130e:	2100      	movs	r1, #0
 8001310:	60c2      	str	r2, [r0, #12]
 8001312:	f000 ffb1 	bl	8002278 <d_encoding>
 8001316:	68eb      	ldr	r3, [r5, #12]
 8001318:	4606      	mov	r6, r0
 800131a:	7819      	ldrb	r1, [r3, #0]
 800131c:	2945      	cmp	r1, #69	; 0x45
 800131e:	f000 8099 	beq.w	8001454 <d_name+0x16c>
 8001322:	2200      	movs	r2, #0
 8001324:	4610      	mov	r0, r2
 8001326:	b005      	add	sp, #20
 8001328:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800132c:	f000 fe34 	bl	8001f98 <d_unqualified_name>
 8001330:	4602      	mov	r2, r0
 8001332:	4610      	mov	r0, r2
 8001334:	b005      	add	sp, #20
 8001336:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800133a:	3201      	adds	r2, #1
 800133c:	60c2      	str	r2, [r0, #12]
 800133e:	a903      	add	r1, sp, #12
 8001340:	2201      	movs	r2, #1
 8001342:	f7fe ff51 	bl	80001e8 <d_cv_qualifiers>
 8001346:	4681      	mov	r9, r0
 8001348:	2800      	cmp	r0, #0
 800134a:	d0ea      	beq.n	8001322 <d_name+0x3a>
 800134c:	2100      	movs	r1, #0
 800134e:	4628      	mov	r0, r5
 8001350:	f7fe ffb0 	bl	80002b4 <d_ref_qualifier>
 8001354:	2700      	movs	r7, #0
 8001356:	4680      	mov	r8, r0
 8001358:	68ea      	ldr	r2, [r5, #12]
 800135a:	4ebc      	ldr	r6, [pc, #752]	; (800164c <d_name+0x364>)
 800135c:	7814      	ldrb	r4, [r2, #0]
 800135e:	2c00      	cmp	r4, #0
 8001360:	f000 80ef 	beq.w	8001542 <d_name+0x25a>
 8001364:	2c44      	cmp	r4, #68	; 0x44
 8001366:	f000 80d1 	beq.w	800150c <d_name+0x224>
 800136a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800136e:	b2db      	uxtb	r3, r3
 8001370:	2b1c      	cmp	r3, #28
 8001372:	f240 80a8 	bls.w	80014c6 <d_name+0x1de>
 8001376:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800137a:	2b19      	cmp	r3, #25
 800137c:	f240 80a8 	bls.w	80014d0 <d_name+0x1e8>
 8001380:	2c55      	cmp	r4, #85	; 0x55
 8001382:	f000 80e5 	beq.w	8001550 <d_name+0x268>
 8001386:	2c53      	cmp	r4, #83	; 0x53
 8001388:	f000 80cc 	beq.w	8001524 <d_name+0x23c>
 800138c:	2c49      	cmp	r4, #73	; 0x49
 800138e:	f000 80e1 	beq.w	8001554 <d_name+0x26c>
 8001392:	2c54      	cmp	r4, #84	; 0x54
 8001394:	f000 811c 	beq.w	80015d0 <d_name+0x2e8>
 8001398:	2c45      	cmp	r4, #69	; 0x45
 800139a:	f000 8142 	beq.w	8001622 <d_name+0x33a>
 800139e:	2c4d      	cmp	r4, #77	; 0x4d
 80013a0:	f040 80cf 	bne.w	8001542 <d_name+0x25a>
 80013a4:	2f00      	cmp	r7, #0
 80013a6:	f000 80cc 	beq.w	8001542 <d_name+0x25a>
 80013aa:	1c53      	adds	r3, r2, #1
 80013ac:	60eb      	str	r3, [r5, #12]
 80013ae:	7854      	ldrb	r4, [r2, #1]
 80013b0:	461a      	mov	r2, r3
 80013b2:	e7d4      	b.n	800135e <d_name+0x76>
 80013b4:	7853      	ldrb	r3, [r2, #1]
 80013b6:	2b74      	cmp	r3, #116	; 0x74
 80013b8:	d031      	beq.n	800141e <d_name+0x136>
 80013ba:	2100      	movs	r1, #0
 80013bc:	f7ff f910 	bl	80005e0 <d_substitution>
 80013c0:	68eb      	ldr	r3, [r5, #12]
 80013c2:	4602      	mov	r2, r0
 80013c4:	7819      	ldrb	r1, [r3, #0]
 80013c6:	2949      	cmp	r1, #73	; 0x49
 80013c8:	d1b3      	bne.n	8001332 <d_name+0x4a>
 80013ca:	3301      	adds	r3, #1
 80013cc:	60eb      	str	r3, [r5, #12]
 80013ce:	4628      	mov	r0, r5
 80013d0:	9201      	str	r2, [sp, #4]
 80013d2:	f7ff ff21 	bl	8001218 <d_template_args_1>
 80013d6:	9a01      	ldr	r2, [sp, #4]
 80013d8:	4603      	mov	r3, r0
 80013da:	e017      	b.n	800140c <d_name+0x124>
 80013dc:	f000 fddc 	bl	8001f98 <d_unqualified_name>
 80013e0:	68eb      	ldr	r3, [r5, #12]
 80013e2:	4602      	mov	r2, r0
 80013e4:	7819      	ldrb	r1, [r3, #0]
 80013e6:	2949      	cmp	r1, #73	; 0x49
 80013e8:	d1a3      	bne.n	8001332 <d_name+0x4a>
 80013ea:	2a00      	cmp	r2, #0
 80013ec:	d099      	beq.n	8001322 <d_name+0x3a>
 80013ee:	6a29      	ldr	r1, [r5, #32]
 80013f0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80013f2:	4281      	cmp	r1, r0
 80013f4:	da95      	bge.n	8001322 <d_name+0x3a>
 80013f6:	69ec      	ldr	r4, [r5, #28]
 80013f8:	1c48      	adds	r0, r1, #1
 80013fa:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
 80013fe:	6228      	str	r0, [r5, #32]
 8001400:	7819      	ldrb	r1, [r3, #0]
 8001402:	3949      	subs	r1, #73	; 0x49
 8001404:	2901      	cmp	r1, #1
 8001406:	bf88      	it	hi
 8001408:	2300      	movhi	r3, #0
 800140a:	d9de      	bls.n	80013ca <d_name+0xe2>
 800140c:	4628      	mov	r0, r5
 800140e:	2104      	movs	r1, #4
 8001410:	f7fe fe9e 	bl	8000150 <d_make_comp>
 8001414:	4602      	mov	r2, r0
 8001416:	4610      	mov	r0, r2
 8001418:	b005      	add	sp, #20
 800141a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800141e:	6943      	ldr	r3, [r0, #20]
 8001420:	6981      	ldr	r1, [r0, #24]
 8001422:	3202      	adds	r2, #2
 8001424:	428b      	cmp	r3, r1
 8001426:	60c2      	str	r2, [r0, #12]
 8001428:	f2c0 80a8 	blt.w	800157c <d_name+0x294>
 800142c:	2400      	movs	r4, #0
 800142e:	4628      	mov	r0, r5
 8001430:	f000 fdb2 	bl	8001f98 <d_unqualified_name>
 8001434:	4622      	mov	r2, r4
 8001436:	4603      	mov	r3, r0
 8001438:	2101      	movs	r1, #1
 800143a:	4628      	mov	r0, r5
 800143c:	f7fe fe88 	bl	8000150 <d_make_comp>
 8001440:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8001442:	68eb      	ldr	r3, [r5, #12]
 8001444:	3103      	adds	r1, #3
 8001446:	6329      	str	r1, [r5, #48]	; 0x30
 8001448:	7819      	ldrb	r1, [r3, #0]
 800144a:	4602      	mov	r2, r0
 800144c:	2949      	cmp	r1, #73	; 0x49
 800144e:	f47f af70 	bne.w	8001332 <d_name+0x4a>
 8001452:	e7ca      	b.n	80013ea <d_name+0x102>
 8001454:	1c5a      	adds	r2, r3, #1
 8001456:	60ea      	str	r2, [r5, #12]
 8001458:	7859      	ldrb	r1, [r3, #1]
 800145a:	2973      	cmp	r1, #115	; 0x73
 800145c:	f000 80a0 	beq.w	80015a0 <d_name+0x2b8>
 8001460:	2964      	cmp	r1, #100	; 0x64
 8001462:	f000 80b9 	beq.w	80015d8 <d_name+0x2f0>
 8001466:	4628      	mov	r0, r5
 8001468:	f7ff ff3e 	bl	80012e8 <d_name>
 800146c:	4604      	mov	r4, r0
 800146e:	2800      	cmp	r0, #0
 8001470:	d079      	beq.n	8001566 <d_name+0x27e>
 8001472:	7803      	ldrb	r3, [r0, #0]
 8001474:	2b45      	cmp	r3, #69	; 0x45
 8001476:	f000 8091 	beq.w	800159c <d_name+0x2b4>
 800147a:	2b47      	cmp	r3, #71	; 0x47
 800147c:	f000 808e 	beq.w	800159c <d_name+0x2b4>
 8001480:	68eb      	ldr	r3, [r5, #12]
 8001482:	781a      	ldrb	r2, [r3, #0]
 8001484:	2a5f      	cmp	r2, #95	; 0x5f
 8001486:	f040 8089 	bne.w	800159c <d_name+0x2b4>
 800148a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800148e:	4628      	mov	r0, r5
 8001490:	3301      	adds	r3, #1
 8001492:	f840 3f0c 	str.w	r3, [r0, #12]!
 8001496:	f7fe ffab 	bl	80003f0 <d_number.isra.0>
 800149a:	2800      	cmp	r0, #0
 800149c:	f6ff af41 	blt.w	8001322 <d_name+0x3a>
 80014a0:	1c7b      	adds	r3, r7, #1
 80014a2:	d07b      	beq.n	800159c <d_name+0x2b4>
 80014a4:	696b      	ldr	r3, [r5, #20]
 80014a6:	69aa      	ldr	r2, [r5, #24]
 80014a8:	4293      	cmp	r3, r2
 80014aa:	da5c      	bge.n	8001566 <d_name+0x27e>
 80014ac:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80014b0:	6929      	ldr	r1, [r5, #16]
 80014b2:	3301      	adds	r3, #1
 80014b4:	0092      	lsls	r2, r2, #2
 80014b6:	616b      	str	r3, [r5, #20]
 80014b8:	188b      	adds	r3, r1, r2
 80014ba:	d055      	beq.n	8001568 <d_name+0x280>
 80014bc:	2046      	movs	r0, #70	; 0x46
 80014be:	5488      	strb	r0, [r1, r2]
 80014c0:	609f      	str	r7, [r3, #8]
 80014c2:	605c      	str	r4, [r3, #4]
 80014c4:	e050      	b.n	8001568 <d_name+0x280>
 80014c6:	fa26 f303 	lsr.w	r3, r6, r3
 80014ca:	07d9      	lsls	r1, r3, #31
 80014cc:	f57f af53 	bpl.w	8001376 <d_name+0x8e>
 80014d0:	4628      	mov	r0, r5
 80014d2:	f000 fd61 	bl	8001f98 <d_unqualified_name>
 80014d6:	b37f      	cbz	r7, 8001538 <d_name+0x250>
 80014d8:	2101      	movs	r1, #1
 80014da:	4603      	mov	r3, r0
 80014dc:	463a      	mov	r2, r7
 80014de:	4628      	mov	r0, r5
 80014e0:	f7fe fe36 	bl	8000150 <d_make_comp>
 80014e4:	4607      	mov	r7, r0
 80014e6:	2c53      	cmp	r4, #83	; 0x53
 80014e8:	d023      	beq.n	8001532 <d_name+0x24a>
 80014ea:	68ea      	ldr	r2, [r5, #12]
 80014ec:	7814      	ldrb	r4, [r2, #0]
 80014ee:	2c45      	cmp	r4, #69	; 0x45
 80014f0:	f43f af3b 	beq.w	800136a <d_name+0x82>
 80014f4:	b32f      	cbz	r7, 8001542 <d_name+0x25a>
 80014f6:	6a2b      	ldr	r3, [r5, #32]
 80014f8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80014fa:	428b      	cmp	r3, r1
 80014fc:	da21      	bge.n	8001542 <d_name+0x25a>
 80014fe:	69e9      	ldr	r1, [r5, #28]
 8001500:	1c58      	adds	r0, r3, #1
 8001502:	f841 7023 	str.w	r7, [r1, r3, lsl #2]
 8001506:	6228      	str	r0, [r5, #32]
 8001508:	7814      	ldrb	r4, [r2, #0]
 800150a:	e728      	b.n	800135e <d_name+0x76>
 800150c:	7853      	ldrb	r3, [r2, #1]
 800150e:	4628      	mov	r0, r5
 8001510:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8001514:	2b54      	cmp	r3, #84	; 0x54
 8001516:	d011      	beq.n	800153c <d_name+0x254>
 8001518:	f000 fd3e 	bl	8001f98 <d_unqualified_name>
 800151c:	2f00      	cmp	r7, #0
 800151e:	d1db      	bne.n	80014d8 <d_name+0x1f0>
 8001520:	4607      	mov	r7, r0
 8001522:	e7e2      	b.n	80014ea <d_name+0x202>
 8001524:	2101      	movs	r1, #1
 8001526:	4628      	mov	r0, r5
 8001528:	f7ff f85a 	bl	80005e0 <d_substitution>
 800152c:	2f00      	cmp	r7, #0
 800152e:	d1d3      	bne.n	80014d8 <d_name+0x1f0>
 8001530:	4607      	mov	r7, r0
 8001532:	68ea      	ldr	r2, [r5, #12]
 8001534:	7814      	ldrb	r4, [r2, #0]
 8001536:	e712      	b.n	800135e <d_name+0x76>
 8001538:	4607      	mov	r7, r0
 800153a:	e7d4      	b.n	80014e6 <d_name+0x1fe>
 800153c:	f000 f88c 	bl	8001658 <d_type>
 8001540:	e7ec      	b.n	800151c <d_name+0x234>
 8001542:	2200      	movs	r2, #0
 8001544:	4610      	mov	r0, r2
 8001546:	f8c9 2000 	str.w	r2, [r9]
 800154a:	b005      	add	sp, #20
 800154c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001550:	4628      	mov	r0, r5
 8001552:	e7e1      	b.n	8001518 <d_name+0x230>
 8001554:	2f00      	cmp	r7, #0
 8001556:	d0f4      	beq.n	8001542 <d_name+0x25a>
 8001558:	3201      	adds	r2, #1
 800155a:	60ea      	str	r2, [r5, #12]
 800155c:	4628      	mov	r0, r5
 800155e:	f7ff fe5b 	bl	8001218 <d_template_args_1>
 8001562:	2104      	movs	r1, #4
 8001564:	e7b9      	b.n	80014da <d_name+0x1f2>
 8001566:	2300      	movs	r3, #0
 8001568:	4632      	mov	r2, r6
 800156a:	4628      	mov	r0, r5
 800156c:	2102      	movs	r1, #2
 800156e:	f7fe fdef 	bl	8000150 <d_make_comp>
 8001572:	4602      	mov	r2, r0
 8001574:	4610      	mov	r0, r2
 8001576:	b005      	add	sp, #20
 8001578:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800157c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001580:	6901      	ldr	r1, [r0, #16]
 8001582:	0092      	lsls	r2, r2, #2
 8001584:	3301      	adds	r3, #1
 8001586:	188c      	adds	r4, r1, r2
 8001588:	6143      	str	r3, [r0, #20]
 800158a:	f43f af50 	beq.w	800142e <d_name+0x146>
 800158e:	2600      	movs	r6, #0
 8001590:	2003      	movs	r0, #3
 8001592:	4b2f      	ldr	r3, [pc, #188]	; (8001650 <d_name+0x368>)
 8001594:	548e      	strb	r6, [r1, r2]
 8001596:	60a0      	str	r0, [r4, #8]
 8001598:	6063      	str	r3, [r4, #4]
 800159a:	e748      	b.n	800142e <d_name+0x146>
 800159c:	4623      	mov	r3, r4
 800159e:	e7e3      	b.n	8001568 <d_name+0x280>
 80015a0:	1c9a      	adds	r2, r3, #2
 80015a2:	60ea      	str	r2, [r5, #12]
 80015a4:	789a      	ldrb	r2, [r3, #2]
 80015a6:	2a5f      	cmp	r2, #95	; 0x5f
 80015a8:	d032      	beq.n	8001610 <d_name+0x328>
 80015aa:	696b      	ldr	r3, [r5, #20]
 80015ac:	69aa      	ldr	r2, [r5, #24]
 80015ae:	4293      	cmp	r3, r2
 80015b0:	dad9      	bge.n	8001566 <d_name+0x27e>
 80015b2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80015b6:	6929      	ldr	r1, [r5, #16]
 80015b8:	3301      	adds	r3, #1
 80015ba:	0092      	lsls	r2, r2, #2
 80015bc:	616b      	str	r3, [r5, #20]
 80015be:	188b      	adds	r3, r1, r2
 80015c0:	d0d2      	beq.n	8001568 <d_name+0x280>
 80015c2:	2700      	movs	r7, #0
 80015c4:	240e      	movs	r4, #14
 80015c6:	4823      	ldr	r0, [pc, #140]	; (8001654 <d_name+0x36c>)
 80015c8:	548f      	strb	r7, [r1, r2]
 80015ca:	609c      	str	r4, [r3, #8]
 80015cc:	6058      	str	r0, [r3, #4]
 80015ce:	e7cb      	b.n	8001568 <d_name+0x280>
 80015d0:	4628      	mov	r0, r5
 80015d2:	f7fe ff6b 	bl	80004ac <d_template_param>
 80015d6:	e7a1      	b.n	800151c <d_name+0x234>
 80015d8:	3302      	adds	r3, #2
 80015da:	60eb      	str	r3, [r5, #12]
 80015dc:	4628      	mov	r0, r5
 80015de:	f7fe ff49 	bl	8000474 <d_compact_number>
 80015e2:	1e07      	subs	r7, r0, #0
 80015e4:	f6ff ae9d 	blt.w	8001322 <d_name+0x3a>
 80015e8:	4628      	mov	r0, r5
 80015ea:	f7ff fe7d 	bl	80012e8 <d_name>
 80015ee:	4604      	mov	r4, r0
 80015f0:	2800      	cmp	r0, #0
 80015f2:	f43f af57 	beq.w	80014a4 <d_name+0x1bc>
 80015f6:	7803      	ldrb	r3, [r0, #0]
 80015f8:	2b45      	cmp	r3, #69	; 0x45
 80015fa:	f43f af53 	beq.w	80014a4 <d_name+0x1bc>
 80015fe:	2b47      	cmp	r3, #71	; 0x47
 8001600:	f43f af50 	beq.w	80014a4 <d_name+0x1bc>
 8001604:	68eb      	ldr	r3, [r5, #12]
 8001606:	781a      	ldrb	r2, [r3, #0]
 8001608:	2a5f      	cmp	r2, #95	; 0x5f
 800160a:	f47f af4b 	bne.w	80014a4 <d_name+0x1bc>
 800160e:	e73e      	b.n	800148e <d_name+0x1a6>
 8001610:	4628      	mov	r0, r5
 8001612:	3303      	adds	r3, #3
 8001614:	f840 3f0c 	str.w	r3, [r0, #12]!
 8001618:	f7fe feea 	bl	80003f0 <d_number.isra.0>
 800161c:	2800      	cmp	r0, #0
 800161e:	dac4      	bge.n	80015aa <d_name+0x2c2>
 8001620:	e67f      	b.n	8001322 <d_name+0x3a>
 8001622:	f8c9 7000 	str.w	r7, [r9]
 8001626:	2f00      	cmp	r7, #0
 8001628:	f43f ae7b 	beq.w	8001322 <d_name+0x3a>
 800162c:	f1b8 0f00 	cmp.w	r8, #0
 8001630:	d004      	beq.n	800163c <d_name+0x354>
 8001632:	9b03      	ldr	r3, [sp, #12]
 8001634:	f8cd 800c 	str.w	r8, [sp, #12]
 8001638:	f8c8 3004 	str.w	r3, [r8, #4]
 800163c:	7813      	ldrb	r3, [r2, #0]
 800163e:	2b45      	cmp	r3, #69	; 0x45
 8001640:	f47f ae6f 	bne.w	8001322 <d_name+0x3a>
 8001644:	3201      	adds	r2, #1
 8001646:	60ea      	str	r2, [r5, #12]
 8001648:	9a03      	ldr	r2, [sp, #12]
 800164a:	e672      	b.n	8001332 <d_name+0x4a>
 800164c:	100803ff 	.word	0x100803ff
 8001650:	0801288c 	.word	0x0801288c
 8001654:	0801287c 	.word	0x0801287c

08001658 <d_type>:
 8001658:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800165c:	68c2      	ldr	r2, [r0, #12]
 800165e:	b083      	sub	sp, #12
 8001660:	7813      	ldrb	r3, [r2, #0]
 8001662:	4604      	mov	r4, r0
 8001664:	2b72      	cmp	r3, #114	; 0x72
 8001666:	d058      	beq.n	800171a <d_type+0xc2>
 8001668:	2b56      	cmp	r3, #86	; 0x56
 800166a:	d056      	beq.n	800171a <d_type+0xc2>
 800166c:	2b4b      	cmp	r3, #75	; 0x4b
 800166e:	d054      	beq.n	800171a <d_type+0xc2>
 8001670:	2b44      	cmp	r3, #68	; 0x44
 8001672:	f000 809f 	beq.w	80017b4 <d_type+0x15c>
 8001676:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800167a:	294a      	cmp	r1, #74	; 0x4a
 800167c:	f200 808a 	bhi.w	8001794 <d_type+0x13c>
 8001680:	e8df f011 	tbh	[pc, r1, lsl #1]
 8001684:	012a012a 	.word	0x012a012a
 8001688:	012a012a 	.word	0x012a012a
 800168c:	012a012a 	.word	0x012a012a
 8001690:	012a012a 	.word	0x012a012a
 8001694:	012a012a 	.word	0x012a012a
 8001698:	00880088 	.word	0x00880088
 800169c:	00880088 	.word	0x00880088
 80016a0:	00880088 	.word	0x00880088
 80016a4:	020b0088 	.word	0x020b0088
 80016a8:	01520088 	.word	0x01520088
 80016ac:	00880088 	.word	0x00880088
 80016b0:	0160014c 	.word	0x0160014c
 80016b4:	00880088 	.word	0x00880088
 80016b8:	00880088 	.word	0x00880088
 80016bc:	016e0088 	.word	0x016e0088
 80016c0:	0186012a 	.word	0x0186012a
 80016c4:	008801c3 	.word	0x008801c3
 80016c8:	01a20194 	.word	0x01a20194
 80016cc:	01f301d1 	.word	0x01f301d1
 80016d0:	00880088 	.word	0x00880088
 80016d4:	00880088 	.word	0x00880088
 80016d8:	0088012a 	.word	0x0088012a
 80016dc:	00880088 	.word	0x00880088
 80016e0:	00880088 	.word	0x00880088
 80016e4:	010c0088 	.word	0x010c0088
 80016e8:	010c010c 	.word	0x010c010c
 80016ec:	010c010c 	.word	0x010c010c
 80016f0:	010c010c 	.word	0x010c010c
 80016f4:	010c010c 	.word	0x010c010c
 80016f8:	0088010c 	.word	0x0088010c
 80016fc:	010c010c 	.word	0x010c010c
 8001700:	010c010c 	.word	0x010c010c
 8001704:	00880088 	.word	0x00880088
 8001708:	010c0088 	.word	0x010c0088
 800170c:	013e010c 	.word	0x013e010c
 8001710:	010c010c 	.word	0x010c010c
 8001714:	010c010c 	.word	0x010c010c
 8001718:	010c      	.short	0x010c
 800171a:	2200      	movs	r2, #0
 800171c:	a901      	add	r1, sp, #4
 800171e:	4620      	mov	r0, r4
 8001720:	f7fe fd62 	bl	80001e8 <d_cv_qualifiers>
 8001724:	4605      	mov	r5, r0
 8001726:	2800      	cmp	r0, #0
 8001728:	d034      	beq.n	8001794 <d_type+0x13c>
 800172a:	68e3      	ldr	r3, [r4, #12]
 800172c:	4620      	mov	r0, r4
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b46      	cmp	r3, #70	; 0x46
 8001732:	d034      	beq.n	800179e <d_type+0x146>
 8001734:	f7ff ff90 	bl	8001658 <d_type>
 8001738:	6028      	str	r0, [r5, #0]
 800173a:	b358      	cbz	r0, 8001794 <d_type+0x13c>
 800173c:	7803      	ldrb	r3, [r0, #0]
 800173e:	3b1f      	subs	r3, #31
 8001740:	2b01      	cmp	r3, #1
 8001742:	d930      	bls.n	80017a6 <d_type+0x14e>
 8001744:	9a01      	ldr	r2, [sp, #4]
 8001746:	b32a      	cbz	r2, 8001794 <d_type+0x13c>
 8001748:	6a23      	ldr	r3, [r4, #32]
 800174a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800174c:	428b      	cmp	r3, r1
 800174e:	da21      	bge.n	8001794 <d_type+0x13c>
 8001750:	69e0      	ldr	r0, [r4, #28]
 8001752:	1c59      	adds	r1, r3, #1
 8001754:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8001758:	9d01      	ldr	r5, [sp, #4]
 800175a:	6221      	str	r1, [r4, #32]
 800175c:	4628      	mov	r0, r5
 800175e:	b003      	add	sp, #12
 8001760:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001764:	2301      	movs	r3, #1
 8001766:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8001768:	6343      	str	r3, [r0, #52]	; 0x34
 800176a:	f7ff fb5b 	bl	8000e24 <d_expression_1>
 800176e:	6365      	str	r5, [r4, #52]	; 0x34
 8001770:	4602      	mov	r2, r0
 8001772:	2300      	movs	r3, #0
 8001774:	2142      	movs	r1, #66	; 0x42
 8001776:	4620      	mov	r0, r4
 8001778:	f7fe fcea 	bl	8000150 <d_make_comp>
 800177c:	4605      	mov	r5, r0
 800177e:	9001      	str	r0, [sp, #4]
 8001780:	b140      	cbz	r0, 8001794 <d_type+0x13c>
 8001782:	68e3      	ldr	r3, [r4, #12]
 8001784:	781a      	ldrb	r2, [r3, #0]
 8001786:	b12a      	cbz	r2, 8001794 <d_type+0x13c>
 8001788:	1c5a      	adds	r2, r3, #1
 800178a:	60e2      	str	r2, [r4, #12]
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	2b45      	cmp	r3, #69	; 0x45
 8001790:	f000 80aa 	beq.w	80018e8 <d_type+0x290>
 8001794:	2500      	movs	r5, #0
 8001796:	4628      	mov	r0, r5
 8001798:	b003      	add	sp, #12
 800179a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800179e:	f000 fd4b 	bl	8002238 <d_function_type>
 80017a2:	6028      	str	r0, [r5, #0]
 80017a4:	e7c9      	b.n	800173a <d_type+0xe2>
 80017a6:	9a01      	ldr	r2, [sp, #4]
 80017a8:	6843      	ldr	r3, [r0, #4]
 80017aa:	6042      	str	r2, [r0, #4]
 80017ac:	682a      	ldr	r2, [r5, #0]
 80017ae:	9201      	str	r2, [sp, #4]
 80017b0:	602b      	str	r3, [r5, #0]
 80017b2:	e7c7      	b.n	8001744 <d_type+0xec>
 80017b4:	7853      	ldrb	r3, [r2, #1]
 80017b6:	2b78      	cmp	r3, #120	; 0x78
 80017b8:	d0af      	beq.n	800171a <d_type+0xc2>
 80017ba:	1c53      	adds	r3, r2, #1
 80017bc:	60c3      	str	r3, [r0, #12]
 80017be:	7853      	ldrb	r3, [r2, #1]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d0e7      	beq.n	8001794 <d_type+0x13c>
 80017c4:	1c93      	adds	r3, r2, #2
 80017c6:	60c3      	str	r3, [r0, #12]
 80017c8:	7853      	ldrb	r3, [r2, #1]
 80017ca:	3b46      	subs	r3, #70	; 0x46
 80017cc:	2b30      	cmp	r3, #48	; 0x30
 80017ce:	d8e1      	bhi.n	8001794 <d_type+0x13c>
 80017d0:	a101      	add	r1, pc, #4	; (adr r1, 80017d8 <d_type+0x180>)
 80017d2:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80017d6:	bf00      	nop
 80017d8:	08001cb1 	.word	0x08001cb1
 80017dc:	08001795 	.word	0x08001795
 80017e0:	08001795 	.word	0x08001795
 80017e4:	08001795 	.word	0x08001795
 80017e8:	08001795 	.word	0x08001795
 80017ec:	08001795 	.word	0x08001795
 80017f0:	08001795 	.word	0x08001795
 80017f4:	08001795 	.word	0x08001795
 80017f8:	08001795 	.word	0x08001795
 80017fc:	08001795 	.word	0x08001795
 8001800:	08001795 	.word	0x08001795
 8001804:	08001795 	.word	0x08001795
 8001808:	08001795 	.word	0x08001795
 800180c:	08001795 	.word	0x08001795
 8001810:	08001765 	.word	0x08001765
 8001814:	08001795 	.word	0x08001795
 8001818:	08001795 	.word	0x08001795
 800181c:	08001795 	.word	0x08001795
 8001820:	08001795 	.word	0x08001795
 8001824:	08001795 	.word	0x08001795
 8001828:	08001795 	.word	0x08001795
 800182c:	08001795 	.word	0x08001795
 8001830:	08001795 	.word	0x08001795
 8001834:	08001795 	.word	0x08001795
 8001838:	08001795 	.word	0x08001795
 800183c:	08001795 	.word	0x08001795
 8001840:	08001795 	.word	0x08001795
 8001844:	08001c87 	.word	0x08001c87
 8001848:	08001795 	.word	0x08001795
 800184c:	08001c5d 	.word	0x08001c5d
 8001850:	08001c3f 	.word	0x08001c3f
 8001854:	08001c17 	.word	0x08001c17
 8001858:	08001beb 	.word	0x08001beb
 800185c:	08001795 	.word	0x08001795
 8001860:	08001bbf 	.word	0x08001bbf
 8001864:	08001b9d 	.word	0x08001b9d
 8001868:	08001795 	.word	0x08001795
 800186c:	08001795 	.word	0x08001795
 8001870:	08001795 	.word	0x08001795
 8001874:	08001795 	.word	0x08001795
 8001878:	08001b65 	.word	0x08001b65
 800187c:	08001795 	.word	0x08001795
 8001880:	08001b4f 	.word	0x08001b4f
 8001884:	08001795 	.word	0x08001795
 8001888:	08001795 	.word	0x08001795
 800188c:	08001b23 	.word	0x08001b23
 8001890:	08001765 	.word	0x08001765
 8001894:	08001795 	.word	0x08001795
 8001898:	08001aed 	.word	0x08001aed
 800189c:	6960      	ldr	r0, [r4, #20]
 800189e:	69a5      	ldr	r5, [r4, #24]
 80018a0:	3b61      	subs	r3, #97	; 0x61
 80018a2:	49bb      	ldr	r1, [pc, #748]	; (8001b90 <d_type+0x538>)
 80018a4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80018a8:	42a8      	cmp	r0, r5
 80018aa:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80018ae:	f280 8231 	bge.w	8001d14 <d_type+0x6bc>
 80018b2:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 80018b6:	6926      	ldr	r6, [r4, #16]
 80018b8:	0089      	lsls	r1, r1, #2
 80018ba:	3001      	adds	r0, #1
 80018bc:	1875      	adds	r5, r6, r1
 80018be:	6160      	str	r0, [r4, #20]
 80018c0:	f000 8228 	beq.w	8001d14 <d_type+0x6bc>
 80018c4:	2027      	movs	r0, #39	; 0x27
 80018c6:	5470      	strb	r0, [r6, r1]
 80018c8:	606b      	str	r3, [r5, #4]
 80018ca:	6859      	ldr	r1, [r3, #4]
 80018cc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80018ce:	3201      	adds	r2, #1
 80018d0:	440b      	add	r3, r1
 80018d2:	60e2      	str	r2, [r4, #12]
 80018d4:	6323      	str	r3, [r4, #48]	; 0x30
 80018d6:	e75e      	b.n	8001796 <d_type+0x13e>
 80018d8:	4620      	mov	r0, r4
 80018da:	f7ff fd05 	bl	80012e8 <d_name>
 80018de:	4605      	mov	r5, r0
 80018e0:	9001      	str	r0, [sp, #4]
 80018e2:	2d00      	cmp	r5, #0
 80018e4:	f43f af56 	beq.w	8001794 <d_type+0x13c>
 80018e8:	6a23      	ldr	r3, [r4, #32]
 80018ea:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80018ec:	4293      	cmp	r3, r2
 80018ee:	f6bf af51 	bge.w	8001794 <d_type+0x13c>
 80018f2:	69e1      	ldr	r1, [r4, #28]
 80018f4:	1c5a      	adds	r2, r3, #1
 80018f6:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
 80018fa:	9d01      	ldr	r5, [sp, #4]
 80018fc:	6222      	str	r2, [r4, #32]
 80018fe:	e74a      	b.n	8001796 <d_type+0x13e>
 8001900:	3201      	adds	r2, #1
 8001902:	60e2      	str	r2, [r4, #12]
 8001904:	4620      	mov	r0, r4
 8001906:	f7fe fdf3 	bl	80004f0 <d_source_name>
 800190a:	2300      	movs	r3, #0
 800190c:	4602      	mov	r2, r0
 800190e:	2128      	movs	r1, #40	; 0x28
 8001910:	4620      	mov	r0, r4
 8001912:	f7fe fc1d 	bl	8000150 <d_make_comp>
 8001916:	4605      	mov	r5, r0
 8001918:	9001      	str	r0, [sp, #4]
 800191a:	e7e2      	b.n	80018e2 <d_type+0x28a>
 800191c:	4620      	mov	r0, r4
 800191e:	f000 fc8b 	bl	8002238 <d_function_type>
 8001922:	4605      	mov	r5, r0
 8001924:	9001      	str	r0, [sp, #4]
 8001926:	e7dc      	b.n	80018e2 <d_type+0x28a>
 8001928:	3201      	adds	r2, #1
 800192a:	60e2      	str	r2, [r4, #12]
 800192c:	4620      	mov	r0, r4
 800192e:	f7ff fe93 	bl	8001658 <d_type>
 8001932:	2300      	movs	r3, #0
 8001934:	4602      	mov	r2, r0
 8001936:	2125      	movs	r1, #37	; 0x25
 8001938:	4620      	mov	r0, r4
 800193a:	f7fe fc09 	bl	8000150 <d_make_comp>
 800193e:	4605      	mov	r5, r0
 8001940:	9001      	str	r0, [sp, #4]
 8001942:	e7ce      	b.n	80018e2 <d_type+0x28a>
 8001944:	3201      	adds	r2, #1
 8001946:	60e2      	str	r2, [r4, #12]
 8001948:	4620      	mov	r0, r4
 800194a:	f7ff fe85 	bl	8001658 <d_type>
 800194e:	2300      	movs	r3, #0
 8001950:	4602      	mov	r2, r0
 8001952:	2126      	movs	r1, #38	; 0x26
 8001954:	4620      	mov	r0, r4
 8001956:	f7fe fbfb 	bl	8000150 <d_make_comp>
 800195a:	4605      	mov	r5, r0
 800195c:	9001      	str	r0, [sp, #4]
 800195e:	e7c0      	b.n	80018e2 <d_type+0x28a>
 8001960:	3201      	adds	r2, #1
 8001962:	60e2      	str	r2, [r4, #12]
 8001964:	4620      	mov	r0, r4
 8001966:	f7ff fe77 	bl	8001658 <d_type>
 800196a:	4605      	mov	r5, r0
 800196c:	2800      	cmp	r0, #0
 800196e:	f000 80bb 	beq.w	8001ae8 <d_type+0x490>
 8001972:	4620      	mov	r0, r4
 8001974:	f7ff fe70 	bl	8001658 <d_type>
 8001978:	2800      	cmp	r0, #0
 800197a:	f000 80b5 	beq.w	8001ae8 <d_type+0x490>
 800197e:	4603      	mov	r3, r0
 8001980:	462a      	mov	r2, r5
 8001982:	212b      	movs	r1, #43	; 0x2b
 8001984:	4620      	mov	r0, r4
 8001986:	f7fe fbe3 	bl	8000150 <d_make_comp>
 800198a:	4605      	mov	r5, r0
 800198c:	9501      	str	r5, [sp, #4]
 800198e:	e7a8      	b.n	80018e2 <d_type+0x28a>
 8001990:	3201      	adds	r2, #1
 8001992:	60e2      	str	r2, [r4, #12]
 8001994:	4620      	mov	r0, r4
 8001996:	f7ff fe5f 	bl	8001658 <d_type>
 800199a:	2300      	movs	r3, #0
 800199c:	4602      	mov	r2, r0
 800199e:	2124      	movs	r1, #36	; 0x24
 80019a0:	4620      	mov	r0, r4
 80019a2:	f7fe fbd5 	bl	8000150 <d_make_comp>
 80019a6:	4605      	mov	r5, r0
 80019a8:	9001      	str	r0, [sp, #4]
 80019aa:	e79a      	b.n	80018e2 <d_type+0x28a>
 80019ac:	3201      	adds	r2, #1
 80019ae:	60e2      	str	r2, [r4, #12]
 80019b0:	4620      	mov	r0, r4
 80019b2:	f7ff fe51 	bl	8001658 <d_type>
 80019b6:	2300      	movs	r3, #0
 80019b8:	4602      	mov	r2, r0
 80019ba:	2123      	movs	r1, #35	; 0x23
 80019bc:	4620      	mov	r0, r4
 80019be:	f7fe fbc7 	bl	8000150 <d_make_comp>
 80019c2:	4605      	mov	r5, r0
 80019c4:	9001      	str	r0, [sp, #4]
 80019c6:	e78c      	b.n	80018e2 <d_type+0x28a>
 80019c8:	7853      	ldrb	r3, [r2, #1]
 80019ca:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80019ce:	2a09      	cmp	r2, #9
 80019d0:	d905      	bls.n	80019de <d_type+0x386>
 80019d2:	2b5f      	cmp	r3, #95	; 0x5f
 80019d4:	d003      	beq.n	80019de <d_type+0x386>
 80019d6:	3b41      	subs	r3, #65	; 0x41
 80019d8:	2b19      	cmp	r3, #25
 80019da:	f200 81ba 	bhi.w	8001d52 <d_type+0x6fa>
 80019de:	2100      	movs	r1, #0
 80019e0:	4620      	mov	r0, r4
 80019e2:	f7fe fdfd 	bl	80005e0 <d_substitution>
 80019e6:	68e3      	ldr	r3, [r4, #12]
 80019e8:	9001      	str	r0, [sp, #4]
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	4605      	mov	r5, r0
 80019ee:	2b49      	cmp	r3, #73	; 0x49
 80019f0:	f47f aed1 	bne.w	8001796 <d_type+0x13e>
 80019f4:	4620      	mov	r0, r4
 80019f6:	f7ff fc6d 	bl	80012d4 <d_template_args>
 80019fa:	462a      	mov	r2, r5
 80019fc:	4603      	mov	r3, r0
 80019fe:	2104      	movs	r1, #4
 8001a00:	4620      	mov	r0, r4
 8001a02:	f7fe fba5 	bl	8000150 <d_make_comp>
 8001a06:	4605      	mov	r5, r0
 8001a08:	e7c0      	b.n	800198c <d_type+0x334>
 8001a0a:	3201      	adds	r2, #1
 8001a0c:	60e2      	str	r2, [r4, #12]
 8001a0e:	4620      	mov	r0, r4
 8001a10:	f7ff fe22 	bl	8001658 <d_type>
 8001a14:	2300      	movs	r3, #0
 8001a16:	4602      	mov	r2, r0
 8001a18:	2122      	movs	r1, #34	; 0x22
 8001a1a:	4620      	mov	r0, r4
 8001a1c:	f7fe fb98 	bl	8000150 <d_make_comp>
 8001a20:	4605      	mov	r5, r0
 8001a22:	9001      	str	r0, [sp, #4]
 8001a24:	e75d      	b.n	80018e2 <d_type+0x28a>
 8001a26:	4620      	mov	r0, r4
 8001a28:	f7fe fd40 	bl	80004ac <d_template_param>
 8001a2c:	68e6      	ldr	r6, [r4, #12]
 8001a2e:	9001      	str	r0, [sp, #4]
 8001a30:	7833      	ldrb	r3, [r6, #0]
 8001a32:	4605      	mov	r5, r0
 8001a34:	2b49      	cmp	r3, #73	; 0x49
 8001a36:	f47f af54 	bne.w	80018e2 <d_type+0x28a>
 8001a3a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	f040 81a0 	bne.w	8001d82 <d_type+0x72a>
 8001a42:	2800      	cmp	r0, #0
 8001a44:	f43f aea6 	beq.w	8001794 <d_type+0x13c>
 8001a48:	6a23      	ldr	r3, [r4, #32]
 8001a4a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	f6bf aea1 	bge.w	8001794 <d_type+0x13c>
 8001a52:	69e1      	ldr	r1, [r4, #28]
 8001a54:	1c5a      	adds	r2, r3, #1
 8001a56:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8001a5a:	6222      	str	r2, [r4, #32]
 8001a5c:	4620      	mov	r0, r4
 8001a5e:	9d01      	ldr	r5, [sp, #4]
 8001a60:	f7ff fc38 	bl	80012d4 <d_template_args>
 8001a64:	462a      	mov	r2, r5
 8001a66:	4603      	mov	r3, r0
 8001a68:	e7c9      	b.n	80019fe <d_type+0x3a6>
 8001a6a:	3201      	adds	r2, #1
 8001a6c:	60e2      	str	r2, [r4, #12]
 8001a6e:	4620      	mov	r0, r4
 8001a70:	f7fe fd3e 	bl	80004f0 <d_source_name>
 8001a74:	68e3      	ldr	r3, [r4, #12]
 8001a76:	9001      	str	r0, [sp, #4]
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	4605      	mov	r5, r0
 8001a7c:	2b49      	cmp	r3, #73	; 0x49
 8001a7e:	f000 8175 	beq.w	8001d6c <d_type+0x714>
 8001a82:	4620      	mov	r0, r4
 8001a84:	f7ff fde8 	bl	8001658 <d_type>
 8001a88:	9b01      	ldr	r3, [sp, #4]
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	2121      	movs	r1, #33	; 0x21
 8001a8e:	4620      	mov	r0, r4
 8001a90:	f7fe fb5e 	bl	8000150 <d_make_comp>
 8001a94:	4605      	mov	r5, r0
 8001a96:	9001      	str	r0, [sp, #4]
 8001a98:	e723      	b.n	80018e2 <d_type+0x28a>
 8001a9a:	1c51      	adds	r1, r2, #1
 8001a9c:	60e1      	str	r1, [r4, #12]
 8001a9e:	7853      	ldrb	r3, [r2, #1]
 8001aa0:	2b5f      	cmp	r3, #95	; 0x5f
 8001aa2:	f000 813b 	beq.w	8001d1c <d_type+0x6c4>
 8001aa6:	3b30      	subs	r3, #48	; 0x30
 8001aa8:	2b09      	cmp	r3, #9
 8001aaa:	f200 8145 	bhi.w	8001d38 <d_type+0x6e0>
 8001aae:	460b      	mov	r3, r1
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	60e3      	str	r3, [r4, #12]
 8001ab4:	781a      	ldrb	r2, [r3, #0]
 8001ab6:	3a30      	subs	r2, #48	; 0x30
 8001ab8:	2a09      	cmp	r2, #9
 8001aba:	d9f9      	bls.n	8001ab0 <d_type+0x458>
 8001abc:	6962      	ldr	r2, [r4, #20]
 8001abe:	69a0      	ldr	r0, [r4, #24]
 8001ac0:	4282      	cmp	r2, r0
 8001ac2:	da11      	bge.n	8001ae8 <d_type+0x490>
 8001ac4:	eb02 0042 	add.w	r0, r2, r2, lsl #1
 8001ac8:	6926      	ldr	r6, [r4, #16]
 8001aca:	0080      	lsls	r0, r0, #2
 8001acc:	3201      	adds	r2, #1
 8001ace:	1835      	adds	r5, r6, r0
 8001ad0:	6162      	str	r2, [r4, #20]
 8001ad2:	d009      	beq.n	8001ae8 <d_type+0x490>
 8001ad4:	1a5a      	subs	r2, r3, r1
 8001ad6:	d007      	beq.n	8001ae8 <d_type+0x490>
 8001ad8:	2700      	movs	r7, #0
 8001ada:	5437      	strb	r7, [r6, r0]
 8001adc:	6069      	str	r1, [r5, #4]
 8001ade:	60aa      	str	r2, [r5, #8]
 8001ae0:	781a      	ldrb	r2, [r3, #0]
 8001ae2:	2a5f      	cmp	r2, #95	; 0x5f
 8001ae4:	f000 8187 	beq.w	8001df6 <d_type+0x79e>
 8001ae8:	2500      	movs	r5, #0
 8001aea:	e74f      	b.n	800198c <d_type+0x334>
 8001aec:	7893      	ldrb	r3, [r2, #2]
 8001aee:	2b5f      	cmp	r3, #95	; 0x5f
 8001af0:	f000 8177 	beq.w	8001de2 <d_type+0x78a>
 8001af4:	f7fe fca6 	bl	8000444 <d_number_component>
 8001af8:	4605      	mov	r5, r0
 8001afa:	2d00      	cmp	r5, #0
 8001afc:	f43f af46 	beq.w	800198c <d_type+0x334>
 8001b00:	68e3      	ldr	r3, [r4, #12]
 8001b02:	781a      	ldrb	r2, [r3, #0]
 8001b04:	2a5f      	cmp	r2, #95	; 0x5f
 8001b06:	d1ef      	bne.n	8001ae8 <d_type+0x490>
 8001b08:	3301      	adds	r3, #1
 8001b0a:	60e3      	str	r3, [r4, #12]
 8001b0c:	4620      	mov	r0, r4
 8001b0e:	f7ff fda3 	bl	8001658 <d_type>
 8001b12:	462a      	mov	r2, r5
 8001b14:	4603      	mov	r3, r0
 8001b16:	212d      	movs	r1, #45	; 0x2d
 8001b18:	4620      	mov	r0, r4
 8001b1a:	f7fe fb19 	bl	8000150 <d_make_comp>
 8001b1e:	4605      	mov	r5, r0
 8001b20:	e734      	b.n	800198c <d_type+0x334>
 8001b22:	6942      	ldr	r2, [r0, #20]
 8001b24:	6983      	ldr	r3, [r0, #24]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	f280 80f4 	bge.w	8001d14 <d_type+0x6bc>
 8001b2c:	230c      	movs	r3, #12
 8001b2e:	fb03 f302 	mul.w	r3, r3, r2
 8001b32:	6901      	ldr	r1, [r0, #16]
 8001b34:	3201      	adds	r2, #1
 8001b36:	18cd      	adds	r5, r1, r3
 8001b38:	6142      	str	r2, [r0, #20]
 8001b3a:	f000 80eb 	beq.w	8001d14 <d_type+0x6bc>
 8001b3e:	2027      	movs	r0, #39	; 0x27
 8001b40:	4a14      	ldr	r2, [pc, #80]	; (8001b94 <d_type+0x53c>)
 8001b42:	54c8      	strb	r0, [r1, r3]
 8001b44:	606a      	str	r2, [r5, #4]
 8001b46:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b48:	3308      	adds	r3, #8
 8001b4a:	6323      	str	r3, [r4, #48]	; 0x30
 8001b4c:	e623      	b.n	8001796 <d_type+0x13e>
 8001b4e:	f7ff fd83 	bl	8001658 <d_type>
 8001b52:	2300      	movs	r3, #0
 8001b54:	4602      	mov	r2, r0
 8001b56:	214a      	movs	r1, #74	; 0x4a
 8001b58:	4620      	mov	r0, r4
 8001b5a:	f7fe faf9 	bl	8000150 <d_make_comp>
 8001b5e:	4605      	mov	r5, r0
 8001b60:	9001      	str	r0, [sp, #4]
 8001b62:	e6be      	b.n	80018e2 <d_type+0x28a>
 8001b64:	6942      	ldr	r2, [r0, #20]
 8001b66:	6983      	ldr	r3, [r0, #24]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	f280 80d3 	bge.w	8001d14 <d_type+0x6bc>
 8001b6e:	230c      	movs	r3, #12
 8001b70:	fb03 f302 	mul.w	r3, r3, r2
 8001b74:	6901      	ldr	r1, [r0, #16]
 8001b76:	3201      	adds	r2, #1
 8001b78:	18cd      	adds	r5, r1, r3
 8001b7a:	6142      	str	r2, [r0, #20]
 8001b7c:	f000 80ca 	beq.w	8001d14 <d_type+0x6bc>
 8001b80:	2027      	movs	r0, #39	; 0x27
 8001b82:	4a05      	ldr	r2, [pc, #20]	; (8001b98 <d_type+0x540>)
 8001b84:	54c8      	strb	r0, [r1, r3]
 8001b86:	606a      	str	r2, [r5, #4]
 8001b88:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b8a:	3311      	adds	r3, #17
 8001b8c:	6323      	str	r3, [r4, #48]	; 0x30
 8001b8e:	e602      	b.n	8001796 <d_type+0x13e>
 8001b90:	08011edc 	.word	0x08011edc
 8001b94:	08012134 	.word	0x08012134
 8001b98:	0801215c 	.word	0x0801215c
 8001b9c:	6942      	ldr	r2, [r0, #20]
 8001b9e:	6983      	ldr	r3, [r0, #24]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	f280 80b7 	bge.w	8001d14 <d_type+0x6bc>
 8001ba6:	230c      	movs	r3, #12
 8001ba8:	fb03 f302 	mul.w	r3, r3, r2
 8001bac:	6901      	ldr	r1, [r0, #16]
 8001bae:	3201      	adds	r2, #1
 8001bb0:	18cd      	adds	r5, r1, r3
 8001bb2:	6142      	str	r2, [r0, #20]
 8001bb4:	f000 80ae 	beq.w	8001d14 <d_type+0x6bc>
 8001bb8:	2027      	movs	r0, #39	; 0x27
 8001bba:	4a90      	ldr	r2, [pc, #576]	; (8001dfc <d_type+0x7a4>)
 8001bbc:	e7c1      	b.n	8001b42 <d_type+0x4ea>
 8001bbe:	6942      	ldr	r2, [r0, #20]
 8001bc0:	6983      	ldr	r3, [r0, #24]
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	f280 80a6 	bge.w	8001d14 <d_type+0x6bc>
 8001bc8:	230c      	movs	r3, #12
 8001bca:	fb03 f302 	mul.w	r3, r3, r2
 8001bce:	6901      	ldr	r1, [r0, #16]
 8001bd0:	3201      	adds	r2, #1
 8001bd2:	18cd      	adds	r5, r1, r3
 8001bd4:	6142      	str	r2, [r0, #20]
 8001bd6:	f000 809d 	beq.w	8001d14 <d_type+0x6bc>
 8001bda:	2027      	movs	r0, #39	; 0x27
 8001bdc:	4a88      	ldr	r2, [pc, #544]	; (8001e00 <d_type+0x7a8>)
 8001bde:	54c8      	strb	r0, [r1, r3]
 8001be0:	606a      	str	r2, [r5, #4]
 8001be2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001be4:	3304      	adds	r3, #4
 8001be6:	6323      	str	r3, [r4, #48]	; 0x30
 8001be8:	e5d5      	b.n	8001796 <d_type+0x13e>
 8001bea:	6942      	ldr	r2, [r0, #20]
 8001bec:	6983      	ldr	r3, [r0, #24]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	f280 8090 	bge.w	8001d14 <d_type+0x6bc>
 8001bf4:	230c      	movs	r3, #12
 8001bf6:	fb03 f302 	mul.w	r3, r3, r2
 8001bfa:	6901      	ldr	r1, [r0, #16]
 8001bfc:	3201      	adds	r2, #1
 8001bfe:	18cd      	adds	r5, r1, r3
 8001c00:	6142      	str	r2, [r0, #20]
 8001c02:	f000 8087 	beq.w	8001d14 <d_type+0x6bc>
 8001c06:	2027      	movs	r0, #39	; 0x27
 8001c08:	4a7e      	ldr	r2, [pc, #504]	; (8001e04 <d_type+0x7ac>)
 8001c0a:	54c8      	strb	r0, [r1, r3]
 8001c0c:	606a      	str	r2, [r5, #4]
 8001c0e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001c10:	3309      	adds	r3, #9
 8001c12:	6323      	str	r3, [r4, #48]	; 0x30
 8001c14:	e5bf      	b.n	8001796 <d_type+0x13e>
 8001c16:	6942      	ldr	r2, [r0, #20]
 8001c18:	6983      	ldr	r3, [r0, #24]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	da7a      	bge.n	8001d14 <d_type+0x6bc>
 8001c1e:	230c      	movs	r3, #12
 8001c20:	fb03 f302 	mul.w	r3, r3, r2
 8001c24:	6901      	ldr	r1, [r0, #16]
 8001c26:	3201      	adds	r2, #1
 8001c28:	18cd      	adds	r5, r1, r3
 8001c2a:	6142      	str	r2, [r0, #20]
 8001c2c:	d072      	beq.n	8001d14 <d_type+0x6bc>
 8001c2e:	2027      	movs	r0, #39	; 0x27
 8001c30:	4a75      	ldr	r2, [pc, #468]	; (8001e08 <d_type+0x7b0>)
 8001c32:	54c8      	strb	r0, [r1, r3]
 8001c34:	606a      	str	r2, [r5, #4]
 8001c36:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001c38:	330a      	adds	r3, #10
 8001c3a:	6323      	str	r3, [r4, #48]	; 0x30
 8001c3c:	e5ab      	b.n	8001796 <d_type+0x13e>
 8001c3e:	6942      	ldr	r2, [r0, #20]
 8001c40:	6983      	ldr	r3, [r0, #24]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	da66      	bge.n	8001d14 <d_type+0x6bc>
 8001c46:	230c      	movs	r3, #12
 8001c48:	fb03 f302 	mul.w	r3, r3, r2
 8001c4c:	6901      	ldr	r1, [r0, #16]
 8001c4e:	3201      	adds	r2, #1
 8001c50:	18cd      	adds	r5, r1, r3
 8001c52:	6142      	str	r2, [r0, #20]
 8001c54:	d05e      	beq.n	8001d14 <d_type+0x6bc>
 8001c56:	2027      	movs	r0, #39	; 0x27
 8001c58:	4a6c      	ldr	r2, [pc, #432]	; (8001e0c <d_type+0x7b4>)
 8001c5a:	e7d6      	b.n	8001c0a <d_type+0x5b2>
 8001c5c:	6942      	ldr	r2, [r0, #20]
 8001c5e:	6983      	ldr	r3, [r0, #24]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	f6bf ad97 	bge.w	8001794 <d_type+0x13c>
 8001c66:	230c      	movs	r3, #12
 8001c68:	fb03 f302 	mul.w	r3, r3, r2
 8001c6c:	6901      	ldr	r1, [r0, #16]
 8001c6e:	3201      	adds	r2, #1
 8001c70:	18cd      	adds	r5, r1, r3
 8001c72:	6142      	str	r2, [r0, #20]
 8001c74:	f43f ad8f 	beq.w	8001796 <d_type+0x13e>
 8001c78:	2400      	movs	r4, #0
 8001c7a:	200e      	movs	r0, #14
 8001c7c:	4a64      	ldr	r2, [pc, #400]	; (8001e10 <d_type+0x7b8>)
 8001c7e:	54cc      	strb	r4, [r1, r3]
 8001c80:	60a8      	str	r0, [r5, #8]
 8001c82:	606a      	str	r2, [r5, #4]
 8001c84:	e587      	b.n	8001796 <d_type+0x13e>
 8001c86:	6942      	ldr	r2, [r0, #20]
 8001c88:	6983      	ldr	r3, [r0, #24]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	f6bf ad82 	bge.w	8001794 <d_type+0x13c>
 8001c90:	230c      	movs	r3, #12
 8001c92:	fb03 f302 	mul.w	r3, r3, r2
 8001c96:	6901      	ldr	r1, [r0, #16]
 8001c98:	3201      	adds	r2, #1
 8001c9a:	18cd      	adds	r5, r1, r3
 8001c9c:	6142      	str	r2, [r0, #20]
 8001c9e:	f43f ad7a 	beq.w	8001796 <d_type+0x13e>
 8001ca2:	2400      	movs	r4, #0
 8001ca4:	2004      	movs	r0, #4
 8001ca6:	4a5b      	ldr	r2, [pc, #364]	; (8001e14 <d_type+0x7bc>)
 8001ca8:	54cc      	strb	r4, [r1, r3]
 8001caa:	60a8      	str	r0, [r5, #8]
 8001cac:	606a      	str	r2, [r5, #4]
 8001cae:	e572      	b.n	8001796 <d_type+0x13e>
 8001cb0:	6943      	ldr	r3, [r0, #20]
 8001cb2:	6981      	ldr	r1, [r0, #24]
 8001cb4:	428b      	cmp	r3, r1
 8001cb6:	da7a      	bge.n	8001dae <d_type+0x756>
 8001cb8:	262c      	movs	r6, #44	; 0x2c
 8001cba:	6900      	ldr	r0, [r0, #16]
 8001cbc:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8001cc0:	0089      	lsls	r1, r1, #2
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	1845      	adds	r5, r0, r1
 8001cc6:	6163      	str	r3, [r4, #20]
 8001cc8:	9501      	str	r5, [sp, #4]
 8001cca:	5446      	strb	r6, [r0, r1]
 8001ccc:	7893      	ldrb	r3, [r2, #2]
 8001cce:	3b30      	subs	r3, #48	; 0x30
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2b09      	cmp	r3, #9
 8001cd4:	bf94      	ite	ls
 8001cd6:	2301      	movls	r3, #1
 8001cd8:	2300      	movhi	r3, #0
 8001cda:	812b      	strh	r3, [r5, #8]
 8001cdc:	d97b      	bls.n	8001dd6 <d_type+0x77e>
 8001cde:	4620      	mov	r0, r4
 8001ce0:	f7ff fcba 	bl	8001658 <d_type>
 8001ce4:	9b01      	ldr	r3, [sp, #4]
 8001ce6:	6068      	str	r0, [r5, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	f43f ad52 	beq.w	8001794 <d_type+0x13c>
 8001cf0:	f104 000c 	add.w	r0, r4, #12
 8001cf4:	f7fe fb7c 	bl	80003f0 <d_number.isra.0>
 8001cf8:	68e2      	ldr	r2, [r4, #12]
 8001cfa:	7813      	ldrb	r3, [r2, #0]
 8001cfc:	b113      	cbz	r3, 8001d04 <d_type+0x6ac>
 8001cfe:	1c53      	adds	r3, r2, #1
 8001d00:	60e3      	str	r3, [r4, #12]
 8001d02:	7813      	ldrb	r3, [r2, #0]
 8001d04:	f1a3 0373 	sub.w	r3, r3, #115	; 0x73
 8001d08:	fab3 f383 	clz	r3, r3
 8001d0c:	9d01      	ldr	r5, [sp, #4]
 8001d0e:	095b      	lsrs	r3, r3, #5
 8001d10:	816b      	strh	r3, [r5, #10]
 8001d12:	e540      	b.n	8001796 <d_type+0x13e>
 8001d14:	2300      	movs	r3, #0
 8001d16:	9301      	str	r3, [sp, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	deff      	udf	#255	; 0xff
 8001d1c:	2500      	movs	r5, #0
 8001d1e:	3101      	adds	r1, #1
 8001d20:	60e1      	str	r1, [r4, #12]
 8001d22:	4620      	mov	r0, r4
 8001d24:	f7ff fc98 	bl	8001658 <d_type>
 8001d28:	462a      	mov	r2, r5
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	212a      	movs	r1, #42	; 0x2a
 8001d2e:	4620      	mov	r0, r4
 8001d30:	f7fe fa0e 	bl	8000150 <d_make_comp>
 8001d34:	4605      	mov	r5, r0
 8001d36:	e629      	b.n	800198c <d_type+0x334>
 8001d38:	2301      	movs	r3, #1
 8001d3a:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8001d3c:	4620      	mov	r0, r4
 8001d3e:	6363      	str	r3, [r4, #52]	; 0x34
 8001d40:	f7ff f870 	bl	8000e24 <d_expression_1>
 8001d44:	6365      	str	r5, [r4, #52]	; 0x34
 8001d46:	4605      	mov	r5, r0
 8001d48:	2800      	cmp	r0, #0
 8001d4a:	f43f aecd 	beq.w	8001ae8 <d_type+0x490>
 8001d4e:	68e3      	ldr	r3, [r4, #12]
 8001d50:	e6c6      	b.n	8001ae0 <d_type+0x488>
 8001d52:	4620      	mov	r0, r4
 8001d54:	f7ff fac8 	bl	80012e8 <d_name>
 8001d58:	4605      	mov	r5, r0
 8001d5a:	9001      	str	r0, [sp, #4]
 8001d5c:	2800      	cmp	r0, #0
 8001d5e:	f43f ad19 	beq.w	8001794 <d_type+0x13c>
 8001d62:	7803      	ldrb	r3, [r0, #0]
 8001d64:	2b18      	cmp	r3, #24
 8001d66:	f47f adbf 	bne.w	80018e8 <d_type+0x290>
 8001d6a:	e514      	b.n	8001796 <d_type+0x13e>
 8001d6c:	4620      	mov	r0, r4
 8001d6e:	f7ff fab1 	bl	80012d4 <d_template_args>
 8001d72:	462a      	mov	r2, r5
 8001d74:	4603      	mov	r3, r0
 8001d76:	2104      	movs	r1, #4
 8001d78:	4620      	mov	r0, r4
 8001d7a:	f7fe f9e9 	bl	8000150 <d_make_comp>
 8001d7e:	9001      	str	r0, [sp, #4]
 8001d80:	e67f      	b.n	8001a82 <d_type+0x42a>
 8001d82:	4620      	mov	r0, r4
 8001d84:	f8d4 9014 	ldr.w	r9, [r4, #20]
 8001d88:	f8d4 8020 	ldr.w	r8, [r4, #32]
 8001d8c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8001d8e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8001d90:	f7ff faa0 	bl	80012d4 <d_template_args>
 8001d94:	68e2      	ldr	r2, [r4, #12]
 8001d96:	7812      	ldrb	r2, [r2, #0]
 8001d98:	2a49      	cmp	r2, #73	; 0x49
 8001d9a:	d00b      	beq.n	8001db4 <d_type+0x75c>
 8001d9c:	6325      	str	r5, [r4, #48]	; 0x30
 8001d9e:	60e6      	str	r6, [r4, #12]
 8001da0:	f8c4 9014 	str.w	r9, [r4, #20]
 8001da4:	f8c4 8020 	str.w	r8, [r4, #32]
 8001da8:	62a7      	str	r7, [r4, #40]	; 0x28
 8001daa:	9d01      	ldr	r5, [sp, #4]
 8001dac:	e599      	b.n	80018e2 <d_type+0x28a>
 8001dae:	2300      	movs	r3, #0
 8001db0:	701b      	strb	r3, [r3, #0]
 8001db2:	deff      	udf	#255	; 0xff
 8001db4:	9b01      	ldr	r3, [sp, #4]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f43f acec 	beq.w	8001794 <d_type+0x13c>
 8001dbc:	6a22      	ldr	r2, [r4, #32]
 8001dbe:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001dc0:	428a      	cmp	r2, r1
 8001dc2:	f6bf ace7 	bge.w	8001794 <d_type+0x13c>
 8001dc6:	69e5      	ldr	r5, [r4, #28]
 8001dc8:	1c51      	adds	r1, r2, #1
 8001dca:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
 8001dce:	9a01      	ldr	r2, [sp, #4]
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	6221      	str	r1, [r4, #32]
 8001dd4:	e613      	b.n	80019fe <d_type+0x3a6>
 8001dd6:	f104 000c 	add.w	r0, r4, #12
 8001dda:	f7fe fb09 	bl	80003f0 <d_number.isra.0>
 8001dde:	9d01      	ldr	r5, [sp, #4]
 8001de0:	e77d      	b.n	8001cde <d_type+0x686>
 8001de2:	2301      	movs	r3, #1
 8001de4:	3203      	adds	r2, #3
 8001de6:	6b46      	ldr	r6, [r0, #52]	; 0x34
 8001de8:	60c2      	str	r2, [r0, #12]
 8001dea:	6343      	str	r3, [r0, #52]	; 0x34
 8001dec:	f7ff f81a 	bl	8000e24 <d_expression_1>
 8001df0:	6366      	str	r6, [r4, #52]	; 0x34
 8001df2:	4605      	mov	r5, r0
 8001df4:	e681      	b.n	8001afa <d_type+0x4a2>
 8001df6:	4619      	mov	r1, r3
 8001df8:	e791      	b.n	8001d1e <d_type+0x6c6>
 8001dfa:	bf00      	nop
 8001dfc:	08012148 	.word	0x08012148
 8001e00:	08012120 	.word	0x08012120
 8001e04:	080120e4 	.word	0x080120e4
 8001e08:	0801210c 	.word	0x0801210c
 8001e0c:	080120f8 	.word	0x080120f8
 8001e10:	08012898 	.word	0x08012898
 8001e14:	08012890 	.word	0x08012890

08001e18 <d_operator_name>:
 8001e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e1a:	68c3      	ldr	r3, [r0, #12]
 8001e1c:	4684      	mov	ip, r0
 8001e1e:	781f      	ldrb	r7, [r3, #0]
 8001e20:	b327      	cbz	r7, 8001e6c <d_operator_name+0x54>
 8001e22:	1c5a      	adds	r2, r3, #1
 8001e24:	60c2      	str	r2, [r0, #12]
 8001e26:	785a      	ldrb	r2, [r3, #1]
 8001e28:	781f      	ldrb	r7, [r3, #0]
 8001e2a:	2a00      	cmp	r2, #0
 8001e2c:	d058      	beq.n	8001ee0 <d_operator_name+0xc8>
 8001e2e:	1c9a      	adds	r2, r3, #2
 8001e30:	60c2      	str	r2, [r0, #12]
 8001e32:	2f76      	cmp	r7, #118	; 0x76
 8001e34:	4604      	mov	r4, r0
 8001e36:	f893 e001 	ldrb.w	lr, [r3, #1]
 8001e3a:	d043      	beq.n	8001ec4 <d_operator_name+0xac>
 8001e3c:	2f63      	cmp	r7, #99	; 0x63
 8001e3e:	d116      	bne.n	8001e6e <d_operator_name+0x56>
 8001e40:	f1be 0f76 	cmp.w	lr, #118	; 0x76
 8001e44:	d113      	bne.n	8001e6e <d_operator_name+0x56>
 8001e46:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001e48:	6b85      	ldr	r5, [r0, #56]	; 0x38
 8001e4a:	fab3 f383 	clz	r3, r3
 8001e4e:	095b      	lsrs	r3, r3, #5
 8001e50:	6383      	str	r3, [r0, #56]	; 0x38
 8001e52:	f7ff fc01 	bl	8001658 <d_type>
 8001e56:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001e58:	4602      	mov	r2, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d052      	beq.n	8001f04 <d_operator_name+0xec>
 8001e5e:	2300      	movs	r3, #0
 8001e60:	2134      	movs	r1, #52	; 0x34
 8001e62:	4620      	mov	r0, r4
 8001e64:	f7fe f974 	bl	8000150 <d_make_comp>
 8001e68:	63a5      	str	r5, [r4, #56]	; 0x38
 8001e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e6c:	46be      	mov	lr, r7
 8001e6e:	2043      	movs	r0, #67	; 0x43
 8001e70:	2200      	movs	r2, #0
 8001e72:	4d27      	ldr	r5, [pc, #156]	; (8001f10 <d_operator_name+0xf8>)
 8001e74:	e004      	b.n	8001e80 <d_operator_name+0x68>
 8001e76:	bf8c      	ite	hi
 8001e78:	4618      	movhi	r0, r3
 8001e7a:	1c5a      	addls	r2, r3, #1
 8001e7c:	4282      	cmp	r2, r0
 8001e7e:	d02d      	beq.n	8001edc <d_operator_name+0xc4>
 8001e80:	1a83      	subs	r3, r0, r2
 8001e82:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8001e86:	eb02 0363 	add.w	r3, r2, r3, asr #1
 8001e8a:	0119      	lsls	r1, r3, #4
 8001e8c:	586c      	ldr	r4, [r5, r1]
 8001e8e:	4429      	add	r1, r5
 8001e90:	7826      	ldrb	r6, [r4, #0]
 8001e92:	42be      	cmp	r6, r7
 8001e94:	d1ef      	bne.n	8001e76 <d_operator_name+0x5e>
 8001e96:	7864      	ldrb	r4, [r4, #1]
 8001e98:	4574      	cmp	r4, lr
 8001e9a:	d1ec      	bne.n	8001e76 <d_operator_name+0x5e>
 8001e9c:	f8dc 3014 	ldr.w	r3, [ip, #20]
 8001ea0:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	da19      	bge.n	8001edc <d_operator_name+0xc4>
 8001ea8:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001eac:	f8dc 4010 	ldr.w	r4, [ip, #16]
 8001eb0:	0092      	lsls	r2, r2, #2
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	18a0      	adds	r0, r4, r2
 8001eb6:	f8cc 3014 	str.w	r3, [ip, #20]
 8001eba:	d013      	beq.n	8001ee4 <d_operator_name+0xcc>
 8001ebc:	2331      	movs	r3, #49	; 0x31
 8001ebe:	54a3      	strb	r3, [r4, r2]
 8001ec0:	6041      	str	r1, [r0, #4]
 8001ec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ec4:	f1ae 0530 	sub.w	r5, lr, #48	; 0x30
 8001ec8:	b2eb      	uxtb	r3, r5
 8001eca:	2b09      	cmp	r3, #9
 8001ecc:	d8cf      	bhi.n	8001e6e <d_operator_name+0x56>
 8001ece:	f7fe fb0f 	bl	80004f0 <d_source_name>
 8001ed2:	6963      	ldr	r3, [r4, #20]
 8001ed4:	69a2      	ldr	r2, [r4, #24]
 8001ed6:	4601      	mov	r1, r0
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	db04      	blt.n	8001ee6 <d_operator_name+0xce>
 8001edc:	2000      	movs	r0, #0
 8001ede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ee0:	4696      	mov	lr, r2
 8001ee2:	e7c4      	b.n	8001e6e <d_operator_name+0x56>
 8001ee4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ee6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001eea:	6926      	ldr	r6, [r4, #16]
 8001eec:	0092      	lsls	r2, r2, #2
 8001eee:	3301      	adds	r3, #1
 8001ef0:	18b0      	adds	r0, r6, r2
 8001ef2:	6163      	str	r3, [r4, #20]
 8001ef4:	d0f2      	beq.n	8001edc <d_operator_name+0xc4>
 8001ef6:	2900      	cmp	r1, #0
 8001ef8:	d0f0      	beq.n	8001edc <d_operator_name+0xc4>
 8001efa:	2332      	movs	r3, #50	; 0x32
 8001efc:	54b3      	strb	r3, [r6, r2]
 8001efe:	6045      	str	r5, [r0, #4]
 8001f00:	6081      	str	r1, [r0, #8]
 8001f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f04:	2133      	movs	r1, #51	; 0x33
 8001f06:	4620      	mov	r0, r4
 8001f08:	f7fe f922 	bl	8000150 <d_make_comp>
 8001f0c:	e7ac      	b.n	8001e68 <d_operator_name+0x50>
 8001f0e:	bf00      	nop
 8001f10:	08012170 	.word	0x08012170

08001f14 <d_parmlist>:
 8001f14:	2300      	movs	r3, #0
 8001f16:	b530      	push	{r4, r5, lr}
 8001f18:	68c2      	ldr	r2, [r0, #12]
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	9301      	str	r3, [sp, #4]
 8001f1e:	7813      	ldrb	r3, [r2, #0]
 8001f20:	b343      	cbz	r3, 8001f74 <d_parmlist+0x60>
 8001f22:	2b45      	cmp	r3, #69	; 0x45
 8001f24:	d026      	beq.n	8001f74 <d_parmlist+0x60>
 8001f26:	2b2e      	cmp	r3, #46	; 0x2e
 8001f28:	d024      	beq.n	8001f74 <d_parmlist+0x60>
 8001f2a:	4604      	mov	r4, r0
 8001f2c:	ad01      	add	r5, sp, #4
 8001f2e:	e016      	b.n	8001f5e <d_parmlist+0x4a>
 8001f30:	2b4f      	cmp	r3, #79	; 0x4f
 8001f32:	d016      	beq.n	8001f62 <d_parmlist+0x4e>
 8001f34:	4620      	mov	r0, r4
 8001f36:	f7ff fb8f 	bl	8001658 <d_type>
 8001f3a:	b1d8      	cbz	r0, 8001f74 <d_parmlist+0x60>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	2300      	movs	r3, #0
 8001f40:	212e      	movs	r1, #46	; 0x2e
 8001f42:	4620      	mov	r0, r4
 8001f44:	f7fe f904 	bl	8000150 <d_make_comp>
 8001f48:	6028      	str	r0, [r5, #0]
 8001f4a:	b198      	cbz	r0, 8001f74 <d_parmlist+0x60>
 8001f4c:	68e2      	ldr	r2, [r4, #12]
 8001f4e:	f100 0508 	add.w	r5, r0, #8
 8001f52:	7813      	ldrb	r3, [r2, #0]
 8001f54:	b143      	cbz	r3, 8001f68 <d_parmlist+0x54>
 8001f56:	2b45      	cmp	r3, #69	; 0x45
 8001f58:	d006      	beq.n	8001f68 <d_parmlist+0x54>
 8001f5a:	2b2e      	cmp	r3, #46	; 0x2e
 8001f5c:	d004      	beq.n	8001f68 <d_parmlist+0x54>
 8001f5e:	2b52      	cmp	r3, #82	; 0x52
 8001f60:	d1e6      	bne.n	8001f30 <d_parmlist+0x1c>
 8001f62:	7853      	ldrb	r3, [r2, #1]
 8001f64:	2b45      	cmp	r3, #69	; 0x45
 8001f66:	d1e5      	bne.n	8001f34 <d_parmlist+0x20>
 8001f68:	9801      	ldr	r0, [sp, #4]
 8001f6a:	b118      	cbz	r0, 8001f74 <d_parmlist+0x60>
 8001f6c:	6883      	ldr	r3, [r0, #8]
 8001f6e:	b123      	cbz	r3, 8001f7a <d_parmlist+0x66>
 8001f70:	b003      	add	sp, #12
 8001f72:	bd30      	pop	{r4, r5, pc}
 8001f74:	2000      	movs	r0, #0
 8001f76:	b003      	add	sp, #12
 8001f78:	bd30      	pop	{r4, r5, pc}
 8001f7a:	6842      	ldr	r2, [r0, #4]
 8001f7c:	7811      	ldrb	r1, [r2, #0]
 8001f7e:	2927      	cmp	r1, #39	; 0x27
 8001f80:	d1f6      	bne.n	8001f70 <d_parmlist+0x5c>
 8001f82:	6852      	ldr	r2, [r2, #4]
 8001f84:	7c11      	ldrb	r1, [r2, #16]
 8001f86:	2909      	cmp	r1, #9
 8001f88:	d1f2      	bne.n	8001f70 <d_parmlist+0x5c>
 8001f8a:	6851      	ldr	r1, [r2, #4]
 8001f8c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001f8e:	1a52      	subs	r2, r2, r1
 8001f90:	6322      	str	r2, [r4, #48]	; 0x30
 8001f92:	6043      	str	r3, [r0, #4]
 8001f94:	e7ec      	b.n	8001f70 <d_parmlist+0x5c>
 8001f96:	bf00      	nop

08001f98 <d_unqualified_name>:
 8001f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f9a:	68c1      	ldr	r1, [r0, #12]
 8001f9c:	4604      	mov	r4, r0
 8001f9e:	780b      	ldrb	r3, [r1, #0]
 8001fa0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001fa4:	2a09      	cmp	r2, #9
 8001fa6:	d920      	bls.n	8001fea <d_unqualified_name+0x52>
 8001fa8:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8001fac:	2a19      	cmp	r2, #25
 8001fae:	d925      	bls.n	8001ffc <d_unqualified_name+0x64>
 8001fb0:	f1a3 0243 	sub.w	r2, r3, #67	; 0x43
 8001fb4:	2a01      	cmp	r2, #1
 8001fb6:	d92c      	bls.n	8002012 <d_unqualified_name+0x7a>
 8001fb8:	2b4c      	cmp	r3, #76	; 0x4c
 8001fba:	f000 8088 	beq.w	80020ce <d_unqualified_name+0x136>
 8001fbe:	2b55      	cmp	r3, #85	; 0x55
 8001fc0:	d133      	bne.n	800202a <d_unqualified_name+0x92>
 8001fc2:	784b      	ldrb	r3, [r1, #1]
 8001fc4:	2b6c      	cmp	r3, #108	; 0x6c
 8001fc6:	d033      	beq.n	8002030 <d_unqualified_name+0x98>
 8001fc8:	2b74      	cmp	r3, #116	; 0x74
 8001fca:	d12e      	bne.n	800202a <d_unqualified_name+0x92>
 8001fcc:	1c4b      	adds	r3, r1, #1
 8001fce:	60c3      	str	r3, [r0, #12]
 8001fd0:	784b      	ldrb	r3, [r1, #1]
 8001fd2:	2b74      	cmp	r3, #116	; 0x74
 8001fd4:	d05a      	beq.n	800208c <d_unqualified_name+0xf4>
 8001fd6:	2b42      	cmp	r3, #66	; 0x42
 8001fd8:	f04f 0500 	mov.w	r5, #0
 8001fdc:	d10c      	bne.n	8001ff8 <d_unqualified_name+0x60>
 8001fde:	4629      	mov	r1, r5
 8001fe0:	4620      	mov	r0, r4
 8001fe2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001fe6:	f7fe badf 	b.w	80005a8 <d_abi_tags>
 8001fea:	f7fe fa81 	bl	80004f0 <d_source_name>
 8001fee:	4605      	mov	r5, r0
 8001ff0:	68e3      	ldr	r3, [r4, #12]
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	2b42      	cmp	r3, #66	; 0x42
 8001ff6:	d0f2      	beq.n	8001fde <d_unqualified_name+0x46>
 8001ff8:	4628      	mov	r0, r5
 8001ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ffc:	f7ff ff0c 	bl	8001e18 <d_operator_name>
 8002000:	4605      	mov	r5, r0
 8002002:	b118      	cbz	r0, 800200c <d_unqualified_name+0x74>
 8002004:	7803      	ldrb	r3, [r0, #0]
 8002006:	2b31      	cmp	r3, #49	; 0x31
 8002008:	f000 80b2 	beq.w	8002170 <d_unqualified_name+0x1d8>
 800200c:	68e3      	ldr	r3, [r4, #12]
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	e7f0      	b.n	8001ff4 <d_unqualified_name+0x5c>
 8002012:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 8002014:	b125      	cbz	r5, 8002020 <d_unqualified_name+0x88>
 8002016:	782a      	ldrb	r2, [r5, #0]
 8002018:	2a00      	cmp	r2, #0
 800201a:	d06c      	beq.n	80020f6 <d_unqualified_name+0x15e>
 800201c:	2a18      	cmp	r2, #24
 800201e:	d06a      	beq.n	80020f6 <d_unqualified_name+0x15e>
 8002020:	2b43      	cmp	r3, #67	; 0x43
 8002022:	f000 80bf 	beq.w	80021a4 <d_unqualified_name+0x20c>
 8002026:	2b44      	cmp	r3, #68	; 0x44
 8002028:	d06f      	beq.n	800210a <d_unqualified_name+0x172>
 800202a:	2500      	movs	r5, #0
 800202c:	4628      	mov	r0, r5
 800202e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002030:	1c4b      	adds	r3, r1, #1
 8002032:	60c3      	str	r3, [r0, #12]
 8002034:	784b      	ldrb	r3, [r1, #1]
 8002036:	2b6c      	cmp	r3, #108	; 0x6c
 8002038:	d1cd      	bne.n	8001fd6 <d_unqualified_name+0x3e>
 800203a:	3102      	adds	r1, #2
 800203c:	60c1      	str	r1, [r0, #12]
 800203e:	f7ff ff69 	bl	8001f14 <d_parmlist>
 8002042:	4606      	mov	r6, r0
 8002044:	b1f0      	cbz	r0, 8002084 <d_unqualified_name+0xec>
 8002046:	68e2      	ldr	r2, [r4, #12]
 8002048:	7813      	ldrb	r3, [r2, #0]
 800204a:	2b45      	cmp	r3, #69	; 0x45
 800204c:	d1c3      	bne.n	8001fd6 <d_unqualified_name+0x3e>
 800204e:	3201      	adds	r2, #1
 8002050:	60e2      	str	r2, [r4, #12]
 8002052:	4620      	mov	r0, r4
 8002054:	f7fe fa0e 	bl	8000474 <d_compact_number>
 8002058:	2800      	cmp	r0, #0
 800205a:	db13      	blt.n	8002084 <d_unqualified_name+0xec>
 800205c:	6963      	ldr	r3, [r4, #20]
 800205e:	69a2      	ldr	r2, [r4, #24]
 8002060:	4293      	cmp	r3, r2
 8002062:	da0f      	bge.n	8002084 <d_unqualified_name+0xec>
 8002064:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8002068:	6921      	ldr	r1, [r4, #16]
 800206a:	0092      	lsls	r2, r2, #2
 800206c:	3301      	adds	r3, #1
 800206e:	188d      	adds	r5, r1, r2
 8002070:	6163      	str	r3, [r4, #20]
 8002072:	d0cb      	beq.n	800200c <d_unqualified_name+0x74>
 8002074:	2345      	movs	r3, #69	; 0x45
 8002076:	548b      	strb	r3, [r1, r2]
 8002078:	606e      	str	r6, [r5, #4]
 800207a:	60a8      	str	r0, [r5, #8]
 800207c:	6a23      	ldr	r3, [r4, #32]
 800207e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002080:	4293      	cmp	r3, r2
 8002082:	db1c      	blt.n	80020be <d_unqualified_name+0x126>
 8002084:	68e3      	ldr	r3, [r4, #12]
 8002086:	2500      	movs	r5, #0
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	e7b3      	b.n	8001ff4 <d_unqualified_name+0x5c>
 800208c:	3102      	adds	r1, #2
 800208e:	60c1      	str	r1, [r0, #12]
 8002090:	f7fe f9f0 	bl	8000474 <d_compact_number>
 8002094:	2800      	cmp	r0, #0
 8002096:	dbf5      	blt.n	8002084 <d_unqualified_name+0xec>
 8002098:	6963      	ldr	r3, [r4, #20]
 800209a:	69a2      	ldr	r2, [r4, #24]
 800209c:	4293      	cmp	r3, r2
 800209e:	daf1      	bge.n	8002084 <d_unqualified_name+0xec>
 80020a0:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80020a4:	6921      	ldr	r1, [r4, #16]
 80020a6:	0092      	lsls	r2, r2, #2
 80020a8:	3301      	adds	r3, #1
 80020aa:	188d      	adds	r5, r1, r2
 80020ac:	6163      	str	r3, [r4, #20]
 80020ae:	d0ad      	beq.n	800200c <d_unqualified_name+0x74>
 80020b0:	2347      	movs	r3, #71	; 0x47
 80020b2:	548b      	strb	r3, [r1, r2]
 80020b4:	6068      	str	r0, [r5, #4]
 80020b6:	6a23      	ldr	r3, [r4, #32]
 80020b8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80020ba:	4293      	cmp	r3, r2
 80020bc:	dae2      	bge.n	8002084 <d_unqualified_name+0xec>
 80020be:	69e0      	ldr	r0, [r4, #28]
 80020c0:	1c59      	adds	r1, r3, #1
 80020c2:	68e2      	ldr	r2, [r4, #12]
 80020c4:	f840 5023 	str.w	r5, [r0, r3, lsl #2]
 80020c8:	6221      	str	r1, [r4, #32]
 80020ca:	7813      	ldrb	r3, [r2, #0]
 80020cc:	e792      	b.n	8001ff4 <d_unqualified_name+0x5c>
 80020ce:	3101      	adds	r1, #1
 80020d0:	60c1      	str	r1, [r0, #12]
 80020d2:	f7fe fa0d 	bl	80004f0 <d_source_name>
 80020d6:	4605      	mov	r5, r0
 80020d8:	2800      	cmp	r0, #0
 80020da:	d0a6      	beq.n	800202a <d_unqualified_name+0x92>
 80020dc:	68e2      	ldr	r2, [r4, #12]
 80020de:	7813      	ldrb	r3, [r2, #0]
 80020e0:	2b5f      	cmp	r3, #95	; 0x5f
 80020e2:	d187      	bne.n	8001ff4 <d_unqualified_name+0x5c>
 80020e4:	4620      	mov	r0, r4
 80020e6:	3201      	adds	r2, #1
 80020e8:	f840 2f0c 	str.w	r2, [r0, #12]!
 80020ec:	f7fe f980 	bl	80003f0 <d_number.isra.0>
 80020f0:	2800      	cmp	r0, #0
 80020f2:	da8b      	bge.n	800200c <d_unqualified_name+0x74>
 80020f4:	e799      	b.n	800202a <d_unqualified_name+0x92>
 80020f6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80020f8:	68aa      	ldr	r2, [r5, #8]
 80020fa:	4413      	add	r3, r2
 80020fc:	6323      	str	r3, [r4, #48]	; 0x30
 80020fe:	780b      	ldrb	r3, [r1, #0]
 8002100:	2b43      	cmp	r3, #67	; 0x43
 8002102:	d04f      	beq.n	80021a4 <d_unqualified_name+0x20c>
 8002104:	2b44      	cmp	r3, #68	; 0x44
 8002106:	f47f af66 	bne.w	8001fd6 <d_unqualified_name+0x3e>
 800210a:	784b      	ldrb	r3, [r1, #1]
 800210c:	3b30      	subs	r3, #48	; 0x30
 800210e:	2b05      	cmp	r3, #5
 8002110:	d88b      	bhi.n	800202a <d_unqualified_name+0x92>
 8002112:	a201      	add	r2, pc, #4	; (adr r2, 8002118 <d_unqualified_name+0x180>)
 8002114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002118:	0800216d 	.word	0x0800216d
 800211c:	08002131 	.word	0x08002131
 8002120:	08002169 	.word	0x08002169
 8002124:	0800202b 	.word	0x0800202b
 8002128:	08002165 	.word	0x08002165
 800212c:	08002161 	.word	0x08002161
 8002130:	2702      	movs	r7, #2
 8002132:	6963      	ldr	r3, [r4, #20]
 8002134:	69a2      	ldr	r2, [r4, #24]
 8002136:	1c88      	adds	r0, r1, #2
 8002138:	4293      	cmp	r3, r2
 800213a:	60e0      	str	r0, [r4, #12]
 800213c:	da56      	bge.n	80021ec <d_unqualified_name+0x254>
 800213e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8002142:	6920      	ldr	r0, [r4, #16]
 8002144:	0092      	lsls	r2, r2, #2
 8002146:	3301      	adds	r3, #1
 8002148:	1886      	adds	r6, r0, r2
 800214a:	6163      	str	r3, [r4, #20]
 800214c:	d005      	beq.n	800215a <d_unqualified_name+0x1c2>
 800214e:	2d00      	cmp	r5, #0
 8002150:	d04f      	beq.n	80021f2 <d_unqualified_name+0x25a>
 8002152:	2308      	movs	r3, #8
 8002154:	5483      	strb	r3, [r0, r2]
 8002156:	7137      	strb	r7, [r6, #4]
 8002158:	60b5      	str	r5, [r6, #8]
 800215a:	788b      	ldrb	r3, [r1, #2]
 800215c:	4635      	mov	r5, r6
 800215e:	e749      	b.n	8001ff4 <d_unqualified_name+0x5c>
 8002160:	2705      	movs	r7, #5
 8002162:	e7e6      	b.n	8002132 <d_unqualified_name+0x19a>
 8002164:	2704      	movs	r7, #4
 8002166:	e7e4      	b.n	8002132 <d_unqualified_name+0x19a>
 8002168:	2703      	movs	r7, #3
 800216a:	e7e2      	b.n	8002132 <d_unqualified_name+0x19a>
 800216c:	2701      	movs	r7, #1
 800216e:	e7e0      	b.n	8002132 <d_unqualified_name+0x19a>
 8002170:	6842      	ldr	r2, [r0, #4]
 8002172:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002174:	6891      	ldr	r1, [r2, #8]
 8002176:	3307      	adds	r3, #7
 8002178:	440b      	add	r3, r1
 800217a:	6810      	ldr	r0, [r2, #0]
 800217c:	491e      	ldr	r1, [pc, #120]	; (80021f8 <d_unqualified_name+0x260>)
 800217e:	6323      	str	r3, [r4, #48]	; 0x30
 8002180:	f004 fb32 	bl	80067e8 <strcmp>
 8002184:	2800      	cmp	r0, #0
 8002186:	f47f af41 	bne.w	800200c <d_unqualified_name+0x74>
 800218a:	4620      	mov	r0, r4
 800218c:	f7fe f9b0 	bl	80004f0 <d_source_name>
 8002190:	462a      	mov	r2, r5
 8002192:	4603      	mov	r3, r0
 8002194:	2136      	movs	r1, #54	; 0x36
 8002196:	4620      	mov	r0, r4
 8002198:	f7fd ffda 	bl	8000150 <d_make_comp>
 800219c:	68e3      	ldr	r3, [r4, #12]
 800219e:	4605      	mov	r5, r0
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	e727      	b.n	8001ff4 <d_unqualified_name+0x5c>
 80021a4:	784b      	ldrb	r3, [r1, #1]
 80021a6:	3b31      	subs	r3, #49	; 0x31
 80021a8:	2b04      	cmp	r3, #4
 80021aa:	f63f af3e 	bhi.w	800202a <d_unqualified_name+0x92>
 80021ae:	e8df f003 	tbb	[pc, r3]
 80021b2:	0315      	.short	0x0315
 80021b4:	191b      	.short	0x191b
 80021b6:	17          	.byte	0x17
 80021b7:	00          	.byte	0x00
 80021b8:	2702      	movs	r7, #2
 80021ba:	6963      	ldr	r3, [r4, #20]
 80021bc:	69a2      	ldr	r2, [r4, #24]
 80021be:	1c88      	adds	r0, r1, #2
 80021c0:	4293      	cmp	r3, r2
 80021c2:	60e0      	str	r0, [r4, #12]
 80021c4:	da12      	bge.n	80021ec <d_unqualified_name+0x254>
 80021c6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80021ca:	6920      	ldr	r0, [r4, #16]
 80021cc:	0092      	lsls	r2, r2, #2
 80021ce:	3301      	adds	r3, #1
 80021d0:	1886      	adds	r6, r0, r2
 80021d2:	6163      	str	r3, [r4, #20]
 80021d4:	d0c1      	beq.n	800215a <d_unqualified_name+0x1c2>
 80021d6:	b165      	cbz	r5, 80021f2 <d_unqualified_name+0x25a>
 80021d8:	2307      	movs	r3, #7
 80021da:	e7bb      	b.n	8002154 <d_unqualified_name+0x1bc>
 80021dc:	2701      	movs	r7, #1
 80021de:	e7ec      	b.n	80021ba <d_unqualified_name+0x222>
 80021e0:	2705      	movs	r7, #5
 80021e2:	e7ea      	b.n	80021ba <d_unqualified_name+0x222>
 80021e4:	2704      	movs	r7, #4
 80021e6:	e7e8      	b.n	80021ba <d_unqualified_name+0x222>
 80021e8:	2703      	movs	r7, #3
 80021ea:	e7e6      	b.n	80021ba <d_unqualified_name+0x222>
 80021ec:	788b      	ldrb	r3, [r1, #2]
 80021ee:	2500      	movs	r5, #0
 80021f0:	e700      	b.n	8001ff4 <d_unqualified_name+0x5c>
 80021f2:	788b      	ldrb	r3, [r1, #2]
 80021f4:	e6fe      	b.n	8001ff4 <d_unqualified_name+0x5c>
 80021f6:	bf00      	nop
 80021f8:	080128a8 	.word	0x080128a8

080021fc <d_bare_function_type>:
 80021fc:	b570      	push	{r4, r5, r6, lr}
 80021fe:	68c3      	ldr	r3, [r0, #12]
 8002200:	4604      	mov	r4, r0
 8002202:	781a      	ldrb	r2, [r3, #0]
 8002204:	2a4a      	cmp	r2, #74	; 0x4a
 8002206:	d00d      	beq.n	8002224 <d_bare_function_type+0x28>
 8002208:	b971      	cbnz	r1, 8002228 <d_bare_function_type+0x2c>
 800220a:	460d      	mov	r5, r1
 800220c:	4620      	mov	r0, r4
 800220e:	f7ff fe81 	bl	8001f14 <d_parmlist>
 8002212:	b178      	cbz	r0, 8002234 <d_bare_function_type+0x38>
 8002214:	4603      	mov	r3, r0
 8002216:	462a      	mov	r2, r5
 8002218:	4620      	mov	r0, r4
 800221a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800221e:	2129      	movs	r1, #41	; 0x29
 8002220:	f7fd bf96 	b.w	8000150 <d_make_comp>
 8002224:	3301      	adds	r3, #1
 8002226:	60c3      	str	r3, [r0, #12]
 8002228:	4620      	mov	r0, r4
 800222a:	f7ff fa15 	bl	8001658 <d_type>
 800222e:	4605      	mov	r5, r0
 8002230:	2800      	cmp	r0, #0
 8002232:	d1eb      	bne.n	800220c <d_bare_function_type+0x10>
 8002234:	2000      	movs	r0, #0
 8002236:	bd70      	pop	{r4, r5, r6, pc}

08002238 <d_function_type>:
 8002238:	68c3      	ldr	r3, [r0, #12]
 800223a:	781a      	ldrb	r2, [r3, #0]
 800223c:	2a46      	cmp	r2, #70	; 0x46
 800223e:	d001      	beq.n	8002244 <d_function_type+0xc>
 8002240:	2000      	movs	r0, #0
 8002242:	4770      	bx	lr
 8002244:	b510      	push	{r4, lr}
 8002246:	1c5a      	adds	r2, r3, #1
 8002248:	60c2      	str	r2, [r0, #12]
 800224a:	785a      	ldrb	r2, [r3, #1]
 800224c:	2101      	movs	r1, #1
 800224e:	2a59      	cmp	r2, #89	; 0x59
 8002250:	bf04      	itt	eq
 8002252:	3302      	addeq	r3, #2
 8002254:	60c3      	streq	r3, [r0, #12]
 8002256:	4604      	mov	r4, r0
 8002258:	f7ff ffd0 	bl	80021fc <d_bare_function_type>
 800225c:	4601      	mov	r1, r0
 800225e:	4620      	mov	r0, r4
 8002260:	f7fe f828 	bl	80002b4 <d_ref_qualifier>
 8002264:	68e3      	ldr	r3, [r4, #12]
 8002266:	781a      	ldrb	r2, [r3, #0]
 8002268:	2a45      	cmp	r2, #69	; 0x45
 800226a:	d001      	beq.n	8002270 <d_function_type+0x38>
 800226c:	2000      	movs	r0, #0
 800226e:	bd10      	pop	{r4, pc}
 8002270:	3301      	adds	r3, #1
 8002272:	60e3      	str	r3, [r4, #12]
 8002274:	bd10      	pop	{r4, pc}
 8002276:	bf00      	nop

08002278 <d_encoding>:
 8002278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800227c:	68c3      	ldr	r3, [r0, #12]
 800227e:	4605      	mov	r5, r0
 8002280:	781a      	ldrb	r2, [r3, #0]
 8002282:	2a47      	cmp	r2, #71	; 0x47
 8002284:	d01f      	beq.n	80022c6 <d_encoding+0x4e>
 8002286:	2a54      	cmp	r2, #84	; 0x54
 8002288:	d01d      	beq.n	80022c6 <d_encoding+0x4e>
 800228a:	460e      	mov	r6, r1
 800228c:	f7ff f82c 	bl	80012e8 <d_name>
 8002290:	4604      	mov	r4, r0
 8002292:	b310      	cbz	r0, 80022da <d_encoding+0x62>
 8002294:	b32e      	cbz	r6, 80022e2 <d_encoding+0x6a>
 8002296:	68ab      	ldr	r3, [r5, #8]
 8002298:	07db      	lsls	r3, r3, #31
 800229a:	d422      	bmi.n	80022e2 <d_encoding+0x6a>
 800229c:	7823      	ldrb	r3, [r4, #0]
 800229e:	f1a3 021c 	sub.w	r2, r3, #28
 80022a2:	2a04      	cmp	r2, #4
 80022a4:	d940      	bls.n	8002328 <d_encoding+0xb0>
 80022a6:	2b4c      	cmp	r3, #76	; 0x4c
 80022a8:	d03e      	beq.n	8002328 <d_encoding+0xb0>
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d116      	bne.n	80022dc <d_encoding+0x64>
 80022ae:	68a3      	ldr	r3, [r4, #8]
 80022b0:	781a      	ldrb	r2, [r3, #0]
 80022b2:	f1a2 011c 	sub.w	r1, r2, #28
 80022b6:	2904      	cmp	r1, #4
 80022b8:	f240 8283 	bls.w	80027c2 <d_encoding+0x54a>
 80022bc:	2a4c      	cmp	r2, #76	; 0x4c
 80022be:	f000 8280 	beq.w	80027c2 <d_encoding+0x54a>
 80022c2:	60a3      	str	r3, [r4, #8]
 80022c4:	e00a      	b.n	80022dc <d_encoding+0x64>
 80022c6:	6b29      	ldr	r1, [r5, #48]	; 0x30
 80022c8:	f101 0214 	add.w	r2, r1, #20
 80022cc:	632a      	str	r2, [r5, #48]	; 0x30
 80022ce:	781a      	ldrb	r2, [r3, #0]
 80022d0:	2a54      	cmp	r2, #84	; 0x54
 80022d2:	d02b      	beq.n	800232c <d_encoding+0xb4>
 80022d4:	2a47      	cmp	r2, #71	; 0x47
 80022d6:	f000 809f 	beq.w	8002418 <d_encoding+0x1a0>
 80022da:	2400      	movs	r4, #0
 80022dc:	4620      	mov	r0, r4
 80022de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022e2:	68eb      	ldr	r3, [r5, #12]
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d0f8      	beq.n	80022dc <d_encoding+0x64>
 80022ea:	2b45      	cmp	r3, #69	; 0x45
 80022ec:	d0f6      	beq.n	80022dc <d_encoding+0x64>
 80022ee:	4621      	mov	r1, r4
 80022f0:	780a      	ldrb	r2, [r1, #0]
 80022f2:	2a20      	cmp	r2, #32
 80022f4:	f200 8113 	bhi.w	800251e <d_encoding+0x2a6>
 80022f8:	2a1c      	cmp	r2, #28
 80022fa:	f080 8112 	bcs.w	8002522 <d_encoding+0x2aa>
 80022fe:	2a04      	cmp	r2, #4
 8002300:	f040 8101 	bne.w	8002506 <d_encoding+0x28e>
 8002304:	684a      	ldr	r2, [r1, #4]
 8002306:	b16a      	cbz	r2, 8002324 <d_encoding+0xac>
 8002308:	7813      	ldrb	r3, [r2, #0]
 800230a:	2b08      	cmp	r3, #8
 800230c:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 8002310:	f200 80f6 	bhi.w	8002500 <d_encoding+0x288>
 8002314:	2b07      	cmp	r3, #7
 8002316:	f080 80f6 	bcs.w	8002506 <d_encoding+0x28e>
 800231a:	2901      	cmp	r1, #1
 800231c:	d802      	bhi.n	8002324 <d_encoding+0xac>
 800231e:	6892      	ldr	r2, [r2, #8]
 8002320:	2a00      	cmp	r2, #0
 8002322:	d1f1      	bne.n	8002308 <d_encoding+0x90>
 8002324:	2101      	movs	r1, #1
 8002326:	e0ef      	b.n	8002508 <d_encoding+0x290>
 8002328:	6864      	ldr	r4, [r4, #4]
 800232a:	e7b7      	b.n	800229c <d_encoding+0x24>
 800232c:	1c5a      	adds	r2, r3, #1
 800232e:	60ea      	str	r2, [r5, #12]
 8002330:	785a      	ldrb	r2, [r3, #1]
 8002332:	2a00      	cmp	r2, #0
 8002334:	d0d1      	beq.n	80022da <d_encoding+0x62>
 8002336:	1c9a      	adds	r2, r3, #2
 8002338:	60ea      	str	r2, [r5, #12]
 800233a:	785b      	ldrb	r3, [r3, #1]
 800233c:	3b43      	subs	r3, #67	; 0x43
 800233e:	2b33      	cmp	r3, #51	; 0x33
 8002340:	d8cb      	bhi.n	80022da <d_encoding+0x62>
 8002342:	a201      	add	r2, pc, #4	; (adr r2, 8002348 <d_encoding+0xd0>)
 8002344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002348:	08002783 	.word	0x08002783
 800234c:	080022db 	.word	0x080022db
 8002350:	080022db 	.word	0x080022db
 8002354:	0800276d 	.word	0x0800276d
 8002358:	080022db 	.word	0x080022db
 800235c:	08002757 	.word	0x08002757
 8002360:	08002741 	.word	0x08002741
 8002364:	0800272b 	.word	0x0800272b
 8002368:	080022db 	.word	0x080022db
 800236c:	080022db 	.word	0x080022db
 8002370:	080022db 	.word	0x080022db
 8002374:	080022db 	.word	0x080022db
 8002378:	080022db 	.word	0x080022db
 800237c:	080022db 	.word	0x080022db
 8002380:	080022db 	.word	0x080022db
 8002384:	080022db 	.word	0x080022db
 8002388:	08002715 	.word	0x08002715
 800238c:	080026fb 	.word	0x080026fb
 8002390:	080022db 	.word	0x080022db
 8002394:	080026e1 	.word	0x080026e1
 8002398:	080026cb 	.word	0x080026cb
 800239c:	080022db 	.word	0x080022db
 80023a0:	080022db 	.word	0x080022db
 80023a4:	080022db 	.word	0x080022db
 80023a8:	080022db 	.word	0x080022db
 80023ac:	080022db 	.word	0x080022db
 80023b0:	080022db 	.word	0x080022db
 80023b4:	080022db 	.word	0x080022db
 80023b8:	080022db 	.word	0x080022db
 80023bc:	080022db 	.word	0x080022db
 80023c0:	080022db 	.word	0x080022db
 80023c4:	080022db 	.word	0x080022db
 80023c8:	08002697 	.word	0x08002697
 80023cc:	080022db 	.word	0x080022db
 80023d0:	080022db 	.word	0x080022db
 80023d4:	080022db 	.word	0x080022db
 80023d8:	080022db 	.word	0x080022db
 80023dc:	08002671 	.word	0x08002671
 80023e0:	080022db 	.word	0x080022db
 80023e4:	080022db 	.word	0x080022db
 80023e8:	080022db 	.word	0x080022db
 80023ec:	080022db 	.word	0x080022db
 80023f0:	080022db 	.word	0x080022db
 80023f4:	080022db 	.word	0x080022db
 80023f8:	080022db 	.word	0x080022db
 80023fc:	080022db 	.word	0x080022db
 8002400:	080022db 	.word	0x080022db
 8002404:	080022db 	.word	0x080022db
 8002408:	080022db 	.word	0x080022db
 800240c:	080022db 	.word	0x080022db
 8002410:	080022db 	.word	0x080022db
 8002414:	0800264b 	.word	0x0800264b
 8002418:	1c5a      	adds	r2, r3, #1
 800241a:	60ea      	str	r2, [r5, #12]
 800241c:	785a      	ldrb	r2, [r3, #1]
 800241e:	2a00      	cmp	r2, #0
 8002420:	f43f af5b 	beq.w	80022da <d_encoding+0x62>
 8002424:	1c9a      	adds	r2, r3, #2
 8002426:	60ea      	str	r2, [r5, #12]
 8002428:	785a      	ldrb	r2, [r3, #1]
 800242a:	3a41      	subs	r2, #65	; 0x41
 800242c:	2a31      	cmp	r2, #49	; 0x31
 800242e:	f63f af54 	bhi.w	80022da <d_encoding+0x62>
 8002432:	a101      	add	r1, pc, #4	; (adr r1, 8002438 <d_encoding+0x1c0>)
 8002434:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8002438:	0800252d 	.word	0x0800252d
 800243c:	080022db 	.word	0x080022db
 8002440:	080022db 	.word	0x080022db
 8002444:	080022db 	.word	0x080022db
 8002448:	080022db 	.word	0x080022db
 800244c:	080022db 	.word	0x080022db
 8002450:	080022db 	.word	0x080022db
 8002454:	080022db 	.word	0x080022db
 8002458:	080022db 	.word	0x080022db
 800245c:	080022db 	.word	0x080022db
 8002460:	080022db 	.word	0x080022db
 8002464:	080022db 	.word	0x080022db
 8002468:	080022db 	.word	0x080022db
 800246c:	080022db 	.word	0x080022db
 8002470:	080022db 	.word	0x080022db
 8002474:	080022db 	.word	0x080022db
 8002478:	080022db 	.word	0x080022db
 800247c:	0800262d 	.word	0x0800262d
 8002480:	080022db 	.word	0x080022db
 8002484:	08002601 	.word	0x08002601
 8002488:	080022db 	.word	0x080022db
 800248c:	080025eb 	.word	0x080025eb
 8002490:	080022db 	.word	0x080022db
 8002494:	080022db 	.word	0x080022db
 8002498:	080022db 	.word	0x080022db
 800249c:	080022db 	.word	0x080022db
 80024a0:	080022db 	.word	0x080022db
 80024a4:	080022db 	.word	0x080022db
 80024a8:	080022db 	.word	0x080022db
 80024ac:	080022db 	.word	0x080022db
 80024b0:	080022db 	.word	0x080022db
 80024b4:	080022db 	.word	0x080022db
 80024b8:	080022db 	.word	0x080022db
 80024bc:	080022db 	.word	0x080022db
 80024c0:	080022db 	.word	0x080022db
 80024c4:	080022db 	.word	0x080022db
 80024c8:	080022db 	.word	0x080022db
 80024cc:	080022db 	.word	0x080022db
 80024d0:	080022db 	.word	0x080022db
 80024d4:	080022db 	.word	0x080022db
 80024d8:	080022db 	.word	0x080022db
 80024dc:	080022db 	.word	0x080022db
 80024e0:	080022db 	.word	0x080022db
 80024e4:	080022db 	.word	0x080022db
 80024e8:	080022db 	.word	0x080022db
 80024ec:	080022db 	.word	0x080022db
 80024f0:	080022db 	.word	0x080022db
 80024f4:	080022db 	.word	0x080022db
 80024f8:	080022db 	.word	0x080022db
 80024fc:	08002545 	.word	0x08002545
 8002500:	2b34      	cmp	r3, #52	; 0x34
 8002502:	f47f af0f 	bne.w	8002324 <d_encoding+0xac>
 8002506:	2100      	movs	r1, #0
 8002508:	4628      	mov	r0, r5
 800250a:	f7ff fe77 	bl	80021fc <d_bare_function_type>
 800250e:	4622      	mov	r2, r4
 8002510:	4603      	mov	r3, r0
 8002512:	2103      	movs	r1, #3
 8002514:	4628      	mov	r0, r5
 8002516:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800251a:	f7fd be19 	b.w	8000150 <d_make_comp>
 800251e:	2a4c      	cmp	r2, #76	; 0x4c
 8002520:	d1f1      	bne.n	8002506 <d_encoding+0x28e>
 8002522:	6849      	ldr	r1, [r1, #4]
 8002524:	2900      	cmp	r1, #0
 8002526:	f47f aee3 	bne.w	80022f0 <d_encoding+0x78>
 800252a:	e7ed      	b.n	8002508 <d_encoding+0x290>
 800252c:	2100      	movs	r1, #0
 800252e:	4628      	mov	r0, r5
 8002530:	f7ff fea2 	bl	8002278 <d_encoding>
 8002534:	2300      	movs	r3, #0
 8002536:	4602      	mov	r2, r0
 8002538:	2117      	movs	r1, #23
 800253a:	4628      	mov	r0, r5
 800253c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002540:	f7fd be06 	b.w	8000150 <d_make_comp>
 8002544:	f105 000c 	add.w	r0, r5, #12
 8002548:	f7fd ff52 	bl	80003f0 <d_number.isra.0>
 800254c:	2801      	cmp	r0, #1
 800254e:	f77f aec4 	ble.w	80022da <d_encoding+0x62>
 8002552:	68eb      	ldr	r3, [r5, #12]
 8002554:	781a      	ldrb	r2, [r3, #0]
 8002556:	2a00      	cmp	r2, #0
 8002558:	f43f aebf 	beq.w	80022da <d_encoding+0x62>
 800255c:	1c5f      	adds	r7, r3, #1
 800255e:	60ef      	str	r7, [r5, #12]
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	2b5f      	cmp	r3, #95	; 0x5f
 8002564:	f47f aeb9 	bne.w	80022da <d_encoding+0x62>
 8002568:	2200      	movs	r2, #0
 800256a:	f04f 0940 	mov.w	r9, #64	; 0x40
 800256e:	4690      	mov	r8, r2
 8002570:	1e46      	subs	r6, r0, #1
 8002572:	783b      	ldrb	r3, [r7, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	f43f aeb0 	beq.w	80022da <d_encoding+0x62>
 800257a:	2b24      	cmp	r3, #36	; 0x24
 800257c:	f000 8128 	beq.w	80027d0 <d_encoding+0x558>
 8002580:	463c      	mov	r4, r7
 8002582:	2100      	movs	r1, #0
 8002584:	e004      	b.n	8002590 <d_encoding+0x318>
 8002586:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800258a:	b123      	cbz	r3, 8002596 <d_encoding+0x31e>
 800258c:	2b24      	cmp	r3, #36	; 0x24
 800258e:	d002      	beq.n	8002596 <d_encoding+0x31e>
 8002590:	3101      	adds	r1, #1
 8002592:	42b1      	cmp	r1, r6
 8002594:	dbf7      	blt.n	8002586 <d_encoding+0x30e>
 8002596:	696c      	ldr	r4, [r5, #20]
 8002598:	69a8      	ldr	r0, [r5, #24]
 800259a:	4284      	cmp	r4, r0
 800259c:	f280 8113 	bge.w	80027c6 <d_encoding+0x54e>
 80025a0:	6928      	ldr	r0, [r5, #16]
 80025a2:	1c63      	adds	r3, r4, #1
 80025a4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80025a8:	616b      	str	r3, [r5, #20]
 80025aa:	eb10 0384 	adds.w	r3, r0, r4, lsl #2
 80025ae:	f000 810a 	beq.w	80027c6 <d_encoding+0x54e>
 80025b2:	f800 8024 	strb.w	r8, [r0, r4, lsl #2]
 80025b6:	605f      	str	r7, [r3, #4]
 80025b8:	6099      	str	r1, [r3, #8]
 80025ba:	68ef      	ldr	r7, [r5, #12]
 80025bc:	1a76      	subs	r6, r6, r1
 80025be:	440f      	add	r7, r1
 80025c0:	60ef      	str	r7, [r5, #12]
 80025c2:	2a00      	cmp	r2, #0
 80025c4:	f000 8121 	beq.w	800280a <d_encoding+0x592>
 80025c8:	213f      	movs	r1, #63	; 0x3f
 80025ca:	4628      	mov	r0, r5
 80025cc:	f7fd fdc0 	bl	8000150 <d_make_comp>
 80025d0:	4602      	mov	r2, r0
 80025d2:	2800      	cmp	r0, #0
 80025d4:	f43f ae81 	beq.w	80022da <d_encoding+0x62>
 80025d8:	2e00      	cmp	r6, #0
 80025da:	dcca      	bgt.n	8002572 <d_encoding+0x2fa>
 80025dc:	4628      	mov	r0, r5
 80025de:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80025e2:	2300      	movs	r3, #0
 80025e4:	213e      	movs	r1, #62	; 0x3e
 80025e6:	f7fd bdb3 	b.w	8000150 <d_make_comp>
 80025ea:	4628      	mov	r0, r5
 80025ec:	f7fe fe7c 	bl	80012e8 <d_name>
 80025f0:	2300      	movs	r3, #0
 80025f2:	4602      	mov	r2, r0
 80025f4:	2113      	movs	r1, #19
 80025f6:	4628      	mov	r0, r5
 80025f8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80025fc:	f7fd bda8 	b.w	8000150 <d_make_comp>
 8002600:	789a      	ldrb	r2, [r3, #2]
 8002602:	2100      	movs	r1, #0
 8002604:	4628      	mov	r0, r5
 8002606:	2a00      	cmp	r2, #0
 8002608:	f000 8101 	beq.w	800280e <d_encoding+0x596>
 800260c:	1cda      	adds	r2, r3, #3
 800260e:	60ea      	str	r2, [r5, #12]
 8002610:	789b      	ldrb	r3, [r3, #2]
 8002612:	2b6e      	cmp	r3, #110	; 0x6e
 8002614:	f040 80fb 	bne.w	800280e <d_encoding+0x596>
 8002618:	f7ff fe2e 	bl	8002278 <d_encoding>
 800261c:	2300      	movs	r3, #0
 800261e:	4602      	mov	r2, r0
 8002620:	2149      	movs	r1, #73	; 0x49
 8002622:	4628      	mov	r0, r5
 8002624:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002628:	f7fd bd92 	b.w	8000150 <d_make_comp>
 800262c:	4628      	mov	r0, r5
 800262e:	f7fe fe5b 	bl	80012e8 <d_name>
 8002632:	4604      	mov	r4, r0
 8002634:	4628      	mov	r0, r5
 8002636:	f7fd ff05 	bl	8000444 <d_number_component>
 800263a:	4622      	mov	r2, r4
 800263c:	4603      	mov	r3, r0
 800263e:	2116      	movs	r1, #22
 8002640:	4628      	mov	r0, r5
 8002642:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002646:	f7fd bd83 	b.w	8000150 <d_make_comp>
 800264a:	2176      	movs	r1, #118	; 0x76
 800264c:	4628      	mov	r0, r5
 800264e:	f7fe f883 	bl	8000758 <d_call_offset>
 8002652:	2800      	cmp	r0, #0
 8002654:	f43f ae41 	beq.w	80022da <d_encoding+0x62>
 8002658:	2100      	movs	r1, #0
 800265a:	4628      	mov	r0, r5
 800265c:	f7ff fe0c 	bl	8002278 <d_encoding>
 8002660:	2300      	movs	r3, #0
 8002662:	4602      	mov	r2, r0
 8002664:	2110      	movs	r1, #16
 8002666:	4628      	mov	r0, r5
 8002668:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800266c:	f7fd bd70 	b.w	8000150 <d_make_comp>
 8002670:	2168      	movs	r1, #104	; 0x68
 8002672:	4628      	mov	r0, r5
 8002674:	f7fe f870 	bl	8000758 <d_call_offset>
 8002678:	2800      	cmp	r0, #0
 800267a:	f43f ae2e 	beq.w	80022da <d_encoding+0x62>
 800267e:	2100      	movs	r1, #0
 8002680:	4628      	mov	r0, r5
 8002682:	f7ff fdf9 	bl	8002278 <d_encoding>
 8002686:	2300      	movs	r3, #0
 8002688:	4602      	mov	r2, r0
 800268a:	210f      	movs	r1, #15
 800268c:	4628      	mov	r0, r5
 800268e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002692:	f7fd bd5d 	b.w	8000150 <d_make_comp>
 8002696:	2100      	movs	r1, #0
 8002698:	4628      	mov	r0, r5
 800269a:	f7fe f85d 	bl	8000758 <d_call_offset>
 800269e:	2800      	cmp	r0, #0
 80026a0:	f43f ae1b 	beq.w	80022da <d_encoding+0x62>
 80026a4:	2100      	movs	r1, #0
 80026a6:	4628      	mov	r0, r5
 80026a8:	f7fe f856 	bl	8000758 <d_call_offset>
 80026ac:	2800      	cmp	r0, #0
 80026ae:	f43f ae14 	beq.w	80022da <d_encoding+0x62>
 80026b2:	2100      	movs	r1, #0
 80026b4:	4628      	mov	r0, r5
 80026b6:	f7ff fddf 	bl	8002278 <d_encoding>
 80026ba:	2300      	movs	r3, #0
 80026bc:	4602      	mov	r2, r0
 80026be:	2111      	movs	r1, #17
 80026c0:	4628      	mov	r0, r5
 80026c2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026c6:	f7fd bd43 	b.w	8000150 <d_make_comp>
 80026ca:	4628      	mov	r0, r5
 80026cc:	f7fe fe0c 	bl	80012e8 <d_name>
 80026d0:	2300      	movs	r3, #0
 80026d2:	4602      	mov	r2, r0
 80026d4:	2115      	movs	r1, #21
 80026d6:	4628      	mov	r0, r5
 80026d8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026dc:	f7fd bd38 	b.w	8000150 <d_make_comp>
 80026e0:	310f      	adds	r1, #15
 80026e2:	6329      	str	r1, [r5, #48]	; 0x30
 80026e4:	4628      	mov	r0, r5
 80026e6:	f7fe ffb7 	bl	8001658 <d_type>
 80026ea:	2300      	movs	r3, #0
 80026ec:	4602      	mov	r2, r0
 80026ee:	2109      	movs	r1, #9
 80026f0:	4628      	mov	r0, r5
 80026f2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026f6:	f7fd bd2b 	b.w	8000150 <d_make_comp>
 80026fa:	310a      	adds	r1, #10
 80026fc:	6329      	str	r1, [r5, #48]	; 0x30
 80026fe:	4628      	mov	r0, r5
 8002700:	f7fe ffaa 	bl	8001658 <d_type>
 8002704:	2300      	movs	r3, #0
 8002706:	4602      	mov	r2, r0
 8002708:	210a      	movs	r1, #10
 800270a:	4628      	mov	r0, r5
 800270c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002710:	f7fd bd1e 	b.w	8000150 <d_make_comp>
 8002714:	4628      	mov	r0, r5
 8002716:	f7fe ff9f 	bl	8001658 <d_type>
 800271a:	2300      	movs	r3, #0
 800271c:	4602      	mov	r2, r0
 800271e:	210d      	movs	r1, #13
 8002720:	4628      	mov	r0, r5
 8002722:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002726:	f7fd bd13 	b.w	8000150 <d_make_comp>
 800272a:	4628      	mov	r0, r5
 800272c:	f7fe ff94 	bl	8001658 <d_type>
 8002730:	2300      	movs	r3, #0
 8002732:	4602      	mov	r2, r0
 8002734:	2112      	movs	r1, #18
 8002736:	4628      	mov	r0, r5
 8002738:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800273c:	f7fd bd08 	b.w	8000150 <d_make_comp>
 8002740:	4628      	mov	r0, r5
 8002742:	f7fe ff89 	bl	8001658 <d_type>
 8002746:	2300      	movs	r3, #0
 8002748:	4602      	mov	r2, r0
 800274a:	210c      	movs	r1, #12
 800274c:	4628      	mov	r0, r5
 800274e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002752:	f7fd bcfd 	b.w	8000150 <d_make_comp>
 8002756:	4628      	mov	r0, r5
 8002758:	f7fe fdc6 	bl	80012e8 <d_name>
 800275c:	2300      	movs	r3, #0
 800275e:	4602      	mov	r2, r0
 8002760:	2114      	movs	r1, #20
 8002762:	4628      	mov	r0, r5
 8002764:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002768:	f7fd bcf2 	b.w	8000150 <d_make_comp>
 800276c:	4628      	mov	r0, r5
 800276e:	f7fe ff73 	bl	8001658 <d_type>
 8002772:	2300      	movs	r3, #0
 8002774:	4602      	mov	r2, r0
 8002776:	210e      	movs	r1, #14
 8002778:	4628      	mov	r0, r5
 800277a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800277e:	f7fd bce7 	b.w	8000150 <d_make_comp>
 8002782:	4628      	mov	r0, r5
 8002784:	f7fe ff68 	bl	8001658 <d_type>
 8002788:	4604      	mov	r4, r0
 800278a:	f105 000c 	add.w	r0, r5, #12
 800278e:	f7fd fe2f 	bl	80003f0 <d_number.isra.0>
 8002792:	2800      	cmp	r0, #0
 8002794:	f6ff ada1 	blt.w	80022da <d_encoding+0x62>
 8002798:	68eb      	ldr	r3, [r5, #12]
 800279a:	781a      	ldrb	r2, [r3, #0]
 800279c:	2a5f      	cmp	r2, #95	; 0x5f
 800279e:	f47f ad9c 	bne.w	80022da <d_encoding+0x62>
 80027a2:	3301      	adds	r3, #1
 80027a4:	60eb      	str	r3, [r5, #12]
 80027a6:	4628      	mov	r0, r5
 80027a8:	f7fe ff56 	bl	8001658 <d_type>
 80027ac:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80027ae:	4602      	mov	r2, r0
 80027b0:	1d59      	adds	r1, r3, #5
 80027b2:	6329      	str	r1, [r5, #48]	; 0x30
 80027b4:	4623      	mov	r3, r4
 80027b6:	4628      	mov	r0, r5
 80027b8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027bc:	210b      	movs	r1, #11
 80027be:	f7fd bcc7 	b.w	8000150 <d_make_comp>
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	e574      	b.n	80022b0 <d_encoding+0x38>
 80027c6:	68eb      	ldr	r3, [r5, #12]
 80027c8:	2400      	movs	r4, #0
 80027ca:	440b      	add	r3, r1
 80027cc:	60eb      	str	r3, [r5, #12]
 80027ce:	e585      	b.n	80022dc <d_encoding+0x64>
 80027d0:	787b      	ldrb	r3, [r7, #1]
 80027d2:	2b53      	cmp	r3, #83	; 0x53
 80027d4:	d027      	beq.n	8002826 <d_encoding+0x5ae>
 80027d6:	2b5f      	cmp	r3, #95	; 0x5f
 80027d8:	d023      	beq.n	8002822 <d_encoding+0x5aa>
 80027da:	2b24      	cmp	r3, #36	; 0x24
 80027dc:	f47f ad7d 	bne.w	80022da <d_encoding+0x62>
 80027e0:	4618      	mov	r0, r3
 80027e2:	6969      	ldr	r1, [r5, #20]
 80027e4:	69ab      	ldr	r3, [r5, #24]
 80027e6:	4299      	cmp	r1, r3
 80027e8:	da1f      	bge.n	800282a <d_encoding+0x5b2>
 80027ea:	692c      	ldr	r4, [r5, #16]
 80027ec:	1c4f      	adds	r7, r1, #1
 80027ee:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80027f2:	eb14 0381 	adds.w	r3, r4, r1, lsl #2
 80027f6:	616f      	str	r7, [r5, #20]
 80027f8:	d017      	beq.n	800282a <d_encoding+0x5b2>
 80027fa:	f804 9021 	strb.w	r9, [r4, r1, lsl #2]
 80027fe:	6058      	str	r0, [r3, #4]
 8002800:	68ef      	ldr	r7, [r5, #12]
 8002802:	3e02      	subs	r6, #2
 8002804:	3702      	adds	r7, #2
 8002806:	60ef      	str	r7, [r5, #12]
 8002808:	e6db      	b.n	80025c2 <d_encoding+0x34a>
 800280a:	461a      	mov	r2, r3
 800280c:	e6e4      	b.n	80025d8 <d_encoding+0x360>
 800280e:	f7ff fd33 	bl	8002278 <d_encoding>
 8002812:	2300      	movs	r3, #0
 8002814:	4602      	mov	r2, r0
 8002816:	2148      	movs	r1, #72	; 0x48
 8002818:	4628      	mov	r0, r5
 800281a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800281e:	f7fd bc97 	b.w	8000150 <d_make_comp>
 8002822:	202e      	movs	r0, #46	; 0x2e
 8002824:	e7dd      	b.n	80027e2 <d_encoding+0x56a>
 8002826:	202f      	movs	r0, #47	; 0x2f
 8002828:	e7db      	b.n	80027e2 <d_encoding+0x56a>
 800282a:	68eb      	ldr	r3, [r5, #12]
 800282c:	2400      	movs	r4, #0
 800282e:	3302      	adds	r3, #2
 8002830:	60eb      	str	r3, [r5, #12]
 8002832:	e553      	b.n	80022dc <d_encoding+0x64>

08002834 <d_expr_primary>:
 8002834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002836:	68c2      	ldr	r2, [r0, #12]
 8002838:	7813      	ldrb	r3, [r2, #0]
 800283a:	2b4c      	cmp	r3, #76	; 0x4c
 800283c:	d001      	beq.n	8002842 <d_expr_primary+0xe>
 800283e:	2000      	movs	r0, #0
 8002840:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002842:	1c53      	adds	r3, r2, #1
 8002844:	60c3      	str	r3, [r0, #12]
 8002846:	7851      	ldrb	r1, [r2, #1]
 8002848:	4605      	mov	r5, r0
 800284a:	295f      	cmp	r1, #95	; 0x5f
 800284c:	d03a      	beq.n	80028c4 <d_expr_primary+0x90>
 800284e:	295a      	cmp	r1, #90	; 0x5a
 8002850:	d03f      	beq.n	80028d2 <d_expr_primary+0x9e>
 8002852:	f7fe ff01 	bl	8001658 <d_type>
 8002856:	2800      	cmp	r0, #0
 8002858:	d0f1      	beq.n	800283e <d_expr_primary+0xa>
 800285a:	7803      	ldrb	r3, [r0, #0]
 800285c:	2b27      	cmp	r3, #39	; 0x27
 800285e:	d046      	beq.n	80028ee <d_expr_primary+0xba>
 8002860:	68ee      	ldr	r6, [r5, #12]
 8002862:	7833      	ldrb	r3, [r6, #0]
 8002864:	2b6e      	cmp	r3, #110	; 0x6e
 8002866:	d04b      	beq.n	8002900 <d_expr_primary+0xcc>
 8002868:	213c      	movs	r1, #60	; 0x3c
 800286a:	2b45      	cmp	r3, #69	; 0x45
 800286c:	d04e      	beq.n	800290c <d_expr_primary+0xd8>
 800286e:	2b00      	cmp	r3, #0
 8002870:	d0e5      	beq.n	800283e <d_expr_primary+0xa>
 8002872:	4633      	mov	r3, r6
 8002874:	e001      	b.n	800287a <d_expr_primary+0x46>
 8002876:	2c00      	cmp	r4, #0
 8002878:	d0e1      	beq.n	800283e <d_expr_primary+0xa>
 800287a:	3301      	adds	r3, #1
 800287c:	60eb      	str	r3, [r5, #12]
 800287e:	781c      	ldrb	r4, [r3, #0]
 8002880:	2c45      	cmp	r4, #69	; 0x45
 8002882:	d1f8      	bne.n	8002876 <d_expr_primary+0x42>
 8002884:	1b9c      	subs	r4, r3, r6
 8002886:	696b      	ldr	r3, [r5, #20]
 8002888:	69aa      	ldr	r2, [r5, #24]
 800288a:	4293      	cmp	r3, r2
 800288c:	da2d      	bge.n	80028ea <d_expr_primary+0xb6>
 800288e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8002892:	692f      	ldr	r7, [r5, #16]
 8002894:	3301      	adds	r3, #1
 8002896:	0092      	lsls	r2, r2, #2
 8002898:	616b      	str	r3, [r5, #20]
 800289a:	18bb      	adds	r3, r7, r2
 800289c:	d025      	beq.n	80028ea <d_expr_primary+0xb6>
 800289e:	b326      	cbz	r6, 80028ea <d_expr_primary+0xb6>
 80028a0:	b31c      	cbz	r4, 80028ea <d_expr_primary+0xb6>
 80028a2:	f04f 0e00 	mov.w	lr, #0
 80028a6:	f807 e002 	strb.w	lr, [r7, r2]
 80028aa:	605e      	str	r6, [r3, #4]
 80028ac:	609c      	str	r4, [r3, #8]
 80028ae:	4602      	mov	r2, r0
 80028b0:	4628      	mov	r0, r5
 80028b2:	f7fd fc4d 	bl	8000150 <d_make_comp>
 80028b6:	68eb      	ldr	r3, [r5, #12]
 80028b8:	781a      	ldrb	r2, [r3, #0]
 80028ba:	2a45      	cmp	r2, #69	; 0x45
 80028bc:	d1bf      	bne.n	800283e <d_expr_primary+0xa>
 80028be:	3301      	adds	r3, #1
 80028c0:	60eb      	str	r3, [r5, #12]
 80028c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028c4:	1c93      	adds	r3, r2, #2
 80028c6:	60c3      	str	r3, [r0, #12]
 80028c8:	7892      	ldrb	r2, [r2, #2]
 80028ca:	2a5a      	cmp	r2, #90	; 0x5a
 80028cc:	bf18      	it	ne
 80028ce:	2000      	movne	r0, #0
 80028d0:	d107      	bne.n	80028e2 <d_expr_primary+0xae>
 80028d2:	3301      	adds	r3, #1
 80028d4:	60eb      	str	r3, [r5, #12]
 80028d6:	2100      	movs	r1, #0
 80028d8:	4628      	mov	r0, r5
 80028da:	f7ff fccd 	bl	8002278 <d_encoding>
 80028de:	68eb      	ldr	r3, [r5, #12]
 80028e0:	781a      	ldrb	r2, [r3, #0]
 80028e2:	2a45      	cmp	r2, #69	; 0x45
 80028e4:	d0eb      	beq.n	80028be <d_expr_primary+0x8a>
 80028e6:	2000      	movs	r0, #0
 80028e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028ea:	2300      	movs	r3, #0
 80028ec:	e7df      	b.n	80028ae <d_expr_primary+0x7a>
 80028ee:	6843      	ldr	r3, [r0, #4]
 80028f0:	7c1a      	ldrb	r2, [r3, #16]
 80028f2:	2a00      	cmp	r2, #0
 80028f4:	d0b4      	beq.n	8002860 <d_expr_primary+0x2c>
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80028fa:	1a9b      	subs	r3, r3, r2
 80028fc:	632b      	str	r3, [r5, #48]	; 0x30
 80028fe:	e7af      	b.n	8002860 <d_expr_primary+0x2c>
 8002900:	1c72      	adds	r2, r6, #1
 8002902:	60ea      	str	r2, [r5, #12]
 8002904:	7873      	ldrb	r3, [r6, #1]
 8002906:	213d      	movs	r1, #61	; 0x3d
 8002908:	4616      	mov	r6, r2
 800290a:	e7ae      	b.n	800286a <d_expr_primary+0x36>
 800290c:	2400      	movs	r4, #0
 800290e:	e7ba      	b.n	8002886 <d_expr_primary+0x52>

08002910 <d_print_comp_inner>:
 8002910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002914:	4604      	mov	r4, r0
 8002916:	b095      	sub	sp, #84	; 0x54
 8002918:	2a00      	cmp	r2, #0
 800291a:	f000 80db 	beq.w	8002ad4 <d_print_comp_inner+0x1c4>
 800291e:	f8d0 7118 	ldr.w	r7, [r0, #280]	; 0x118
 8002922:	2f00      	cmp	r7, #0
 8002924:	f040 80c2 	bne.w	8002aac <d_print_comp_inner+0x19c>
 8002928:	7813      	ldrb	r3, [r2, #0]
 800292a:	4688      	mov	r8, r1
 800292c:	4615      	mov	r5, r2
 800292e:	2b4d      	cmp	r3, #77	; 0x4d
 8002930:	f201 81ea 	bhi.w	8003d08 <d_print_comp_inner+0x13f8>
 8002934:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002938:	043b0459 	.word	0x043b0459
 800293c:	03a4043b 	.word	0x03a4043b
 8002940:	048804a4 	.word	0x048804a4
 8002944:	038e04e9 	.word	0x038e04e9
 8002948:	0330037c 	.word	0x0330037c
 800294c:	030a0356 	.word	0x030a0356
 8002950:	029802e4 	.word	0x029802e4
 8002954:	027202be 	.word	0x027202be
 8002958:	01f0024c 	.word	0x01f0024c
 800295c:	01ca0226 	.word	0x01ca0226
 8002960:	015801a4 	.word	0x015801a4
 8002964:	0132017e 	.word	0x0132017e
 8002968:	00f2010b 	.word	0x00f2010b
 800296c:	00f200f2 	.word	0x00f200f2
 8002970:	00d400d4 	.word	0x00d400d4
 8002974:	00d400d4 	.word	0x00d400d4
 8002978:	00d400d4 	.word	0x00d400d4
 800297c:	06d800d4 	.word	0x06d800d4
 8002980:	00d406d8 	.word	0x00d406d8
 8002984:	06ac00d4 	.word	0x06ac00d4
 8002988:	069606ff 	.word	0x069606ff
 800298c:	07040720 	.word	0x07040720
 8002990:	0704078c 	.word	0x0704078c
 8002994:	057b057b 	.word	0x057b057b
 8002998:	06080632 	.word	0x06080632
 800299c:	09e805e2 	.word	0x09e805e2
 80029a0:	069105af 	.word	0x069105af
 80029a4:	004e0656 	.word	0x004e0656
 80029a8:	09500484 	.word	0x09500484
 80029ac:	08e308e3 	.word	0x08e308e3
 80029b0:	08b208b2 	.word	0x08b208b2
 80029b4:	0548088c 	.word	0x0548088c
 80029b8:	08e8053a 	.word	0x08e8053a
 80029bc:	09c20514 	.word	0x09c20514
 80029c0:	099c0918 	.word	0x099c0918
 80029c4:	07cf09e8 	.word	0x07cf09e8
 80029c8:	07f50866 	.word	0x07f50866
 80029cc:	0412081b 	.word	0x0412081b
 80029d0:	055200d4 	.word	0x055200d4
 80029d4:	68ab      	ldr	r3, [r5, #8]
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	2b38      	cmp	r3, #56	; 0x38
 80029da:	d17b      	bne.n	8002ad4 <d_print_comp_inner+0x1c4>
 80029dc:	686a      	ldr	r2, [r5, #4]
 80029de:	6853      	ldr	r3, [r2, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	7859      	ldrb	r1, [r3, #1]
 80029e4:	2963      	cmp	r1, #99	; 0x63
 80029e6:	f002 8150 	beq.w	8004c8a <d_print_comp_inner+0x237a>
 80029ea:	f105 0308 	add.w	r3, r5, #8
 80029ee:	4641      	mov	r1, r8
 80029f0:	4620      	mov	r0, r4
 80029f2:	f003 fbc9 	bl	8006188 <d_maybe_print_fold_expression.isra.15>
 80029f6:	4606      	mov	r6, r0
 80029f8:	2800      	cmp	r0, #0
 80029fa:	d157      	bne.n	8002aac <d_print_comp_inner+0x19c>
 80029fc:	686b      	ldr	r3, [r5, #4]
 80029fe:	781a      	ldrb	r2, [r3, #0]
 8002a00:	2a31      	cmp	r2, #49	; 0x31
 8002a02:	f002 8371 	beq.w	80050e8 <d_print_comp_inner+0x27d8>
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	49c7      	ldr	r1, [pc, #796]	; (8002d28 <d_print_comp_inner+0x418>)
 8002a0a:	6818      	ldr	r0, [r3, #0]
 8002a0c:	f003 feec 	bl	80067e8 <strcmp>
 8002a10:	68ab      	ldr	r3, [r5, #8]
 8002a12:	b920      	cbnz	r0, 8002a1e <d_print_comp_inner+0x10e>
 8002a14:	685a      	ldr	r2, [r3, #4]
 8002a16:	7811      	ldrb	r1, [r2, #0]
 8002a18:	2903      	cmp	r1, #3
 8002a1a:	f002 83ab 	beq.w	8005174 <d_print_comp_inner+0x2864>
 8002a1e:	685a      	ldr	r2, [r3, #4]
 8002a20:	4641      	mov	r1, r8
 8002a22:	4620      	mov	r0, r4
 8002a24:	f003 fb4c 	bl	80060c0 <d_print_subexpr>
 8002a28:	686f      	ldr	r7, [r5, #4]
 8002a2a:	49c0      	ldr	r1, [pc, #768]	; (8002d2c <d_print_comp_inner+0x41c>)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f8d3 9000 	ldr.w	r9, [r3]
 8002a32:	4648      	mov	r0, r9
 8002a34:	f003 fed8 	bl	80067e8 <strcmp>
 8002a38:	4606      	mov	r6, r0
 8002a3a:	2800      	cmp	r0, #0
 8002a3c:	f042 8275 	bne.w	8004f2a <d_print_comp_inner+0x261a>
 8002a40:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002a44:	29ff      	cmp	r1, #255	; 0xff
 8002a46:	f002 8450 	beq.w	80052ea <d_print_comp_inner+0x29da>
 8002a4a:	235b      	movs	r3, #91	; 0x5b
 8002a4c:	1c4a      	adds	r2, r1, #1
 8002a4e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8002a52:	5463      	strb	r3, [r4, r1]
 8002a54:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002a58:	68ab      	ldr	r3, [r5, #8]
 8002a5a:	4641      	mov	r1, r8
 8002a5c:	689a      	ldr	r2, [r3, #8]
 8002a5e:	4620      	mov	r0, r4
 8002a60:	f002 fd00 	bl	8005464 <d_print_comp>
 8002a64:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002a68:	29ff      	cmp	r1, #255	; 0xff
 8002a6a:	f002 842b 	beq.w	80052c4 <d_print_comp_inner+0x29b4>
 8002a6e:	235d      	movs	r3, #93	; 0x5d
 8002a70:	1c4a      	adds	r2, r1, #1
 8002a72:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8002a76:	5463      	strb	r3, [r4, r1]
 8002a78:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002a7c:	686b      	ldr	r3, [r5, #4]
 8002a7e:	781a      	ldrb	r2, [r3, #0]
 8002a80:	2a31      	cmp	r2, #49	; 0x31
 8002a82:	d113      	bne.n	8002aac <d_print_comp_inner+0x19c>
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	689a      	ldr	r2, [r3, #8]
 8002a88:	2a01      	cmp	r2, #1
 8002a8a:	d10f      	bne.n	8002aac <d_print_comp_inner+0x19c>
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	2b3e      	cmp	r3, #62	; 0x3e
 8002a92:	d10b      	bne.n	8002aac <d_print_comp_inner+0x19c>
 8002a94:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002a98:	29ff      	cmp	r1, #255	; 0xff
 8002a9a:	f002 8488 	beq.w	80053ae <d_print_comp_inner+0x2a9e>
 8002a9e:	2329      	movs	r3, #41	; 0x29
 8002aa0:	1c4a      	adds	r2, r1, #1
 8002aa2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8002aa6:	5463      	strb	r3, [r4, r1]
 8002aa8:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002aac:	b015      	add	sp, #84	; 0x54
 8002aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ab2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	f2c1 84a8 	blt.w	800440c <d_print_comp_inner+0x1afc>
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f002 8438 	beq.w	8005332 <d_print_comp_inner+0x2a22>
 8002ac2:	6880      	ldr	r0, [r0, #8]
 8002ac4:	3b01      	subs	r3, #1
 8002ac6:	b110      	cbz	r0, 8002ace <d_print_comp_inner+0x1be>
 8002ac8:	7802      	ldrb	r2, [r0, #0]
 8002aca:	2a2f      	cmp	r2, #47	; 0x2f
 8002acc:	d0f6      	beq.n	8002abc <d_print_comp_inner+0x1ac>
 8002ace:	b10f      	cbz	r7, 8002ad4 <d_print_comp_inner+0x1c4>
 8002ad0:	f8c4 6110 	str.w	r6, [r4, #272]	; 0x110
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8002ada:	b015      	add	sp, #84	; 0x54
 8002adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ae0:	f8d4 c114 	ldr.w	ip, [r4, #276]	; 0x114
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	ab14      	add	r3, sp, #80	; 0x50
 8002ae8:	f8d4 2110 	ldr.w	r2, [r4, #272]	; 0x110
 8002aec:	f843 cd40 	str.w	ip, [r3, #-64]!
 8002af0:	9505      	str	r5, [sp, #20]
 8002af2:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8002af6:	9106      	str	r1, [sp, #24]
 8002af8:	9207      	str	r2, [sp, #28]
 8002afa:	686a      	ldr	r2, [r5, #4]
 8002afc:	4641      	mov	r1, r8
 8002afe:	4620      	mov	r0, r4
 8002b00:	f002 fcb0 	bl	8005464 <d_print_comp>
 8002b04:	9b06      	ldr	r3, [sp, #24]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f001 838d 	beq.w	8004226 <d_print_comp_inner+0x1916>
 8002b0c:	9b04      	ldr	r3, [sp, #16]
 8002b0e:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8002b12:	2f00      	cmp	r7, #0
 8002b14:	d0ca      	beq.n	8002aac <d_print_comp_inner+0x19c>
 8002b16:	f8c4 6110 	str.w	r6, [r4, #272]	; 0x110
 8002b1a:	e7c7      	b.n	8002aac <d_print_comp_inner+0x19c>
 8002b1c:	f8d0 c114 	ldr.w	ip, [r0, #276]	; 0x114
 8002b20:	f1bc 0f00 	cmp.w	ip, #0
 8002b24:	d0de      	beq.n	8002ae4 <d_print_comp_inner+0x1d4>
 8002b26:	4662      	mov	r2, ip
 8002b28:	e005      	b.n	8002b36 <d_print_comp_inner+0x226>
 8002b2a:	428b      	cmp	r3, r1
 8002b2c:	f001 86bc 	beq.w	80048a8 <d_print_comp_inner+0x1f98>
 8002b30:	6812      	ldr	r2, [r2, #0]
 8002b32:	2a00      	cmp	r2, #0
 8002b34:	d0d6      	beq.n	8002ae4 <d_print_comp_inner+0x1d4>
 8002b36:	6890      	ldr	r0, [r2, #8]
 8002b38:	2800      	cmp	r0, #0
 8002b3a:	d1f9      	bne.n	8002b30 <d_print_comp_inner+0x220>
 8002b3c:	6851      	ldr	r1, [r2, #4]
 8002b3e:	7809      	ldrb	r1, [r1, #0]
 8002b40:	f1a1 0e19 	sub.w	lr, r1, #25
 8002b44:	f1be 0f02 	cmp.w	lr, #2
 8002b48:	d9ef      	bls.n	8002b2a <d_print_comp_inner+0x21a>
 8002b4a:	4607      	mov	r7, r0
 8002b4c:	e7ca      	b.n	8002ae4 <d_print_comp_inner+0x1d4>
 8002b4e:	68af      	ldr	r7, [r5, #8]
 8002b50:	686d      	ldr	r5, [r5, #4]
 8002b52:	2f00      	cmp	r7, #0
 8002b54:	d0aa      	beq.n	8002aac <d_print_comp_inner+0x19c>
 8002b56:	f04f 0800 	mov.w	r8, #0
 8002b5a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002b5e:	442f      	add	r7, r5
 8002b60:	e008      	b.n	8002b74 <d_print_comp_inner+0x264>
 8002b62:	460b      	mov	r3, r1
 8002b64:	3101      	adds	r1, #1
 8002b66:	42bd      	cmp	r5, r7
 8002b68:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002b6c:	54e6      	strb	r6, [r4, r3]
 8002b6e:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8002b72:	d09b      	beq.n	8002aac <d_print_comp_inner+0x19c>
 8002b74:	29ff      	cmp	r1, #255	; 0xff
 8002b76:	f815 6b01 	ldrb.w	r6, [r5], #1
 8002b7a:	d1f2      	bne.n	8002b62 <d_print_comp_inner+0x252>
 8002b7c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002b80:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002b84:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002b88:	4620      	mov	r0, r4
 8002b8a:	4798      	blx	r3
 8002b8c:	2101      	movs	r1, #1
 8002b8e:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002b92:	2300      	movs	r3, #0
 8002b94:	440a      	add	r2, r1
 8002b96:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002b9a:	e7e4      	b.n	8002b66 <d_print_comp_inner+0x256>
 8002b9c:	4e64      	ldr	r6, [pc, #400]	; (8002d30 <d_print_comp_inner+0x420>)
 8002b9e:	f04f 0900 	mov.w	r9, #0
 8002ba2:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002ba6:	f106 0a11 	add.w	sl, r6, #17
 8002baa:	e009      	b.n	8002bc0 <d_print_comp_inner+0x2b0>
 8002bac:	460b      	mov	r3, r1
 8002bae:	3101      	adds	r1, #1
 8002bb0:	4556      	cmp	r6, sl
 8002bb2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002bb6:	54e7      	strb	r7, [r4, r3]
 8002bb8:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002bbc:	f001 829a 	beq.w	80040f4 <d_print_comp_inner+0x17e4>
 8002bc0:	29ff      	cmp	r1, #255	; 0xff
 8002bc2:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002bc6:	d1f1      	bne.n	8002bac <d_print_comp_inner+0x29c>
 8002bc8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002bcc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002bd0:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002bd4:	4620      	mov	r0, r4
 8002bd6:	4798      	blx	r3
 8002bd8:	2101      	movs	r1, #1
 8002bda:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002bde:	2300      	movs	r3, #0
 8002be0:	440a      	add	r2, r1
 8002be2:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002be6:	e7e3      	b.n	8002bb0 <d_print_comp_inner+0x2a0>
 8002be8:	4e52      	ldr	r6, [pc, #328]	; (8002d34 <d_print_comp_inner+0x424>)
 8002bea:	f04f 0900 	mov.w	r9, #0
 8002bee:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002bf2:	f106 0a19 	add.w	sl, r6, #25
 8002bf6:	e009      	b.n	8002c0c <d_print_comp_inner+0x2fc>
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	3101      	adds	r1, #1
 8002bfc:	4556      	cmp	r6, sl
 8002bfe:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002c02:	54e7      	strb	r7, [r4, r3]
 8002c04:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002c08:	f001 82ac 	beq.w	8004164 <d_print_comp_inner+0x1854>
 8002c0c:	29ff      	cmp	r1, #255	; 0xff
 8002c0e:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002c12:	d1f1      	bne.n	8002bf8 <d_print_comp_inner+0x2e8>
 8002c14:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002c18:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002c1c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002c20:	4620      	mov	r0, r4
 8002c22:	4798      	blx	r3
 8002c24:	2101      	movs	r1, #1
 8002c26:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	440a      	add	r2, r1
 8002c2e:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002c32:	e7e3      	b.n	8002bfc <d_print_comp_inner+0x2ec>
 8002c34:	4e40      	ldr	r6, [pc, #256]	; (8002d38 <d_print_comp_inner+0x428>)
 8002c36:	f04f 0900 	mov.w	r9, #0
 8002c3a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002c3e:	f106 0a15 	add.w	sl, r6, #21
 8002c42:	e009      	b.n	8002c58 <d_print_comp_inner+0x348>
 8002c44:	460b      	mov	r3, r1
 8002c46:	3101      	adds	r1, #1
 8002c48:	4556      	cmp	r6, sl
 8002c4a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002c4e:	54e7      	strb	r7, [r4, r3]
 8002c50:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002c54:	f001 8255 	beq.w	8004102 <d_print_comp_inner+0x17f2>
 8002c58:	29ff      	cmp	r1, #255	; 0xff
 8002c5a:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002c5e:	d1f1      	bne.n	8002c44 <d_print_comp_inner+0x334>
 8002c60:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002c64:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002c68:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002c6c:	4620      	mov	r0, r4
 8002c6e:	4798      	blx	r3
 8002c70:	2101      	movs	r1, #1
 8002c72:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002c76:	2300      	movs	r3, #0
 8002c78:	440a      	add	r2, r1
 8002c7a:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002c7e:	e7e3      	b.n	8002c48 <d_print_comp_inner+0x338>
 8002c80:	4e2e      	ldr	r6, [pc, #184]	; (8002d3c <d_print_comp_inner+0x42c>)
 8002c82:	f04f 0900 	mov.w	r9, #0
 8002c86:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002c8a:	f106 0a16 	add.w	sl, r6, #22
 8002c8e:	e009      	b.n	8002ca4 <d_print_comp_inner+0x394>
 8002c90:	460b      	mov	r3, r1
 8002c92:	3101      	adds	r1, #1
 8002c94:	4556      	cmp	r6, sl
 8002c96:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002c9a:	54e7      	strb	r7, [r4, r3]
 8002c9c:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002ca0:	f001 8267 	beq.w	8004172 <d_print_comp_inner+0x1862>
 8002ca4:	29ff      	cmp	r1, #255	; 0xff
 8002ca6:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002caa:	d1f1      	bne.n	8002c90 <d_print_comp_inner+0x380>
 8002cac:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002cb0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002cb4:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002cb8:	4620      	mov	r0, r4
 8002cba:	4798      	blx	r3
 8002cbc:	2101      	movs	r1, #1
 8002cbe:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	440a      	add	r2, r1
 8002cc6:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002cca:	e7e3      	b.n	8002c94 <d_print_comp_inner+0x384>
 8002ccc:	4e1c      	ldr	r6, [pc, #112]	; (8002d40 <d_print_comp_inner+0x430>)
 8002cce:	f04f 0900 	mov.w	r9, #0
 8002cd2:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002cd6:	f106 0a13 	add.w	sl, r6, #19
 8002cda:	e009      	b.n	8002cf0 <d_print_comp_inner+0x3e0>
 8002cdc:	460b      	mov	r3, r1
 8002cde:	3101      	adds	r1, #1
 8002ce0:	45b2      	cmp	sl, r6
 8002ce2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002ce6:	54e7      	strb	r7, [r4, r3]
 8002ce8:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002cec:	f001 807c 	beq.w	8003de8 <d_print_comp_inner+0x14d8>
 8002cf0:	29ff      	cmp	r1, #255	; 0xff
 8002cf2:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002cf6:	d1f1      	bne.n	8002cdc <d_print_comp_inner+0x3cc>
 8002cf8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002cfc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002d00:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002d04:	4620      	mov	r0, r4
 8002d06:	4798      	blx	r3
 8002d08:	2101      	movs	r1, #1
 8002d0a:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002d0e:	2300      	movs	r3, #0
 8002d10:	440a      	add	r2, r1
 8002d12:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002d16:	e7e3      	b.n	8002ce0 <d_print_comp_inner+0x3d0>
 8002d18:	4e0a      	ldr	r6, [pc, #40]	; (8002d44 <d_print_comp_inner+0x434>)
 8002d1a:	f04f 0900 	mov.w	r9, #0
 8002d1e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002d22:	f106 0a1a 	add.w	sl, r6, #26
 8002d26:	e019      	b.n	8002d5c <d_print_comp_inner+0x44c>
 8002d28:	0801286c 	.word	0x0801286c
 8002d2c:	08012a68 	.word	0x08012a68
 8002d30:	080129f7 	.word	0x080129f7
 8002d34:	080129c3 	.word	0x080129c3
 8002d38:	080129df 	.word	0x080129df
 8002d3c:	080129ab 	.word	0x080129ab
 8002d40:	08012997 	.word	0x08012997
 8002d44:	0801296b 	.word	0x0801296b
 8002d48:	460b      	mov	r3, r1
 8002d4a:	3101      	adds	r1, #1
 8002d4c:	4556      	cmp	r6, sl
 8002d4e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002d52:	54e7      	strb	r7, [r4, r3]
 8002d54:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002d58:	f001 8054 	beq.w	8003e04 <d_print_comp_inner+0x14f4>
 8002d5c:	29ff      	cmp	r1, #255	; 0xff
 8002d5e:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002d62:	d1f1      	bne.n	8002d48 <d_print_comp_inner+0x438>
 8002d64:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002d68:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002d6c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002d70:	4620      	mov	r0, r4
 8002d72:	4798      	blx	r3
 8002d74:	2101      	movs	r1, #1
 8002d76:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	440a      	add	r2, r1
 8002d7e:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002d82:	e7e3      	b.n	8002d4c <d_print_comp_inner+0x43c>
 8002d84:	4eb5      	ldr	r6, [pc, #724]	; (800305c <d_print_comp_inner+0x74c>)
 8002d86:	f04f 0900 	mov.w	r9, #0
 8002d8a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002d8e:	f106 0a0f 	add.w	sl, r6, #15
 8002d92:	e009      	b.n	8002da8 <d_print_comp_inner+0x498>
 8002d94:	460b      	mov	r3, r1
 8002d96:	3101      	adds	r1, #1
 8002d98:	4556      	cmp	r6, sl
 8002d9a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002d9e:	54e7      	strb	r7, [r4, r3]
 8002da0:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002da4:	f001 8027 	beq.w	8003df6 <d_print_comp_inner+0x14e6>
 8002da8:	29ff      	cmp	r1, #255	; 0xff
 8002daa:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002dae:	d1f1      	bne.n	8002d94 <d_print_comp_inner+0x484>
 8002db0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002db4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002db8:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002dbc:	4620      	mov	r0, r4
 8002dbe:	4798      	blx	r3
 8002dc0:	2101      	movs	r1, #1
 8002dc2:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	440a      	add	r2, r1
 8002dca:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002dce:	e7e3      	b.n	8002d98 <d_print_comp_inner+0x488>
 8002dd0:	4ea3      	ldr	r6, [pc, #652]	; (8003060 <d_print_comp_inner+0x750>)
 8002dd2:	f04f 0900 	mov.w	r9, #0
 8002dd6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002dda:	f106 0a11 	add.w	sl, r6, #17
 8002dde:	e009      	b.n	8002df4 <d_print_comp_inner+0x4e4>
 8002de0:	460b      	mov	r3, r1
 8002de2:	3101      	adds	r1, #1
 8002de4:	4556      	cmp	r6, sl
 8002de6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002dea:	54e7      	strb	r7, [r4, r3]
 8002dec:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002df0:	f001 800f 	beq.w	8003e12 <d_print_comp_inner+0x1502>
 8002df4:	29ff      	cmp	r1, #255	; 0xff
 8002df6:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002dfa:	d1f1      	bne.n	8002de0 <d_print_comp_inner+0x4d0>
 8002dfc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002e00:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002e04:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002e08:	4620      	mov	r0, r4
 8002e0a:	4798      	blx	r3
 8002e0c:	2101      	movs	r1, #1
 8002e0e:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002e12:	2300      	movs	r3, #0
 8002e14:	440a      	add	r2, r1
 8002e16:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002e1a:	e7e3      	b.n	8002de4 <d_print_comp_inner+0x4d4>
 8002e1c:	4e91      	ldr	r6, [pc, #580]	; (8003064 <d_print_comp_inner+0x754>)
 8002e1e:	f04f 0900 	mov.w	r9, #0
 8002e22:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002e26:	f106 0a15 	add.w	sl, r6, #21
 8002e2a:	e009      	b.n	8002e40 <d_print_comp_inner+0x530>
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	3101      	adds	r1, #1
 8002e30:	4556      	cmp	r6, sl
 8002e32:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002e36:	54e7      	strb	r7, [r4, r3]
 8002e38:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002e3c:	f000 87b8 	beq.w	8003db0 <d_print_comp_inner+0x14a0>
 8002e40:	29ff      	cmp	r1, #255	; 0xff
 8002e42:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002e46:	d1f1      	bne.n	8002e2c <d_print_comp_inner+0x51c>
 8002e48:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002e4c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002e50:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002e54:	4620      	mov	r0, r4
 8002e56:	4798      	blx	r3
 8002e58:	2101      	movs	r1, #1
 8002e5a:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002e5e:	2300      	movs	r3, #0
 8002e60:	440a      	add	r2, r1
 8002e62:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002e66:	e7e3      	b.n	8002e30 <d_print_comp_inner+0x520>
 8002e68:	4e7f      	ldr	r6, [pc, #508]	; (8003068 <d_print_comp_inner+0x758>)
 8002e6a:	f04f 0900 	mov.w	r9, #0
 8002e6e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002e72:	f106 0a12 	add.w	sl, r6, #18
 8002e76:	e009      	b.n	8002e8c <d_print_comp_inner+0x57c>
 8002e78:	460b      	mov	r3, r1
 8002e7a:	3101      	adds	r1, #1
 8002e7c:	45b2      	cmp	sl, r6
 8002e7e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002e82:	54e7      	strb	r7, [r4, r3]
 8002e84:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002e88:	f000 87a0 	beq.w	8003dcc <d_print_comp_inner+0x14bc>
 8002e8c:	29ff      	cmp	r1, #255	; 0xff
 8002e8e:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002e92:	d1f1      	bne.n	8002e78 <d_print_comp_inner+0x568>
 8002e94:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002e98:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002e9c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002ea0:	4620      	mov	r0, r4
 8002ea2:	4798      	blx	r3
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002eaa:	2300      	movs	r3, #0
 8002eac:	440a      	add	r2, r1
 8002eae:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002eb2:	e7e3      	b.n	8002e7c <d_print_comp_inner+0x56c>
 8002eb4:	4e6d      	ldr	r6, [pc, #436]	; (800306c <d_print_comp_inner+0x75c>)
 8002eb6:	f04f 0900 	mov.w	r9, #0
 8002eba:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002ebe:	f106 0a10 	add.w	sl, r6, #16
 8002ec2:	e009      	b.n	8002ed8 <d_print_comp_inner+0x5c8>
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	3101      	adds	r1, #1
 8002ec8:	4556      	cmp	r6, sl
 8002eca:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002ece:	54e7      	strb	r7, [r4, r3]
 8002ed0:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002ed4:	f000 8773 	beq.w	8003dbe <d_print_comp_inner+0x14ae>
 8002ed8:	29ff      	cmp	r1, #255	; 0xff
 8002eda:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002ede:	d1f1      	bne.n	8002ec4 <d_print_comp_inner+0x5b4>
 8002ee0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002ee4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002ee8:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002eec:	4620      	mov	r0, r4
 8002eee:	4798      	blx	r3
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	440a      	add	r2, r1
 8002efa:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002efe:	e7e3      	b.n	8002ec8 <d_print_comp_inner+0x5b8>
 8002f00:	4e5b      	ldr	r6, [pc, #364]	; (8003070 <d_print_comp_inner+0x760>)
 8002f02:	f04f 0900 	mov.w	r9, #0
 8002f06:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002f0a:	f106 0a0d 	add.w	sl, r6, #13
 8002f0e:	e009      	b.n	8002f24 <d_print_comp_inner+0x614>
 8002f10:	460b      	mov	r3, r1
 8002f12:	3101      	adds	r1, #1
 8002f14:	4556      	cmp	r6, sl
 8002f16:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002f1a:	54e7      	strb	r7, [r4, r3]
 8002f1c:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002f20:	f000 875b 	beq.w	8003dda <d_print_comp_inner+0x14ca>
 8002f24:	29ff      	cmp	r1, #255	; 0xff
 8002f26:	f816 7b01 	ldrb.w	r7, [r6], #1
 8002f2a:	d1f1      	bne.n	8002f10 <d_print_comp_inner+0x600>
 8002f2c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002f30:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002f34:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002f38:	4620      	mov	r0, r4
 8002f3a:	4798      	blx	r3
 8002f3c:	2101      	movs	r1, #1
 8002f3e:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002f42:	2300      	movs	r3, #0
 8002f44:	440a      	add	r2, r1
 8002f46:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002f4a:	e7e3      	b.n	8002f14 <d_print_comp_inner+0x604>
 8002f4c:	4e49      	ldr	r6, [pc, #292]	; (8003074 <d_print_comp_inner+0x764>)
 8002f4e:	f04f 0900 	mov.w	r9, #0
 8002f52:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002f56:	f106 0a18 	add.w	sl, r6, #24
 8002f5a:	e009      	b.n	8002f70 <d_print_comp_inner+0x660>
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	3101      	adds	r1, #1
 8002f60:	45b2      	cmp	sl, r6
 8002f62:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002f66:	54e7      	strb	r7, [r4, r3]
 8002f68:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002f6c:	f000 86e8 	beq.w	8003d40 <d_print_comp_inner+0x1430>
 8002f70:	29ff      	cmp	r1, #255	; 0xff
 8002f72:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002f76:	d1f1      	bne.n	8002f5c <d_print_comp_inner+0x64c>
 8002f78:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002f7c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002f80:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002f84:	4620      	mov	r0, r4
 8002f86:	4798      	blx	r3
 8002f88:	2101      	movs	r1, #1
 8002f8a:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002f8e:	2300      	movs	r3, #0
 8002f90:	440a      	add	r2, r1
 8002f92:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002f96:	e7e3      	b.n	8002f60 <d_print_comp_inner+0x650>
 8002f98:	4e37      	ldr	r6, [pc, #220]	; (8003078 <d_print_comp_inner+0x768>)
 8002f9a:	f04f 0900 	mov.w	r9, #0
 8002f9e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002fa2:	f106 0a0b 	add.w	sl, r6, #11
 8002fa6:	e009      	b.n	8002fbc <d_print_comp_inner+0x6ac>
 8002fa8:	460b      	mov	r3, r1
 8002faa:	3101      	adds	r1, #1
 8002fac:	45b2      	cmp	sl, r6
 8002fae:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002fb2:	54e7      	strb	r7, [r4, r3]
 8002fb4:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002fb8:	f000 87cf 	beq.w	8003f5a <d_print_comp_inner+0x164a>
 8002fbc:	29ff      	cmp	r1, #255	; 0xff
 8002fbe:	f816 7b01 	ldrb.w	r7, [r6], #1
 8002fc2:	d1f1      	bne.n	8002fa8 <d_print_comp_inner+0x698>
 8002fc4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002fc8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002fcc:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002fd0:	4620      	mov	r0, r4
 8002fd2:	4798      	blx	r3
 8002fd4:	2101      	movs	r1, #1
 8002fd6:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8002fda:	2300      	movs	r3, #0
 8002fdc:	440a      	add	r2, r1
 8002fde:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8002fe2:	e7e3      	b.n	8002fac <d_print_comp_inner+0x69c>
 8002fe4:	4e25      	ldr	r6, [pc, #148]	; (800307c <d_print_comp_inner+0x76c>)
 8002fe6:	f04f 0900 	mov.w	r9, #0
 8002fea:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002fee:	f106 0a08 	add.w	sl, r6, #8
 8002ff2:	e009      	b.n	8003008 <d_print_comp_inner+0x6f8>
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	3101      	adds	r1, #1
 8002ff8:	45b2      	cmp	sl, r6
 8002ffa:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002ffe:	54e7      	strb	r7, [r4, r3]
 8003000:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003004:	f000 86cd 	beq.w	8003da2 <d_print_comp_inner+0x1492>
 8003008:	29ff      	cmp	r1, #255	; 0xff
 800300a:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 800300e:	d1f1      	bne.n	8002ff4 <d_print_comp_inner+0x6e4>
 8003010:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003014:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003018:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800301c:	4620      	mov	r0, r4
 800301e:	4798      	blx	r3
 8003020:	2101      	movs	r1, #1
 8003022:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003026:	2300      	movs	r3, #0
 8003028:	440a      	add	r2, r1
 800302a:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800302e:	e7e3      	b.n	8002ff8 <d_print_comp_inner+0x6e8>
 8003030:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003034:	29ff      	cmp	r1, #255	; 0xff
 8003036:	f001 8480 	beq.w	800493a <d_print_comp_inner+0x202a>
 800303a:	1c4a      	adds	r2, r1, #1
 800303c:	237e      	movs	r3, #126	; 0x7e
 800303e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003042:	5463      	strb	r3, [r4, r1]
 8003044:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003048:	4641      	mov	r1, r8
 800304a:	68aa      	ldr	r2, [r5, #8]
 800304c:	4620      	mov	r0, r4
 800304e:	f002 fa09 	bl	8005464 <d_print_comp>
 8003052:	e52b      	b.n	8002aac <d_print_comp_inner+0x19c>
 8003054:	68aa      	ldr	r2, [r5, #8]
 8003056:	f002 fa05 	bl	8005464 <d_print_comp>
 800305a:	e527      	b.n	8002aac <d_print_comp_inner+0x19c>
 800305c:	08012987 	.word	0x08012987
 8003060:	08012957 	.word	0x08012957
 8003064:	08012953 	.word	0x08012953
 8003068:	0801292b 	.word	0x0801292b
 800306c:	0801293f 	.word	0x0801293f
 8003070:	0801291c 	.word	0x0801291c
 8003074:	080128f7 	.word	0x080128f7
 8003078:	080128e0 	.word	0x080128e0
 800307c:	080128eb 	.word	0x080128eb
 8003080:	2200      	movs	r2, #0
 8003082:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 8003086:	f8c0 2114 	str.w	r2, [r0, #276]	; 0x114
 800308a:	686e      	ldr	r6, [r5, #4]
 800308c:	9300      	str	r3, [sp, #0]
 800308e:	2e00      	cmp	r6, #0
 8003090:	f000 8651 	beq.w	8003d36 <d_print_comp_inner+0x1426>
 8003094:	f10d 0910 	add.w	r9, sp, #16
 8003098:	4617      	mov	r7, r2
 800309a:	4696      	mov	lr, r2
 800309c:	464b      	mov	r3, r9
 800309e:	f8d0 c110 	ldr.w	ip, [r0, #272]	; 0x110
 80030a2:	7831      	ldrb	r1, [r6, #0]
 80030a4:	601a      	str	r2, [r3, #0]
 80030a6:	f1a1 021c 	sub.w	r2, r1, #28
 80030aa:	2a04      	cmp	r2, #4
 80030ac:	605e      	str	r6, [r3, #4]
 80030ae:	f8c3 e008 	str.w	lr, [r3, #8]
 80030b2:	f8c3 c00c 	str.w	ip, [r3, #12]
 80030b6:	f107 0701 	add.w	r7, r7, #1
 80030ba:	4618      	mov	r0, r3
 80030bc:	f240 862f 	bls.w	8003d1e <d_print_comp_inner+0x140e>
 80030c0:	294c      	cmp	r1, #76	; 0x4c
 80030c2:	f000 862c 	beq.w	8003d1e <d_print_comp_inner+0x140e>
 80030c6:	2904      	cmp	r1, #4
 80030c8:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 80030cc:	f001 87c2 	beq.w	8005054 <d_print_comp_inner+0x2744>
 80030d0:	2902      	cmp	r1, #2
 80030d2:	d11a      	bne.n	800310a <d_print_comp_inner+0x7fa>
 80030d4:	f8d6 b008 	ldr.w	fp, [r6, #8]
 80030d8:	f89b 3000 	ldrb.w	r3, [fp]
 80030dc:	2b46      	cmp	r3, #70	; 0x46
 80030de:	f002 803c 	beq.w	800515a <d_print_comp_inner+0x284a>
 80030e2:	462b      	mov	r3, r5
 80030e4:	eb09 1e07 	add.w	lr, r9, r7, lsl #4
 80030e8:	9601      	str	r6, [sp, #4]
 80030ea:	465d      	mov	r5, fp
 80030ec:	4676      	mov	r6, lr
 80030ee:	46a2      	mov	sl, r4
 80030f0:	469b      	mov	fp, r3
 80030f2:	782b      	ldrb	r3, [r5, #0]
 80030f4:	f1a3 021c 	sub.w	r2, r3, #28
 80030f8:	2a04      	cmp	r2, #4
 80030fa:	f241 8062 	bls.w	80041c2 <d_print_comp_inner+0x18b2>
 80030fe:	2b4c      	cmp	r3, #76	; 0x4c
 8003100:	f001 805f 	beq.w	80041c2 <d_print_comp_inner+0x18b2>
 8003104:	4654      	mov	r4, sl
 8003106:	465d      	mov	r5, fp
 8003108:	9e01      	ldr	r6, [sp, #4]
 800310a:	68aa      	ldr	r2, [r5, #8]
 800310c:	4641      	mov	r1, r8
 800310e:	4620      	mov	r0, r4
 8003110:	f002 f9a8 	bl	8005464 <d_print_comp>
 8003114:	7833      	ldrb	r3, [r6, #0]
 8003116:	2b04      	cmp	r3, #4
 8003118:	f002 8027 	beq.w	800516a <d_print_comp_inner+0x285a>
 800311c:	2520      	movs	r5, #32
 800311e:	eb09 1907 	add.w	r9, r9, r7, lsl #4
 8003122:	f859 6c08 	ldr.w	r6, [r9, #-8]
 8003126:	3f01      	subs	r7, #1
 8003128:	b986      	cbnz	r6, 800314c <d_print_comp_inner+0x83c>
 800312a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800312e:	29ff      	cmp	r1, #255	; 0xff
 8003130:	f002 804a 	beq.w	80051c8 <d_print_comp_inner+0x28b8>
 8003134:	1c4b      	adds	r3, r1, #1
 8003136:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800313a:	f859 2c0c 	ldr.w	r2, [r9, #-12]
 800313e:	5465      	strb	r5, [r4, r1]
 8003140:	4620      	mov	r0, r4
 8003142:	4641      	mov	r1, r8
 8003144:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003148:	f002 f99c 	bl	8005484 <d_print_mod>
 800314c:	f1a9 0910 	sub.w	r9, r9, #16
 8003150:	2f00      	cmp	r7, #0
 8003152:	d1e6      	bne.n	8003122 <d_print_comp_inner+0x812>
 8003154:	9b00      	ldr	r3, [sp, #0]
 8003156:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 800315a:	e4a7      	b.n	8002aac <d_print_comp_inner+0x19c>
 800315c:	4ed2      	ldr	r6, [pc, #840]	; (80034a8 <d_print_comp_inner+0xb98>)
 800315e:	686a      	ldr	r2, [r5, #4]
 8003160:	f002 f980 	bl	8005464 <d_print_comp>
 8003164:	f04f 0900 	mov.w	r9, #0
 8003168:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800316c:	f106 0a05 	add.w	sl, r6, #5
 8003170:	e009      	b.n	8003186 <d_print_comp_inner+0x876>
 8003172:	460b      	mov	r3, r1
 8003174:	3101      	adds	r1, #1
 8003176:	45b2      	cmp	sl, r6
 8003178:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800317c:	54e7      	strb	r7, [r4, r3]
 800317e:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003182:	f000 86d7 	beq.w	8003f34 <d_print_comp_inner+0x1624>
 8003186:	29ff      	cmp	r1, #255	; 0xff
 8003188:	f816 7b01 	ldrb.w	r7, [r6], #1
 800318c:	d1f1      	bne.n	8003172 <d_print_comp_inner+0x862>
 800318e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003192:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003196:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800319a:	4620      	mov	r0, r4
 800319c:	4798      	blx	r3
 800319e:	2101      	movs	r1, #1
 80031a0:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80031a4:	2300      	movs	r3, #0
 80031a6:	440a      	add	r2, r1
 80031a8:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80031ac:	e7e3      	b.n	8003176 <d_print_comp_inner+0x866>
 80031ae:	686a      	ldr	r2, [r5, #4]
 80031b0:	f002 f958 	bl	8005464 <d_print_comp>
 80031b4:	f018 0904 	ands.w	r9, r8, #4
 80031b8:	f001 82af 	beq.w	800471a <d_print_comp_inner+0x1e0a>
 80031bc:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80031c0:	29ff      	cmp	r1, #255	; 0xff
 80031c2:	f001 85a1 	beq.w	8004d08 <d_print_comp_inner+0x23f8>
 80031c6:	1c4a      	adds	r2, r1, #1
 80031c8:	232e      	movs	r3, #46	; 0x2e
 80031ca:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80031ce:	5463      	strb	r3, [r4, r1]
 80031d0:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80031d4:	68ad      	ldr	r5, [r5, #8]
 80031d6:	782b      	ldrb	r3, [r5, #0]
 80031d8:	2b46      	cmp	r3, #70	; 0x46
 80031da:	f001 83d1 	beq.w	8004980 <d_print_comp_inner+0x2070>
 80031de:	462a      	mov	r2, r5
 80031e0:	4641      	mov	r1, r8
 80031e2:	4620      	mov	r0, r4
 80031e4:	f002 f93e 	bl	8005464 <d_print_comp>
 80031e8:	e460      	b.n	8002aac <d_print_comp_inner+0x19c>
 80031ea:	f011 0804 	ands.w	r8, r1, #4
 80031ee:	f041 8090 	bne.w	8004312 <d_print_comp_inner+0x1a02>
 80031f2:	68af      	ldr	r7, [r5, #8]
 80031f4:	686d      	ldr	r5, [r5, #4]
 80031f6:	2f00      	cmp	r7, #0
 80031f8:	f43f ac58 	beq.w	8002aac <d_print_comp_inner+0x19c>
 80031fc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003200:	442f      	add	r7, r5
 8003202:	e009      	b.n	8003218 <d_print_comp_inner+0x908>
 8003204:	460b      	mov	r3, r1
 8003206:	3101      	adds	r1, #1
 8003208:	42bd      	cmp	r5, r7
 800320a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800320e:	54e6      	strb	r6, [r4, r3]
 8003210:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003214:	f43f ac4a 	beq.w	8002aac <d_print_comp_inner+0x19c>
 8003218:	29ff      	cmp	r1, #255	; 0xff
 800321a:	f815 6b01 	ldrb.w	r6, [r5], #1
 800321e:	d1f1      	bne.n	8003204 <d_print_comp_inner+0x8f4>
 8003220:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003224:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003228:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800322c:	4620      	mov	r0, r4
 800322e:	4798      	blx	r3
 8003230:	2101      	movs	r1, #1
 8003232:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003236:	2300      	movs	r3, #0
 8003238:	440a      	add	r2, r1
 800323a:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800323e:	e7e3      	b.n	8003208 <d_print_comp_inner+0x8f8>
 8003240:	2301      	movs	r3, #1
 8003242:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 8003246:	e431      	b.n	8002aac <d_print_comp_inner+0x19c>
 8003248:	f8d0 311c 	ldr.w	r3, [r0, #284]	; 0x11c
 800324c:	2b00      	cmp	r3, #0
 800324e:	f041 810a 	bne.w	8004466 <d_print_comp_inner+0x1b56>
 8003252:	1d29      	adds	r1, r5, #4
 8003254:	f7fd faaa 	bl	80007ac <d_lookup_template_argument.isra.6>
 8003258:	2800      	cmp	r0, #0
 800325a:	f43f ac3b 	beq.w	8002ad4 <d_print_comp_inner+0x1c4>
 800325e:	7803      	ldrb	r3, [r0, #0]
 8003260:	2b2f      	cmp	r3, #47	; 0x2f
 8003262:	f001 8401 	beq.w	8004a68 <d_print_comp_inner+0x2158>
 8003266:	f8d4 5110 	ldr.w	r5, [r4, #272]	; 0x110
 800326a:	4602      	mov	r2, r0
 800326c:	682b      	ldr	r3, [r5, #0]
 800326e:	4641      	mov	r1, r8
 8003270:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8003274:	4620      	mov	r0, r4
 8003276:	f002 f8f5 	bl	8005464 <d_print_comp>
 800327a:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
 800327e:	e415      	b.n	8002aac <d_print_comp_inner+0x19c>
 8003280:	2300      	movs	r3, #0
 8003282:	f8d0 9114 	ldr.w	r9, [r0, #276]	; 0x114
 8003286:	f8d0 7144 	ldr.w	r7, [r0, #324]	; 0x144
 800328a:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 800328e:	f8c0 5144 	str.w	r5, [r0, #324]	; 0x144
 8003292:	f011 0f04 	tst.w	r1, #4
 8003296:	686e      	ldr	r6, [r5, #4]
 8003298:	d005      	beq.n	80032a6 <d_print_comp_inner+0x996>
 800329a:	7833      	ldrb	r3, [r6, #0]
 800329c:	b91b      	cbnz	r3, 80032a6 <d_print_comp_inner+0x996>
 800329e:	68b2      	ldr	r2, [r6, #8]
 80032a0:	2a06      	cmp	r2, #6
 80032a2:	f001 8543 	beq.w	8004d2c <d_print_comp_inner+0x241c>
 80032a6:	4632      	mov	r2, r6
 80032a8:	4641      	mov	r1, r8
 80032aa:	4620      	mov	r0, r4
 80032ac:	f002 f8da 	bl	8005464 <d_print_comp>
 80032b0:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 80032b4:	2b3c      	cmp	r3, #60	; 0x3c
 80032b6:	f001 8279 	beq.w	80047ac <d_print_comp_inner+0x1e9c>
 80032ba:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80032be:	2bff      	cmp	r3, #255	; 0xff
 80032c0:	f001 8490 	beq.w	8004be4 <d_print_comp_inner+0x22d4>
 80032c4:	1c59      	adds	r1, r3, #1
 80032c6:	223c      	movs	r2, #60	; 0x3c
 80032c8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80032cc:	54e2      	strb	r2, [r4, r3]
 80032ce:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80032d2:	4641      	mov	r1, r8
 80032d4:	68aa      	ldr	r2, [r5, #8]
 80032d6:	4620      	mov	r0, r4
 80032d8:	f002 f8c4 	bl	8005464 <d_print_comp>
 80032dc:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 80032e0:	2b3e      	cmp	r3, #62	; 0x3e
 80032e2:	f001 823e 	beq.w	8004762 <d_print_comp_inner+0x1e52>
 80032e6:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80032ea:	2bff      	cmp	r3, #255	; 0xff
 80032ec:	f001 8467 	beq.w	8004bbe <d_print_comp_inner+0x22ae>
 80032f0:	1c59      	adds	r1, r3, #1
 80032f2:	223e      	movs	r2, #62	; 0x3e
 80032f4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80032f8:	54e2      	strb	r2, [r4, r3]
 80032fa:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80032fe:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 8003302:	f8c4 7144 	str.w	r7, [r4, #324]	; 0x144
 8003306:	f7ff bbd1 	b.w	8002aac <d_print_comp_inner+0x19c>
 800330a:	f8d5 9004 	ldr.w	r9, [r5, #4]
 800330e:	f1b9 0f00 	cmp.w	r9, #0
 8003312:	f001 8085 	beq.w	8004420 <d_print_comp_inner+0x1b10>
 8003316:	4d65      	ldr	r5, [pc, #404]	; (80034ac <d_print_comp_inner+0xb9c>)
 8003318:	f04f 0800 	mov.w	r8, #0
 800331c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003320:	1daf      	adds	r7, r5, #6
 8003322:	e009      	b.n	8003338 <d_print_comp_inner+0xa28>
 8003324:	460b      	mov	r3, r1
 8003326:	3101      	adds	r1, #1
 8003328:	42af      	cmp	r7, r5
 800332a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800332e:	54e6      	strb	r6, [r4, r3]
 8003330:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003334:	f000 8786 	beq.w	8004244 <d_print_comp_inner+0x1934>
 8003338:	29ff      	cmp	r1, #255	; 0xff
 800333a:	f815 6b01 	ldrb.w	r6, [r5], #1
 800333e:	d1f1      	bne.n	8003324 <d_print_comp_inner+0xa14>
 8003340:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003344:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003348:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800334c:	4620      	mov	r0, r4
 800334e:	4798      	blx	r3
 8003350:	2101      	movs	r1, #1
 8003352:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003356:	2300      	movs	r3, #0
 8003358:	440a      	add	r2, r1
 800335a:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800335e:	e7e3      	b.n	8003328 <d_print_comp_inner+0xa18>
 8003360:	4e53      	ldr	r6, [pc, #332]	; (80034b0 <d_print_comp_inner+0xba0>)
 8003362:	f04f 0900 	mov.w	r9, #0
 8003366:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800336a:	f106 0a0a 	add.w	sl, r6, #10
 800336e:	e009      	b.n	8003384 <d_print_comp_inner+0xa74>
 8003370:	460b      	mov	r3, r1
 8003372:	3101      	adds	r1, #1
 8003374:	4556      	cmp	r6, sl
 8003376:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800337a:	54e7      	strb	r7, [r4, r3]
 800337c:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003380:	f000 8705 	beq.w	800418e <d_print_comp_inner+0x187e>
 8003384:	29ff      	cmp	r1, #255	; 0xff
 8003386:	f816 7b01 	ldrb.w	r7, [r6], #1
 800338a:	d1f1      	bne.n	8003370 <d_print_comp_inner+0xa60>
 800338c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003390:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003394:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003398:	4620      	mov	r0, r4
 800339a:	4798      	blx	r3
 800339c:	2101      	movs	r1, #1
 800339e:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80033a2:	2300      	movs	r3, #0
 80033a4:	440a      	add	r2, r1
 80033a6:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80033aa:	e7e3      	b.n	8003374 <d_print_comp_inner+0xa64>
 80033ac:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80033b0:	792d      	ldrb	r5, [r5, #4]
 80033b2:	29ff      	cmp	r1, #255	; 0xff
 80033b4:	f001 82af 	beq.w	8004916 <d_print_comp_inner+0x2006>
 80033b8:	1c4b      	adds	r3, r1, #1
 80033ba:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80033be:	5465      	strb	r5, [r4, r1]
 80033c0:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80033c4:	f7ff bb72 	b.w	8002aac <d_print_comp_inner+0x19c>
 80033c8:	686a      	ldr	r2, [r5, #4]
 80033ca:	f002 f84b 	bl	8005464 <d_print_comp>
 80033ce:	68aa      	ldr	r2, [r5, #8]
 80033d0:	4641      	mov	r1, r8
 80033d2:	4620      	mov	r0, r4
 80033d4:	f002 f846 	bl	8005464 <d_print_comp>
 80033d8:	f7ff bb68 	b.w	8002aac <d_print_comp_inner+0x19c>
 80033dc:	4e35      	ldr	r6, [pc, #212]	; (80034b4 <d_print_comp_inner+0xba4>)
 80033de:	686a      	ldr	r2, [r5, #4]
 80033e0:	f002 f840 	bl	8005464 <d_print_comp>
 80033e4:	f04f 0900 	mov.w	r9, #0
 80033e8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80033ec:	f106 0a08 	add.w	sl, r6, #8
 80033f0:	e009      	b.n	8003406 <d_print_comp_inner+0xaf6>
 80033f2:	460b      	mov	r3, r1
 80033f4:	3101      	adds	r1, #1
 80033f6:	4556      	cmp	r6, sl
 80033f8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80033fc:	54e7      	strb	r7, [r4, r3]
 80033fe:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003402:	f000 850d 	beq.w	8003e20 <d_print_comp_inner+0x1510>
 8003406:	29ff      	cmp	r1, #255	; 0xff
 8003408:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 800340c:	d1f1      	bne.n	80033f2 <d_print_comp_inner+0xae2>
 800340e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003412:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003416:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800341a:	4620      	mov	r0, r4
 800341c:	4798      	blx	r3
 800341e:	2101      	movs	r1, #1
 8003420:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003424:	2300      	movs	r3, #0
 8003426:	440a      	add	r2, r1
 8003428:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800342c:	e7e3      	b.n	80033f6 <d_print_comp_inner+0xae6>
 800342e:	686a      	ldr	r2, [r5, #4]
 8003430:	b10a      	cbz	r2, 8003436 <d_print_comp_inner+0xb26>
 8003432:	f002 f817 	bl	8005464 <d_print_comp>
 8003436:	68ab      	ldr	r3, [r5, #8]
 8003438:	2b00      	cmp	r3, #0
 800343a:	f43f ab37 	beq.w	8002aac <d_print_comp_inner+0x19c>
 800343e:	f8d4 6100 	ldr.w	r6, [r4, #256]	; 0x100
 8003442:	2efd      	cmp	r6, #253	; 0xfd
 8003444:	f201 81c0 	bhi.w	80047c8 <d_print_comp_inner+0x1eb8>
 8003448:	4f1b      	ldr	r7, [pc, #108]	; (80034b8 <d_print_comp_inner+0xba8>)
 800344a:	f107 0b02 	add.w	fp, r7, #2
 800344e:	e00a      	b.n	8003466 <d_print_comp_inner+0xb56>
 8003450:	46b2      	mov	sl, r6
 8003452:	3601      	adds	r6, #1
 8003454:	455f      	cmp	r7, fp
 8003456:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 800345a:	f804 900a 	strb.w	r9, [r4, sl]
 800345e:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 8003462:	f000 86c9 	beq.w	80041f8 <d_print_comp_inner+0x18e8>
 8003466:	2eff      	cmp	r6, #255	; 0xff
 8003468:	f817 9b01 	ldrb.w	r9, [r7], #1
 800346c:	d1f0      	bne.n	8003450 <d_print_comp_inner+0xb40>
 800346e:	f04f 0300 	mov.w	r3, #0
 8003472:	4631      	mov	r1, r6
 8003474:	2601      	movs	r6, #1
 8003476:	f884 30ff 	strb.w	r3, [r4, #255]	; 0xff
 800347a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800347e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003482:	4620      	mov	r0, r4
 8003484:	4798      	blx	r3
 8003486:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800348a:	f04f 0a00 	mov.w	sl, #0
 800348e:	4433      	add	r3, r6
 8003490:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003494:	e7de      	b.n	8003454 <d_print_comp_inner+0xb44>
 8003496:	4e09      	ldr	r6, [pc, #36]	; (80034bc <d_print_comp_inner+0xbac>)
 8003498:	f04f 0900 	mov.w	r9, #0
 800349c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80034a0:	f106 0a09 	add.w	sl, r6, #9
 80034a4:	e016      	b.n	80034d4 <d_print_comp_inner+0xbc4>
 80034a6:	bf00      	nop
 80034a8:	080128ac 	.word	0x080128ac
 80034ac:	08012abc 	.word	0x08012abc
 80034b0:	08012aa4 	.word	0x08012aa4
 80034b4:	08012b23 	.word	0x08012b23
 80034b8:	08012a40 	.word	0x08012a40
 80034bc:	08012a4f 	.word	0x08012a4f
 80034c0:	460b      	mov	r3, r1
 80034c2:	3101      	adds	r1, #1
 80034c4:	4556      	cmp	r6, sl
 80034c6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80034ca:	54e7      	strb	r7, [r4, r3]
 80034cc:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 80034d0:	f000 8596 	beq.w	8004000 <d_print_comp_inner+0x16f0>
 80034d4:	29ff      	cmp	r1, #255	; 0xff
 80034d6:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 80034da:	d1f1      	bne.n	80034c0 <d_print_comp_inner+0xbb0>
 80034dc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80034e0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80034e4:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80034e8:	4620      	mov	r0, r4
 80034ea:	4798      	blx	r3
 80034ec:	2101      	movs	r1, #1
 80034ee:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80034f2:	2300      	movs	r3, #0
 80034f4:	440a      	add	r2, r1
 80034f6:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80034fa:	e7e3      	b.n	80034c4 <d_print_comp_inner+0xbb4>
 80034fc:	4ed2      	ldr	r6, [pc, #840]	; (8003848 <d_print_comp_inner+0xf38>)
 80034fe:	f04f 0900 	mov.w	r9, #0
 8003502:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003506:	f106 0a09 	add.w	sl, r6, #9
 800350a:	e009      	b.n	8003520 <d_print_comp_inner+0xc10>
 800350c:	460b      	mov	r3, r1
 800350e:	3101      	adds	r1, #1
 8003510:	4556      	cmp	r6, sl
 8003512:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003516:	54e7      	strb	r7, [r4, r3]
 8003518:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 800351c:	f000 8599 	beq.w	8004052 <d_print_comp_inner+0x1742>
 8003520:	29ff      	cmp	r1, #255	; 0xff
 8003522:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003526:	d1f1      	bne.n	800350c <d_print_comp_inner+0xbfc>
 8003528:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800352c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003530:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003534:	4620      	mov	r0, r4
 8003536:	4798      	blx	r3
 8003538:	2101      	movs	r1, #1
 800353a:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 800353e:	2300      	movs	r3, #0
 8003540:	440a      	add	r2, r1
 8003542:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003546:	e7e3      	b.n	8003510 <d_print_comp_inner+0xc00>
 8003548:	f8d5 a004 	ldr.w	sl, [r5, #4]
 800354c:	4dbf      	ldr	r5, [pc, #764]	; (800384c <d_print_comp_inner+0xf3c>)
 800354e:	f04f 0800 	mov.w	r8, #0
 8003552:	f8da 7008 	ldr.w	r7, [sl, #8]
 8003556:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800355a:	f105 0908 	add.w	r9, r5, #8
 800355e:	e009      	b.n	8003574 <d_print_comp_inner+0xc64>
 8003560:	460b      	mov	r3, r1
 8003562:	3101      	adds	r1, #1
 8003564:	45a9      	cmp	r9, r5
 8003566:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800356a:	54e6      	strb	r6, [r4, r3]
 800356c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003570:	f000 8508 	beq.w	8003f84 <d_print_comp_inner+0x1674>
 8003574:	29ff      	cmp	r1, #255	; 0xff
 8003576:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800357a:	d1f1      	bne.n	8003560 <d_print_comp_inner+0xc50>
 800357c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003580:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003584:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003588:	4620      	mov	r0, r4
 800358a:	4798      	blx	r3
 800358c:	2101      	movs	r1, #1
 800358e:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003592:	2300      	movs	r3, #0
 8003594:	440a      	add	r2, r1
 8003596:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800359a:	e7e3      	b.n	8003564 <d_print_comp_inner+0xc54>
 800359c:	686a      	ldr	r2, [r5, #4]
 800359e:	68ae      	ldr	r6, [r5, #8]
 80035a0:	b10a      	cbz	r2, 80035a6 <d_print_comp_inner+0xc96>
 80035a2:	f001 ff5f 	bl	8005464 <d_print_comp>
 80035a6:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80035aa:	2bff      	cmp	r3, #255	; 0xff
 80035ac:	f001 82b5 	beq.w	8004b1a <d_print_comp_inner+0x220a>
 80035b0:	1c5a      	adds	r2, r3, #1
 80035b2:	257b      	movs	r5, #123	; 0x7b
 80035b4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80035b8:	4641      	mov	r1, r8
 80035ba:	54e5      	strb	r5, [r4, r3]
 80035bc:	4632      	mov	r2, r6
 80035be:	4620      	mov	r0, r4
 80035c0:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80035c4:	f001 ff4e 	bl	8005464 <d_print_comp>
 80035c8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80035cc:	29ff      	cmp	r1, #255	; 0xff
 80035ce:	f001 81e9 	beq.w	80049a4 <d_print_comp_inner+0x2094>
 80035d2:	1c4a      	adds	r2, r1, #1
 80035d4:	237d      	movs	r3, #125	; 0x7d
 80035d6:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80035da:	5463      	strb	r3, [r4, r1]
 80035dc:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80035e0:	f7ff ba64 	b.w	8002aac <d_print_comp_inner+0x19c>
 80035e4:	f8d5 9004 	ldr.w	r9, [r5, #4]
 80035e8:	68ae      	ldr	r6, [r5, #8]
 80035ea:	f899 3000 	ldrb.w	r3, [r9]
 80035ee:	2b31      	cmp	r3, #49	; 0x31
 80035f0:	f000 87cc 	beq.w	800458c <d_print_comp_inner+0x1c7c>
 80035f4:	2b33      	cmp	r3, #51	; 0x33
 80035f6:	f041 86d7 	bne.w	80053a8 <d_print_comp_inner+0x2a98>
 80035fa:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80035fe:	29ff      	cmp	r1, #255	; 0xff
 8003600:	f001 84c7 	beq.w	8004f92 <d_print_comp_inner+0x2682>
 8003604:	2328      	movs	r3, #40	; 0x28
 8003606:	1c4a      	adds	r2, r1, #1
 8003608:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800360c:	5463      	strb	r3, [r4, r1]
 800360e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003612:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8003616:	f8d4 5128 	ldr.w	r5, [r4, #296]	; 0x128
 800361a:	a904      	add	r1, sp, #16
 800361c:	461a      	mov	r2, r3
 800361e:	f8c4 1128 	str.w	r1, [r4, #296]	; 0x128
 8003622:	4620      	mov	r0, r4
 8003624:	4641      	mov	r1, r8
 8003626:	9304      	str	r3, [sp, #16]
 8003628:	9505      	str	r5, [sp, #20]
 800362a:	f7ff f971 	bl	8002910 <d_print_comp_inner>
 800362e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003632:	9b05      	ldr	r3, [sp, #20]
 8003634:	29ff      	cmp	r1, #255	; 0xff
 8003636:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800363a:	f001 8499 	beq.w	8004f70 <d_print_comp_inner+0x2660>
 800363e:	2329      	movs	r3, #41	; 0x29
 8003640:	1c4a      	adds	r2, r1, #1
 8003642:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003646:	5463      	strb	r3, [r4, r1]
 8003648:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800364c:	4632      	mov	r2, r6
 800364e:	4641      	mov	r1, r8
 8003650:	4620      	mov	r0, r4
 8003652:	f002 fd35 	bl	80060c0 <d_print_subexpr>
 8003656:	f7ff ba29 	b.w	8002aac <d_print_comp_inner+0x19c>
 800365a:	686a      	ldr	r2, [r5, #4]
 800365c:	f002 fcf2 	bl	8006044 <d_print_expr_op>
 8003660:	f7ff ba24 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003664:	f011 0f20 	tst.w	r1, #32
 8003668:	f040 8753 	bne.w	8004512 <d_print_comp_inner+0x1c02>
 800366c:	686a      	ldr	r2, [r5, #4]
 800366e:	b11a      	cbz	r2, 8003678 <d_print_comp_inner+0xd68>
 8003670:	f018 0640 	ands.w	r6, r8, #64	; 0x40
 8003674:	f001 81d1 	beq.w	8004a1a <d_print_comp_inner+0x210a>
 8003678:	f028 0860 	bic.w	r8, r8, #96	; 0x60
 800367c:	f105 0208 	add.w	r2, r5, #8
 8003680:	4641      	mov	r1, r8
 8003682:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8003686:	4620      	mov	r0, r4
 8003688:	f002 fbe8 	bl	8005e5c <d_print_function_type.isra.11>
 800368c:	f7ff ba0e 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003690:	f011 0804 	ands.w	r8, r1, #4
 8003694:	686b      	ldr	r3, [r5, #4]
 8003696:	f040 8613 	bne.w	80042c0 <d_print_comp_inner+0x19b0>
 800369a:	e893 00a0 	ldmia.w	r3, {r5, r7}
 800369e:	2f00      	cmp	r7, #0
 80036a0:	f43f aa04 	beq.w	8002aac <d_print_comp_inner+0x19c>
 80036a4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80036a8:	442f      	add	r7, r5
 80036aa:	e009      	b.n	80036c0 <d_print_comp_inner+0xdb0>
 80036ac:	460b      	mov	r3, r1
 80036ae:	3101      	adds	r1, #1
 80036b0:	42bd      	cmp	r5, r7
 80036b2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80036b6:	54e6      	strb	r6, [r4, r3]
 80036b8:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80036bc:	f43f a9f6 	beq.w	8002aac <d_print_comp_inner+0x19c>
 80036c0:	29ff      	cmp	r1, #255	; 0xff
 80036c2:	f815 6b01 	ldrb.w	r6, [r5], #1
 80036c6:	d1f1      	bne.n	80036ac <d_print_comp_inner+0xd9c>
 80036c8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80036cc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80036d0:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80036d4:	4620      	mov	r0, r4
 80036d6:	4798      	blx	r3
 80036d8:	2101      	movs	r1, #1
 80036da:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80036de:	2300      	movs	r3, #0
 80036e0:	440a      	add	r2, r1
 80036e2:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80036e6:	e7e3      	b.n	80036b0 <d_print_comp_inner+0xda0>
 80036e8:	6869      	ldr	r1, [r5, #4]
 80036ea:	f8d0 711c 	ldr.w	r7, [r0, #284]	; 0x11c
 80036ee:	780b      	ldrb	r3, [r1, #0]
 80036f0:	2f00      	cmp	r7, #0
 80036f2:	f040 85e2 	bne.w	80042ba <d_print_comp_inner+0x19aa>
 80036f6:	2b05      	cmp	r3, #5
 80036f8:	f001 81c8 	beq.w	8004a8c <d_print_comp_inner+0x217c>
 80036fc:	2b23      	cmp	r3, #35	; 0x23
 80036fe:	f000 868a 	beq.w	8004416 <d_print_comp_inner+0x1b06>
 8003702:	782a      	ldrb	r2, [r5, #0]
 8003704:	429a      	cmp	r2, r3
 8003706:	f000 8686 	beq.w	8004416 <d_print_comp_inner+0x1b06>
 800370a:	2b24      	cmp	r3, #36	; 0x24
 800370c:	f47f a9e8 	bne.w	8002ae0 <d_print_comp_inner+0x1d0>
 8003710:	2300      	movs	r3, #0
 8003712:	684a      	ldr	r2, [r1, #4]
 8003714:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 8003718:	a814      	add	r0, sp, #80	; 0x50
 800371a:	f840 1d40 	str.w	r1, [r0, #-64]!
 800371e:	f8d4 1110 	ldr.w	r1, [r4, #272]	; 0x110
 8003722:	9505      	str	r5, [sp, #20]
 8003724:	f8c4 0114 	str.w	r0, [r4, #276]	; 0x114
 8003728:	9306      	str	r3, [sp, #24]
 800372a:	9107      	str	r1, [sp, #28]
 800372c:	2a00      	cmp	r2, #0
 800372e:	f47f a9e5 	bne.w	8002afc <d_print_comp_inner+0x1ec>
 8003732:	f7ff b9e2 	b.w	8002afa <d_print_comp_inner+0x1ea>
 8003736:	686a      	ldr	r2, [r5, #4]
 8003738:	f001 fe94 	bl	8005464 <d_print_comp>
 800373c:	f7ff b9b6 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003740:	2700      	movs	r7, #0
 8003742:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
 8003746:	ab14      	add	r3, sp, #80	; 0x50
 8003748:	f843 2d40 	str.w	r2, [r3, #-64]!
 800374c:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 8003750:	f8d0 6110 	ldr.w	r6, [r0, #272]	; 0x110
 8003754:	68aa      	ldr	r2, [r5, #8]
 8003756:	9505      	str	r5, [sp, #20]
 8003758:	9706      	str	r7, [sp, #24]
 800375a:	9607      	str	r6, [sp, #28]
 800375c:	f001 fe82 	bl	8005464 <d_print_comp>
 8003760:	9b06      	ldr	r3, [sp, #24]
 8003762:	b923      	cbnz	r3, 800376e <d_print_comp_inner+0xe5e>
 8003764:	462a      	mov	r2, r5
 8003766:	4641      	mov	r1, r8
 8003768:	4620      	mov	r0, r4
 800376a:	f001 fe8b 	bl	8005484 <d_print_mod>
 800376e:	9b04      	ldr	r3, [sp, #16]
 8003770:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8003774:	f7ff b99a 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003778:	f8d0 a114 	ldr.w	sl, [r0, #276]	; 0x114
 800377c:	2200      	movs	r2, #0
 800377e:	4651      	mov	r1, sl
 8003780:	f10d 0950 	add.w	r9, sp, #80	; 0x50
 8003784:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 8003788:	f849 ad40 	str.w	sl, [r9, #-64]!
 800378c:	f8cd a000 	str.w	sl, [sp]
 8003790:	f8c0 9114 	str.w	r9, [r0, #276]	; 0x114
 8003794:	9505      	str	r5, [sp, #20]
 8003796:	9206      	str	r2, [sp, #24]
 8003798:	9307      	str	r3, [sp, #28]
 800379a:	2900      	cmp	r1, #0
 800379c:	f001 83a3 	beq.w	8004ee6 <d_print_comp_inner+0x25d6>
 80037a0:	684b      	ldr	r3, [r1, #4]
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	3b19      	subs	r3, #25
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	f201 839d 	bhi.w	8004ee6 <d_print_comp_inner+0x25d6>
 80037ac:	46ac      	mov	ip, r5
 80037ae:	2701      	movs	r7, #1
 80037b0:	460e      	mov	r6, r1
 80037b2:	464d      	mov	r5, r9
 80037b4:	e004      	b.n	80037c0 <d_print_comp_inner+0xeb0>
 80037b6:	6873      	ldr	r3, [r6, #4]
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	3b19      	subs	r3, #25
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d81c      	bhi.n	80037fa <d_print_comp_inner+0xeea>
 80037c0:	68b3      	ldr	r3, [r6, #8]
 80037c2:	ea4f 1a07 	mov.w	sl, r7, lsl #4
 80037c6:	b9ab      	cbnz	r3, 80037f4 <d_print_comp_inner+0xee4>
 80037c8:	2f03      	cmp	r7, #3
 80037ca:	f201 80fd 	bhi.w	80049c8 <d_print_comp_inner+0x20b8>
 80037ce:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80037d2:	f10d 0e50 	add.w	lr, sp, #80	; 0x50
 80037d6:	eb0e 0b0a 	add.w	fp, lr, sl
 80037da:	f1ab 0e40 	sub.w	lr, fp, #64	; 0x40
 80037de:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 80037e2:	2301      	movs	r3, #1
 80037e4:	f84b 5c40 	str.w	r5, [fp, #-64]
 80037e8:	eb09 050a 	add.w	r5, r9, sl
 80037ec:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
 80037f0:	3701      	adds	r7, #1
 80037f2:	60b3      	str	r3, [r6, #8]
 80037f4:	6836      	ldr	r6, [r6, #0]
 80037f6:	2e00      	cmp	r6, #0
 80037f8:	d1dd      	bne.n	80037b6 <d_print_comp_inner+0xea6>
 80037fa:	f8dc 2008 	ldr.w	r2, [ip, #8]
 80037fe:	4641      	mov	r1, r8
 8003800:	4620      	mov	r0, r4
 8003802:	4665      	mov	r5, ip
 8003804:	f001 fe2e 	bl	8005464 <d_print_comp>
 8003808:	9a00      	ldr	r2, [sp, #0]
 800380a:	9b06      	ldr	r3, [sp, #24]
 800380c:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8003810:	2b00      	cmp	r3, #0
 8003812:	f47f a94b 	bne.w	8002aac <d_print_comp_inner+0x19c>
 8003816:	2f01      	cmp	r7, #1
 8003818:	d00c      	beq.n	8003834 <d_print_comp_inner+0xf24>
 800381a:	eb09 1907 	add.w	r9, r9, r7, lsl #4
 800381e:	f859 2c0c 	ldr.w	r2, [r9, #-12]
 8003822:	3f01      	subs	r7, #1
 8003824:	4641      	mov	r1, r8
 8003826:	4620      	mov	r0, r4
 8003828:	f001 fe2c 	bl	8005484 <d_print_mod>
 800382c:	2f01      	cmp	r7, #1
 800382e:	f1a9 0910 	sub.w	r9, r9, #16
 8003832:	d1f4      	bne.n	800381e <d_print_comp_inner+0xf0e>
 8003834:	1d2a      	adds	r2, r5, #4
 8003836:	4641      	mov	r1, r8
 8003838:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 800383c:	4620      	mov	r0, r4
 800383e:	f002 fa31 	bl	8005ca4 <d_print_array_type.isra.10>
 8003842:	f7ff b933 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003846:	bf00      	nop
 8003848:	08012a4f 	.word	0x08012a4f
 800384c:	08012a43 	.word	0x08012a43
 8003850:	f9b5 300a 	ldrsh.w	r3, [r5, #10]
 8003854:	2b00      	cmp	r3, #0
 8003856:	f040 8673 	bne.w	8004540 <d_print_comp_inner+0x1c30>
 800385a:	686a      	ldr	r2, [r5, #4]
 800385c:	4bd5      	ldr	r3, [pc, #852]	; (8003bb4 <d_print_comp_inner+0x12a4>)
 800385e:	6851      	ldr	r1, [r2, #4]
 8003860:	4299      	cmp	r1, r3
 8003862:	f000 8669 	beq.w	8004538 <d_print_comp_inner+0x1c28>
 8003866:	4641      	mov	r1, r8
 8003868:	4620      	mov	r0, r4
 800386a:	f001 fdfb 	bl	8005464 <d_print_comp>
 800386e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003872:	2bff      	cmp	r3, #255	; 0xff
 8003874:	f001 82b4 	beq.w	8004de0 <d_print_comp_inner+0x24d0>
 8003878:	1c59      	adds	r1, r3, #1
 800387a:	2220      	movs	r2, #32
 800387c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003880:	54e2      	strb	r2, [r4, r3]
 8003882:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8003886:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 800388a:	2b00      	cmp	r3, #0
 800388c:	f000 8595 	beq.w	80043ba <d_print_comp_inner+0x1aaa>
 8003890:	4dc9      	ldr	r5, [pc, #804]	; (8003bb8 <d_print_comp_inner+0x12a8>)
 8003892:	f04f 0800 	mov.w	r8, #0
 8003896:	1daf      	adds	r7, r5, #6
 8003898:	e009      	b.n	80038ae <d_print_comp_inner+0xf9e>
 800389a:	460b      	mov	r3, r1
 800389c:	3101      	adds	r1, #1
 800389e:	42bd      	cmp	r5, r7
 80038a0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80038a4:	54e6      	strb	r6, [r4, r3]
 80038a6:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80038aa:	f43f a8ff 	beq.w	8002aac <d_print_comp_inner+0x19c>
 80038ae:	29ff      	cmp	r1, #255	; 0xff
 80038b0:	f815 6b01 	ldrb.w	r6, [r5], #1
 80038b4:	d1f1      	bne.n	800389a <d_print_comp_inner+0xf8a>
 80038b6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80038ba:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80038be:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80038c2:	4620      	mov	r0, r4
 80038c4:	4798      	blx	r3
 80038c6:	2101      	movs	r1, #1
 80038c8:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80038cc:	2300      	movs	r3, #0
 80038ce:	440a      	add	r2, r1
 80038d0:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80038d4:	e7e3      	b.n	800389e <d_print_comp_inner+0xf8e>
 80038d6:	4eb9      	ldr	r6, [pc, #740]	; (8003bbc <d_print_comp_inner+0x12ac>)
 80038d8:	f04f 0800 	mov.w	r8, #0
 80038dc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80038e0:	f106 090e 	add.w	r9, r6, #14
 80038e4:	e009      	b.n	80038fa <d_print_comp_inner+0xfea>
 80038e6:	460b      	mov	r3, r1
 80038e8:	3101      	adds	r1, #1
 80038ea:	45b1      	cmp	r9, r6
 80038ec:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80038f0:	54e7      	strb	r7, [r4, r3]
 80038f2:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 80038f6:	f000 83b3 	beq.w	8004060 <d_print_comp_inner+0x1750>
 80038fa:	29ff      	cmp	r1, #255	; 0xff
 80038fc:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003900:	d1f1      	bne.n	80038e6 <d_print_comp_inner+0xfd6>
 8003902:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003906:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800390a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800390e:	4620      	mov	r0, r4
 8003910:	4798      	blx	r3
 8003912:	2101      	movs	r1, #1
 8003914:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003918:	2300      	movs	r3, #0
 800391a:	440a      	add	r2, r1
 800391c:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003920:	e7e3      	b.n	80038ea <d_print_comp_inner+0xfda>
 8003922:	4ea7      	ldr	r6, [pc, #668]	; (8003bc0 <d_print_comp_inner+0x12b0>)
 8003924:	f04f 0900 	mov.w	r9, #0
 8003928:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800392c:	f106 0a1a 	add.w	sl, r6, #26
 8003930:	e009      	b.n	8003946 <d_print_comp_inner+0x1036>
 8003932:	460b      	mov	r3, r1
 8003934:	3101      	adds	r1, #1
 8003936:	4556      	cmp	r6, sl
 8003938:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800393c:	54e7      	strb	r7, [r4, r3]
 800393e:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003942:	f000 82f0 	beq.w	8003f26 <d_print_comp_inner+0x1616>
 8003946:	29ff      	cmp	r1, #255	; 0xff
 8003948:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 800394c:	d1f1      	bne.n	8003932 <d_print_comp_inner+0x1022>
 800394e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003952:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003956:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800395a:	4620      	mov	r0, r4
 800395c:	4798      	blx	r3
 800395e:	2101      	movs	r1, #1
 8003960:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003964:	2300      	movs	r3, #0
 8003966:	440a      	add	r2, r1
 8003968:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800396c:	e7e3      	b.n	8003936 <d_print_comp_inner+0x1026>
 800396e:	6869      	ldr	r1, [r5, #4]
 8003970:	f7fc ff38 	bl	80007e4 <d_find_pack>
 8003974:	f04f 0900 	mov.w	r9, #0
 8003978:	2800      	cmp	r0, #0
 800397a:	f001 835f 	beq.w	800503c <d_print_comp_inner+0x272c>
 800397e:	7803      	ldrb	r3, [r0, #0]
 8003980:	2b2f      	cmp	r3, #47	; 0x2f
 8003982:	f040 8457 	bne.w	8004234 <d_print_comp_inner+0x1924>
 8003986:	6843      	ldr	r3, [r0, #4]
 8003988:	2b00      	cmp	r3, #0
 800398a:	f000 8453 	beq.w	8004234 <d_print_comp_inner+0x1924>
 800398e:	6880      	ldr	r0, [r0, #8]
 8003990:	f109 0901 	add.w	r9, r9, #1
 8003994:	2800      	cmp	r0, #0
 8003996:	d1f2      	bne.n	800397e <d_print_comp_inner+0x106e>
 8003998:	686b      	ldr	r3, [r5, #4]
 800399a:	9300      	str	r3, [sp, #0]
 800399c:	f04f 0a00 	mov.w	sl, #0
 80039a0:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 80039a4:	9301      	str	r3, [sp, #4]
 80039a6:	f8c4 7120 	str.w	r7, [r4, #288]	; 0x120
 80039aa:	9a00      	ldr	r2, [sp, #0]
 80039ac:	4641      	mov	r1, r8
 80039ae:	4620      	mov	r0, r4
 80039b0:	f001 fd58 	bl	8005464 <d_print_comp>
 80039b4:	9b01      	ldr	r3, [sp, #4]
 80039b6:	42bb      	cmp	r3, r7
 80039b8:	f340 81ab 	ble.w	8003d12 <d_print_comp_inner+0x1402>
 80039bc:	4d81      	ldr	r5, [pc, #516]	; (8003bc4 <d_print_comp_inner+0x12b4>)
 80039be:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80039c2:	f105 0b02 	add.w	fp, r5, #2
 80039c6:	e009      	b.n	80039dc <d_print_comp_inner+0x10cc>
 80039c8:	460b      	mov	r3, r1
 80039ca:	3101      	adds	r1, #1
 80039cc:	45ab      	cmp	fp, r5
 80039ce:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80039d2:	54e6      	strb	r6, [r4, r3]
 80039d4:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80039d8:	f000 819b 	beq.w	8003d12 <d_print_comp_inner+0x1402>
 80039dc:	29ff      	cmp	r1, #255	; 0xff
 80039de:	f815 6b01 	ldrb.w	r6, [r5], #1
 80039e2:	d1f1      	bne.n	80039c8 <d_print_comp_inner+0x10b8>
 80039e4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80039e8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80039ec:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 80039f0:	4620      	mov	r0, r4
 80039f2:	4798      	blx	r3
 80039f4:	2101      	movs	r1, #1
 80039f6:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80039fa:	2300      	movs	r3, #0
 80039fc:	440a      	add	r2, r1
 80039fe:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003a02:	e7e3      	b.n	80039cc <d_print_comp_inner+0x10bc>
 8003a04:	4e70      	ldr	r6, [pc, #448]	; (8003bc8 <d_print_comp_inner+0x12b8>)
 8003a06:	f04f 0900 	mov.w	r9, #0
 8003a0a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003a0e:	f106 0a16 	add.w	sl, r6, #22
 8003a12:	e009      	b.n	8003a28 <d_print_comp_inner+0x1118>
 8003a14:	460b      	mov	r3, r1
 8003a16:	3101      	adds	r1, #1
 8003a18:	45b2      	cmp	sl, r6
 8003a1a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003a1e:	54e7      	strb	r7, [r4, r3]
 8003a20:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003a24:	f000 835f 	beq.w	80040e6 <d_print_comp_inner+0x17d6>
 8003a28:	29ff      	cmp	r1, #255	; 0xff
 8003a2a:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003a2e:	d1f1      	bne.n	8003a14 <d_print_comp_inner+0x1104>
 8003a30:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003a34:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003a38:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003a3c:	4620      	mov	r0, r4
 8003a3e:	4798      	blx	r3
 8003a40:	2101      	movs	r1, #1
 8003a42:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003a46:	2300      	movs	r3, #0
 8003a48:	440a      	add	r2, r1
 8003a4a:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003a4e:	e7e3      	b.n	8003a18 <d_print_comp_inner+0x1108>
 8003a50:	4e5e      	ldr	r6, [pc, #376]	; (8003bcc <d_print_comp_inner+0x12bc>)
 8003a52:	f04f 0900 	mov.w	r9, #0
 8003a56:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003a5a:	f106 0a0e 	add.w	sl, r6, #14
 8003a5e:	e009      	b.n	8003a74 <d_print_comp_inner+0x1164>
 8003a60:	460b      	mov	r3, r1
 8003a62:	3101      	adds	r1, #1
 8003a64:	4556      	cmp	r6, sl
 8003a66:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003a6a:	54e7      	strb	r7, [r4, r3]
 8003a6c:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003a70:	f000 83a0 	beq.w	80041b4 <d_print_comp_inner+0x18a4>
 8003a74:	29ff      	cmp	r1, #255	; 0xff
 8003a76:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003a7a:	d1f1      	bne.n	8003a60 <d_print_comp_inner+0x1150>
 8003a7c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003a80:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003a84:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003a88:	4620      	mov	r0, r4
 8003a8a:	4798      	blx	r3
 8003a8c:	2101      	movs	r1, #1
 8003a8e:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003a92:	2300      	movs	r3, #0
 8003a94:	440a      	add	r2, r1
 8003a96:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003a9a:	e7e3      	b.n	8003a64 <d_print_comp_inner+0x1154>
 8003a9c:	686a      	ldr	r2, [r5, #4]
 8003a9e:	7811      	ldrb	r1, [r2, #0]
 8003aa0:	2927      	cmp	r1, #39	; 0x27
 8003aa2:	f000 8615 	beq.w	80046d0 <d_print_comp_inner+0x1dc0>
 8003aa6:	2600      	movs	r6, #0
 8003aa8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003aac:	29ff      	cmp	r1, #255	; 0xff
 8003aae:	f001 80c7 	beq.w	8004c40 <d_print_comp_inner+0x2330>
 8003ab2:	2328      	movs	r3, #40	; 0x28
 8003ab4:	1c4a      	adds	r2, r1, #1
 8003ab6:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003aba:	5463      	strb	r3, [r4, r1]
 8003abc:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003ac0:	686a      	ldr	r2, [r5, #4]
 8003ac2:	4641      	mov	r1, r8
 8003ac4:	4620      	mov	r0, r4
 8003ac6:	f001 fccd 	bl	8005464 <d_print_comp>
 8003aca:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003ace:	2bff      	cmp	r3, #255	; 0xff
 8003ad0:	f001 809b 	beq.w	8004c0a <d_print_comp_inner+0x22fa>
 8003ad4:	2229      	movs	r2, #41	; 0x29
 8003ad6:	1c59      	adds	r1, r3, #1
 8003ad8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003adc:	54e2      	strb	r2, [r4, r3]
 8003ade:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8003ae2:	782b      	ldrb	r3, [r5, #0]
 8003ae4:	2b3d      	cmp	r3, #61	; 0x3d
 8003ae6:	f000 86e6 	beq.w	80048b6 <d_print_comp_inner+0x1fa6>
 8003aea:	2e08      	cmp	r6, #8
 8003aec:	f000 867f 	beq.w	80047ee <d_print_comp_inner+0x1ede>
 8003af0:	68aa      	ldr	r2, [r5, #8]
 8003af2:	4641      	mov	r1, r8
 8003af4:	4620      	mov	r0, r4
 8003af6:	f001 fcb5 	bl	8005464 <d_print_comp>
 8003afa:	f7fe bfd7 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003afe:	2301      	movs	r3, #1
 8003b00:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 8003b04:	f7fe bfd2 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003b08:	686a      	ldr	r2, [r5, #4]
 8003b0a:	a804      	add	r0, sp, #16
 8003b0c:	4930      	ldr	r1, [pc, #192]	; (8003bd0 <d_print_comp_inner+0x12c0>)
 8003b0e:	f00a ffc3 	bl	800ea98 <sprintf>
 8003b12:	a804      	add	r0, sp, #16
 8003b14:	f002 fe72 	bl	80067fc <strlen>
 8003b18:	2800      	cmp	r0, #0
 8003b1a:	f43e afc7 	beq.w	8002aac <d_print_comp_inner+0x19c>
 8003b1e:	ad04      	add	r5, sp, #16
 8003b20:	f04f 0800 	mov.w	r8, #0
 8003b24:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003b28:	182f      	adds	r7, r5, r0
 8003b2a:	e009      	b.n	8003b40 <d_print_comp_inner+0x1230>
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	3101      	adds	r1, #1
 8003b30:	42bd      	cmp	r5, r7
 8003b32:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003b36:	54e6      	strb	r6, [r4, r3]
 8003b38:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003b3c:	f43e afb6 	beq.w	8002aac <d_print_comp_inner+0x19c>
 8003b40:	29ff      	cmp	r1, #255	; 0xff
 8003b42:	f815 6b01 	ldrb.w	r6, [r5], #1
 8003b46:	d1f1      	bne.n	8003b2c <d_print_comp_inner+0x121c>
 8003b48:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003b4c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003b50:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003b54:	4620      	mov	r0, r4
 8003b56:	4798      	blx	r3
 8003b58:	2101      	movs	r1, #1
 8003b5a:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003b5e:	2300      	movs	r3, #0
 8003b60:	440a      	add	r2, r1
 8003b62:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003b66:	e7e3      	b.n	8003b30 <d_print_comp_inner+0x1220>
 8003b68:	4e1a      	ldr	r6, [pc, #104]	; (8003bd4 <d_print_comp_inner+0x12c4>)
 8003b6a:	f04f 0900 	mov.w	r9, #0
 8003b6e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003b72:	f106 0a1c 	add.w	sl, r6, #28
 8003b76:	e009      	b.n	8003b8c <d_print_comp_inner+0x127c>
 8003b78:	460b      	mov	r3, r1
 8003b7a:	3101      	adds	r1, #1
 8003b7c:	4556      	cmp	r6, sl
 8003b7e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003b82:	54e7      	strb	r7, [r4, r3]
 8003b84:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003b88:	f000 82fa 	beq.w	8004180 <d_print_comp_inner+0x1870>
 8003b8c:	29ff      	cmp	r1, #255	; 0xff
 8003b8e:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003b92:	d1f1      	bne.n	8003b78 <d_print_comp_inner+0x1268>
 8003b94:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003b98:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003b9c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003ba0:	4620      	mov	r0, r4
 8003ba2:	4798      	blx	r3
 8003ba4:	2101      	movs	r1, #1
 8003ba6:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003baa:	2300      	movs	r3, #0
 8003bac:	440a      	add	r2, r1
 8003bae:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003bb2:	e7e3      	b.n	8003b7c <d_print_comp_inner+0x126c>
 8003bb4:	08011f7c 	.word	0x08011f7c
 8003bb8:	08012a30 	.word	0x08012a30
 8003bbc:	08012b13 	.word	0x08012b13
 8003bc0:	08012a0b 	.word	0x08012a0b
 8003bc4:	08012a40 	.word	0x08012a40
 8003bc8:	08012a0f 	.word	0x08012a0f
 8003bcc:	08012a93 	.word	0x08012a93
 8003bd0:	08012864 	.word	0x08012864
 8003bd4:	08012ae3 	.word	0x08012ae3
 8003bd8:	68ab      	ldr	r3, [r5, #8]
 8003bda:	781a      	ldrb	r2, [r3, #0]
 8003bdc:	2a3a      	cmp	r2, #58	; 0x3a
 8003bde:	f47e af79 	bne.w	8002ad4 <d_print_comp_inner+0x1c4>
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	2b3b      	cmp	r3, #59	; 0x3b
 8003be8:	f47e af74 	bne.w	8002ad4 <d_print_comp_inner+0x1c4>
 8003bec:	f105 0308 	add.w	r3, r5, #8
 8003bf0:	686a      	ldr	r2, [r5, #4]
 8003bf2:	f002 fac9 	bl	8006188 <d_maybe_print_fold_expression.isra.15>
 8003bf6:	4606      	mov	r6, r0
 8003bf8:	2800      	cmp	r0, #0
 8003bfa:	f47e af57 	bne.w	8002aac <d_print_comp_inner+0x19c>
 8003bfe:	f8d5 a004 	ldr.w	sl, [r5, #4]
 8003c02:	68aa      	ldr	r2, [r5, #8]
 8003c04:	f8da 1004 	ldr.w	r1, [sl, #4]
 8003c08:	6893      	ldr	r3, [r2, #8]
 8003c0a:	6808      	ldr	r0, [r1, #0]
 8003c0c:	49d6      	ldr	r1, [pc, #856]	; (8003f68 <d_print_comp_inner+0x1658>)
 8003c0e:	f8d2 9004 	ldr.w	r9, [r2, #4]
 8003c12:	685f      	ldr	r7, [r3, #4]
 8003c14:	689d      	ldr	r5, [r3, #8]
 8003c16:	f002 fde7 	bl	80067e8 <strcmp>
 8003c1a:	2800      	cmp	r0, #0
 8003c1c:	f001 82e4 	beq.w	80051e8 <d_print_comp_inner+0x28d8>
 8003c20:	2204      	movs	r2, #4
 8003c22:	49d2      	ldr	r1, [pc, #840]	; (8003f6c <d_print_comp_inner+0x165c>)
 8003c24:	4620      	mov	r0, r4
 8003c26:	f7fc fbb1 	bl	800038c <d_append_buffer>
 8003c2a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8003c2e:	b183      	cbz	r3, 8003c52 <d_print_comp_inner+0x1342>
 8003c30:	4641      	mov	r1, r8
 8003c32:	464a      	mov	r2, r9
 8003c34:	4620      	mov	r0, r4
 8003c36:	f002 fa43 	bl	80060c0 <d_print_subexpr>
 8003c3a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003c3e:	29ff      	cmp	r1, #255	; 0xff
 8003c40:	f001 83ee 	beq.w	8005420 <d_print_comp_inner+0x2b10>
 8003c44:	2320      	movs	r3, #32
 8003c46:	1c4a      	adds	r2, r1, #1
 8003c48:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003c4c:	5463      	strb	r3, [r4, r1]
 8003c4e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003c52:	463a      	mov	r2, r7
 8003c54:	4641      	mov	r1, r8
 8003c56:	4620      	mov	r0, r4
 8003c58:	f001 fc04 	bl	8005464 <d_print_comp>
 8003c5c:	2d00      	cmp	r5, #0
 8003c5e:	f43e af25 	beq.w	8002aac <d_print_comp_inner+0x19c>
 8003c62:	462a      	mov	r2, r5
 8003c64:	4641      	mov	r1, r8
 8003c66:	4620      	mov	r0, r4
 8003c68:	f002 fa2a 	bl	80060c0 <d_print_subexpr>
 8003c6c:	f7fe bf1e 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003c70:	4ebf      	ldr	r6, [pc, #764]	; (8003f70 <d_print_comp_inner+0x1660>)
 8003c72:	f04f 0900 	mov.w	r9, #0
 8003c76:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003c7a:	f106 0a08 	add.w	sl, r6, #8
 8003c7e:	e009      	b.n	8003c94 <d_print_comp_inner+0x1384>
 8003c80:	460b      	mov	r3, r1
 8003c82:	3101      	adds	r1, #1
 8003c84:	4556      	cmp	r6, sl
 8003c86:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003c8a:	54e7      	strb	r7, [r4, r3]
 8003c8c:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003c90:	f000 80d9 	beq.w	8003e46 <d_print_comp_inner+0x1536>
 8003c94:	29ff      	cmp	r1, #255	; 0xff
 8003c96:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003c9a:	d1f1      	bne.n	8003c80 <d_print_comp_inner+0x1370>
 8003c9c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003ca0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003ca4:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003ca8:	4620      	mov	r0, r4
 8003caa:	4798      	blx	r3
 8003cac:	2101      	movs	r1, #1
 8003cae:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	440a      	add	r2, r1
 8003cb6:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003cba:	e7e3      	b.n	8003c84 <d_print_comp_inner+0x1374>
 8003cbc:	4ead      	ldr	r6, [pc, #692]	; (8003f74 <d_print_comp_inner+0x1664>)
 8003cbe:	f04f 0900 	mov.w	r9, #0
 8003cc2:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003cc6:	f106 0a1d 	add.w	sl, r6, #29
 8003cca:	e009      	b.n	8003ce0 <d_print_comp_inner+0x13d0>
 8003ccc:	460b      	mov	r3, r1
 8003cce:	3101      	adds	r1, #1
 8003cd0:	45b2      	cmp	sl, r6
 8003cd2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003cd6:	54e7      	strb	r7, [r4, r3]
 8003cd8:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003cdc:	f000 81fc 	beq.w	80040d8 <d_print_comp_inner+0x17c8>
 8003ce0:	29ff      	cmp	r1, #255	; 0xff
 8003ce2:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003ce6:	d1f1      	bne.n	8003ccc <d_print_comp_inner+0x13bc>
 8003ce8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003cec:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003cf0:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003cf4:	4620      	mov	r0, r4
 8003cf6:	4798      	blx	r3
 8003cf8:	2101      	movs	r1, #1
 8003cfa:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003cfe:	2300      	movs	r3, #0
 8003d00:	440a      	add	r2, r1
 8003d02:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003d06:	e7e3      	b.n	8003cd0 <d_print_comp_inner+0x13c0>
 8003d08:	2301      	movs	r3, #1
 8003d0a:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 8003d0e:	f7fe becd 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003d12:	3701      	adds	r7, #1
 8003d14:	454f      	cmp	r7, r9
 8003d16:	f47f ae46 	bne.w	80039a6 <d_print_comp_inner+0x1096>
 8003d1a:	f7fe bec7 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003d1e:	6876      	ldr	r6, [r6, #4]
 8003d20:	2e00      	cmp	r6, #0
 8003d22:	f001 8070 	beq.w	8004e06 <d_print_comp_inner+0x24f6>
 8003d26:	2f04      	cmp	r7, #4
 8003d28:	f103 0310 	add.w	r3, r3, #16
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	f47f a9b8 	bne.w	80030a2 <d_print_comp_inner+0x792>
 8003d32:	f8c4 0114 	str.w	r0, [r4, #276]	; 0x114
 8003d36:	2301      	movs	r3, #1
 8003d38:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8003d3c:	f7fe beb6 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003d40:	4e8d      	ldr	r6, [pc, #564]	; (8003f78 <d_print_comp_inner+0x1668>)
 8003d42:	4641      	mov	r1, r8
 8003d44:	686a      	ldr	r2, [r5, #4]
 8003d46:	4620      	mov	r0, r4
 8003d48:	f001 fb8c 	bl	8005464 <d_print_comp>
 8003d4c:	f04f 0900 	mov.w	r9, #0
 8003d50:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003d54:	f106 0a04 	add.w	sl, r6, #4
 8003d58:	e008      	b.n	8003d6c <d_print_comp_inner+0x145c>
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	3101      	adds	r1, #1
 8003d5e:	45b2      	cmp	sl, r6
 8003d60:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003d64:	54e7      	strb	r7, [r4, r3]
 8003d66:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003d6a:	d013      	beq.n	8003d94 <d_print_comp_inner+0x1484>
 8003d6c:	29ff      	cmp	r1, #255	; 0xff
 8003d6e:	f816 7b01 	ldrb.w	r7, [r6], #1
 8003d72:	d1f2      	bne.n	8003d5a <d_print_comp_inner+0x144a>
 8003d74:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003d78:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003d7c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003d80:	4620      	mov	r0, r4
 8003d82:	4798      	blx	r3
 8003d84:	2101      	movs	r1, #1
 8003d86:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	440a      	add	r2, r1
 8003d8e:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003d92:	e7e4      	b.n	8003d5e <d_print_comp_inner+0x144e>
 8003d94:	68aa      	ldr	r2, [r5, #8]
 8003d96:	4641      	mov	r1, r8
 8003d98:	4620      	mov	r0, r4
 8003d9a:	f001 fb63 	bl	8005464 <d_print_comp>
 8003d9e:	f7fe be85 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003da2:	686a      	ldr	r2, [r5, #4]
 8003da4:	4641      	mov	r1, r8
 8003da6:	4620      	mov	r0, r4
 8003da8:	f001 fb5c 	bl	8005464 <d_print_comp>
 8003dac:	f7fe be7e 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003db0:	686a      	ldr	r2, [r5, #4]
 8003db2:	4641      	mov	r1, r8
 8003db4:	4620      	mov	r0, r4
 8003db6:	f001 fb55 	bl	8005464 <d_print_comp>
 8003dba:	f7fe be77 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003dbe:	686a      	ldr	r2, [r5, #4]
 8003dc0:	4641      	mov	r1, r8
 8003dc2:	4620      	mov	r0, r4
 8003dc4:	f001 fb4e 	bl	8005464 <d_print_comp>
 8003dc8:	f7fe be70 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003dcc:	686a      	ldr	r2, [r5, #4]
 8003dce:	4641      	mov	r1, r8
 8003dd0:	4620      	mov	r0, r4
 8003dd2:	f001 fb47 	bl	8005464 <d_print_comp>
 8003dd6:	f7fe be69 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003dda:	686a      	ldr	r2, [r5, #4]
 8003ddc:	4641      	mov	r1, r8
 8003dde:	4620      	mov	r0, r4
 8003de0:	f001 fb40 	bl	8005464 <d_print_comp>
 8003de4:	f7fe be62 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003de8:	686a      	ldr	r2, [r5, #4]
 8003dea:	4641      	mov	r1, r8
 8003dec:	4620      	mov	r0, r4
 8003dee:	f001 fb39 	bl	8005464 <d_print_comp>
 8003df2:	f7fe be5b 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003df6:	686a      	ldr	r2, [r5, #4]
 8003df8:	4641      	mov	r1, r8
 8003dfa:	4620      	mov	r0, r4
 8003dfc:	f001 fb32 	bl	8005464 <d_print_comp>
 8003e00:	f7fe be54 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003e04:	686a      	ldr	r2, [r5, #4]
 8003e06:	4641      	mov	r1, r8
 8003e08:	4620      	mov	r0, r4
 8003e0a:	f001 fb2b 	bl	8005464 <d_print_comp>
 8003e0e:	f7fe be4d 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003e12:	686a      	ldr	r2, [r5, #4]
 8003e14:	4641      	mov	r1, r8
 8003e16:	4620      	mov	r0, r4
 8003e18:	f001 fb24 	bl	8005464 <d_print_comp>
 8003e1c:	f7fe be46 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003e20:	4641      	mov	r1, r8
 8003e22:	68aa      	ldr	r2, [r5, #8]
 8003e24:	4620      	mov	r0, r4
 8003e26:	f001 fb1d 	bl	8005464 <d_print_comp>
 8003e2a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003e2e:	29ff      	cmp	r1, #255	; 0xff
 8003e30:	f000 855f 	beq.w	80048f2 <d_print_comp_inner+0x1fe2>
 8003e34:	1c4a      	adds	r2, r1, #1
 8003e36:	235d      	movs	r3, #93	; 0x5d
 8003e38:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003e3c:	5463      	strb	r3, [r4, r1]
 8003e3e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003e42:	f7fe be33 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003e46:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8003e4a:	4641      	mov	r1, r8
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	f8c4 311c 	str.w	r3, [r4, #284]	; 0x11c
 8003e52:	686a      	ldr	r2, [r5, #4]
 8003e54:	4620      	mov	r0, r4
 8003e56:	f001 fb05 	bl	8005464 <d_print_comp>
 8003e5a:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8003e5e:	4e47      	ldr	r6, [pc, #284]	; (8003f7c <d_print_comp_inner+0x166c>)
 8003e60:	3b01      	subs	r3, #1
 8003e62:	f04f 0900 	mov.w	r9, #0
 8003e66:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003e6a:	f8c4 311c 	str.w	r3, [r4, #284]	; 0x11c
 8003e6e:	f106 0802 	add.w	r8, r6, #2
 8003e72:	e008      	b.n	8003e86 <d_print_comp_inner+0x1576>
 8003e74:	460b      	mov	r3, r1
 8003e76:	3101      	adds	r1, #1
 8003e78:	4546      	cmp	r6, r8
 8003e7a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003e7e:	54e7      	strb	r7, [r4, r3]
 8003e80:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003e84:	d013      	beq.n	8003eae <d_print_comp_inner+0x159e>
 8003e86:	29ff      	cmp	r1, #255	; 0xff
 8003e88:	f816 7b01 	ldrb.w	r7, [r6], #1
 8003e8c:	d1f2      	bne.n	8003e74 <d_print_comp_inner+0x1564>
 8003e8e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003e92:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003e96:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003e9a:	4620      	mov	r0, r4
 8003e9c:	4798      	blx	r3
 8003e9e:	2101      	movs	r1, #1
 8003ea0:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	440a      	add	r2, r1
 8003ea8:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003eac:	e7e4      	b.n	8003e78 <d_print_comp_inner+0x1568>
 8003eae:	68aa      	ldr	r2, [r5, #8]
 8003eb0:	a804      	add	r0, sp, #16
 8003eb2:	3201      	adds	r2, #1
 8003eb4:	4932      	ldr	r1, [pc, #200]	; (8003f80 <d_print_comp_inner+0x1670>)
 8003eb6:	f00a fdef 	bl	800ea98 <sprintf>
 8003eba:	a804      	add	r0, sp, #16
 8003ebc:	f002 fc9e 	bl	80067fc <strlen>
 8003ec0:	b318      	cbz	r0, 8003f0a <d_print_comp_inner+0x15fa>
 8003ec2:	ad04      	add	r5, sp, #16
 8003ec4:	f04f 0800 	mov.w	r8, #0
 8003ec8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003ecc:	182f      	adds	r7, r5, r0
 8003ece:	e008      	b.n	8003ee2 <d_print_comp_inner+0x15d2>
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	3101      	adds	r1, #1
 8003ed4:	42af      	cmp	r7, r5
 8003ed6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003eda:	54e6      	strb	r6, [r4, r3]
 8003edc:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003ee0:	d015      	beq.n	8003f0e <d_print_comp_inner+0x15fe>
 8003ee2:	29ff      	cmp	r1, #255	; 0xff
 8003ee4:	f815 6b01 	ldrb.w	r6, [r5], #1
 8003ee8:	d1f2      	bne.n	8003ed0 <d_print_comp_inner+0x15c0>
 8003eea:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003eee:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003ef2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003ef6:	4620      	mov	r0, r4
 8003ef8:	4798      	blx	r3
 8003efa:	2101      	movs	r1, #1
 8003efc:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003f00:	2300      	movs	r3, #0
 8003f02:	440a      	add	r2, r1
 8003f04:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003f08:	e7e4      	b.n	8003ed4 <d_print_comp_inner+0x15c4>
 8003f0a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003f0e:	29ff      	cmp	r1, #255	; 0xff
 8003f10:	f000 855f 	beq.w	80049d2 <d_print_comp_inner+0x20c2>
 8003f14:	1c4a      	adds	r2, r1, #1
 8003f16:	237d      	movs	r3, #125	; 0x7d
 8003f18:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003f1c:	5463      	strb	r3, [r4, r1]
 8003f1e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003f22:	f7fe bdc3 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003f26:	686a      	ldr	r2, [r5, #4]
 8003f28:	4641      	mov	r1, r8
 8003f2a:	4620      	mov	r0, r4
 8003f2c:	f001 fa9a 	bl	8005464 <d_print_comp>
 8003f30:	f7fe bdbc 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003f34:	4641      	mov	r1, r8
 8003f36:	68aa      	ldr	r2, [r5, #8]
 8003f38:	4620      	mov	r0, r4
 8003f3a:	f001 fa93 	bl	8005464 <d_print_comp>
 8003f3e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003f42:	29ff      	cmp	r1, #255	; 0xff
 8003f44:	f000 850a 	beq.w	800495c <d_print_comp_inner+0x204c>
 8003f48:	1c4a      	adds	r2, r1, #1
 8003f4a:	235d      	movs	r3, #93	; 0x5d
 8003f4c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003f50:	5463      	strb	r3, [r4, r1]
 8003f52:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003f56:	f7fe bda9 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003f5a:	686a      	ldr	r2, [r5, #4]
 8003f5c:	4641      	mov	r1, r8
 8003f5e:	4620      	mov	r0, r4
 8003f60:	f001 fa80 	bl	8005464 <d_print_comp>
 8003f64:	f7fe bda2 	b.w	8002aac <d_print_comp_inner+0x19c>
 8003f68:	08012878 	.word	0x08012878
 8003f6c:	08012a70 	.word	0x08012a70
 8003f70:	08012b03 	.word	0x08012b03
 8003f74:	08012ac3 	.word	0x08012ac3
 8003f78:	08012914 	.word	0x08012914
 8003f7c:	08012b10 	.word	0x08012b10
 8003f80:	08012864 	.word	0x08012864
 8003f84:	f8da 5004 	ldr.w	r5, [sl, #4]
 8003f88:	782b      	ldrb	r3, [r5, #0]
 8003f8a:	3b61      	subs	r3, #97	; 0x61
 8003f8c:	2b19      	cmp	r3, #25
 8003f8e:	d809      	bhi.n	8003fa4 <d_print_comp_inner+0x1694>
 8003f90:	29ff      	cmp	r1, #255	; 0xff
 8003f92:	f000 8795 	beq.w	8004ec0 <d_print_comp_inner+0x25b0>
 8003f96:	2320      	movs	r3, #32
 8003f98:	1c4a      	adds	r2, r1, #1
 8003f9a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003f9e:	5463      	strb	r3, [r4, r1]
 8003fa0:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003fa4:	19eb      	adds	r3, r5, r7
 8003fa6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8003faa:	2b20      	cmp	r3, #32
 8003fac:	bf08      	it	eq
 8003fae:	f107 37ff 	addeq.w	r7, r7, #4294967295	; 0xffffffff
 8003fb2:	2f00      	cmp	r7, #0
 8003fb4:	f43e ad7a 	beq.w	8002aac <d_print_comp_inner+0x19c>
 8003fb8:	f04f 0800 	mov.w	r8, #0
 8003fbc:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003fc0:	442f      	add	r7, r5
 8003fc2:	e009      	b.n	8003fd8 <d_print_comp_inner+0x16c8>
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	3101      	adds	r1, #1
 8003fc8:	42af      	cmp	r7, r5
 8003fca:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003fce:	54e6      	strb	r6, [r4, r3]
 8003fd0:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003fd4:	f43e ad6a 	beq.w	8002aac <d_print_comp_inner+0x19c>
 8003fd8:	29ff      	cmp	r1, #255	; 0xff
 8003fda:	f815 6b01 	ldrb.w	r6, [r5], #1
 8003fde:	d1f1      	bne.n	8003fc4 <d_print_comp_inner+0x16b4>
 8003fe0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003fe4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003fe8:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003fec:	4620      	mov	r0, r4
 8003fee:	4798      	blx	r3
 8003ff0:	2101      	movs	r1, #1
 8003ff2:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	440a      	add	r2, r1
 8003ffa:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003ffe:	e7e3      	b.n	8003fc8 <d_print_comp_inner+0x16b8>
 8004000:	f8d4 2144 	ldr.w	r2, [r4, #324]	; 0x144
 8004004:	b13a      	cbz	r2, 8004016 <d_print_comp_inner+0x1706>
 8004006:	f8d4 1110 	ldr.w	r1, [r4, #272]	; 0x110
 800400a:	ab14      	add	r3, sp, #80	; 0x50
 800400c:	f843 1d48 	str.w	r1, [r3, #-72]!
 8004010:	9203      	str	r2, [sp, #12]
 8004012:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8004016:	686b      	ldr	r3, [r5, #4]
 8004018:	781a      	ldrb	r2, [r3, #0]
 800401a:	2a04      	cmp	r2, #4
 800401c:	f000 830d 	beq.w	800463a <d_print_comp_inner+0x1d2a>
 8004020:	f8d4 5128 	ldr.w	r5, [r4, #296]	; 0x128
 8004024:	a804      	add	r0, sp, #16
 8004026:	461a      	mov	r2, r3
 8004028:	f8c4 0128 	str.w	r0, [r4, #296]	; 0x128
 800402c:	4641      	mov	r1, r8
 800402e:	4620      	mov	r0, r4
 8004030:	9304      	str	r3, [sp, #16]
 8004032:	9505      	str	r5, [sp, #20]
 8004034:	f7fe fc6c 	bl	8002910 <d_print_comp_inner>
 8004038:	9a05      	ldr	r2, [sp, #20]
 800403a:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
 800403e:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8004042:	2b00      	cmp	r3, #0
 8004044:	f43e ad32 	beq.w	8002aac <d_print_comp_inner+0x19c>
 8004048:	9b02      	ldr	r3, [sp, #8]
 800404a:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 800404e:	f7fe bd2d 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004052:	68aa      	ldr	r2, [r5, #8]
 8004054:	4641      	mov	r1, r8
 8004056:	4620      	mov	r0, r4
 8004058:	f001 fa04 	bl	8005464 <d_print_comp>
 800405c:	f7fe bd26 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004060:	686a      	ldr	r2, [r5, #4]
 8004062:	a804      	add	r0, sp, #16
 8004064:	3201      	adds	r2, #1
 8004066:	49d7      	ldr	r1, [pc, #860]	; (80043c4 <d_print_comp_inner+0x1ab4>)
 8004068:	f00a fd16 	bl	800ea98 <sprintf>
 800406c:	a804      	add	r0, sp, #16
 800406e:	f002 fbc5 	bl	80067fc <strlen>
 8004072:	b318      	cbz	r0, 80040bc <d_print_comp_inner+0x17ac>
 8004074:	ad04      	add	r5, sp, #16
 8004076:	f04f 0800 	mov.w	r8, #0
 800407a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800407e:	182f      	adds	r7, r5, r0
 8004080:	e008      	b.n	8004094 <d_print_comp_inner+0x1784>
 8004082:	460b      	mov	r3, r1
 8004084:	3101      	adds	r1, #1
 8004086:	42bd      	cmp	r5, r7
 8004088:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800408c:	54e6      	strb	r6, [r4, r3]
 800408e:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004092:	d015      	beq.n	80040c0 <d_print_comp_inner+0x17b0>
 8004094:	29ff      	cmp	r1, #255	; 0xff
 8004096:	f815 6b01 	ldrb.w	r6, [r5], #1
 800409a:	d1f2      	bne.n	8004082 <d_print_comp_inner+0x1772>
 800409c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80040a0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80040a4:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80040a8:	4620      	mov	r0, r4
 80040aa:	4798      	blx	r3
 80040ac:	2101      	movs	r1, #1
 80040ae:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80040b2:	2300      	movs	r3, #0
 80040b4:	440a      	add	r2, r1
 80040b6:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80040ba:	e7e4      	b.n	8004086 <d_print_comp_inner+0x1776>
 80040bc:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80040c0:	29ff      	cmp	r1, #255	; 0xff
 80040c2:	f000 8404 	beq.w	80048ce <d_print_comp_inner+0x1fbe>
 80040c6:	1c4a      	adds	r2, r1, #1
 80040c8:	237d      	movs	r3, #125	; 0x7d
 80040ca:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80040ce:	5463      	strb	r3, [r4, r1]
 80040d0:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80040d4:	f7fe bcea 	b.w	8002aac <d_print_comp_inner+0x19c>
 80040d8:	686a      	ldr	r2, [r5, #4]
 80040da:	4641      	mov	r1, r8
 80040dc:	4620      	mov	r0, r4
 80040de:	f001 f9c1 	bl	8005464 <d_print_comp>
 80040e2:	f7fe bce3 	b.w	8002aac <d_print_comp_inner+0x19c>
 80040e6:	686a      	ldr	r2, [r5, #4]
 80040e8:	4641      	mov	r1, r8
 80040ea:	4620      	mov	r0, r4
 80040ec:	f001 f9ba 	bl	8005464 <d_print_comp>
 80040f0:	f7fe bcdc 	b.w	8002aac <d_print_comp_inner+0x19c>
 80040f4:	686a      	ldr	r2, [r5, #4]
 80040f6:	4641      	mov	r1, r8
 80040f8:	4620      	mov	r0, r4
 80040fa:	f001 f9b3 	bl	8005464 <d_print_comp>
 80040fe:	f7fe bcd5 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004102:	4eb1      	ldr	r6, [pc, #708]	; (80043c8 <d_print_comp_inner+0x1ab8>)
 8004104:	4641      	mov	r1, r8
 8004106:	68aa      	ldr	r2, [r5, #8]
 8004108:	4620      	mov	r0, r4
 800410a:	f001 f9ab 	bl	8005464 <d_print_comp>
 800410e:	f04f 0900 	mov.w	r9, #0
 8004112:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004116:	f106 0a05 	add.w	sl, r6, #5
 800411a:	e008      	b.n	800412e <d_print_comp_inner+0x181e>
 800411c:	460b      	mov	r3, r1
 800411e:	3101      	adds	r1, #1
 8004120:	4556      	cmp	r6, sl
 8004122:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004126:	54e7      	strb	r7, [r4, r3]
 8004128:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 800412c:	d013      	beq.n	8004156 <d_print_comp_inner+0x1846>
 800412e:	29ff      	cmp	r1, #255	; 0xff
 8004130:	f816 7b01 	ldrb.w	r7, [r6], #1
 8004134:	d1f2      	bne.n	800411c <d_print_comp_inner+0x180c>
 8004136:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800413a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800413e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8004142:	4620      	mov	r0, r4
 8004144:	4798      	blx	r3
 8004146:	2101      	movs	r1, #1
 8004148:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 800414c:	2300      	movs	r3, #0
 800414e:	440a      	add	r2, r1
 8004150:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8004154:	e7e4      	b.n	8004120 <d_print_comp_inner+0x1810>
 8004156:	686a      	ldr	r2, [r5, #4]
 8004158:	4641      	mov	r1, r8
 800415a:	4620      	mov	r0, r4
 800415c:	f001 f982 	bl	8005464 <d_print_comp>
 8004160:	f7fe bca4 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004164:	686a      	ldr	r2, [r5, #4]
 8004166:	4641      	mov	r1, r8
 8004168:	4620      	mov	r0, r4
 800416a:	f001 f97b 	bl	8005464 <d_print_comp>
 800416e:	f7fe bc9d 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004172:	686a      	ldr	r2, [r5, #4]
 8004174:	4641      	mov	r1, r8
 8004176:	4620      	mov	r0, r4
 8004178:	f001 f974 	bl	8005464 <d_print_comp>
 800417c:	f7fe bc96 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004180:	686a      	ldr	r2, [r5, #4]
 8004182:	4641      	mov	r1, r8
 8004184:	4620      	mov	r0, r4
 8004186:	f001 f96d 	bl	8005464 <d_print_comp>
 800418a:	f7fe bc8f 	b.w	8002aac <d_print_comp_inner+0x19c>
 800418e:	4641      	mov	r1, r8
 8004190:	686a      	ldr	r2, [r5, #4]
 8004192:	4620      	mov	r0, r4
 8004194:	f001 f966 	bl	8005464 <d_print_comp>
 8004198:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800419c:	29ff      	cmp	r1, #255	; 0xff
 800419e:	f000 842a 	beq.w	80049f6 <d_print_comp_inner+0x20e6>
 80041a2:	1c4a      	adds	r2, r1, #1
 80041a4:	2329      	movs	r3, #41	; 0x29
 80041a6:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80041aa:	5463      	strb	r3, [r4, r1]
 80041ac:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80041b0:	f7fe bc7c 	b.w	8002aac <d_print_comp_inner+0x19c>
 80041b4:	686a      	ldr	r2, [r5, #4]
 80041b6:	4641      	mov	r1, r8
 80041b8:	4620      	mov	r0, r4
 80041ba:	f001 f953 	bl	8005464 <d_print_comp>
 80041be:	f7fe bc75 	b.w	8002aac <d_print_comp_inner+0x19c>
 80041c2:	2f04      	cmp	r7, #4
 80041c4:	f106 0e10 	add.w	lr, r6, #16
 80041c8:	f1a6 0410 	sub.w	r4, r6, #16
 80041cc:	f000 8724 	beq.w	8005018 <d_print_comp_inner+0x2708>
 80041d0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80041d4:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80041d8:	2300      	movs	r3, #0
 80041da:	f8ca 6114 	str.w	r6, [sl, #276]	; 0x114
 80041de:	f84e 4c10 	str.w	r4, [lr, #-16]
 80041e2:	f84e 5c1c 	str.w	r5, [lr, #-28]
 80041e6:	f84e 3c18 	str.w	r3, [lr, #-24]
 80041ea:	f84e cc14 	str.w	ip, [lr, #-20]
 80041ee:	4676      	mov	r6, lr
 80041f0:	686d      	ldr	r5, [r5, #4]
 80041f2:	3701      	adds	r7, #1
 80041f4:	f7fe bf7d 	b.w	80030f2 <d_print_comp_inner+0x7e2>
 80041f8:	68aa      	ldr	r2, [r5, #8]
 80041fa:	4641      	mov	r1, r8
 80041fc:	4620      	mov	r0, r4
 80041fe:	f8d4 5124 	ldr.w	r5, [r4, #292]	; 0x124
 8004202:	f001 f92f 	bl	8005464 <d_print_comp>
 8004206:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800420a:	429d      	cmp	r5, r3
 800420c:	f47e ac4e 	bne.w	8002aac <d_print_comp_inner+0x19c>
 8004210:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8004214:	42b3      	cmp	r3, r6
 8004216:	f47e ac49 	bne.w	8002aac <d_print_comp_inner+0x19c>
 800421a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800421e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8004222:	f7fe bc43 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004226:	462a      	mov	r2, r5
 8004228:	4641      	mov	r1, r8
 800422a:	4620      	mov	r0, r4
 800422c:	f001 f92a 	bl	8005484 <d_print_mod>
 8004230:	f7fe bc6c 	b.w	8002b0c <d_print_comp_inner+0x1fc>
 8004234:	686b      	ldr	r3, [r5, #4]
 8004236:	9300      	str	r3, [sp, #0]
 8004238:	f1b9 0f00 	cmp.w	r9, #0
 800423c:	f47f abae 	bne.w	800399c <d_print_comp_inner+0x108c>
 8004240:	f7fe bc34 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004244:	464a      	mov	r2, r9
 8004246:	a804      	add	r0, sp, #16
 8004248:	495e      	ldr	r1, [pc, #376]	; (80043c4 <d_print_comp_inner+0x1ab4>)
 800424a:	f00a fc25 	bl	800ea98 <sprintf>
 800424e:	a804      	add	r0, sp, #16
 8004250:	f002 fad4 	bl	80067fc <strlen>
 8004254:	b318      	cbz	r0, 800429e <d_print_comp_inner+0x198e>
 8004256:	ad04      	add	r5, sp, #16
 8004258:	f04f 0800 	mov.w	r8, #0
 800425c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004260:	182f      	adds	r7, r5, r0
 8004262:	e008      	b.n	8004276 <d_print_comp_inner+0x1966>
 8004264:	460b      	mov	r3, r1
 8004266:	3101      	adds	r1, #1
 8004268:	42af      	cmp	r7, r5
 800426a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800426e:	54e6      	strb	r6, [r4, r3]
 8004270:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004274:	d015      	beq.n	80042a2 <d_print_comp_inner+0x1992>
 8004276:	29ff      	cmp	r1, #255	; 0xff
 8004278:	f815 6b01 	ldrb.w	r6, [r5], #1
 800427c:	d1f2      	bne.n	8004264 <d_print_comp_inner+0x1954>
 800427e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004282:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004286:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800428a:	4620      	mov	r0, r4
 800428c:	4798      	blx	r3
 800428e:	2101      	movs	r1, #1
 8004290:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8004294:	2300      	movs	r3, #0
 8004296:	440a      	add	r2, r1
 8004298:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800429c:	e7e4      	b.n	8004268 <d_print_comp_inner+0x1958>
 800429e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80042a2:	29ff      	cmp	r1, #255	; 0xff
 80042a4:	f000 84df 	beq.w	8004c66 <d_print_comp_inner+0x2356>
 80042a8:	1c4a      	adds	r2, r1, #1
 80042aa:	237d      	movs	r3, #125	; 0x7d
 80042ac:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80042b0:	5463      	strb	r3, [r4, r1]
 80042b2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80042b6:	f7fe bbf9 	b.w	8002aac <d_print_comp_inner+0x19c>
 80042ba:	2700      	movs	r7, #0
 80042bc:	f7ff ba1e 	b.w	80036fc <d_print_comp_inner+0xdec>
 80042c0:	68df      	ldr	r7, [r3, #12]
 80042c2:	689d      	ldr	r5, [r3, #8]
 80042c4:	2f00      	cmp	r7, #0
 80042c6:	f43e abf1 	beq.w	8002aac <d_print_comp_inner+0x19c>
 80042ca:	f04f 0800 	mov.w	r8, #0
 80042ce:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80042d2:	442f      	add	r7, r5
 80042d4:	e009      	b.n	80042ea <d_print_comp_inner+0x19da>
 80042d6:	460b      	mov	r3, r1
 80042d8:	3101      	adds	r1, #1
 80042da:	42bd      	cmp	r5, r7
 80042dc:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80042e0:	54e6      	strb	r6, [r4, r3]
 80042e2:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80042e6:	f43e abe1 	beq.w	8002aac <d_print_comp_inner+0x19c>
 80042ea:	29ff      	cmp	r1, #255	; 0xff
 80042ec:	f815 6b01 	ldrb.w	r6, [r5], #1
 80042f0:	d1f1      	bne.n	80042d6 <d_print_comp_inner+0x19c6>
 80042f2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80042f6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80042fa:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80042fe:	4620      	mov	r0, r4
 8004300:	4798      	blx	r3
 8004302:	2101      	movs	r1, #1
 8004304:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8004308:	2300      	movs	r3, #0
 800430a:	440a      	add	r2, r1
 800430c:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8004310:	e7e3      	b.n	80042da <d_print_comp_inner+0x19ca>
 8004312:	686e      	ldr	r6, [r5, #4]
 8004314:	68af      	ldr	r7, [r5, #8]
 8004316:	4437      	add	r7, r6
 8004318:	42be      	cmp	r6, r7
 800431a:	f4be abc7 	bcs.w	8002aac <d_print_comp_inner+0x19c>
 800431e:	f04f 0800 	mov.w	r8, #0
 8004322:	e00d      	b.n	8004340 <d_print_comp_inner+0x1a30>
 8004324:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004328:	29ff      	cmp	r1, #255	; 0xff
 800432a:	d036      	beq.n	800439a <d_print_comp_inner+0x1a8a>
 800432c:	1c4b      	adds	r3, r1, #1
 800432e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8004332:	5465      	strb	r5, [r4, r1]
 8004334:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8004338:	3601      	adds	r6, #1
 800433a:	42b7      	cmp	r7, r6
 800433c:	f67e abb6 	bls.w	8002aac <d_print_comp_inner+0x19c>
 8004340:	1bbb      	subs	r3, r7, r6
 8004342:	2b03      	cmp	r3, #3
 8004344:	7835      	ldrb	r5, [r6, #0]
 8004346:	dded      	ble.n	8004324 <d_print_comp_inner+0x1a14>
 8004348:	2d5f      	cmp	r5, #95	; 0x5f
 800434a:	d1eb      	bne.n	8004324 <d_print_comp_inner+0x1a14>
 800434c:	7873      	ldrb	r3, [r6, #1]
 800434e:	2b5f      	cmp	r3, #95	; 0x5f
 8004350:	d1e8      	bne.n	8004324 <d_print_comp_inner+0x1a14>
 8004352:	78b3      	ldrb	r3, [r6, #2]
 8004354:	2b55      	cmp	r3, #85	; 0x55
 8004356:	d1e5      	bne.n	8004324 <d_print_comp_inner+0x1a14>
 8004358:	1cf3      	adds	r3, r6, #3
 800435a:	429f      	cmp	r7, r3
 800435c:	d9e2      	bls.n	8004324 <d_print_comp_inner+0x1a14>
 800435e:	2000      	movs	r0, #0
 8004360:	e006      	b.n	8004370 <d_print_comp_inner+0x1a60>
 8004362:	f1a5 0237 	sub.w	r2, r5, #55	; 0x37
 8004366:	429f      	cmp	r7, r3
 8004368:	eb02 1000 	add.w	r0, r2, r0, lsl #4
 800436c:	f000 85c9 	beq.w	8004f02 <d_print_comp_inner+0x25f2>
 8004370:	4699      	mov	r9, r3
 8004372:	f813 5b01 	ldrb.w	r5, [r3], #1
 8004376:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
 800437a:	b2d1      	uxtb	r1, r2
 800437c:	2909      	cmp	r1, #9
 800437e:	f1a5 0e41 	sub.w	lr, r5, #65	; 0x41
 8004382:	d9f0      	bls.n	8004366 <d_print_comp_inner+0x1a56>
 8004384:	f1be 0f05 	cmp.w	lr, #5
 8004388:	f1a5 0261 	sub.w	r2, r5, #97	; 0x61
 800438c:	d9e9      	bls.n	8004362 <d_print_comp_inner+0x1a52>
 800438e:	2a05      	cmp	r2, #5
 8004390:	f200 8745 	bhi.w	800521e <d_print_comp_inner+0x290e>
 8004394:	f1a5 0257 	sub.w	r2, r5, #87	; 0x57
 8004398:	e7e5      	b.n	8004366 <d_print_comp_inner+0x1a56>
 800439a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800439e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80043a2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80043a6:	4620      	mov	r0, r4
 80043a8:	4798      	blx	r3
 80043aa:	2301      	movs	r3, #1
 80043ac:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80043b0:	2100      	movs	r1, #0
 80043b2:	441a      	add	r2, r3
 80043b4:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80043b8:	e7b9      	b.n	800432e <d_print_comp_inner+0x1a1e>
 80043ba:	4d04      	ldr	r5, [pc, #16]	; (80043cc <d_print_comp_inner+0x1abc>)
 80043bc:	4698      	mov	r8, r3
 80043be:	1daf      	adds	r7, r5, #6
 80043c0:	e010      	b.n	80043e4 <d_print_comp_inner+0x1ad4>
 80043c2:	bf00      	nop
 80043c4:	08012864 	.word	0x08012864
 80043c8:	080129d8 	.word	0x080129d8
 80043cc:	08012a38 	.word	0x08012a38
 80043d0:	460b      	mov	r3, r1
 80043d2:	3101      	adds	r1, #1
 80043d4:	42bd      	cmp	r5, r7
 80043d6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80043da:	54e6      	strb	r6, [r4, r3]
 80043dc:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80043e0:	f43e ab64 	beq.w	8002aac <d_print_comp_inner+0x19c>
 80043e4:	29ff      	cmp	r1, #255	; 0xff
 80043e6:	f815 6b01 	ldrb.w	r6, [r5], #1
 80043ea:	d1f1      	bne.n	80043d0 <d_print_comp_inner+0x1ac0>
 80043ec:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80043f0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80043f4:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80043f8:	4620      	mov	r0, r4
 80043fa:	4798      	blx	r3
 80043fc:	2101      	movs	r1, #1
 80043fe:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8004402:	2300      	movs	r3, #0
 8004404:	440a      	add	r2, r1
 8004406:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800440a:	e7e3      	b.n	80043d4 <d_print_comp_inner+0x1ac4>
 800440c:	782b      	ldrb	r3, [r5, #0]
 800440e:	2b2f      	cmp	r3, #47	; 0x2f
 8004410:	f47e ab66 	bne.w	8002ae0 <d_print_comp_inner+0x1d0>
 8004414:	4601      	mov	r1, r0
 8004416:	460d      	mov	r5, r1
 8004418:	f8d4 c114 	ldr.w	ip, [r4, #276]	; 0x114
 800441c:	f7fe bb62 	b.w	8002ae4 <d_print_comp_inner+0x1d4>
 8004420:	4dd7      	ldr	r5, [pc, #860]	; (8004780 <d_print_comp_inner+0x1e70>)
 8004422:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004426:	1d2f      	adds	r7, r5, #4
 8004428:	e009      	b.n	800443e <d_print_comp_inner+0x1b2e>
 800442a:	460b      	mov	r3, r1
 800442c:	3101      	adds	r1, #1
 800442e:	42af      	cmp	r7, r5
 8004430:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004434:	54e6      	strb	r6, [r4, r3]
 8004436:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800443a:	f43e ab37 	beq.w	8002aac <d_print_comp_inner+0x19c>
 800443e:	29ff      	cmp	r1, #255	; 0xff
 8004440:	f815 6b01 	ldrb.w	r6, [r5], #1
 8004444:	d1f1      	bne.n	800442a <d_print_comp_inner+0x1b1a>
 8004446:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800444a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800444e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8004452:	4620      	mov	r0, r4
 8004454:	4798      	blx	r3
 8004456:	2101      	movs	r1, #1
 8004458:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 800445c:	2300      	movs	r3, #0
 800445e:	440a      	add	r2, r1
 8004460:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8004464:	e7e3      	b.n	800442e <d_print_comp_inner+0x1b1e>
 8004466:	4ec7      	ldr	r6, [pc, #796]	; (8004784 <d_print_comp_inner+0x1e74>)
 8004468:	f04f 0800 	mov.w	r8, #0
 800446c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004470:	f106 0905 	add.w	r9, r6, #5
 8004474:	e008      	b.n	8004488 <d_print_comp_inner+0x1b78>
 8004476:	460b      	mov	r3, r1
 8004478:	3101      	adds	r1, #1
 800447a:	45b1      	cmp	r9, r6
 800447c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004480:	54e7      	strb	r7, [r4, r3]
 8004482:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004486:	d013      	beq.n	80044b0 <d_print_comp_inner+0x1ba0>
 8004488:	29ff      	cmp	r1, #255	; 0xff
 800448a:	f816 7b01 	ldrb.w	r7, [r6], #1
 800448e:	d1f2      	bne.n	8004476 <d_print_comp_inner+0x1b66>
 8004490:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004494:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004498:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800449c:	4620      	mov	r0, r4
 800449e:	4798      	blx	r3
 80044a0:	2101      	movs	r1, #1
 80044a2:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80044a6:	2300      	movs	r3, #0
 80044a8:	440a      	add	r2, r1
 80044aa:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80044ae:	e7e4      	b.n	800447a <d_print_comp_inner+0x1b6a>
 80044b0:	686a      	ldr	r2, [r5, #4]
 80044b2:	a804      	add	r0, sp, #16
 80044b4:	3201      	adds	r2, #1
 80044b6:	49b4      	ldr	r1, [pc, #720]	; (8004788 <d_print_comp_inner+0x1e78>)
 80044b8:	f00a faee 	bl	800ea98 <sprintf>
 80044bc:	a804      	add	r0, sp, #16
 80044be:	f002 f99d 	bl	80067fc <strlen>
 80044c2:	2800      	cmp	r0, #0
 80044c4:	f43e aaf2 	beq.w	8002aac <d_print_comp_inner+0x19c>
 80044c8:	ad04      	add	r5, sp, #16
 80044ca:	f04f 0800 	mov.w	r8, #0
 80044ce:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80044d2:	182f      	adds	r7, r5, r0
 80044d4:	e009      	b.n	80044ea <d_print_comp_inner+0x1bda>
 80044d6:	460b      	mov	r3, r1
 80044d8:	3101      	adds	r1, #1
 80044da:	42af      	cmp	r7, r5
 80044dc:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80044e0:	54e6      	strb	r6, [r4, r3]
 80044e2:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80044e6:	f43e aae1 	beq.w	8002aac <d_print_comp_inner+0x19c>
 80044ea:	29ff      	cmp	r1, #255	; 0xff
 80044ec:	f815 6b01 	ldrb.w	r6, [r5], #1
 80044f0:	d1f1      	bne.n	80044d6 <d_print_comp_inner+0x1bc6>
 80044f2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80044f6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80044fa:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80044fe:	4620      	mov	r0, r4
 8004500:	4798      	blx	r3
 8004502:	2101      	movs	r1, #1
 8004504:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8004508:	2300      	movs	r3, #0
 800450a:	440a      	add	r2, r1
 800450c:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8004510:	e7e3      	b.n	80044da <d_print_comp_inner+0x1bca>
 8004512:	f021 0860 	bic.w	r8, r1, #96	; 0x60
 8004516:	f105 0208 	add.w	r2, r5, #8
 800451a:	4641      	mov	r1, r8
 800451c:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 8004520:	f001 fc9c 	bl	8005e5c <d_print_function_type.isra.11>
 8004524:	686a      	ldr	r2, [r5, #4]
 8004526:	2a00      	cmp	r2, #0
 8004528:	f43e aac0 	beq.w	8002aac <d_print_comp_inner+0x19c>
 800452c:	4641      	mov	r1, r8
 800452e:	4620      	mov	r0, r4
 8004530:	f000 ff98 	bl	8005464 <d_print_comp>
 8004534:	f7fe baba 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004538:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800453c:	f7ff b9a3 	b.w	8003886 <d_print_comp_inner+0xf76>
 8004540:	4e92      	ldr	r6, [pc, #584]	; (800478c <d_print_comp_inner+0x1e7c>)
 8004542:	f04f 0900 	mov.w	r9, #0
 8004546:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800454a:	f106 0a05 	add.w	sl, r6, #5
 800454e:	e009      	b.n	8004564 <d_print_comp_inner+0x1c54>
 8004550:	460b      	mov	r3, r1
 8004552:	3101      	adds	r1, #1
 8004554:	45b2      	cmp	sl, r6
 8004556:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800455a:	54e7      	strb	r7, [r4, r3]
 800455c:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004560:	f43f a97b 	beq.w	800385a <d_print_comp_inner+0xf4a>
 8004564:	29ff      	cmp	r1, #255	; 0xff
 8004566:	f816 7b01 	ldrb.w	r7, [r6], #1
 800456a:	d1f1      	bne.n	8004550 <d_print_comp_inner+0x1c40>
 800456c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004570:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004574:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8004578:	4620      	mov	r0, r4
 800457a:	4798      	blx	r3
 800457c:	2101      	movs	r1, #1
 800457e:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8004582:	2300      	movs	r3, #0
 8004584:	440a      	add	r2, r1
 8004586:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800458a:	e7e3      	b.n	8004554 <d_print_comp_inner+0x1c44>
 800458c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004590:	497f      	ldr	r1, [pc, #508]	; (8004790 <d_print_comp_inner+0x1e80>)
 8004592:	681f      	ldr	r7, [r3, #0]
 8004594:	4638      	mov	r0, r7
 8004596:	f002 f927 	bl	80067e8 <strcmp>
 800459a:	f896 a000 	ldrb.w	sl, [r6]
 800459e:	b918      	cbnz	r0, 80045a8 <d_print_comp_inner+0x1c98>
 80045a0:	f1ba 0f03 	cmp.w	sl, #3
 80045a4:	f000 851e 	beq.w	8004fe4 <d_print_comp_inner+0x26d4>
 80045a8:	f1ba 0f38 	cmp.w	sl, #56	; 0x38
 80045ac:	f000 8600 	beq.w	80051b0 <d_print_comp_inner+0x28a0>
 80045b0:	4978      	ldr	r1, [pc, #480]	; (8004794 <d_print_comp_inner+0x1e84>)
 80045b2:	4638      	mov	r0, r7
 80045b4:	f002 f918 	bl	80067e8 <strcmp>
 80045b8:	4605      	mov	r5, r0
 80045ba:	2800      	cmp	r0, #0
 80045bc:	f000 8136 	beq.w	800482c <d_print_comp_inner+0x1f1c>
 80045c0:	4975      	ldr	r1, [pc, #468]	; (8004798 <d_print_comp_inner+0x1e88>)
 80045c2:	4638      	mov	r0, r7
 80045c4:	f002 f910 	bl	80067e8 <strcmp>
 80045c8:	2800      	cmp	r0, #0
 80045ca:	f000 82b9 	beq.w	8004b40 <d_print_comp_inner+0x2230>
 80045ce:	464a      	mov	r2, r9
 80045d0:	4641      	mov	r1, r8
 80045d2:	4620      	mov	r0, r4
 80045d4:	f001 fd36 	bl	8006044 <d_print_expr_op>
 80045d8:	2f00      	cmp	r7, #0
 80045da:	f43f a837 	beq.w	800364c <d_print_comp_inner+0xd3c>
 80045de:	496f      	ldr	r1, [pc, #444]	; (800479c <d_print_comp_inner+0x1e8c>)
 80045e0:	4638      	mov	r0, r7
 80045e2:	f002 f901 	bl	80067e8 <strcmp>
 80045e6:	2800      	cmp	r0, #0
 80045e8:	f000 8387 	beq.w	8004cfa <d_print_comp_inner+0x23ea>
 80045ec:	4638      	mov	r0, r7
 80045ee:	496c      	ldr	r1, [pc, #432]	; (80047a0 <d_print_comp_inner+0x1e90>)
 80045f0:	f002 f8fa 	bl	80067e8 <strcmp>
 80045f4:	4605      	mov	r5, r0
 80045f6:	2800      	cmp	r0, #0
 80045f8:	f47f a828 	bne.w	800364c <d_print_comp_inner+0xd3c>
 80045fc:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8004600:	2bff      	cmp	r3, #255	; 0xff
 8004602:	f000 84de 	beq.w	8004fc2 <d_print_comp_inner+0x26b2>
 8004606:	2528      	movs	r5, #40	; 0x28
 8004608:	1c58      	adds	r0, r3, #1
 800460a:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
 800460e:	4641      	mov	r1, r8
 8004610:	54e5      	strb	r5, [r4, r3]
 8004612:	4632      	mov	r2, r6
 8004614:	4620      	mov	r0, r4
 8004616:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 800461a:	f000 ff23 	bl	8005464 <d_print_comp>
 800461e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004622:	29ff      	cmp	r1, #255	; 0xff
 8004624:	f000 8470 	beq.w	8004f08 <d_print_comp_inner+0x25f8>
 8004628:	2329      	movs	r3, #41	; 0x29
 800462a:	1c4a      	adds	r2, r1, #1
 800462c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004630:	5463      	strb	r3, [r4, r1]
 8004632:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004636:	f7fe ba39 	b.w	8002aac <d_print_comp_inner+0x19c>
 800463a:	6858      	ldr	r0, [r3, #4]
 800463c:	f10d 0910 	add.w	r9, sp, #16
 8004640:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004644:	4602      	mov	r2, r0
 8004646:	9004      	str	r0, [sp, #16]
 8004648:	f8c4 9128 	str.w	r9, [r4, #296]	; 0x128
 800464c:	4641      	mov	r1, r8
 800464e:	4620      	mov	r0, r4
 8004650:	9305      	str	r3, [sp, #20]
 8004652:	f7fe f95d 	bl	8002910 <d_print_comp_inner>
 8004656:	9a05      	ldr	r2, [sp, #20]
 8004658:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
 800465c:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8004660:	b113      	cbz	r3, 8004668 <d_print_comp_inner+0x1d58>
 8004662:	9b02      	ldr	r3, [sp, #8]
 8004664:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8004668:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 800466c:	2b3c      	cmp	r3, #60	; 0x3c
 800466e:	f000 83db 	beq.w	8004e28 <d_print_comp_inner+0x2518>
 8004672:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004676:	29ff      	cmp	r1, #255	; 0xff
 8004678:	f000 8469 	beq.w	8004f4e <d_print_comp_inner+0x263e>
 800467c:	233c      	movs	r3, #60	; 0x3c
 800467e:	1c4a      	adds	r2, r1, #1
 8004680:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004684:	5463      	strb	r3, [r4, r1]
 8004686:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800468a:	686b      	ldr	r3, [r5, #4]
 800468c:	f8d4 5128 	ldr.w	r5, [r4, #296]	; 0x128
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	4641      	mov	r1, r8
 8004694:	461a      	mov	r2, r3
 8004696:	f8c4 9128 	str.w	r9, [r4, #296]	; 0x128
 800469a:	4620      	mov	r0, r4
 800469c:	9304      	str	r3, [sp, #16]
 800469e:	9505      	str	r5, [sp, #20]
 80046a0:	f7fe f936 	bl	8002910 <d_print_comp_inner>
 80046a4:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 80046a8:	9a05      	ldr	r2, [sp, #20]
 80046aa:	2b3e      	cmp	r3, #62	; 0x3e
 80046ac:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 80046b0:	f000 83ad 	beq.w	8004e0e <d_print_comp_inner+0x24fe>
 80046b4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80046b8:	29ff      	cmp	r1, #255	; 0xff
 80046ba:	f000 849c 	beq.w	8004ff6 <d_print_comp_inner+0x26e6>
 80046be:	233e      	movs	r3, #62	; 0x3e
 80046c0:	1c4a      	adds	r2, r1, #1
 80046c2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80046c6:	5463      	strb	r3, [r4, r1]
 80046c8:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80046cc:	f7fe b9ee 	b.w	8002aac <d_print_comp_inner+0x19c>
 80046d0:	6852      	ldr	r2, [r2, #4]
 80046d2:	7c16      	ldrb	r6, [r2, #16]
 80046d4:	2e00      	cmp	r6, #0
 80046d6:	f43f a9e7 	beq.w	8003aa8 <d_print_comp_inner+0x1198>
 80046da:	2e06      	cmp	r6, #6
 80046dc:	f240 8339 	bls.w	8004d52 <d_print_comp_inner+0x2442>
 80046e0:	2e07      	cmp	r6, #7
 80046e2:	f47f a9e1 	bne.w	8003aa8 <d_print_comp_inner+0x1198>
 80046e6:	68aa      	ldr	r2, [r5, #8]
 80046e8:	7811      	ldrb	r1, [r2, #0]
 80046ea:	2900      	cmp	r1, #0
 80046ec:	f47f a9dc 	bne.w	8003aa8 <d_print_comp_inner+0x1198>
 80046f0:	6891      	ldr	r1, [r2, #8]
 80046f2:	2901      	cmp	r1, #1
 80046f4:	f47f a9d8 	bne.w	8003aa8 <d_print_comp_inner+0x1198>
 80046f8:	2b3c      	cmp	r3, #60	; 0x3c
 80046fa:	f47f a9d5 	bne.w	8003aa8 <d_print_comp_inner+0x1198>
 80046fe:	6853      	ldr	r3, [r2, #4]
 8004700:	781b      	ldrb	r3, [r3, #0]
 8004702:	2b30      	cmp	r3, #48	; 0x30
 8004704:	f000 8628 	beq.w	8005358 <d_print_comp_inner+0x2a48>
 8004708:	2b31      	cmp	r3, #49	; 0x31
 800470a:	f47f a9cd 	bne.w	8003aa8 <d_print_comp_inner+0x1198>
 800470e:	2204      	movs	r2, #4
 8004710:	4924      	ldr	r1, [pc, #144]	; (80047a4 <d_print_comp_inner+0x1e94>)
 8004712:	f7fb fe3b 	bl	800038c <d_append_buffer>
 8004716:	f7fe b9c9 	b.w	8002aac <d_print_comp_inner+0x19c>
 800471a:	4e23      	ldr	r6, [pc, #140]	; (80047a8 <d_print_comp_inner+0x1e98>)
 800471c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004720:	f106 0a02 	add.w	sl, r6, #2
 8004724:	e009      	b.n	800473a <d_print_comp_inner+0x1e2a>
 8004726:	460b      	mov	r3, r1
 8004728:	3101      	adds	r1, #1
 800472a:	45b2      	cmp	sl, r6
 800472c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004730:	54e7      	strb	r7, [r4, r3]
 8004732:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004736:	f43e ad4d 	beq.w	80031d4 <d_print_comp_inner+0x8c4>
 800473a:	29ff      	cmp	r1, #255	; 0xff
 800473c:	f816 7b01 	ldrb.w	r7, [r6], #1
 8004740:	d1f1      	bne.n	8004726 <d_print_comp_inner+0x1e16>
 8004742:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004746:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800474a:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800474e:	4620      	mov	r0, r4
 8004750:	4798      	blx	r3
 8004752:	2101      	movs	r1, #1
 8004754:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8004758:	2300      	movs	r3, #0
 800475a:	440a      	add	r2, r1
 800475c:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8004760:	e7e3      	b.n	800472a <d_print_comp_inner+0x1e1a>
 8004762:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004766:	29ff      	cmp	r1, #255	; 0xff
 8004768:	f000 84e6 	beq.w	8005138 <d_print_comp_inner+0x2828>
 800476c:	2220      	movs	r2, #32
 800476e:	1c4b      	adds	r3, r1, #1
 8004770:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8004774:	5462      	strb	r2, [r4, r1]
 8004776:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800477a:	f7fe bdb6 	b.w	80032ea <d_print_comp_inner+0x9da>
 800477e:	bf00      	nop
 8004780:	08012ab4 	.word	0x08012ab4
 8004784:	080128d8 	.word	0x080128d8
 8004788:	08012864 	.word	0x08012864
 800478c:	08012a28 	.word	0x08012a28
 8004790:	08012a5c 	.word	0x08012a5c
 8004794:	08012b30 	.word	0x08012b30
 8004798:	08012868 	.word	0x08012868
 800479c:	08012a60 	.word	0x08012a60
 80047a0:	08012d70 	.word	0x08012d70
 80047a4:	08012a8c 	.word	0x08012a8c
 80047a8:	080128b4 	.word	0x080128b4
 80047ac:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80047b0:	29ff      	cmp	r1, #255	; 0xff
 80047b2:	f000 8467 	beq.w	8005084 <d_print_comp_inner+0x2774>
 80047b6:	2220      	movs	r2, #32
 80047b8:	1c4b      	adds	r3, r1, #1
 80047ba:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80047be:	5462      	strb	r2, [r4, r1]
 80047c0:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80047c4:	f7fe bd7b 	b.w	80032be <d_print_comp_inner+0x9ae>
 80047c8:	2700      	movs	r7, #0
 80047ca:	55a7      	strb	r7, [r4, r6]
 80047cc:	4631      	mov	r1, r6
 80047ce:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80047d2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80047d6:	4620      	mov	r0, r4
 80047d8:	4798      	blx	r3
 80047da:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80047de:	463e      	mov	r6, r7
 80047e0:	3301      	adds	r3, #1
 80047e2:	f8c4 7100 	str.w	r7, [r4, #256]	; 0x100
 80047e6:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80047ea:	f7fe be2d 	b.w	8003448 <d_print_comp_inner+0xb38>
 80047ee:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80047f2:	29ff      	cmp	r1, #255	; 0xff
 80047f4:	f000 8467 	beq.w	80050c6 <d_print_comp_inner+0x27b6>
 80047f8:	235b      	movs	r3, #91	; 0x5b
 80047fa:	1c4a      	adds	r2, r1, #1
 80047fc:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004800:	5463      	strb	r3, [r4, r1]
 8004802:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004806:	4641      	mov	r1, r8
 8004808:	68aa      	ldr	r2, [r5, #8]
 800480a:	4620      	mov	r0, r4
 800480c:	f000 fe2a 	bl	8005464 <d_print_comp>
 8004810:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004814:	29ff      	cmp	r1, #255	; 0xff
 8004816:	f000 8314 	beq.w	8004e42 <d_print_comp_inner+0x2532>
 800481a:	235d      	movs	r3, #93	; 0x5d
 800481c:	1c4a      	adds	r2, r1, #1
 800481e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004822:	5463      	strb	r3, [r4, r1]
 8004824:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004828:	f7fe b940 	b.w	8002aac <d_print_comp_inner+0x19c>
 800482c:	4631      	mov	r1, r6
 800482e:	4620      	mov	r0, r4
 8004830:	f7fb ffd8 	bl	80007e4 <d_find_pack>
 8004834:	b928      	cbnz	r0, 8004842 <d_print_comp_inner+0x1f32>
 8004836:	e007      	b.n	8004848 <d_print_comp_inner+0x1f38>
 8004838:	6843      	ldr	r3, [r0, #4]
 800483a:	b12b      	cbz	r3, 8004848 <d_print_comp_inner+0x1f38>
 800483c:	6880      	ldr	r0, [r0, #8]
 800483e:	3501      	adds	r5, #1
 8004840:	b110      	cbz	r0, 8004848 <d_print_comp_inner+0x1f38>
 8004842:	7803      	ldrb	r3, [r0, #0]
 8004844:	2b2f      	cmp	r3, #47	; 0x2f
 8004846:	d0f7      	beq.n	8004838 <d_print_comp_inner+0x1f28>
 8004848:	462a      	mov	r2, r5
 800484a:	a804      	add	r0, sp, #16
 800484c:	49d5      	ldr	r1, [pc, #852]	; (8004ba4 <d_print_comp_inner+0x2294>)
 800484e:	f00a f923 	bl	800ea98 <sprintf>
 8004852:	a804      	add	r0, sp, #16
 8004854:	f001 ffd2 	bl	80067fc <strlen>
 8004858:	2800      	cmp	r0, #0
 800485a:	f43e a927 	beq.w	8002aac <d_print_comp_inner+0x19c>
 800485e:	ad04      	add	r5, sp, #16
 8004860:	f04f 0800 	mov.w	r8, #0
 8004864:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004868:	182f      	adds	r7, r5, r0
 800486a:	e009      	b.n	8004880 <d_print_comp_inner+0x1f70>
 800486c:	460b      	mov	r3, r1
 800486e:	3101      	adds	r1, #1
 8004870:	42bd      	cmp	r5, r7
 8004872:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004876:	54e6      	strb	r6, [r4, r3]
 8004878:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800487c:	f43e a916 	beq.w	8002aac <d_print_comp_inner+0x19c>
 8004880:	29ff      	cmp	r1, #255	; 0xff
 8004882:	f815 6b01 	ldrb.w	r6, [r5], #1
 8004886:	d1f1      	bne.n	800486c <d_print_comp_inner+0x1f5c>
 8004888:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800488c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004890:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004894:	4620      	mov	r0, r4
 8004896:	4798      	blx	r3
 8004898:	2101      	movs	r1, #1
 800489a:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 800489e:	2300      	movs	r3, #0
 80048a0:	440a      	add	r2, r1
 80048a2:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80048a6:	e7e3      	b.n	8004870 <d_print_comp_inner+0x1f60>
 80048a8:	686a      	ldr	r2, [r5, #4]
 80048aa:	4641      	mov	r1, r8
 80048ac:	4620      	mov	r0, r4
 80048ae:	f000 fdd9 	bl	8005464 <d_print_comp>
 80048b2:	f7fe b8fb 	b.w	8002aac <d_print_comp_inner+0x19c>
 80048b6:	29ff      	cmp	r1, #255	; 0xff
 80048b8:	f000 83d4 	beq.w	8005064 <d_print_comp_inner+0x2754>
 80048bc:	232d      	movs	r3, #45	; 0x2d
 80048be:	1c4a      	adds	r2, r1, #1
 80048c0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80048c4:	5463      	strb	r3, [r4, r1]
 80048c6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80048ca:	f7ff b90e 	b.w	8003aea <d_print_comp_inner+0x11da>
 80048ce:	2500      	movs	r5, #0
 80048d0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80048d4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80048d8:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80048dc:	4620      	mov	r0, r4
 80048de:	4798      	blx	r3
 80048e0:	2201      	movs	r2, #1
 80048e2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80048e6:	4629      	mov	r1, r5
 80048e8:	4413      	add	r3, r2
 80048ea:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80048ee:	f7ff bbeb 	b.w	80040c8 <d_print_comp_inner+0x17b8>
 80048f2:	2500      	movs	r5, #0
 80048f4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80048f8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80048fc:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004900:	4620      	mov	r0, r4
 8004902:	4798      	blx	r3
 8004904:	2201      	movs	r2, #1
 8004906:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800490a:	4629      	mov	r1, r5
 800490c:	4413      	add	r3, r2
 800490e:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004912:	f7ff ba90 	b.w	8003e36 <d_print_comp_inner+0x1526>
 8004916:	2600      	movs	r6, #0
 8004918:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 800491c:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8004920:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004924:	4798      	blx	r3
 8004926:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800492a:	4631      	mov	r1, r6
 800492c:	3301      	adds	r3, #1
 800492e:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8004932:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004936:	f7fe bd3f 	b.w	80033b8 <d_print_comp_inner+0xaa8>
 800493a:	2600      	movs	r6, #0
 800493c:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004940:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004944:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8004948:	4798      	blx	r3
 800494a:	2201      	movs	r2, #1
 800494c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004950:	4631      	mov	r1, r6
 8004952:	4413      	add	r3, r2
 8004954:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004958:	f7fe bb70 	b.w	800303c <d_print_comp_inner+0x72c>
 800495c:	2500      	movs	r5, #0
 800495e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004962:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004966:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800496a:	4620      	mov	r0, r4
 800496c:	4798      	blx	r3
 800496e:	2201      	movs	r2, #1
 8004970:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004974:	4629      	mov	r1, r5
 8004976:	4413      	add	r3, r2
 8004978:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800497c:	f7ff bae5 	b.w	8003f4a <d_print_comp_inner+0x163a>
 8004980:	220d      	movs	r2, #13
 8004982:	4989      	ldr	r1, [pc, #548]	; (8004ba8 <d_print_comp_inner+0x2298>)
 8004984:	4620      	mov	r0, r4
 8004986:	f7fb fd01 	bl	800038c <d_append_buffer>
 800498a:	68a9      	ldr	r1, [r5, #8]
 800498c:	4620      	mov	r0, r4
 800498e:	3101      	adds	r1, #1
 8004990:	f7fb ffac 	bl	80008ec <d_append_num>
 8004994:	2203      	movs	r2, #3
 8004996:	4985      	ldr	r1, [pc, #532]	; (8004bac <d_print_comp_inner+0x229c>)
 8004998:	4620      	mov	r0, r4
 800499a:	f7fb fcf7 	bl	800038c <d_append_buffer>
 800499e:	686d      	ldr	r5, [r5, #4]
 80049a0:	f7fe bc1d 	b.w	80031de <d_print_comp_inner+0x8ce>
 80049a4:	2500      	movs	r5, #0
 80049a6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80049aa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80049ae:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80049b2:	4620      	mov	r0, r4
 80049b4:	4798      	blx	r3
 80049b6:	2201      	movs	r2, #1
 80049b8:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80049bc:	4629      	mov	r1, r5
 80049be:	4413      	add	r3, r2
 80049c0:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80049c4:	f7fe be06 	b.w	80035d4 <d_print_comp_inner+0xcc4>
 80049c8:	2301      	movs	r3, #1
 80049ca:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 80049ce:	f7fe b86d 	b.w	8002aac <d_print_comp_inner+0x19c>
 80049d2:	2500      	movs	r5, #0
 80049d4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80049d8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80049dc:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80049e0:	4620      	mov	r0, r4
 80049e2:	4798      	blx	r3
 80049e4:	2201      	movs	r2, #1
 80049e6:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80049ea:	4629      	mov	r1, r5
 80049ec:	4413      	add	r3, r2
 80049ee:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80049f2:	f7ff ba90 	b.w	8003f16 <d_print_comp_inner+0x1606>
 80049f6:	2500      	movs	r5, #0
 80049f8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80049fc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004a00:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004a04:	4620      	mov	r0, r4
 8004a06:	4798      	blx	r3
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004a0e:	4629      	mov	r1, r5
 8004a10:	4413      	add	r3, r2
 8004a12:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004a16:	f7ff bbc5 	b.w	80041a4 <d_print_comp_inner+0x1894>
 8004a1a:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8004a1e:	a914      	add	r1, sp, #80	; 0x50
 8004a20:	f841 3d40 	str.w	r3, [r1, #-64]!
 8004a24:	f028 0860 	bic.w	r8, r8, #96	; 0x60
 8004a28:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
 8004a2c:	f8c4 1114 	str.w	r1, [r4, #276]	; 0x114
 8004a30:	4620      	mov	r0, r4
 8004a32:	4641      	mov	r1, r8
 8004a34:	9606      	str	r6, [sp, #24]
 8004a36:	9307      	str	r3, [sp, #28]
 8004a38:	9505      	str	r5, [sp, #20]
 8004a3a:	f000 fd13 	bl	8005464 <d_print_comp>
 8004a3e:	9b04      	ldr	r3, [sp, #16]
 8004a40:	9e06      	ldr	r6, [sp, #24]
 8004a42:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8004a46:	2e00      	cmp	r6, #0
 8004a48:	f47e a830 	bne.w	8002aac <d_print_comp_inner+0x19c>
 8004a4c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004a50:	29ff      	cmp	r1, #255	; 0xff
 8004a52:	f000 840b 	beq.w	800526c <d_print_comp_inner+0x295c>
 8004a56:	2320      	movs	r3, #32
 8004a58:	1c4a      	adds	r2, r1, #1
 8004a5a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004a5e:	5463      	strb	r3, [r4, r1]
 8004a60:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004a64:	f7fe be0a 	b.w	800367c <d_print_comp_inner+0xd6c>
 8004a68:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f6fe abfa 	blt.w	8003266 <d_print_comp_inner+0x956>
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	f000 829f 	beq.w	8004fb6 <d_print_comp_inner+0x26a6>
 8004a78:	6880      	ldr	r0, [r0, #8]
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	2800      	cmp	r0, #0
 8004a7e:	f43e a829 	beq.w	8002ad4 <d_print_comp_inner+0x1c4>
 8004a82:	7802      	ldrb	r2, [r0, #0]
 8004a84:	2a2f      	cmp	r2, #47	; 0x2f
 8004a86:	d0f4      	beq.n	8004a72 <d_print_comp_inner+0x2162>
 8004a88:	f7fe b824 	b.w	8002ad4 <d_print_comp_inner+0x1c4>
 8004a8c:	f8d0 e130 	ldr.w	lr, [r0, #304]	; 0x130
 8004a90:	f8d0 212c 	ldr.w	r2, [r0, #300]	; 0x12c
 8004a94:	f1be 0f00 	cmp.w	lr, #0
 8004a98:	dd14      	ble.n	8004ac4 <d_print_comp_inner+0x21b4>
 8004a9a:	6813      	ldr	r3, [r2, #0]
 8004a9c:	4299      	cmp	r1, r3
 8004a9e:	f000 83f7 	beq.w	8005290 <d_print_comp_inner+0x2980>
 8004aa2:	463b      	mov	r3, r7
 8004aa4:	f102 0008 	add.w	r0, r2, #8
 8004aa8:	46a4      	mov	ip, r4
 8004aaa:	e007      	b.n	8004abc <d_print_comp_inner+0x21ac>
 8004aac:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 8004ab0:	4681      	mov	r9, r0
 8004ab2:	42a1      	cmp	r1, r4
 8004ab4:	f100 0008 	add.w	r0, r0, #8
 8004ab8:	f000 81d3 	beq.w	8004e62 <d_print_comp_inner+0x2552>
 8004abc:	3301      	adds	r3, #1
 8004abe:	459e      	cmp	lr, r3
 8004ac0:	d1f4      	bne.n	8004aac <d_print_comp_inner+0x219c>
 8004ac2:	4664      	mov	r4, ip
 8004ac4:	f8d4 3134 	ldr.w	r3, [r4, #308]	; 0x134
 8004ac8:	459e      	cmp	lr, r3
 8004aca:	f280 84bb 	bge.w	8005444 <d_print_comp_inner+0x2b34>
 8004ace:	f10e 0301 	add.w	r3, lr, #1
 8004ad2:	eb02 09ce 	add.w	r9, r2, lr, lsl #3
 8004ad6:	f8c4 3130 	str.w	r3, [r4, #304]	; 0x130
 8004ada:	f842 103e 	str.w	r1, [r2, lr, lsl #3]
 8004ade:	f8d4 e110 	ldr.w	lr, [r4, #272]	; 0x110
 8004ae2:	f109 0904 	add.w	r9, r9, #4
 8004ae6:	4672      	mov	r2, lr
 8004ae8:	2a00      	cmp	r2, #0
 8004aea:	f000 848e 	beq.w	800540a <d_print_comp_inner+0x2afa>
 8004aee:	f8d4 013c 	ldr.w	r0, [r4, #316]	; 0x13c
 8004af2:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
 8004af6:	f100 0e01 	add.w	lr, r0, #1
 8004afa:	4298      	cmp	r0, r3
 8004afc:	f280 84a2 	bge.w	8005444 <d_print_comp_inner+0x2b34>
 8004b00:	f8d4 3138 	ldr.w	r3, [r4, #312]	; 0x138
 8004b04:	f8c4 e13c 	str.w	lr, [r4, #316]	; 0x13c
 8004b08:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8004b0c:	6850      	ldr	r0, [r2, #4]
 8004b0e:	6058      	str	r0, [r3, #4]
 8004b10:	f8c9 3000 	str.w	r3, [r9]
 8004b14:	6812      	ldr	r2, [r2, #0]
 8004b16:	4699      	mov	r9, r3
 8004b18:	e7e6      	b.n	8004ae8 <d_print_comp_inner+0x21d8>
 8004b1a:	2500      	movs	r5, #0
 8004b1c:	4619      	mov	r1, r3
 8004b1e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004b22:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004b26:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004b2a:	4620      	mov	r0, r4
 8004b2c:	4798      	blx	r3
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f8d4 1124 	ldr.w	r1, [r4, #292]	; 0x124
 8004b34:	462b      	mov	r3, r5
 8004b36:	4411      	add	r1, r2
 8004b38:	f8c4 1124 	str.w	r1, [r4, #292]	; 0x124
 8004b3c:	f7fe bd39 	b.w	80035b2 <d_print_comp_inner+0xca2>
 8004b40:	2e00      	cmp	r6, #0
 8004b42:	f000 844d 	beq.w	80053e0 <d_print_comp_inner+0x2ad0>
 8004b46:	f1ba 0f2f 	cmp.w	sl, #47	; 0x2f
 8004b4a:	f040 8488 	bne.w	800545e <d_print_comp_inner+0x2b4e>
 8004b4e:	6873      	ldr	r3, [r6, #4]
 8004b50:	b373      	cbz	r3, 8004bb0 <d_print_comp_inner+0x22a0>
 8004b52:	4607      	mov	r7, r0
 8004b54:	e007      	b.n	8004b66 <d_print_comp_inner+0x2256>
 8004b56:	3701      	adds	r7, #1
 8004b58:	68b6      	ldr	r6, [r6, #8]
 8004b5a:	b356      	cbz	r6, 8004bb2 <d_print_comp_inner+0x22a2>
 8004b5c:	7833      	ldrb	r3, [r6, #0]
 8004b5e:	2b2f      	cmp	r3, #47	; 0x2f
 8004b60:	d127      	bne.n	8004bb2 <d_print_comp_inner+0x22a2>
 8004b62:	6873      	ldr	r3, [r6, #4]
 8004b64:	b32b      	cbz	r3, 8004bb2 <d_print_comp_inner+0x22a2>
 8004b66:	781a      	ldrb	r2, [r3, #0]
 8004b68:	2a4a      	cmp	r2, #74	; 0x4a
 8004b6a:	d1f4      	bne.n	8004b56 <d_print_comp_inner+0x2246>
 8004b6c:	6859      	ldr	r1, [r3, #4]
 8004b6e:	4620      	mov	r0, r4
 8004b70:	f7fb fe38 	bl	80007e4 <d_find_pack>
 8004b74:	b198      	cbz	r0, 8004b9e <d_print_comp_inner+0x228e>
 8004b76:	7803      	ldrb	r3, [r0, #0]
 8004b78:	2b2f      	cmp	r3, #47	; 0x2f
 8004b7a:	f040 846c 	bne.w	8005456 <d_print_comp_inner+0x2b46>
 8004b7e:	6843      	ldr	r3, [r0, #4]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	f000 8464 	beq.w	800544e <d_print_comp_inner+0x2b3e>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2000      	movs	r0, #0
 8004b8a:	e004      	b.n	8004b96 <d_print_comp_inner+0x2286>
 8004b8c:	781a      	ldrb	r2, [r3, #0]
 8004b8e:	2a2f      	cmp	r2, #47	; 0x2f
 8004b90:	d105      	bne.n	8004b9e <d_print_comp_inner+0x228e>
 8004b92:	685a      	ldr	r2, [r3, #4]
 8004b94:	b11a      	cbz	r2, 8004b9e <d_print_comp_inner+0x228e>
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	3001      	adds	r0, #1
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d1f6      	bne.n	8004b8c <d_print_comp_inner+0x227c>
 8004b9e:	4407      	add	r7, r0
 8004ba0:	e7da      	b.n	8004b58 <d_print_comp_inner+0x2248>
 8004ba2:	bf00      	nop
 8004ba4:	08012864 	.word	0x08012864
 8004ba8:	080128b8 	.word	0x080128b8
 8004bac:	080128c8 	.word	0x080128c8
 8004bb0:	461f      	mov	r7, r3
 8004bb2:	4639      	mov	r1, r7
 8004bb4:	4620      	mov	r0, r4
 8004bb6:	f7fb fe99 	bl	80008ec <d_append_num>
 8004bba:	f7fd bf77 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004bbe:	2500      	movs	r5, #0
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004bc6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004bca:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004bce:	4620      	mov	r0, r4
 8004bd0:	4798      	blx	r3
 8004bd2:	2101      	movs	r1, #1
 8004bd4:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8004bd8:	462b      	mov	r3, r5
 8004bda:	440a      	add	r2, r1
 8004bdc:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8004be0:	f7fe bb87 	b.w	80032f2 <d_print_comp_inner+0x9e2>
 8004be4:	2600      	movs	r6, #0
 8004be6:	4619      	mov	r1, r3
 8004be8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004bec:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004bf0:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8004bf4:	4620      	mov	r0, r4
 8004bf6:	4798      	blx	r3
 8004bf8:	2101      	movs	r1, #1
 8004bfa:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8004bfe:	4633      	mov	r3, r6
 8004c00:	440a      	add	r2, r1
 8004c02:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8004c06:	f7fe bb5e 	b.w	80032c6 <d_print_comp_inner+0x9b6>
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	4619      	mov	r1, r3
 8004c0e:	f884 20ff 	strb.w	r2, [r4, #255]	; 0xff
 8004c12:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004c16:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004c1a:	4620      	mov	r0, r4
 8004c1c:	4798      	blx	r3
 8004c1e:	2329      	movs	r3, #41	; 0x29
 8004c20:	2101      	movs	r1, #1
 8004c22:	7023      	strb	r3, [r4, #0]
 8004c24:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004c28:	782a      	ldrb	r2, [r5, #0]
 8004c2a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004c2e:	2a3d      	cmp	r2, #61	; 0x3d
 8004c30:	440b      	add	r3, r1
 8004c32:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004c36:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004c3a:	f47e af56 	bne.w	8003aea <d_print_comp_inner+0x11da>
 8004c3e:	e63d      	b.n	80048bc <d_print_comp_inner+0x1fac>
 8004c40:	2700      	movs	r7, #0
 8004c42:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004c46:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8004c4a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004c4e:	4620      	mov	r0, r4
 8004c50:	4798      	blx	r3
 8004c52:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004c56:	4639      	mov	r1, r7
 8004c58:	3301      	adds	r3, #1
 8004c5a:	f8c4 7100 	str.w	r7, [r4, #256]	; 0x100
 8004c5e:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004c62:	f7fe bf26 	b.w	8003ab2 <d_print_comp_inner+0x11a2>
 8004c66:	2500      	movs	r5, #0
 8004c68:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004c6c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004c70:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004c74:	4620      	mov	r0, r4
 8004c76:	4798      	blx	r3
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004c7e:	4629      	mov	r1, r5
 8004c80:	4413      	add	r3, r2
 8004c82:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004c86:	f7ff bb10 	b.w	80042aa <d_print_comp_inner+0x199a>
 8004c8a:	781b      	ldrb	r3, [r3, #0]
 8004c8c:	f1a3 0163 	sub.w	r1, r3, #99	; 0x63
 8004c90:	2901      	cmp	r1, #1
 8004c92:	d903      	bls.n	8004c9c <d_print_comp_inner+0x238c>
 8004c94:	3b72      	subs	r3, #114	; 0x72
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	f63d aea7 	bhi.w	80029ea <d_print_comp_inner+0xda>
 8004c9c:	4641      	mov	r1, r8
 8004c9e:	4620      	mov	r0, r4
 8004ca0:	f001 f9d0 	bl	8006044 <d_print_expr_op>
 8004ca4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004ca8:	29ff      	cmp	r1, #255	; 0xff
 8004caa:	f000 8271 	beq.w	8005190 <d_print_comp_inner+0x2880>
 8004cae:	233c      	movs	r3, #60	; 0x3c
 8004cb0:	1c4a      	adds	r2, r1, #1
 8004cb2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004cb6:	5463      	strb	r3, [r4, r1]
 8004cb8:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004cbc:	68ab      	ldr	r3, [r5, #8]
 8004cbe:	4641      	mov	r1, r8
 8004cc0:	685a      	ldr	r2, [r3, #4]
 8004cc2:	4620      	mov	r0, r4
 8004cc4:	f000 fbce 	bl	8005464 <d_print_comp>
 8004cc8:	2202      	movs	r2, #2
 8004cca:	49d5      	ldr	r1, [pc, #852]	; (8005020 <d_print_comp_inner+0x2710>)
 8004ccc:	4620      	mov	r0, r4
 8004cce:	f7fb fb5d 	bl	800038c <d_append_buffer>
 8004cd2:	68ab      	ldr	r3, [r5, #8]
 8004cd4:	4641      	mov	r1, r8
 8004cd6:	689a      	ldr	r2, [r3, #8]
 8004cd8:	4620      	mov	r0, r4
 8004cda:	f000 fbc3 	bl	8005464 <d_print_comp>
 8004cde:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004ce2:	29ff      	cmp	r1, #255	; 0xff
 8004ce4:	f000 81df 	beq.w	80050a6 <d_print_comp_inner+0x2796>
 8004ce8:	2329      	movs	r3, #41	; 0x29
 8004cea:	1c4a      	adds	r2, r1, #1
 8004cec:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004cf0:	5463      	strb	r3, [r4, r1]
 8004cf2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004cf6:	f7fd bed9 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004cfa:	4632      	mov	r2, r6
 8004cfc:	4641      	mov	r1, r8
 8004cfe:	4620      	mov	r0, r4
 8004d00:	f000 fbb0 	bl	8005464 <d_print_comp>
 8004d04:	f7fd bed2 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004d08:	2600      	movs	r6, #0
 8004d0a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004d0e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004d12:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8004d16:	4620      	mov	r0, r4
 8004d18:	4798      	blx	r3
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004d20:	4631      	mov	r1, r6
 8004d22:	4413      	add	r3, r2
 8004d24:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004d28:	f7fe ba4e 	b.w	80031c8 <d_print_comp_inner+0x8b8>
 8004d2c:	49bd      	ldr	r1, [pc, #756]	; (8005024 <d_print_comp_inner+0x2714>)
 8004d2e:	6870      	ldr	r0, [r6, #4]
 8004d30:	f00a f90a 	bl	800ef48 <strncmp>
 8004d34:	2800      	cmp	r0, #0
 8004d36:	f47e aab6 	bne.w	80032a6 <d_print_comp_inner+0x996>
 8004d3a:	68aa      	ldr	r2, [r5, #8]
 8004d3c:	4641      	mov	r1, r8
 8004d3e:	4620      	mov	r0, r4
 8004d40:	f000 fb90 	bl	8005464 <d_print_comp>
 8004d44:	2202      	movs	r2, #2
 8004d46:	49b8      	ldr	r1, [pc, #736]	; (8005028 <d_print_comp_inner+0x2718>)
 8004d48:	4620      	mov	r0, r4
 8004d4a:	f7fb fb1f 	bl	800038c <d_append_buffer>
 8004d4e:	f7fe bad6 	b.w	80032fe <d_print_comp_inner+0x9ee>
 8004d52:	68aa      	ldr	r2, [r5, #8]
 8004d54:	7817      	ldrb	r7, [r2, #0]
 8004d56:	2f00      	cmp	r7, #0
 8004d58:	f47e aea6 	bne.w	8003aa8 <d_print_comp_inner+0x1198>
 8004d5c:	2b3d      	cmp	r3, #61	; 0x3d
 8004d5e:	f000 82ef 	beq.w	8005340 <d_print_comp_inner+0x2a30>
 8004d62:	68aa      	ldr	r2, [r5, #8]
 8004d64:	4641      	mov	r1, r8
 8004d66:	4620      	mov	r0, r4
 8004d68:	3e02      	subs	r6, #2
 8004d6a:	f000 fb7b 	bl	8005464 <d_print_comp>
 8004d6e:	2e04      	cmp	r6, #4
 8004d70:	f63d ae9c 	bhi.w	8002aac <d_print_comp_inner+0x19c>
 8004d74:	e8df f006 	tbb	[pc, r6]
 8004d78:	0a111826 	.word	0x0a111826
 8004d7c:	03          	.byte	0x03
 8004d7d:	00          	.byte	0x00
 8004d7e:	4620      	mov	r0, r4
 8004d80:	2203      	movs	r2, #3
 8004d82:	49aa      	ldr	r1, [pc, #680]	; (800502c <d_print_comp_inner+0x271c>)
 8004d84:	f7fb fb02 	bl	800038c <d_append_buffer>
 8004d88:	f7fd be90 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004d8c:	4620      	mov	r0, r4
 8004d8e:	2202      	movs	r2, #2
 8004d90:	49a7      	ldr	r1, [pc, #668]	; (8005030 <d_print_comp_inner+0x2720>)
 8004d92:	f7fb fafb 	bl	800038c <d_append_buffer>
 8004d96:	f7fd be89 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004d9a:	4620      	mov	r0, r4
 8004d9c:	2202      	movs	r2, #2
 8004d9e:	49a5      	ldr	r1, [pc, #660]	; (8005034 <d_print_comp_inner+0x2724>)
 8004da0:	f7fb faf4 	bl	800038c <d_append_buffer>
 8004da4:	f7fd be82 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004da8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004dac:	29ff      	cmp	r1, #255	; 0xff
 8004dae:	f000 831a 	beq.w	80053e6 <d_print_comp_inner+0x2ad6>
 8004db2:	236c      	movs	r3, #108	; 0x6c
 8004db4:	1c4a      	adds	r2, r1, #1
 8004db6:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004dba:	5463      	strb	r3, [r4, r1]
 8004dbc:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004dc0:	f7fd be74 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004dc4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004dc8:	29ff      	cmp	r1, #255	; 0xff
 8004dca:	f000 82db 	beq.w	8005384 <d_print_comp_inner+0x2a74>
 8004dce:	2375      	movs	r3, #117	; 0x75
 8004dd0:	1c4a      	adds	r2, r1, #1
 8004dd2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004dd6:	5463      	strb	r3, [r4, r1]
 8004dd8:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004ddc:	f7fd be66 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004de0:	2600      	movs	r6, #0
 8004de2:	4619      	mov	r1, r3
 8004de4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004de8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004dec:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8004df0:	4620      	mov	r0, r4
 8004df2:	4798      	blx	r3
 8004df4:	2101      	movs	r1, #1
 8004df6:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8004dfa:	4633      	mov	r3, r6
 8004dfc:	440a      	add	r2, r1
 8004dfe:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8004e02:	f7fe bd3a 	b.w	800387a <d_print_comp_inner+0xf6a>
 8004e06:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8004e0a:	f7fe bf94 	b.w	8003d36 <d_print_comp_inner+0x1426>
 8004e0e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004e12:	29ff      	cmp	r1, #255	; 0xff
 8004e14:	f000 8244 	beq.w	80052a0 <d_print_comp_inner+0x2990>
 8004e18:	2320      	movs	r3, #32
 8004e1a:	1c4a      	adds	r2, r1, #1
 8004e1c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004e20:	5463      	strb	r3, [r4, r1]
 8004e22:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004e26:	e445      	b.n	80046b4 <d_print_comp_inner+0x1da4>
 8004e28:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004e2c:	29ff      	cmp	r1, #255	; 0xff
 8004e2e:	f000 826e 	beq.w	800530e <d_print_comp_inner+0x29fe>
 8004e32:	2320      	movs	r3, #32
 8004e34:	1c4a      	adds	r2, r1, #1
 8004e36:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004e3a:	5463      	strb	r3, [r4, r1]
 8004e3c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004e40:	e417      	b.n	8004672 <d_print_comp_inner+0x1d62>
 8004e42:	2500      	movs	r5, #0
 8004e44:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004e48:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004e4c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004e50:	4620      	mov	r0, r4
 8004e52:	4798      	blx	r3
 8004e54:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004e58:	4629      	mov	r1, r5
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004e60:	e4db      	b.n	800481a <d_print_comp_inner+0x1f0a>
 8004e62:	4664      	mov	r4, ip
 8004e64:	f8d4 0128 	ldr.w	r0, [r4, #296]	; 0x128
 8004e68:	b1d8      	cbz	r0, 8004ea2 <d_print_comp_inner+0x2592>
 8004e6a:	6802      	ldr	r2, [r0, #0]
 8004e6c:	4291      	cmp	r1, r2
 8004e6e:	d00a      	beq.n	8004e86 <d_print_comp_inner+0x2576>
 8004e70:	4603      	mov	r3, r0
 8004e72:	e004      	b.n	8004e7e <d_print_comp_inner+0x256e>
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	b1a3      	cbz	r3, 8004ea2 <d_print_comp_inner+0x2592>
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	4291      	cmp	r1, r2
 8004e7c:	d003      	beq.n	8004e86 <d_print_comp_inner+0x2576>
 8004e7e:	4295      	cmp	r5, r2
 8004e80:	d1f8      	bne.n	8004e74 <d_print_comp_inner+0x2564>
 8004e82:	4298      	cmp	r0, r3
 8004e84:	d0f6      	beq.n	8004e74 <d_print_comp_inner+0x2564>
 8004e86:	3104      	adds	r1, #4
 8004e88:	4620      	mov	r0, r4
 8004e8a:	f7fb fc8f 	bl	80007ac <d_lookup_template_argument.isra.6>
 8004e8e:	2800      	cmp	r0, #0
 8004e90:	f43d ae20 	beq.w	8002ad4 <d_print_comp_inner+0x1c4>
 8004e94:	7803      	ldrb	r3, [r0, #0]
 8004e96:	2b2f      	cmp	r3, #47	; 0x2f
 8004e98:	f43d ae0b 	beq.w	8002ab2 <d_print_comp_inner+0x1a2>
 8004e9c:	4601      	mov	r1, r0
 8004e9e:	f7fe bc2d 	b.w	80036fc <d_print_comp_inner+0xdec>
 8004ea2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004ea6:	f8d4 6110 	ldr.w	r6, [r4, #272]	; 0x110
 8004eaa:	3104      	adds	r1, #4
 8004eac:	4620      	mov	r0, r4
 8004eae:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8004eb2:	f7fb fc7b 	bl	80007ac <d_lookup_template_argument.isra.6>
 8004eb6:	2800      	cmp	r0, #0
 8004eb8:	f43d ae0a 	beq.w	8002ad0 <d_print_comp_inner+0x1c0>
 8004ebc:	2701      	movs	r7, #1
 8004ebe:	e7e9      	b.n	8004e94 <d_print_comp_inner+0x2584>
 8004ec0:	2500      	movs	r5, #0
 8004ec2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004ec6:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004eca:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004ece:	4620      	mov	r0, r4
 8004ed0:	4798      	blx	r3
 8004ed2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004ed6:	4629      	mov	r1, r5
 8004ed8:	3301      	adds	r3, #1
 8004eda:	f8da 5004 	ldr.w	r5, [sl, #4]
 8004ede:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004ee2:	f7ff b858 	b.w	8003f96 <d_print_comp_inner+0x1686>
 8004ee6:	68aa      	ldr	r2, [r5, #8]
 8004ee8:	4641      	mov	r1, r8
 8004eea:	4620      	mov	r0, r4
 8004eec:	f000 faba 	bl	8005464 <d_print_comp>
 8004ef0:	9a00      	ldr	r2, [sp, #0]
 8004ef2:	9b06      	ldr	r3, [sp, #24]
 8004ef4:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	f43e ac9b 	beq.w	8003834 <d_print_comp_inner+0xf24>
 8004efe:	f7fd bdd5 	b.w	8002aac <d_print_comp_inner+0x19c>
 8004f02:	255f      	movs	r5, #95	; 0x5f
 8004f04:	f7ff ba0e 	b.w	8004324 <d_print_comp_inner+0x1a14>
 8004f08:	2500      	movs	r5, #0
 8004f0a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004f0e:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004f12:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004f16:	4620      	mov	r0, r4
 8004f18:	4798      	blx	r3
 8004f1a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004f1e:	4629      	mov	r1, r5
 8004f20:	3301      	adds	r3, #1
 8004f22:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004f26:	f7ff bb7f 	b.w	8004628 <d_print_comp_inner+0x1d18>
 8004f2a:	4648      	mov	r0, r9
 8004f2c:	4942      	ldr	r1, [pc, #264]	; (8005038 <d_print_comp_inner+0x2728>)
 8004f2e:	f001 fc5b 	bl	80067e8 <strcmp>
 8004f32:	b120      	cbz	r0, 8004f3e <d_print_comp_inner+0x262e>
 8004f34:	463a      	mov	r2, r7
 8004f36:	4641      	mov	r1, r8
 8004f38:	4620      	mov	r0, r4
 8004f3a:	f001 f883 	bl	8006044 <d_print_expr_op>
 8004f3e:	68ab      	ldr	r3, [r5, #8]
 8004f40:	4641      	mov	r1, r8
 8004f42:	689a      	ldr	r2, [r3, #8]
 8004f44:	4620      	mov	r0, r4
 8004f46:	f001 f8bb 	bl	80060c0 <d_print_subexpr>
 8004f4a:	f7fd bd97 	b.w	8002a7c <d_print_comp_inner+0x16c>
 8004f4e:	2600      	movs	r6, #0
 8004f50:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004f54:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8004f58:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004f5c:	4620      	mov	r0, r4
 8004f5e:	4798      	blx	r3
 8004f60:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004f64:	4631      	mov	r1, r6
 8004f66:	3301      	adds	r3, #1
 8004f68:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004f6c:	f7ff bb86 	b.w	800467c <d_print_comp_inner+0x1d6c>
 8004f70:	2500      	movs	r5, #0
 8004f72:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004f76:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004f7a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004f7e:	4620      	mov	r0, r4
 8004f80:	4798      	blx	r3
 8004f82:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004f86:	4629      	mov	r1, r5
 8004f88:	3301      	adds	r3, #1
 8004f8a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004f8e:	f7fe bb56 	b.w	800363e <d_print_comp_inner+0xd2e>
 8004f92:	2500      	movs	r5, #0
 8004f94:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004f98:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8004f9c:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004fa0:	4798      	blx	r3
 8004fa2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8004fa6:	4629      	mov	r1, r5
 8004fa8:	3301      	adds	r3, #1
 8004faa:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 8004fae:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8004fb2:	f7fe bb27 	b.w	8003604 <d_print_comp_inner+0xcf4>
 8004fb6:	6840      	ldr	r0, [r0, #4]
 8004fb8:	2800      	cmp	r0, #0
 8004fba:	f43d ad8b 	beq.w	8002ad4 <d_print_comp_inner+0x1c4>
 8004fbe:	f7fe b952 	b.w	8003266 <d_print_comp_inner+0x956>
 8004fc2:	f884 00ff 	strb.w	r0, [r4, #255]	; 0xff
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004fcc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004fd0:	4620      	mov	r0, r4
 8004fd2:	4798      	blx	r3
 8004fd4:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8004fd8:	462b      	mov	r3, r5
 8004fda:	3201      	adds	r2, #1
 8004fdc:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8004fe0:	f7ff bb11 	b.w	8004606 <d_print_comp_inner+0x1cf6>
 8004fe4:	6873      	ldr	r3, [r6, #4]
 8004fe6:	781a      	ldrb	r2, [r3, #0]
 8004fe8:	2a01      	cmp	r2, #1
 8004fea:	f000 8153 	beq.w	8005294 <d_print_comp_inner+0x2984>
 8004fee:	f896 a000 	ldrb.w	sl, [r6]
 8004ff2:	f7ff badd 	b.w	80045b0 <d_print_comp_inner+0x1ca0>
 8004ff6:	2500      	movs	r5, #0
 8004ff8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004ffc:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8005000:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005004:	4620      	mov	r0, r4
 8005006:	4798      	blx	r3
 8005008:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800500c:	4629      	mov	r1, r5
 800500e:	3301      	adds	r3, #1
 8005010:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005014:	f7ff bb53 	b.w	80046be <d_print_comp_inner+0x1dae>
 8005018:	4654      	mov	r4, sl
 800501a:	f7fe be8c 	b.w	8003d36 <d_print_comp_inner+0x1426>
 800501e:	bf00      	nop
 8005020:	08012a64 	.word	0x08012a64
 8005024:	080128cc 	.word	0x080128cc
 8005028:	080128d4 	.word	0x080128d4
 800502c:	08012a80 	.word	0x08012a80
 8005030:	08012a7c 	.word	0x08012a7c
 8005034:	08012a78 	.word	0x08012a78
 8005038:	0801286c 	.word	0x0801286c
 800503c:	686a      	ldr	r2, [r5, #4]
 800503e:	4641      	mov	r1, r8
 8005040:	4620      	mov	r0, r4
 8005042:	f001 f83d 	bl	80060c0 <d_print_subexpr>
 8005046:	4620      	mov	r0, r4
 8005048:	2203      	movs	r2, #3
 800504a:	49e2      	ldr	r1, [pc, #904]	; (80053d4 <d_print_comp_inner+0x2ac4>)
 800504c:	f7fb f99e 	bl	800038c <d_append_buffer>
 8005050:	f7fd bd2c 	b.w	8002aac <d_print_comp_inner+0x19c>
 8005054:	ab14      	add	r3, sp, #80	; 0x50
 8005056:	f843 cd48 	str.w	ip, [r3, #-72]!
 800505a:	9603      	str	r6, [sp, #12]
 800505c:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8005060:	f7fe b853 	b.w	800310a <d_print_comp_inner+0x7fa>
 8005064:	2700      	movs	r7, #0
 8005066:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800506a:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 800506e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005072:	4620      	mov	r0, r4
 8005074:	4798      	blx	r3
 8005076:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800507a:	4639      	mov	r1, r7
 800507c:	3301      	adds	r3, #1
 800507e:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005082:	e41b      	b.n	80048bc <d_print_comp_inner+0x1fac>
 8005084:	2600      	movs	r6, #0
 8005086:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800508a:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800508e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005092:	4620      	mov	r0, r4
 8005094:	4798      	blx	r3
 8005096:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800509a:	4631      	mov	r1, r6
 800509c:	3301      	adds	r3, #1
 800509e:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80050a2:	f7ff bb88 	b.w	80047b6 <d_print_comp_inner+0x1ea6>
 80050a6:	2500      	movs	r5, #0
 80050a8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80050ac:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80050b0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80050b4:	4620      	mov	r0, r4
 80050b6:	4798      	blx	r3
 80050b8:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80050bc:	4629      	mov	r1, r5
 80050be:	3301      	adds	r3, #1
 80050c0:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80050c4:	e610      	b.n	8004ce8 <d_print_comp_inner+0x23d8>
 80050c6:	2600      	movs	r6, #0
 80050c8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80050cc:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80050d0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80050d4:	4620      	mov	r0, r4
 80050d6:	4798      	blx	r3
 80050d8:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80050dc:	4631      	mov	r1, r6
 80050de:	3301      	adds	r3, #1
 80050e0:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80050e4:	f7ff bb88 	b.w	80047f8 <d_print_comp_inner+0x1ee8>
 80050e8:	685a      	ldr	r2, [r3, #4]
 80050ea:	6891      	ldr	r1, [r2, #8]
 80050ec:	2901      	cmp	r1, #1
 80050ee:	f47d ac8a 	bne.w	8002a06 <d_print_comp_inner+0xf6>
 80050f2:	6852      	ldr	r2, [r2, #4]
 80050f4:	7812      	ldrb	r2, [r2, #0]
 80050f6:	2a3e      	cmp	r2, #62	; 0x3e
 80050f8:	f47d ac85 	bne.w	8002a06 <d_print_comp_inner+0xf6>
 80050fc:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005100:	29ff      	cmp	r1, #255	; 0xff
 8005102:	d10f      	bne.n	8005124 <d_print_comp_inner+0x2814>
 8005104:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005108:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800510c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005110:	4620      	mov	r0, r4
 8005112:	4798      	blx	r3
 8005114:	4631      	mov	r1, r6
 8005116:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800511a:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 800511e:	3301      	adds	r3, #1
 8005120:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005124:	2328      	movs	r3, #40	; 0x28
 8005126:	1c4a      	adds	r2, r1, #1
 8005128:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800512c:	5463      	strb	r3, [r4, r1]
 800512e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005132:	686b      	ldr	r3, [r5, #4]
 8005134:	f7fd bc67 	b.w	8002a06 <d_print_comp_inner+0xf6>
 8005138:	2500      	movs	r5, #0
 800513a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800513e:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8005142:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005146:	4620      	mov	r0, r4
 8005148:	4798      	blx	r3
 800514a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800514e:	4629      	mov	r1, r5
 8005150:	3301      	adds	r3, #1
 8005152:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005156:	f7ff bb09 	b.w	800476c <d_print_comp_inner+0x1e5c>
 800515a:	f8db b004 	ldr.w	fp, [fp, #4]
 800515e:	f1bb 0f00 	cmp.w	fp, #0
 8005162:	f43e ade8 	beq.w	8003d36 <d_print_comp_inner+0x1426>
 8005166:	f7fd bfbc 	b.w	80030e2 <d_print_comp_inner+0x7d2>
 800516a:	9b02      	ldr	r3, [sp, #8]
 800516c:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8005170:	f7fd bfd4 	b.w	800311c <d_print_comp_inner+0x80c>
 8005174:	6893      	ldr	r3, [r2, #8]
 8005176:	4641      	mov	r1, r8
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	4620      	mov	r0, r4
 800517c:	2b29      	cmp	r3, #41	; 0x29
 800517e:	bf1c      	itt	ne
 8005180:	2301      	movne	r3, #1
 8005182:	f8c4 3118 	strne.w	r3, [r4, #280]	; 0x118
 8005186:	6852      	ldr	r2, [r2, #4]
 8005188:	f000 ff9a 	bl	80060c0 <d_print_subexpr>
 800518c:	f7fd bc4c 	b.w	8002a28 <d_print_comp_inner+0x118>
 8005190:	2600      	movs	r6, #0
 8005192:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005196:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800519a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800519e:	4620      	mov	r0, r4
 80051a0:	4798      	blx	r3
 80051a2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80051a6:	4631      	mov	r1, r6
 80051a8:	3301      	adds	r3, #1
 80051aa:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80051ae:	e57e      	b.n	8004cae <d_print_comp_inner+0x239e>
 80051b0:	6872      	ldr	r2, [r6, #4]
 80051b2:	4641      	mov	r1, r8
 80051b4:	4620      	mov	r0, r4
 80051b6:	f000 ff83 	bl	80060c0 <d_print_subexpr>
 80051ba:	464a      	mov	r2, r9
 80051bc:	4641      	mov	r1, r8
 80051be:	4620      	mov	r0, r4
 80051c0:	f000 ff40 	bl	8006044 <d_print_expr_op>
 80051c4:	f7fd bc72 	b.w	8002aac <d_print_comp_inner+0x19c>
 80051c8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80051cc:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80051d0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80051d4:	4620      	mov	r0, r4
 80051d6:	4798      	blx	r3
 80051d8:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80051dc:	4631      	mov	r1, r6
 80051de:	3301      	adds	r3, #1
 80051e0:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80051e4:	f7fd bfa6 	b.w	8003134 <d_print_comp_inner+0x824>
 80051e8:	464a      	mov	r2, r9
 80051ea:	4641      	mov	r1, r8
 80051ec:	4620      	mov	r0, r4
 80051ee:	f000 ff67 	bl	80060c0 <d_print_subexpr>
 80051f2:	4652      	mov	r2, sl
 80051f4:	4641      	mov	r1, r8
 80051f6:	4620      	mov	r0, r4
 80051f8:	f000 ff24 	bl	8006044 <d_print_expr_op>
 80051fc:	463a      	mov	r2, r7
 80051fe:	4641      	mov	r1, r8
 8005200:	4620      	mov	r0, r4
 8005202:	f000 ff5d 	bl	80060c0 <d_print_subexpr>
 8005206:	4620      	mov	r0, r4
 8005208:	2203      	movs	r2, #3
 800520a:	4973      	ldr	r1, [pc, #460]	; (80053d8 <d_print_comp_inner+0x2ac8>)
 800520c:	f7fb f8be 	bl	800038c <d_append_buffer>
 8005210:	462a      	mov	r2, r5
 8005212:	4641      	mov	r1, r8
 8005214:	4620      	mov	r0, r4
 8005216:	f000 ff53 	bl	80060c0 <d_print_subexpr>
 800521a:	f7fd bc47 	b.w	8002aac <d_print_comp_inner+0x19c>
 800521e:	454f      	cmp	r7, r9
 8005220:	f67f ae6f 	bls.w	8004f02 <d_print_comp_inner+0x25f2>
 8005224:	2d5f      	cmp	r5, #95	; 0x5f
 8005226:	f47f ae6c 	bne.w	8004f02 <d_print_comp_inner+0x25f2>
 800522a:	28ff      	cmp	r0, #255	; 0xff
 800522c:	f63f a87a 	bhi.w	8004324 <d_print_comp_inner+0x1a14>
 8005230:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005234:	b2c5      	uxtb	r5, r0
 8005236:	29ff      	cmp	r1, #255	; 0xff
 8005238:	d10f      	bne.n	800525a <d_print_comp_inner+0x294a>
 800523a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800523e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8005242:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005246:	4620      	mov	r0, r4
 8005248:	4798      	blx	r3
 800524a:	2100      	movs	r1, #0
 800524c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005250:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 8005254:	3301      	adds	r3, #1
 8005256:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800525a:	1c4b      	adds	r3, r1, #1
 800525c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005260:	464e      	mov	r6, r9
 8005262:	5465      	strb	r5, [r4, r1]
 8005264:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8005268:	f7ff b866 	b.w	8004338 <d_print_comp_inner+0x1a28>
 800526c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005270:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8005274:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005278:	4620      	mov	r0, r4
 800527a:	4798      	blx	r3
 800527c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005280:	4631      	mov	r1, r6
 8005282:	3301      	adds	r3, #1
 8005284:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8005288:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800528c:	f7ff bbe3 	b.w	8004a56 <d_print_comp_inner+0x2146>
 8005290:	4691      	mov	r9, r2
 8005292:	e5e7      	b.n	8004e64 <d_print_comp_inner+0x2554>
 8005294:	68b2      	ldr	r2, [r6, #8]
 8005296:	7812      	ldrb	r2, [r2, #0]
 8005298:	2a29      	cmp	r2, #41	; 0x29
 800529a:	bf08      	it	eq
 800529c:	461e      	moveq	r6, r3
 800529e:	e6a6      	b.n	8004fee <d_print_comp_inner+0x26de>
 80052a0:	2500      	movs	r5, #0
 80052a2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80052a6:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80052aa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80052ae:	4620      	mov	r0, r4
 80052b0:	4798      	blx	r3
 80052b2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80052b6:	4629      	mov	r1, r5
 80052b8:	3301      	adds	r3, #1
 80052ba:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 80052be:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80052c2:	e5a9      	b.n	8004e18 <d_print_comp_inner+0x2508>
 80052c4:	2600      	movs	r6, #0
 80052c6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80052ca:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80052ce:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80052d2:	4620      	mov	r0, r4
 80052d4:	4798      	blx	r3
 80052d6:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80052da:	4631      	mov	r1, r6
 80052dc:	3301      	adds	r3, #1
 80052de:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 80052e2:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80052e6:	f7fd bbc2 	b.w	8002a6e <d_print_comp_inner+0x15e>
 80052ea:	f884 00ff 	strb.w	r0, [r4, #255]	; 0xff
 80052ee:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80052f2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80052f6:	4620      	mov	r0, r4
 80052f8:	4798      	blx	r3
 80052fa:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80052fe:	4631      	mov	r1, r6
 8005300:	3301      	adds	r3, #1
 8005302:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8005306:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800530a:	f7fd bb9e 	b.w	8002a4a <d_print_comp_inner+0x13a>
 800530e:	2600      	movs	r6, #0
 8005310:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005314:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8005318:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800531c:	4620      	mov	r0, r4
 800531e:	4798      	blx	r3
 8005320:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005324:	4631      	mov	r1, r6
 8005326:	3301      	adds	r3, #1
 8005328:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 800532c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005330:	e57f      	b.n	8004e32 <d_print_comp_inner+0x2522>
 8005332:	6841      	ldr	r1, [r0, #4]
 8005334:	2900      	cmp	r1, #0
 8005336:	f43d abca 	beq.w	8002ace <d_print_comp_inner+0x1be>
 800533a:	780b      	ldrb	r3, [r1, #0]
 800533c:	f7fe b9de 	b.w	80036fc <d_print_comp_inner+0xdec>
 8005340:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005344:	29ff      	cmp	r1, #255	; 0xff
 8005346:	d00d      	beq.n	8005364 <d_print_comp_inner+0x2a54>
 8005348:	232d      	movs	r3, #45	; 0x2d
 800534a:	1c4a      	adds	r2, r1, #1
 800534c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005350:	5463      	strb	r3, [r4, r1]
 8005352:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005356:	e504      	b.n	8004d62 <d_print_comp_inner+0x2452>
 8005358:	2205      	movs	r2, #5
 800535a:	4920      	ldr	r1, [pc, #128]	; (80053dc <d_print_comp_inner+0x2acc>)
 800535c:	f7fb f816 	bl	800038c <d_append_buffer>
 8005360:	f7fd bba4 	b.w	8002aac <d_print_comp_inner+0x19c>
 8005364:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8005368:	f880 70ff 	strb.w	r7, [r0, #255]	; 0xff
 800536c:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8005370:	4798      	blx	r3
 8005372:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005376:	4639      	mov	r1, r7
 8005378:	3301      	adds	r3, #1
 800537a:	f8c4 7100 	str.w	r7, [r4, #256]	; 0x100
 800537e:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005382:	e7e1      	b.n	8005348 <d_print_comp_inner+0x2a38>
 8005384:	2500      	movs	r5, #0
 8005386:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800538a:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800538e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005392:	4620      	mov	r0, r4
 8005394:	4798      	blx	r3
 8005396:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800539a:	4629      	mov	r1, r5
 800539c:	3301      	adds	r3, #1
 800539e:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 80053a2:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80053a6:	e512      	b.n	8004dce <d_print_comp_inner+0x24be>
 80053a8:	2700      	movs	r7, #0
 80053aa:	f7ff b910 	b.w	80045ce <d_print_comp_inner+0x1cbe>
 80053ae:	2500      	movs	r5, #0
 80053b0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80053b4:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80053b8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80053bc:	4620      	mov	r0, r4
 80053be:	4798      	blx	r3
 80053c0:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80053c4:	4629      	mov	r1, r5
 80053c6:	3301      	adds	r3, #1
 80053c8:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 80053cc:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80053d0:	f7fd bb65 	b.w	8002a9e <d_print_comp_inner+0x18e>
 80053d4:	08012ab0 	.word	0x08012ab0
 80053d8:	08012a6c 	.word	0x08012a6c
 80053dc:	08012a84 	.word	0x08012a84
 80053e0:	4637      	mov	r7, r6
 80053e2:	f7ff bbe6 	b.w	8004bb2 <d_print_comp_inner+0x22a2>
 80053e6:	2500      	movs	r5, #0
 80053e8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80053ec:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80053f0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80053f4:	4620      	mov	r0, r4
 80053f6:	4798      	blx	r3
 80053f8:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80053fc:	4629      	mov	r1, r5
 80053fe:	3301      	adds	r3, #1
 8005400:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 8005404:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005408:	e4d3      	b.n	8004db2 <d_print_comp_inner+0x24a2>
 800540a:	f8c9 2000 	str.w	r2, [r9]
 800540e:	3104      	adds	r1, #4
 8005410:	4620      	mov	r0, r4
 8005412:	f7fb f9cb 	bl	80007ac <d_lookup_template_argument.isra.6>
 8005416:	2800      	cmp	r0, #0
 8005418:	f47f ad3c 	bne.w	8004e94 <d_print_comp_inner+0x2584>
 800541c:	f7fd bb5a 	b.w	8002ad4 <d_print_comp_inner+0x1c4>
 8005420:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005424:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8005428:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800542c:	4620      	mov	r0, r4
 800542e:	4798      	blx	r3
 8005430:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005434:	4631      	mov	r1, r6
 8005436:	3301      	adds	r3, #1
 8005438:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 800543c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005440:	f7fe bc00 	b.w	8003c44 <d_print_comp_inner+0x1334>
 8005444:	2301      	movs	r3, #1
 8005446:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 800544a:	f7fd bb2f 	b.w	8002aac <d_print_comp_inner+0x19c>
 800544e:	4618      	mov	r0, r3
 8005450:	4407      	add	r7, r0
 8005452:	f7ff bb81 	b.w	8004b58 <d_print_comp_inner+0x2248>
 8005456:	2000      	movs	r0, #0
 8005458:	4407      	add	r7, r0
 800545a:	f7ff bb7d 	b.w	8004b58 <d_print_comp_inner+0x2248>
 800545e:	4607      	mov	r7, r0
 8005460:	f7ff bba7 	b.w	8004bb2 <d_print_comp_inner+0x22a2>

08005464 <d_print_comp>:
 8005464:	b510      	push	{r4, lr}
 8005466:	f8d0 3128 	ldr.w	r3, [r0, #296]	; 0x128
 800546a:	b082      	sub	sp, #8
 800546c:	f8c0 d128 	str.w	sp, [r0, #296]	; 0x128
 8005470:	4604      	mov	r4, r0
 8005472:	e88d 000c 	stmia.w	sp, {r2, r3}
 8005476:	f7fd fa4b 	bl	8002910 <d_print_comp_inner>
 800547a:	9b01      	ldr	r3, [sp, #4]
 800547c:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8005480:	b002      	add	sp, #8
 8005482:	bd10      	pop	{r4, pc}

08005484 <d_print_mod>:
 8005484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005488:	7813      	ldrb	r3, [r2, #0]
 800548a:	b082      	sub	sp, #8
 800548c:	3b03      	subs	r3, #3
 800548e:	4615      	mov	r5, r2
 8005490:	4604      	mov	r4, r0
 8005492:	4688      	mov	r8, r1
 8005494:	2b49      	cmp	r3, #73	; 0x49
 8005496:	f200 8229 	bhi.w	80058ec <d_print_mod+0x468>
 800549a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800549e:	01e9      	.short	0x01e9
 80054a0:	02270227 	.word	0x02270227
 80054a4:	02270227 	.word	0x02270227
 80054a8:	02270227 	.word	0x02270227
 80054ac:	02270227 	.word	0x02270227
 80054b0:	02270227 	.word	0x02270227
 80054b4:	02270227 	.word	0x02270227
 80054b8:	02270227 	.word	0x02270227
 80054bc:	02270227 	.word	0x02270227
 80054c0:	02270227 	.word	0x02270227
 80054c4:	02270227 	.word	0x02270227
 80054c8:	01ee0227 	.word	0x01ee0227
 80054cc:	01aa0184 	.word	0x01aa0184
 80054d0:	018401ee 	.word	0x018401ee
 80054d4:	01cf01aa 	.word	0x01cf01aa
 80054d8:	006f01dc 	.word	0x006f01dc
 80054dc:	009d008d 	.word	0x009d008d
 80054e0:	00d000ac 	.word	0x00d000ac
 80054e4:	022700f5 	.word	0x022700f5
 80054e8:	02270227 	.word	0x02270227
 80054ec:	011a0227 	.word	0x011a0227
 80054f0:	015e0227 	.word	0x015e0227
 80054f4:	02270227 	.word	0x02270227
 80054f8:	02270227 	.word	0x02270227
 80054fc:	02270227 	.word	0x02270227
 8005500:	02270227 	.word	0x02270227
 8005504:	02270227 	.word	0x02270227
 8005508:	02270227 	.word	0x02270227
 800550c:	02270227 	.word	0x02270227
 8005510:	02270227 	.word	0x02270227
 8005514:	02270227 	.word	0x02270227
 8005518:	02270227 	.word	0x02270227
 800551c:	02270227 	.word	0x02270227
 8005520:	02270227 	.word	0x02270227
 8005524:	02270227 	.word	0x02270227
 8005528:	02270227 	.word	0x02270227
 800552c:	02270227 	.word	0x02270227
 8005530:	004a      	.short	0x004a
 8005532:	4dd6      	ldr	r5, [pc, #856]	; (800588c <d_print_mod+0x408>)
 8005534:	f04f 0800 	mov.w	r8, #0
 8005538:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800553c:	f105 0711 	add.w	r7, r5, #17
 8005540:	e008      	b.n	8005554 <d_print_mod+0xd0>
 8005542:	460b      	mov	r3, r1
 8005544:	3101      	adds	r1, #1
 8005546:	42bd      	cmp	r5, r7
 8005548:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800554c:	54e6      	strb	r6, [r4, r3]
 800554e:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8005552:	d02e      	beq.n	80055b2 <d_print_mod+0x12e>
 8005554:	29ff      	cmp	r1, #255	; 0xff
 8005556:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800555a:	d1f2      	bne.n	8005542 <d_print_mod+0xbe>
 800555c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005560:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005564:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8005568:	4620      	mov	r0, r4
 800556a:	4798      	blx	r3
 800556c:	2101      	movs	r1, #1
 800556e:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8005572:	2300      	movs	r3, #0
 8005574:	440a      	add	r2, r1
 8005576:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800557a:	e7e4      	b.n	8005546 <d_print_mod+0xc2>
 800557c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005580:	29ff      	cmp	r1, #255	; 0xff
 8005582:	f000 81fe 	beq.w	8005982 <d_print_mod+0x4fe>
 8005586:	1c4a      	adds	r2, r1, #1
 8005588:	2320      	movs	r3, #32
 800558a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800558e:	5463      	strb	r3, [r4, r1]
 8005590:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005594:	68ab      	ldr	r3, [r5, #8]
 8005596:	4641      	mov	r1, r8
 8005598:	461a      	mov	r2, r3
 800559a:	f8d4 5128 	ldr.w	r5, [r4, #296]	; 0x128
 800559e:	f8c4 d128 	str.w	sp, [r4, #296]	; 0x128
 80055a2:	4620      	mov	r0, r4
 80055a4:	e88d 0028 	stmia.w	sp, {r3, r5}
 80055a8:	f7fd f9b2 	bl	8002910 <d_print_comp_inner>
 80055ac:	9b01      	ldr	r3, [sp, #4]
 80055ae:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80055b2:	b002      	add	sp, #8
 80055b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055b8:	f011 0504 	ands.w	r5, r1, #4
 80055bc:	d1f9      	bne.n	80055b2 <d_print_mod+0x12e>
 80055be:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 80055c2:	2bff      	cmp	r3, #255	; 0xff
 80055c4:	f000 8222 	beq.w	8005a0c <d_print_mod+0x588>
 80055c8:	222a      	movs	r2, #42	; 0x2a
 80055ca:	1c59      	adds	r1, r3, #1
 80055cc:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80055d0:	54e2      	strb	r2, [r4, r3]
 80055d2:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80055d6:	e7ec      	b.n	80055b2 <d_print_mod+0x12e>
 80055d8:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80055dc:	29ff      	cmp	r1, #255	; 0xff
 80055de:	f000 81bf 	beq.w	8005960 <d_print_mod+0x4dc>
 80055e2:	1c4a      	adds	r2, r1, #1
 80055e4:	2326      	movs	r3, #38	; 0x26
 80055e6:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80055ea:	5463      	strb	r3, [r4, r1]
 80055ec:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80055f0:	b002      	add	sp, #8
 80055f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055f6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80055fa:	4da5      	ldr	r5, [pc, #660]	; (8005890 <d_print_mod+0x40c>)
 80055fc:	f04f 0800 	mov.w	r8, #0
 8005600:	1caf      	adds	r7, r5, #2
 8005602:	e008      	b.n	8005616 <d_print_mod+0x192>
 8005604:	460b      	mov	r3, r1
 8005606:	3101      	adds	r1, #1
 8005608:	42bd      	cmp	r5, r7
 800560a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800560e:	54e6      	strb	r6, [r4, r3]
 8005610:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8005614:	d0cd      	beq.n	80055b2 <d_print_mod+0x12e>
 8005616:	29ff      	cmp	r1, #255	; 0xff
 8005618:	f815 6b01 	ldrb.w	r6, [r5], #1
 800561c:	d1f2      	bne.n	8005604 <d_print_mod+0x180>
 800561e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005622:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005626:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800562a:	4620      	mov	r0, r4
 800562c:	4798      	blx	r3
 800562e:	2101      	movs	r1, #1
 8005630:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8005634:	2300      	movs	r3, #0
 8005636:	440a      	add	r2, r1
 8005638:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800563c:	e7e4      	b.n	8005608 <d_print_mod+0x184>
 800563e:	4d95      	ldr	r5, [pc, #596]	; (8005894 <d_print_mod+0x410>)
 8005640:	f04f 0800 	mov.w	r8, #0
 8005644:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005648:	f105 0708 	add.w	r7, r5, #8
 800564c:	e008      	b.n	8005660 <d_print_mod+0x1dc>
 800564e:	460b      	mov	r3, r1
 8005650:	3101      	adds	r1, #1
 8005652:	42bd      	cmp	r5, r7
 8005654:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005658:	54e6      	strb	r6, [r4, r3]
 800565a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800565e:	d0a8      	beq.n	80055b2 <d_print_mod+0x12e>
 8005660:	29ff      	cmp	r1, #255	; 0xff
 8005662:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005666:	d1f2      	bne.n	800564e <d_print_mod+0x1ca>
 8005668:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800566c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005670:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8005674:	4620      	mov	r0, r4
 8005676:	4798      	blx	r3
 8005678:	2101      	movs	r1, #1
 800567a:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 800567e:	2300      	movs	r3, #0
 8005680:	440a      	add	r2, r1
 8005682:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8005686:	e7e4      	b.n	8005652 <d_print_mod+0x1ce>
 8005688:	4d83      	ldr	r5, [pc, #524]	; (8005898 <d_print_mod+0x414>)
 800568a:	f04f 0800 	mov.w	r8, #0
 800568e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005692:	f105 070a 	add.w	r7, r5, #10
 8005696:	e008      	b.n	80056aa <d_print_mod+0x226>
 8005698:	460b      	mov	r3, r1
 800569a:	3101      	adds	r1, #1
 800569c:	42bd      	cmp	r5, r7
 800569e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80056a2:	54e6      	strb	r6, [r4, r3]
 80056a4:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80056a8:	d083      	beq.n	80055b2 <d_print_mod+0x12e>
 80056aa:	29ff      	cmp	r1, #255	; 0xff
 80056ac:	f815 6b01 	ldrb.w	r6, [r5], #1
 80056b0:	d1f2      	bne.n	8005698 <d_print_mod+0x214>
 80056b2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80056b6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80056ba:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80056be:	4620      	mov	r0, r4
 80056c0:	4798      	blx	r3
 80056c2:	2101      	movs	r1, #1
 80056c4:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80056c8:	2300      	movs	r3, #0
 80056ca:	440a      	add	r2, r1
 80056cc:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80056d0:	e7e4      	b.n	800569c <d_print_mod+0x218>
 80056d2:	f890 3104 	ldrb.w	r3, [r0, #260]	; 0x104
 80056d6:	2b28      	cmp	r3, #40	; 0x28
 80056d8:	d00b      	beq.n	80056f2 <d_print_mod+0x26e>
 80056da:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 80056de:	2bff      	cmp	r3, #255	; 0xff
 80056e0:	f000 812c 	beq.w	800593c <d_print_mod+0x4b8>
 80056e4:	2220      	movs	r2, #32
 80056e6:	1c59      	adds	r1, r3, #1
 80056e8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80056ec:	54e2      	strb	r2, [r4, r3]
 80056ee:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80056f2:	686b      	ldr	r3, [r5, #4]
 80056f4:	f8d4 5128 	ldr.w	r5, [r4, #296]	; 0x128
 80056f8:	4641      	mov	r1, r8
 80056fa:	461a      	mov	r2, r3
 80056fc:	f8c4 d128 	str.w	sp, [r4, #296]	; 0x128
 8005700:	4620      	mov	r0, r4
 8005702:	e88d 0028 	stmia.w	sp, {r3, r5}
 8005706:	f7fd f903 	bl	8002910 <d_print_comp_inner>
 800570a:	4d64      	ldr	r5, [pc, #400]	; (800589c <d_print_mod+0x418>)
 800570c:	9b01      	ldr	r3, [sp, #4]
 800570e:	2700      	movs	r7, #0
 8005710:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005714:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8005718:	f105 0803 	add.w	r8, r5, #3
 800571c:	e009      	b.n	8005732 <d_print_mod+0x2ae>
 800571e:	460b      	mov	r3, r1
 8005720:	3101      	adds	r1, #1
 8005722:	4545      	cmp	r5, r8
 8005724:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005728:	54e6      	strb	r6, [r4, r3]
 800572a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800572e:	f43f af40 	beq.w	80055b2 <d_print_mod+0x12e>
 8005732:	29ff      	cmp	r1, #255	; 0xff
 8005734:	f815 6b01 	ldrb.w	r6, [r5], #1
 8005738:	d1f1      	bne.n	800571e <d_print_mod+0x29a>
 800573a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800573e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005742:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8005746:	4620      	mov	r0, r4
 8005748:	4798      	blx	r3
 800574a:	2101      	movs	r1, #1
 800574c:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8005750:	2300      	movs	r3, #0
 8005752:	440a      	add	r2, r1
 8005754:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8005758:	e7e3      	b.n	8005722 <d_print_mod+0x29e>
 800575a:	4e51      	ldr	r6, [pc, #324]	; (80058a0 <d_print_mod+0x41c>)
 800575c:	f04f 0900 	mov.w	r9, #0
 8005760:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005764:	f106 0a0a 	add.w	sl, r6, #10
 8005768:	e009      	b.n	800577e <d_print_mod+0x2fa>
 800576a:	460b      	mov	r3, r1
 800576c:	3101      	adds	r1, #1
 800576e:	4556      	cmp	r6, sl
 8005770:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005774:	54e7      	strb	r7, [r4, r3]
 8005776:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 800577a:	f000 80c4 	beq.w	8005906 <d_print_mod+0x482>
 800577e:	29ff      	cmp	r1, #255	; 0xff
 8005780:	f816 7b01 	ldrb.w	r7, [r6], #1
 8005784:	d1f1      	bne.n	800576a <d_print_mod+0x2e6>
 8005786:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800578a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800578e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8005792:	4620      	mov	r0, r4
 8005794:	4798      	blx	r3
 8005796:	2101      	movs	r1, #1
 8005798:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 800579c:	2300      	movs	r3, #0
 800579e:	440a      	add	r2, r1
 80057a0:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80057a4:	e7e3      	b.n	800576e <d_print_mod+0x2ea>
 80057a6:	4d3f      	ldr	r5, [pc, #252]	; (80058a4 <d_print_mod+0x420>)
 80057a8:	f04f 0800 	mov.w	r8, #0
 80057ac:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80057b0:	f105 0709 	add.w	r7, r5, #9
 80057b4:	e009      	b.n	80057ca <d_print_mod+0x346>
 80057b6:	460b      	mov	r3, r1
 80057b8:	3101      	adds	r1, #1
 80057ba:	42bd      	cmp	r5, r7
 80057bc:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80057c0:	54e6      	strb	r6, [r4, r3]
 80057c2:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80057c6:	f43f aef4 	beq.w	80055b2 <d_print_mod+0x12e>
 80057ca:	29ff      	cmp	r1, #255	; 0xff
 80057cc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80057d0:	d1f1      	bne.n	80057b6 <d_print_mod+0x332>
 80057d2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80057d6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80057da:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80057de:	4620      	mov	r0, r4
 80057e0:	4798      	blx	r3
 80057e2:	2101      	movs	r1, #1
 80057e4:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80057e8:	2300      	movs	r3, #0
 80057ea:	440a      	add	r2, r1
 80057ec:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80057f0:	e7e3      	b.n	80057ba <d_print_mod+0x336>
 80057f2:	4d2d      	ldr	r5, [pc, #180]	; (80058a8 <d_print_mod+0x424>)
 80057f4:	f04f 0800 	mov.w	r8, #0
 80057f8:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80057fc:	1daf      	adds	r7, r5, #6
 80057fe:	e009      	b.n	8005814 <d_print_mod+0x390>
 8005800:	460b      	mov	r3, r1
 8005802:	3101      	adds	r1, #1
 8005804:	42bd      	cmp	r5, r7
 8005806:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800580a:	54e6      	strb	r6, [r4, r3]
 800580c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8005810:	f43f aecf 	beq.w	80055b2 <d_print_mod+0x12e>
 8005814:	29ff      	cmp	r1, #255	; 0xff
 8005816:	f815 6b01 	ldrb.w	r6, [r5], #1
 800581a:	d1f1      	bne.n	8005800 <d_print_mod+0x37c>
 800581c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005820:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005824:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8005828:	4620      	mov	r0, r4
 800582a:	4798      	blx	r3
 800582c:	2101      	movs	r1, #1
 800582e:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8005832:	2300      	movs	r3, #0
 8005834:	440a      	add	r2, r1
 8005836:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800583a:	e7e3      	b.n	8005804 <d_print_mod+0x380>
 800583c:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8005840:	2bff      	cmp	r3, #255	; 0xff
 8005842:	f000 80d1 	beq.w	80059e8 <d_print_mod+0x564>
 8005846:	2220      	movs	r2, #32
 8005848:	1c59      	adds	r1, r3, #1
 800584a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800584e:	54e2      	strb	r2, [r4, r3]
 8005850:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005854:	e6c2      	b.n	80055dc <d_print_mod+0x158>
 8005856:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 800585a:	2bff      	cmp	r3, #255	; 0xff
 800585c:	f000 80b2 	beq.w	80059c4 <d_print_mod+0x540>
 8005860:	2220      	movs	r2, #32
 8005862:	1c59      	adds	r1, r3, #1
 8005864:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005868:	54e2      	strb	r2, [r4, r3]
 800586a:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800586e:	e6c4      	b.n	80055fa <d_print_mod+0x176>
 8005870:	686b      	ldr	r3, [r5, #4]
 8005872:	f8d0 5128 	ldr.w	r5, [r0, #296]	; 0x128
 8005876:	461a      	mov	r2, r3
 8005878:	e691      	b.n	800559e <d_print_mod+0x11a>
 800587a:	4d0c      	ldr	r5, [pc, #48]	; (80058ac <d_print_mod+0x428>)
 800587c:	f04f 0800 	mov.w	r8, #0
 8005880:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005884:	f105 0709 	add.w	r7, r5, #9
 8005888:	e01c      	b.n	80058c4 <d_print_mod+0x440>
 800588a:	bf00      	nop
 800588c:	08012b53 	.word	0x08012b53
 8005890:	08012b68 	.word	0x08012b68
 8005894:	08012b6b 	.word	0x08012b6b
 8005898:	08012b78 	.word	0x08012b78
 800589c:	08012b84 	.word	0x08012b84
 80058a0:	08012b88 	.word	0x08012b88
 80058a4:	08012b3f 	.word	0x08012b3f
 80058a8:	08012b4c 	.word	0x08012b4c
 80058ac:	08012b33 	.word	0x08012b33
 80058b0:	460b      	mov	r3, r1
 80058b2:	3101      	adds	r1, #1
 80058b4:	42af      	cmp	r7, r5
 80058b6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80058ba:	54e6      	strb	r6, [r4, r3]
 80058bc:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80058c0:	f43f ae77 	beq.w	80055b2 <d_print_mod+0x12e>
 80058c4:	29ff      	cmp	r1, #255	; 0xff
 80058c6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80058ca:	d1f1      	bne.n	80058b0 <d_print_mod+0x42c>
 80058cc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80058d0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80058d4:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80058d8:	4620      	mov	r0, r4
 80058da:	4798      	blx	r3
 80058dc:	2101      	movs	r1, #1
 80058de:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80058e2:	2300      	movs	r3, #0
 80058e4:	440a      	add	r2, r1
 80058e6:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80058ea:	e7e3      	b.n	80058b4 <d_print_mod+0x430>
 80058ec:	f8d0 3128 	ldr.w	r3, [r0, #296]	; 0x128
 80058f0:	462a      	mov	r2, r5
 80058f2:	f8c0 d128 	str.w	sp, [r0, #296]	; 0x128
 80058f6:	9301      	str	r3, [sp, #4]
 80058f8:	9500      	str	r5, [sp, #0]
 80058fa:	f7fd f809 	bl	8002910 <d_print_comp_inner>
 80058fe:	9b01      	ldr	r3, [sp, #4]
 8005900:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8005904:	e655      	b.n	80055b2 <d_print_mod+0x12e>
 8005906:	686b      	ldr	r3, [r5, #4]
 8005908:	f8d4 5128 	ldr.w	r5, [r4, #296]	; 0x128
 800590c:	461a      	mov	r2, r3
 800590e:	4641      	mov	r1, r8
 8005910:	f8c4 d128 	str.w	sp, [r4, #296]	; 0x128
 8005914:	4620      	mov	r0, r4
 8005916:	e88d 0028 	stmia.w	sp, {r3, r5}
 800591a:	f7fc fff9 	bl	8002910 <d_print_comp_inner>
 800591e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005922:	9b01      	ldr	r3, [sp, #4]
 8005924:	29ff      	cmp	r1, #255	; 0xff
 8005926:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800592a:	d03a      	beq.n	80059a2 <d_print_mod+0x51e>
 800592c:	1c4a      	adds	r2, r1, #1
 800592e:	2329      	movs	r3, #41	; 0x29
 8005930:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005934:	5463      	strb	r3, [r4, r1]
 8005936:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800593a:	e63a      	b.n	80055b2 <d_print_mod+0x12e>
 800593c:	2600      	movs	r6, #0
 800593e:	4619      	mov	r1, r3
 8005940:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8005944:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8005948:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 800594c:	4798      	blx	r3
 800594e:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8005952:	4633      	mov	r3, r6
 8005954:	3201      	adds	r2, #1
 8005956:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 800595a:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800595e:	e6c1      	b.n	80056e4 <d_print_mod+0x260>
 8005960:	2500      	movs	r5, #0
 8005962:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005966:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800596a:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800596e:	4620      	mov	r0, r4
 8005970:	4798      	blx	r3
 8005972:	2201      	movs	r2, #1
 8005974:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005978:	4629      	mov	r1, r5
 800597a:	4413      	add	r3, r2
 800597c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005980:	e630      	b.n	80055e4 <d_print_mod+0x160>
 8005982:	2600      	movs	r6, #0
 8005984:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8005988:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 800598c:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8005990:	4798      	blx	r3
 8005992:	2201      	movs	r2, #1
 8005994:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005998:	4631      	mov	r1, r6
 800599a:	4413      	add	r3, r2
 800599c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80059a0:	e5f2      	b.n	8005588 <d_print_mod+0x104>
 80059a2:	2500      	movs	r5, #0
 80059a4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80059a8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80059ac:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80059b0:	4620      	mov	r0, r4
 80059b2:	4798      	blx	r3
 80059b4:	2201      	movs	r2, #1
 80059b6:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80059ba:	4629      	mov	r1, r5
 80059bc:	4413      	add	r3, r2
 80059be:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80059c2:	e7b4      	b.n	800592e <d_print_mod+0x4aa>
 80059c4:	2500      	movs	r5, #0
 80059c6:	4619      	mov	r1, r3
 80059c8:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 80059cc:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 80059d0:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 80059d4:	4798      	blx	r3
 80059d6:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80059da:	462b      	mov	r3, r5
 80059dc:	3201      	adds	r2, #1
 80059de:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 80059e2:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80059e6:	e73b      	b.n	8005860 <d_print_mod+0x3dc>
 80059e8:	2500      	movs	r5, #0
 80059ea:	4619      	mov	r1, r3
 80059ec:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 80059f0:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 80059f4:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 80059f8:	4798      	blx	r3
 80059fa:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80059fe:	462b      	mov	r3, r5
 8005a00:	3201      	adds	r2, #1
 8005a02:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 8005a06:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8005a0a:	e71c      	b.n	8005846 <d_print_mod+0x3c2>
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8005a12:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8005a16:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8005a1a:	4798      	blx	r3
 8005a1c:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8005a20:	462b      	mov	r3, r5
 8005a22:	3201      	adds	r2, #1
 8005a24:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 8005a28:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8005a2c:	e5cc      	b.n	80055c8 <d_print_mod+0x144>
 8005a2e:	bf00      	nop

08005a30 <d_print_mod_list>:
 8005a30:	2a00      	cmp	r2, #0
 8005a32:	f000 80a1 	beq.w	8005b78 <d_print_mod_list+0x148>
 8005a36:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a3a:	461e      	mov	r6, r3
 8005a3c:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8005a40:	b089      	sub	sp, #36	; 0x24
 8005a42:	4605      	mov	r5, r0
 8005a44:	bb43      	cbnz	r3, 8005a98 <d_print_mod_list+0x68>
 8005a46:	460f      	mov	r7, r1
 8005a48:	4614      	mov	r4, r2
 8005a4a:	f04f 0801 	mov.w	r8, #1
 8005a4e:	e002      	b.n	8005a56 <d_print_mod_list+0x26>
 8005a50:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
 8005a54:	bb03      	cbnz	r3, 8005a98 <d_print_mod_list+0x68>
 8005a56:	68a3      	ldr	r3, [r4, #8]
 8005a58:	b9db      	cbnz	r3, 8005a92 <d_print_mod_list+0x62>
 8005a5a:	6862      	ldr	r2, [r4, #4]
 8005a5c:	7813      	ldrb	r3, [r2, #0]
 8005a5e:	b92e      	cbnz	r6, 8005a6c <d_print_mod_list+0x3c>
 8005a60:	f1a3 011c 	sub.w	r1, r3, #28
 8005a64:	2904      	cmp	r1, #4
 8005a66:	d914      	bls.n	8005a92 <d_print_mod_list+0x62>
 8005a68:	2b4c      	cmp	r3, #76	; 0x4c
 8005a6a:	d012      	beq.n	8005a92 <d_print_mod_list+0x62>
 8005a6c:	68e1      	ldr	r1, [r4, #12]
 8005a6e:	2b29      	cmp	r3, #41	; 0x29
 8005a70:	f8c4 8008 	str.w	r8, [r4, #8]
 8005a74:	f8d5 9110 	ldr.w	r9, [r5, #272]	; 0x110
 8005a78:	f8c5 1110 	str.w	r1, [r5, #272]	; 0x110
 8005a7c:	d00f      	beq.n	8005a9e <d_print_mod_list+0x6e>
 8005a7e:	2b2a      	cmp	r3, #42	; 0x2a
 8005a80:	d018      	beq.n	8005ab4 <d_print_mod_list+0x84>
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d021      	beq.n	8005aca <d_print_mod_list+0x9a>
 8005a86:	4639      	mov	r1, r7
 8005a88:	4628      	mov	r0, r5
 8005a8a:	f7ff fcfb 	bl	8005484 <d_print_mod>
 8005a8e:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8005a92:	6824      	ldr	r4, [r4, #0]
 8005a94:	2c00      	cmp	r4, #0
 8005a96:	d1db      	bne.n	8005a50 <d_print_mod_list+0x20>
 8005a98:	b009      	add	sp, #36	; 0x24
 8005a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a9e:	6823      	ldr	r3, [r4, #0]
 8005aa0:	3208      	adds	r2, #8
 8005aa2:	4639      	mov	r1, r7
 8005aa4:	4628      	mov	r0, r5
 8005aa6:	f000 f9d9 	bl	8005e5c <d_print_function_type.isra.11>
 8005aaa:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8005aae:	b009      	add	sp, #36	; 0x24
 8005ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ab4:	6823      	ldr	r3, [r4, #0]
 8005ab6:	3204      	adds	r2, #4
 8005ab8:	4639      	mov	r1, r7
 8005aba:	4628      	mov	r0, r5
 8005abc:	f000 f8f2 	bl	8005ca4 <d_print_array_type.isra.10>
 8005ac0:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8005ac4:	b009      	add	sp, #36	; 0x24
 8005ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aca:	2600      	movs	r6, #0
 8005acc:	f8d5 8114 	ldr.w	r8, [r5, #276]	; 0x114
 8005ad0:	f8c5 6114 	str.w	r6, [r5, #276]	; 0x114
 8005ad4:	6852      	ldr	r2, [r2, #4]
 8005ad6:	4639      	mov	r1, r7
 8005ad8:	4628      	mov	r0, r5
 8005ada:	f7ff fcc3 	bl	8005464 <d_print_comp>
 8005ade:	f017 0a04 	ands.w	sl, r7, #4
 8005ae2:	f8c5 8114 	str.w	r8, [r5, #276]	; 0x114
 8005ae6:	d023      	beq.n	8005b30 <d_print_mod_list+0x100>
 8005ae8:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8005aec:	29ff      	cmp	r1, #255	; 0xff
 8005aee:	f000 80c1 	beq.w	8005c74 <d_print_mod_list+0x244>
 8005af2:	1c4a      	adds	r2, r1, #1
 8005af4:	232e      	movs	r3, #46	; 0x2e
 8005af6:	f8c5 2100 	str.w	r2, [r5, #256]	; 0x100
 8005afa:	546b      	strb	r3, [r5, r1]
 8005afc:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
 8005b00:	6863      	ldr	r3, [r4, #4]
 8005b02:	689c      	ldr	r4, [r3, #8]
 8005b04:	7823      	ldrb	r3, [r4, #0]
 8005b06:	2b46      	cmp	r3, #70	; 0x46
 8005b08:	d037      	beq.n	8005b7a <d_print_mod_list+0x14a>
 8005b0a:	f1a3 021c 	sub.w	r2, r3, #28
 8005b0e:	2a04      	cmp	r2, #4
 8005b10:	d90b      	bls.n	8005b2a <d_print_mod_list+0xfa>
 8005b12:	2b4c      	cmp	r3, #76	; 0x4c
 8005b14:	d009      	beq.n	8005b2a <d_print_mod_list+0xfa>
 8005b16:	4622      	mov	r2, r4
 8005b18:	4639      	mov	r1, r7
 8005b1a:	4628      	mov	r0, r5
 8005b1c:	f7ff fca2 	bl	8005464 <d_print_comp>
 8005b20:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8005b24:	b009      	add	sp, #36	; 0x24
 8005b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b2a:	6864      	ldr	r4, [r4, #4]
 8005b2c:	7823      	ldrb	r3, [r4, #0]
 8005b2e:	e7ec      	b.n	8005b0a <d_print_mod_list+0xda>
 8005b30:	4e58      	ldr	r6, [pc, #352]	; (8005c94 <d_print_mod_list+0x264>)
 8005b32:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8005b36:	f106 0b02 	add.w	fp, r6, #2
 8005b3a:	e009      	b.n	8005b50 <d_print_mod_list+0x120>
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	3101      	adds	r1, #1
 8005b40:	455e      	cmp	r6, fp
 8005b42:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8005b46:	f805 8003 	strb.w	r8, [r5, r3]
 8005b4a:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8005b4e:	d0d7      	beq.n	8005b00 <d_print_mod_list+0xd0>
 8005b50:	29ff      	cmp	r1, #255	; 0xff
 8005b52:	f816 8b01 	ldrb.w	r8, [r6], #1
 8005b56:	d1f1      	bne.n	8005b3c <d_print_mod_list+0x10c>
 8005b58:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8005b5c:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8005b60:	f885 a0ff 	strb.w	sl, [r5, #255]	; 0xff
 8005b64:	4628      	mov	r0, r5
 8005b66:	4798      	blx	r3
 8005b68:	2101      	movs	r1, #1
 8005b6a:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
 8005b6e:	2300      	movs	r3, #0
 8005b70:	440a      	add	r2, r1
 8005b72:	f8c5 2124 	str.w	r2, [r5, #292]	; 0x124
 8005b76:	e7e3      	b.n	8005b40 <d_print_mod_list+0x110>
 8005b78:	4770      	bx	lr
 8005b7a:	4e47      	ldr	r6, [pc, #284]	; (8005c98 <d_print_mod_list+0x268>)
 8005b7c:	f04f 0b00 	mov.w	fp, #0
 8005b80:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8005b84:	f106 0a0d 	add.w	sl, r6, #13
 8005b88:	e009      	b.n	8005b9e <d_print_mod_list+0x16e>
 8005b8a:	460b      	mov	r3, r1
 8005b8c:	3101      	adds	r1, #1
 8005b8e:	45b2      	cmp	sl, r6
 8005b90:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8005b94:	f805 8003 	strb.w	r8, [r5, r3]
 8005b98:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8005b9c:	d013      	beq.n	8005bc6 <d_print_mod_list+0x196>
 8005b9e:	29ff      	cmp	r1, #255	; 0xff
 8005ba0:	f816 8b01 	ldrb.w	r8, [r6], #1
 8005ba4:	d1f1      	bne.n	8005b8a <d_print_mod_list+0x15a>
 8005ba6:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8005baa:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8005bae:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8005bb2:	4628      	mov	r0, r5
 8005bb4:	4798      	blx	r3
 8005bb6:	2101      	movs	r1, #1
 8005bb8:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	440a      	add	r2, r1
 8005bc0:	f8c5 2124 	str.w	r2, [r5, #292]	; 0x124
 8005bc4:	e7e3      	b.n	8005b8e <d_print_mod_list+0x15e>
 8005bc6:	68a2      	ldr	r2, [r4, #8]
 8005bc8:	a801      	add	r0, sp, #4
 8005bca:	3201      	adds	r2, #1
 8005bcc:	4933      	ldr	r1, [pc, #204]	; (8005c9c <d_print_mod_list+0x26c>)
 8005bce:	f008 ff63 	bl	800ea98 <sprintf>
 8005bd2:	a801      	add	r0, sp, #4
 8005bd4:	f000 fe12 	bl	80067fc <strlen>
 8005bd8:	b328      	cbz	r0, 8005c26 <d_print_mod_list+0x1f6>
 8005bda:	ae01      	add	r6, sp, #4
 8005bdc:	f04f 0b00 	mov.w	fp, #0
 8005be0:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8005be4:	eb06 0a00 	add.w	sl, r6, r0
 8005be8:	e009      	b.n	8005bfe <d_print_mod_list+0x1ce>
 8005bea:	460b      	mov	r3, r1
 8005bec:	3101      	adds	r1, #1
 8005bee:	45b2      	cmp	sl, r6
 8005bf0:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8005bf4:	f805 8003 	strb.w	r8, [r5, r3]
 8005bf8:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8005bfc:	d015      	beq.n	8005c2a <d_print_mod_list+0x1fa>
 8005bfe:	29ff      	cmp	r1, #255	; 0xff
 8005c00:	f816 8b01 	ldrb.w	r8, [r6], #1
 8005c04:	d1f1      	bne.n	8005bea <d_print_mod_list+0x1ba>
 8005c06:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8005c0a:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8005c0e:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8005c12:	4628      	mov	r0, r5
 8005c14:	4798      	blx	r3
 8005c16:	2101      	movs	r1, #1
 8005c18:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	440a      	add	r2, r1
 8005c20:	f8c5 2124 	str.w	r2, [r5, #292]	; 0x124
 8005c24:	e7e3      	b.n	8005bee <d_print_mod_list+0x1be>
 8005c26:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8005c2a:	4e1d      	ldr	r6, [pc, #116]	; (8005ca0 <d_print_mod_list+0x270>)
 8005c2c:	f04f 0b00 	mov.w	fp, #0
 8005c30:	f106 0a03 	add.w	sl, r6, #3
 8005c34:	e00a      	b.n	8005c4c <d_print_mod_list+0x21c>
 8005c36:	460b      	mov	r3, r1
 8005c38:	3101      	adds	r1, #1
 8005c3a:	45b2      	cmp	sl, r6
 8005c3c:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8005c40:	f805 8003 	strb.w	r8, [r5, r3]
 8005c44:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8005c48:	f43f af6f 	beq.w	8005b2a <d_print_mod_list+0xfa>
 8005c4c:	29ff      	cmp	r1, #255	; 0xff
 8005c4e:	f816 8b01 	ldrb.w	r8, [r6], #1
 8005c52:	d1f0      	bne.n	8005c36 <d_print_mod_list+0x206>
 8005c54:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8005c58:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8005c5c:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8005c60:	4628      	mov	r0, r5
 8005c62:	4798      	blx	r3
 8005c64:	2101      	movs	r1, #1
 8005c66:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	440a      	add	r2, r1
 8005c6e:	f8c5 2124 	str.w	r2, [r5, #292]	; 0x124
 8005c72:	e7e2      	b.n	8005c3a <d_print_mod_list+0x20a>
 8005c74:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8005c78:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8005c7c:	f885 60ff 	strb.w	r6, [r5, #255]	; 0xff
 8005c80:	4628      	mov	r0, r5
 8005c82:	4798      	blx	r3
 8005c84:	2201      	movs	r2, #1
 8005c86:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
 8005c8a:	4631      	mov	r1, r6
 8005c8c:	4413      	add	r3, r2
 8005c8e:	f8c5 3124 	str.w	r3, [r5, #292]	; 0x124
 8005c92:	e72f      	b.n	8005af4 <d_print_mod_list+0xc4>
 8005c94:	080128b4 	.word	0x080128b4
 8005c98:	080128b8 	.word	0x080128b8
 8005c9c:	08012864 	.word	0x08012864
 8005ca0:	080128c8 	.word	0x080128c8

08005ca4 <d_print_array_type.isra.10>:
 8005ca4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ca8:	4604      	mov	r4, r0
 8005caa:	460f      	mov	r7, r1
 8005cac:	4690      	mov	r8, r2
 8005cae:	b163      	cbz	r3, 8005cca <d_print_array_type.isra.10+0x26>
 8005cb0:	461e      	mov	r6, r3
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	6893      	ldr	r3, [r2, #8]
 8005cb6:	b393      	cbz	r3, 8005d1e <d_print_array_type.isra.10+0x7a>
 8005cb8:	6812      	ldr	r2, [r2, #0]
 8005cba:	2a00      	cmp	r2, #0
 8005cbc:	d1fa      	bne.n	8005cb4 <d_print_array_type.isra.10+0x10>
 8005cbe:	4613      	mov	r3, r2
 8005cc0:	4639      	mov	r1, r7
 8005cc2:	4632      	mov	r2, r6
 8005cc4:	4620      	mov	r0, r4
 8005cc6:	f7ff feb3 	bl	8005a30 <d_print_mod_list>
 8005cca:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005cce:	29ff      	cmp	r1, #255	; 0xff
 8005cd0:	f000 808d 	beq.w	8005dee <d_print_array_type.isra.10+0x14a>
 8005cd4:	1c4b      	adds	r3, r1, #1
 8005cd6:	2220      	movs	r2, #32
 8005cd8:	2bff      	cmp	r3, #255	; 0xff
 8005cda:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005cde:	5462      	strb	r2, [r4, r1]
 8005ce0:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005ce4:	d068      	beq.n	8005db8 <d_print_array_type.isra.10+0x114>
 8005ce6:	225b      	movs	r2, #91	; 0x5b
 8005ce8:	1c59      	adds	r1, r3, #1
 8005cea:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005cee:	54e2      	strb	r2, [r4, r3]
 8005cf0:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005cf4:	f8d8 2000 	ldr.w	r2, [r8]
 8005cf8:	b12a      	cbz	r2, 8005d06 <d_print_array_type.isra.10+0x62>
 8005cfa:	4639      	mov	r1, r7
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	f7ff fbb1 	bl	8005464 <d_print_comp>
 8005d02:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005d06:	29ff      	cmp	r1, #255	; 0xff
 8005d08:	f000 8082 	beq.w	8005e10 <d_print_array_type.isra.10+0x16c>
 8005d0c:	1c4a      	adds	r2, r1, #1
 8005d0e:	235d      	movs	r3, #93	; 0x5d
 8005d10:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005d14:	5463      	strb	r3, [r4, r1]
 8005d16:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005d1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d1e:	6852      	ldr	r2, [r2, #4]
 8005d20:	7812      	ldrb	r2, [r2, #0]
 8005d22:	2a2a      	cmp	r2, #42	; 0x2a
 8005d24:	d03f      	beq.n	8005da6 <d_print_array_type.isra.10+0x102>
 8005d26:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8005e58 <d_print_array_type.isra.10+0x1b4>
 8005d2a:	461d      	mov	r5, r3
 8005d2c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005d30:	f109 0b02 	add.w	fp, r9, #2
 8005d34:	e00a      	b.n	8005d4c <d_print_array_type.isra.10+0xa8>
 8005d36:	460b      	mov	r3, r1
 8005d38:	45cb      	cmp	fp, r9
 8005d3a:	f101 0101 	add.w	r1, r1, #1
 8005d3e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005d42:	f804 a003 	strb.w	sl, [r4, r3]
 8005d46:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8005d4a:	d01a      	beq.n	8005d82 <d_print_array_type.isra.10+0xde>
 8005d4c:	29ff      	cmp	r1, #255	; 0xff
 8005d4e:	f819 ab01 	ldrb.w	sl, [r9], #1
 8005d52:	d1f0      	bne.n	8005d36 <d_print_array_type.isra.10+0x92>
 8005d54:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005d58:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005d5c:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8005d60:	4620      	mov	r0, r4
 8005d62:	4798      	blx	r3
 8005d64:	2101      	movs	r1, #1
 8005d66:	2300      	movs	r3, #0
 8005d68:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8005d6c:	45cb      	cmp	fp, r9
 8005d6e:	440a      	add	r2, r1
 8005d70:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8005d74:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005d78:	f804 a003 	strb.w	sl, [r4, r3]
 8005d7c:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8005d80:	d1e4      	bne.n	8005d4c <d_print_array_type.isra.10+0xa8>
 8005d82:	2300      	movs	r3, #0
 8005d84:	4632      	mov	r2, r6
 8005d86:	4639      	mov	r1, r7
 8005d88:	4620      	mov	r0, r4
 8005d8a:	f7ff fe51 	bl	8005a30 <d_print_mod_list>
 8005d8e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8005d92:	2bff      	cmp	r3, #255	; 0xff
 8005d94:	d04d      	beq.n	8005e32 <d_print_array_type.isra.10+0x18e>
 8005d96:	1c59      	adds	r1, r3, #1
 8005d98:	2229      	movs	r2, #41	; 0x29
 8005d9a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005d9e:	54e2      	strb	r2, [r4, r3]
 8005da0:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005da4:	e793      	b.n	8005cce <d_print_array_type.isra.10+0x2a>
 8005da6:	4632      	mov	r2, r6
 8005da8:	4639      	mov	r1, r7
 8005daa:	4620      	mov	r0, r4
 8005dac:	f7ff fe40 	bl	8005a30 <d_print_mod_list>
 8005db0:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8005db4:	2bff      	cmp	r3, #255	; 0xff
 8005db6:	d196      	bne.n	8005ce6 <d_print_array_type.isra.10+0x42>
 8005db8:	2200      	movs	r2, #0
 8005dba:	4619      	mov	r1, r3
 8005dbc:	f884 20ff 	strb.w	r2, [r4, #255]	; 0xff
 8005dc0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005dc4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005dc8:	4620      	mov	r0, r4
 8005dca:	4798      	blx	r3
 8005dcc:	235b      	movs	r3, #91	; 0x5b
 8005dce:	2101      	movs	r1, #1
 8005dd0:	7023      	strb	r3, [r4, #0]
 8005dd2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005dd6:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005dda:	f8d8 2000 	ldr.w	r2, [r8]
 8005dde:	440b      	add	r3, r1
 8005de0:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005de4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005de8:	2a00      	cmp	r2, #0
 8005dea:	d186      	bne.n	8005cfa <d_print_array_type.isra.10+0x56>
 8005dec:	e78e      	b.n	8005d0c <d_print_array_type.isra.10+0x68>
 8005dee:	2500      	movs	r5, #0
 8005df0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005df4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005df8:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8005dfc:	4620      	mov	r0, r4
 8005dfe:	4798      	blx	r3
 8005e00:	2301      	movs	r3, #1
 8005e02:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8005e06:	4629      	mov	r1, r5
 8005e08:	441a      	add	r2, r3
 8005e0a:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8005e0e:	e762      	b.n	8005cd6 <d_print_array_type.isra.10+0x32>
 8005e10:	2500      	movs	r5, #0
 8005e12:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005e16:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005e1a:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8005e1e:	4620      	mov	r0, r4
 8005e20:	4798      	blx	r3
 8005e22:	2201      	movs	r2, #1
 8005e24:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8005e28:	4629      	mov	r1, r5
 8005e2a:	4413      	add	r3, r2
 8005e2c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8005e30:	e76d      	b.n	8005d0e <d_print_array_type.isra.10+0x6a>
 8005e32:	2500      	movs	r5, #0
 8005e34:	4619      	mov	r1, r3
 8005e36:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005e3a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005e3e:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8005e42:	4620      	mov	r0, r4
 8005e44:	4798      	blx	r3
 8005e46:	2101      	movs	r1, #1
 8005e48:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8005e4c:	462b      	mov	r3, r5
 8005e4e:	440a      	add	r2, r1
 8005e50:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8005e54:	e7a0      	b.n	8005d98 <d_print_array_type.isra.10+0xf4>
 8005e56:	bf00      	nop
 8005e58:	08012aac 	.word	0x08012aac

08005e5c <d_print_function_type.isra.11>:
 8005e5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005e60:	4604      	mov	r4, r0
 8005e62:	b083      	sub	sp, #12
 8005e64:	460e      	mov	r6, r1
 8005e66:	4617      	mov	r7, r2
 8005e68:	461d      	mov	r5, r3
 8005e6a:	b34b      	cbz	r3, 8005ec0 <d_print_function_type.isra.11+0x64>
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	bb3b      	cbnz	r3, 8005ec0 <d_print_function_type.isra.11+0x64>
 8005e70:	462a      	mov	r2, r5
 8005e72:	2001      	movs	r0, #1
 8005e74:	f8df e1c8 	ldr.w	lr, [pc, #456]	; 8006040 <d_print_function_type.isra.11+0x1e4>
 8005e78:	e006      	b.n	8005e88 <d_print_function_type.isra.11+0x2c>
 8005e7a:	f411 6f60 	tst.w	r1, #3584	; 0xe00
 8005e7e:	d15b      	bne.n	8005f38 <d_print_function_type.isra.11+0xdc>
 8005e80:	6812      	ldr	r2, [r2, #0]
 8005e82:	b1ea      	cbz	r2, 8005ec0 <d_print_function_type.isra.11+0x64>
 8005e84:	6893      	ldr	r3, [r2, #8]
 8005e86:	b9db      	cbnz	r3, 8005ec0 <d_print_function_type.isra.11+0x64>
 8005e88:	6853      	ldr	r3, [r2, #4]
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	3b19      	subs	r3, #25
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	2b12      	cmp	r3, #18
 8005e92:	fa00 f103 	lsl.w	r1, r0, r3
 8005e96:	d8f3      	bhi.n	8005e80 <d_print_function_type.isra.11+0x24>
 8005e98:	ea11 0f0e 	tst.w	r1, lr
 8005e9c:	d0ed      	beq.n	8005e7a <d_print_function_type.isra.11+0x1e>
 8005e9e:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8005ea2:	2b20      	cmp	r3, #32
 8005ea4:	d04e      	beq.n	8005f44 <d_print_function_type.isra.11+0xe8>
 8005ea6:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8005eaa:	2bff      	cmp	r3, #255	; 0xff
 8005eac:	f000 80b5 	beq.w	800601a <d_print_function_type.isra.11+0x1be>
 8005eb0:	1c59      	adds	r1, r3, #1
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005eb8:	54e2      	strb	r2, [r4, r3]
 8005eba:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005ebe:	e043      	b.n	8005f48 <d_print_function_type.isra.11+0xec>
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f8d4 8114 	ldr.w	r8, [r4, #276]	; 0x114
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8005ecc:	4631      	mov	r1, r6
 8005ece:	462a      	mov	r2, r5
 8005ed0:	4620      	mov	r0, r4
 8005ed2:	f7ff fdad 	bl	8005a30 <d_print_mod_list>
 8005ed6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005eda:	29ff      	cmp	r1, #255	; 0xff
 8005edc:	d056      	beq.n	8005f8c <d_print_function_type.isra.11+0x130>
 8005ede:	1c4b      	adds	r3, r1, #1
 8005ee0:	2228      	movs	r2, #40	; 0x28
 8005ee2:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005ee6:	5462      	strb	r2, [r4, r1]
 8005ee8:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005eec:	6838      	ldr	r0, [r7, #0]
 8005eee:	b178      	cbz	r0, 8005f10 <d_print_function_type.isra.11+0xb4>
 8005ef0:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	9000      	str	r0, [sp, #0]
 8005ef8:	f8c4 d128 	str.w	sp, [r4, #296]	; 0x128
 8005efc:	4631      	mov	r1, r6
 8005efe:	4620      	mov	r0, r4
 8005f00:	9301      	str	r3, [sp, #4]
 8005f02:	f7fc fd05 	bl	8002910 <d_print_comp_inner>
 8005f06:	9a01      	ldr	r2, [sp, #4]
 8005f08:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8005f0c:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8005f10:	2bff      	cmp	r3, #255	; 0xff
 8005f12:	d04d      	beq.n	8005fb0 <d_print_function_type.isra.11+0x154>
 8005f14:	1c5a      	adds	r2, r3, #1
 8005f16:	2029      	movs	r0, #41	; 0x29
 8005f18:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005f1c:	4631      	mov	r1, r6
 8005f1e:	54e0      	strb	r0, [r4, r3]
 8005f20:	462a      	mov	r2, r5
 8005f22:	f884 0104 	strb.w	r0, [r4, #260]	; 0x104
 8005f26:	2301      	movs	r3, #1
 8005f28:	4620      	mov	r0, r4
 8005f2a:	f7ff fd81 	bl	8005a30 <d_print_mod_list>
 8005f2e:	f8c4 8114 	str.w	r8, [r4, #276]	; 0x114
 8005f32:	b003      	add	sp, #12
 8005f34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f38:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8005f3c:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 8005f40:	2a28      	cmp	r2, #40	; 0x28
 8005f42:	d1ae      	bne.n	8005ea2 <d_print_function_type.isra.11+0x46>
 8005f44:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005f48:	29ff      	cmp	r1, #255	; 0xff
 8005f4a:	d054      	beq.n	8005ff6 <d_print_function_type.isra.11+0x19a>
 8005f4c:	1c4a      	adds	r2, r1, #1
 8005f4e:	2328      	movs	r3, #40	; 0x28
 8005f50:	f04f 0900 	mov.w	r9, #0
 8005f54:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005f58:	5463      	strb	r3, [r4, r1]
 8005f5a:	f8d4 8114 	ldr.w	r8, [r4, #276]	; 0x114
 8005f5e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005f62:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 8005f66:	464b      	mov	r3, r9
 8005f68:	462a      	mov	r2, r5
 8005f6a:	4631      	mov	r1, r6
 8005f6c:	4620      	mov	r0, r4
 8005f6e:	f7ff fd5f 	bl	8005a30 <d_print_mod_list>
 8005f72:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8005f76:	2bff      	cmp	r3, #255	; 0xff
 8005f78:	d02c      	beq.n	8005fd4 <d_print_function_type.isra.11+0x178>
 8005f7a:	1c59      	adds	r1, r3, #1
 8005f7c:	2229      	movs	r2, #41	; 0x29
 8005f7e:	29ff      	cmp	r1, #255	; 0xff
 8005f80:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005f84:	54e2      	strb	r2, [r4, r3]
 8005f86:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005f8a:	d1a8      	bne.n	8005ede <d_print_function_type.isra.11+0x82>
 8005f8c:	f04f 0900 	mov.w	r9, #0
 8005f90:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005f94:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005f98:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8005f9c:	4620      	mov	r0, r4
 8005f9e:	4798      	blx	r3
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8005fa6:	4649      	mov	r1, r9
 8005fa8:	441a      	add	r2, r3
 8005faa:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8005fae:	e797      	b.n	8005ee0 <d_print_function_type.isra.11+0x84>
 8005fb0:	2700      	movs	r7, #0
 8005fb2:	4619      	mov	r1, r3
 8005fb4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005fb8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005fbc:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8005fc0:	4620      	mov	r0, r4
 8005fc2:	4798      	blx	r3
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	f8d4 1124 	ldr.w	r1, [r4, #292]	; 0x124
 8005fca:	463b      	mov	r3, r7
 8005fcc:	4411      	add	r1, r2
 8005fce:	f8c4 1124 	str.w	r1, [r4, #292]	; 0x124
 8005fd2:	e7a0      	b.n	8005f16 <d_print_function_type.isra.11+0xba>
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005fda:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005fde:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8005fe2:	4620      	mov	r0, r4
 8005fe4:	4798      	blx	r3
 8005fe6:	2101      	movs	r1, #1
 8005fe8:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8005fec:	464b      	mov	r3, r9
 8005fee:	440a      	add	r2, r1
 8005ff0:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8005ff4:	e7c2      	b.n	8005f7c <d_print_function_type.isra.11+0x120>
 8005ff6:	f04f 0800 	mov.w	r8, #0
 8005ffa:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005ffe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006002:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8006006:	4620      	mov	r0, r4
 8006008:	4798      	blx	r3
 800600a:	2201      	movs	r2, #1
 800600c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8006010:	4641      	mov	r1, r8
 8006012:	4413      	add	r3, r2
 8006014:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8006018:	e799      	b.n	8005f4e <d_print_function_type.isra.11+0xf2>
 800601a:	f04f 0800 	mov.w	r8, #0
 800601e:	4619      	mov	r1, r3
 8006020:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006024:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8006028:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800602c:	4620      	mov	r0, r4
 800602e:	4798      	blx	r3
 8006030:	2101      	movs	r1, #1
 8006032:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8006036:	4643      	mov	r3, r8
 8006038:	440a      	add	r2, r1
 800603a:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800603e:	e738      	b.n	8005eb2 <d_print_function_type.isra.11+0x56>
 8006040:	00043107 	.word	0x00043107

08006044 <d_print_expr_op>:
 8006044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006048:	7815      	ldrb	r5, [r2, #0]
 800604a:	b082      	sub	sp, #8
 800604c:	2d31      	cmp	r5, #49	; 0x31
 800604e:	4613      	mov	r3, r2
 8006050:	4604      	mov	r4, r0
 8006052:	d00d      	beq.n	8006070 <d_print_expr_op+0x2c>
 8006054:	f8d0 5128 	ldr.w	r5, [r0, #296]	; 0x128
 8006058:	f8c0 d128 	str.w	sp, [r0, #296]	; 0x128
 800605c:	e88d 0028 	stmia.w	sp, {r3, r5}
 8006060:	f7fc fc56 	bl	8002910 <d_print_comp_inner>
 8006064:	9b01      	ldr	r3, [sp, #4]
 8006066:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800606a:	b002      	add	sp, #8
 800606c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006070:	6853      	ldr	r3, [r2, #4]
 8006072:	689f      	ldr	r7, [r3, #8]
 8006074:	685d      	ldr	r5, [r3, #4]
 8006076:	2f00      	cmp	r7, #0
 8006078:	d0f7      	beq.n	800606a <d_print_expr_op+0x26>
 800607a:	f04f 0800 	mov.w	r8, #0
 800607e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8006082:	442f      	add	r7, r5
 8006084:	e008      	b.n	8006098 <d_print_expr_op+0x54>
 8006086:	460b      	mov	r3, r1
 8006088:	3101      	adds	r1, #1
 800608a:	42bd      	cmp	r5, r7
 800608c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8006090:	54e6      	strb	r6, [r4, r3]
 8006092:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8006096:	d0e8      	beq.n	800606a <d_print_expr_op+0x26>
 8006098:	29ff      	cmp	r1, #255	; 0xff
 800609a:	f815 6b01 	ldrb.w	r6, [r5], #1
 800609e:	d1f2      	bne.n	8006086 <d_print_expr_op+0x42>
 80060a0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80060a4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80060a8:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80060ac:	4620      	mov	r0, r4
 80060ae:	4798      	blx	r3
 80060b0:	2101      	movs	r1, #1
 80060b2:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80060b6:	2300      	movs	r3, #0
 80060b8:	440a      	add	r2, r1
 80060ba:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80060be:	e7e4      	b.n	800608a <d_print_expr_op+0x46>

080060c0 <d_print_subexpr>:
 80060c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060c2:	7813      	ldrb	r3, [r2, #0]
 80060c4:	b083      	sub	sp, #12
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	4615      	mov	r5, r2
 80060ca:	460e      	mov	r6, r1
 80060cc:	4604      	mov	r4, r0
 80060ce:	d929      	bls.n	8006124 <d_print_subexpr+0x64>
 80060d0:	2b30      	cmp	r3, #48	; 0x30
 80060d2:	d027      	beq.n	8006124 <d_print_subexpr+0x64>
 80060d4:	2b06      	cmp	r3, #6
 80060d6:	d025      	beq.n	8006124 <d_print_subexpr+0x64>
 80060d8:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80060dc:	29ff      	cmp	r1, #255	; 0xff
 80060de:	d031      	beq.n	8006144 <d_print_subexpr+0x84>
 80060e0:	1c4a      	adds	r2, r1, #1
 80060e2:	2328      	movs	r3, #40	; 0x28
 80060e4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80060e8:	5463      	strb	r3, [r4, r1]
 80060ea:	f8d4 7128 	ldr.w	r7, [r4, #296]	; 0x128
 80060ee:	4631      	mov	r1, r6
 80060f0:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80060f4:	462a      	mov	r2, r5
 80060f6:	f8c4 d128 	str.w	sp, [r4, #296]	; 0x128
 80060fa:	4620      	mov	r0, r4
 80060fc:	e88d 00a0 	stmia.w	sp, {r5, r7}
 8006100:	f7fc fc06 	bl	8002910 <d_print_comp_inner>
 8006104:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8006108:	9b01      	ldr	r3, [sp, #4]
 800610a:	29ff      	cmp	r1, #255	; 0xff
 800610c:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8006110:	d028      	beq.n	8006164 <d_print_subexpr+0xa4>
 8006112:	1c4a      	adds	r2, r1, #1
 8006114:	2329      	movs	r3, #41	; 0x29
 8006116:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800611a:	5463      	strb	r3, [r4, r1]
 800611c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8006120:	b003      	add	sp, #12
 8006122:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006124:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8006128:	4631      	mov	r1, r6
 800612a:	462a      	mov	r2, r5
 800612c:	f8c4 d128 	str.w	sp, [r4, #296]	; 0x128
 8006130:	4620      	mov	r0, r4
 8006132:	9301      	str	r3, [sp, #4]
 8006134:	9500      	str	r5, [sp, #0]
 8006136:	f7fc fbeb 	bl	8002910 <d_print_comp_inner>
 800613a:	9b01      	ldr	r3, [sp, #4]
 800613c:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8006140:	b003      	add	sp, #12
 8006142:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006144:	2700      	movs	r7, #0
 8006146:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800614a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800614e:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8006152:	4798      	blx	r3
 8006154:	2201      	movs	r2, #1
 8006156:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800615a:	4639      	mov	r1, r7
 800615c:	4413      	add	r3, r2
 800615e:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8006162:	e7be      	b.n	80060e2 <d_print_subexpr+0x22>
 8006164:	2500      	movs	r5, #0
 8006166:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800616a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800616e:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8006172:	4620      	mov	r0, r4
 8006174:	4798      	blx	r3
 8006176:	2201      	movs	r2, #1
 8006178:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800617c:	4629      	mov	r1, r5
 800617e:	4413      	add	r3, r2
 8006180:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8006184:	e7c6      	b.n	8006114 <d_print_subexpr+0x54>
 8006186:	bf00      	nop

08006188 <d_maybe_print_fold_expression.isra.15>:
 8006188:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800618c:	6852      	ldr	r2, [r2, #4]
 800618e:	6812      	ldr	r2, [r2, #0]
 8006190:	7815      	ldrb	r5, [r2, #0]
 8006192:	2d66      	cmp	r5, #102	; 0x66
 8006194:	d002      	beq.n	800619c <d_maybe_print_fold_expression.isra.15+0x14>
 8006196:	2000      	movs	r0, #0
 8006198:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f8d0 7120 	ldr.w	r7, [r0, #288]	; 0x120
 80061a2:	f8d3 9008 	ldr.w	r9, [r3, #8]
 80061a6:	f8d3 8004 	ldr.w	r8, [r3, #4]
 80061aa:	f899 3000 	ldrb.w	r3, [r9]
 80061ae:	460e      	mov	r6, r1
 80061b0:	2b3b      	cmp	r3, #59	; 0x3b
 80061b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80061b6:	bf04      	itt	eq
 80061b8:	f8d9 5008 	ldreq.w	r5, [r9, #8]
 80061bc:	f8d9 9004 	ldreq.w	r9, [r9, #4]
 80061c0:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
 80061c4:	7853      	ldrb	r3, [r2, #1]
 80061c6:	bf18      	it	ne
 80061c8:	2500      	movne	r5, #0
 80061ca:	3b4c      	subs	r3, #76	; 0x4c
 80061cc:	4604      	mov	r4, r0
 80061ce:	2b26      	cmp	r3, #38	; 0x26
 80061d0:	d82b      	bhi.n	800622a <d_maybe_print_fold_expression.isra.15+0xa2>
 80061d2:	e8df f003 	tbb	[pc, r3]
 80061d6:	2a90      	.short	0x2a90
 80061d8:	2a2a2a2a 	.word	0x2a2a2a2a
 80061dc:	2a2a2a90 	.word	0x2a2a2a90
 80061e0:	2a2a2a2a 	.word	0x2a2a2a2a
 80061e4:	2a2a2a2a 	.word	0x2a2a2a2a
 80061e8:	2a2a2a2a 	.word	0x2a2a2a2a
 80061ec:	2a2a2a2a 	.word	0x2a2a2a2a
 80061f0:	2a2a2a2a 	.word	0x2a2a2a2a
 80061f4:	2a6a2a2a 	.word	0x2a6a2a2a
 80061f8:	2a2a2a2a 	.word	0x2a2a2a2a
 80061fc:	2f          	.byte	0x2f
 80061fd:	00          	.byte	0x00
 80061fe:	4642      	mov	r2, r8
 8006200:	4631      	mov	r1, r6
 8006202:	4620      	mov	r0, r4
 8006204:	f7ff ff1e 	bl	8006044 <d_print_expr_op>
 8006208:	464a      	mov	r2, r9
 800620a:	4631      	mov	r1, r6
 800620c:	4620      	mov	r0, r4
 800620e:	f7ff ff57 	bl	80060c0 <d_print_subexpr>
 8006212:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8006216:	29ff      	cmp	r1, #255	; 0xff
 8006218:	f000 80b0 	beq.w	800637c <d_maybe_print_fold_expression.isra.15+0x1f4>
 800621c:	1c4a      	adds	r2, r1, #1
 800621e:	2329      	movs	r3, #41	; 0x29
 8006220:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8006224:	5463      	strb	r3, [r4, r1]
 8006226:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800622a:	f8c4 7120 	str.w	r7, [r4, #288]	; 0x120
 800622e:	2001      	movs	r0, #1
 8006230:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006234:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8006238:	29ff      	cmp	r1, #255	; 0xff
 800623a:	f000 80c2 	beq.w	80063c2 <d_maybe_print_fold_expression.isra.15+0x23a>
 800623e:	1c4a      	adds	r2, r1, #1
 8006240:	2328      	movs	r3, #40	; 0x28
 8006242:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8006246:	4620      	mov	r0, r4
 8006248:	5463      	strb	r3, [r4, r1]
 800624a:	464a      	mov	r2, r9
 800624c:	4631      	mov	r1, r6
 800624e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8006252:	4d64      	ldr	r5, [pc, #400]	; (80063e4 <d_maybe_print_fold_expression.isra.15+0x25c>)
 8006254:	f7ff ff34 	bl	80060c0 <d_print_subexpr>
 8006258:	4642      	mov	r2, r8
 800625a:	4631      	mov	r1, r6
 800625c:	4620      	mov	r0, r4
 800625e:	f7ff fef1 	bl	8006044 <d_print_expr_op>
 8006262:	f04f 0a00 	mov.w	sl, #0
 8006266:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800626a:	f105 0804 	add.w	r8, r5, #4
 800626e:	e008      	b.n	8006282 <d_maybe_print_fold_expression.isra.15+0xfa>
 8006270:	460b      	mov	r3, r1
 8006272:	3101      	adds	r1, #1
 8006274:	45a8      	cmp	r8, r5
 8006276:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800627a:	54e6      	strb	r6, [r4, r3]
 800627c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8006280:	d0d3      	beq.n	800622a <d_maybe_print_fold_expression.isra.15+0xa2>
 8006282:	29ff      	cmp	r1, #255	; 0xff
 8006284:	f815 6b01 	ldrb.w	r6, [r5], #1
 8006288:	d1f2      	bne.n	8006270 <d_maybe_print_fold_expression.isra.15+0xe8>
 800628a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800628e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006292:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 8006296:	4620      	mov	r0, r4
 8006298:	4798      	blx	r3
 800629a:	2101      	movs	r1, #1
 800629c:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80062a0:	2300      	movs	r3, #0
 80062a2:	440a      	add	r2, r1
 80062a4:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80062a8:	e7e4      	b.n	8006274 <d_maybe_print_fold_expression.isra.15+0xec>
 80062aa:	4d4f      	ldr	r5, [pc, #316]	; (80063e8 <d_maybe_print_fold_expression.isra.15+0x260>)
 80062ac:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80062b0:	f105 0b04 	add.w	fp, r5, #4
 80062b4:	e009      	b.n	80062ca <d_maybe_print_fold_expression.isra.15+0x142>
 80062b6:	460b      	mov	r3, r1
 80062b8:	3101      	adds	r1, #1
 80062ba:	455d      	cmp	r5, fp
 80062bc:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80062c0:	f804 a003 	strb.w	sl, [r4, r3]
 80062c4:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 80062c8:	d099      	beq.n	80061fe <d_maybe_print_fold_expression.isra.15+0x76>
 80062ca:	29ff      	cmp	r1, #255	; 0xff
 80062cc:	f815 ab01 	ldrb.w	sl, [r5], #1
 80062d0:	d1f1      	bne.n	80062b6 <d_maybe_print_fold_expression.isra.15+0x12e>
 80062d2:	f04f 0300 	mov.w	r3, #0
 80062d6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80062da:	f884 30ff 	strb.w	r3, [r4, #255]	; 0xff
 80062de:	4620      	mov	r0, r4
 80062e0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80062e4:	4798      	blx	r3
 80062e6:	2101      	movs	r1, #1
 80062e8:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 80062ec:	2300      	movs	r3, #0
 80062ee:	440a      	add	r2, r1
 80062f0:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 80062f4:	e7e1      	b.n	80062ba <d_maybe_print_fold_expression.isra.15+0x132>
 80062f6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80062fa:	29ff      	cmp	r1, #255	; 0xff
 80062fc:	d04f      	beq.n	800639e <d_maybe_print_fold_expression.isra.15+0x216>
 80062fe:	2328      	movs	r3, #40	; 0x28
 8006300:	1c48      	adds	r0, r1, #1
 8006302:	464a      	mov	r2, r9
 8006304:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
 8006308:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 80063ec <d_maybe_print_fold_expression.isra.15+0x264>
 800630c:	5463      	strb	r3, [r4, r1]
 800630e:	4620      	mov	r0, r4
 8006310:	4631      	mov	r1, r6
 8006312:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8006316:	f7ff fed3 	bl	80060c0 <d_print_subexpr>
 800631a:	4631      	mov	r1, r6
 800631c:	4642      	mov	r2, r8
 800631e:	4620      	mov	r0, r4
 8006320:	f7ff fe90 	bl	8006044 <d_print_expr_op>
 8006324:	f109 0b03 	add.w	fp, r9, #3
 8006328:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800632c:	e009      	b.n	8006342 <d_maybe_print_fold_expression.isra.15+0x1ba>
 800632e:	460b      	mov	r3, r1
 8006330:	3101      	adds	r1, #1
 8006332:	45cb      	cmp	fp, r9
 8006334:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8006338:	f804 a003 	strb.w	sl, [r4, r3]
 800633c:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8006340:	d015      	beq.n	800636e <d_maybe_print_fold_expression.isra.15+0x1e6>
 8006342:	29ff      	cmp	r1, #255	; 0xff
 8006344:	f819 ab01 	ldrb.w	sl, [r9], #1
 8006348:	d1f1      	bne.n	800632e <d_maybe_print_fold_expression.isra.15+0x1a6>
 800634a:	f04f 0300 	mov.w	r3, #0
 800634e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006352:	f884 30ff 	strb.w	r3, [r4, #255]	; 0xff
 8006356:	4620      	mov	r0, r4
 8006358:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800635c:	4798      	blx	r3
 800635e:	2101      	movs	r1, #1
 8006360:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
 8006364:	2300      	movs	r3, #0
 8006366:	440a      	add	r2, r1
 8006368:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 800636c:	e7e1      	b.n	8006332 <d_maybe_print_fold_expression.isra.15+0x1aa>
 800636e:	4642      	mov	r2, r8
 8006370:	4631      	mov	r1, r6
 8006372:	4620      	mov	r0, r4
 8006374:	f7ff fe66 	bl	8006044 <d_print_expr_op>
 8006378:	462a      	mov	r2, r5
 800637a:	e746      	b.n	800620a <d_maybe_print_fold_expression.isra.15+0x82>
 800637c:	2500      	movs	r5, #0
 800637e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8006382:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8006386:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800638a:	4620      	mov	r0, r4
 800638c:	4798      	blx	r3
 800638e:	2201      	movs	r2, #1
 8006390:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8006394:	4629      	mov	r1, r5
 8006396:	4413      	add	r3, r2
 8006398:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800639c:	e73f      	b.n	800621e <d_maybe_print_fold_expression.isra.15+0x96>
 800639e:	f04f 0a00 	mov.w	sl, #0
 80063a2:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 80063a6:	f880 a0ff 	strb.w	sl, [r0, #255]	; 0xff
 80063aa:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 80063ae:	4798      	blx	r3
 80063b0:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80063b4:	4651      	mov	r1, sl
 80063b6:	3301      	adds	r3, #1
 80063b8:	f8c4 a100 	str.w	sl, [r4, #256]	; 0x100
 80063bc:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80063c0:	e79d      	b.n	80062fe <d_maybe_print_fold_expression.isra.15+0x176>
 80063c2:	2500      	movs	r5, #0
 80063c4:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 80063c8:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 80063cc:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 80063d0:	4798      	blx	r3
 80063d2:	2201      	movs	r2, #1
 80063d4:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80063d8:	4629      	mov	r1, r5
 80063da:	4413      	add	r3, r2
 80063dc:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80063e0:	e72e      	b.n	8006240 <d_maybe_print_fold_expression.isra.15+0xb8>
 80063e2:	bf00      	nop
 80063e4:	08012b9c 	.word	0x08012b9c
 80063e8:	08012b94 	.word	0x08012b94
 80063ec:	08012ab0 	.word	0x08012ab0

080063f0 <d_demangle_callback.constprop.17>:
 80063f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063f4:	b0e7      	sub	sp, #412	; 0x19c
 80063f6:	f890 9000 	ldrb.w	r9, [r0]
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	f1b9 0f5f 	cmp.w	r9, #95	; 0x5f
 8006400:	4605      	mov	r5, r0
 8006402:	6079      	str	r1, [r7, #4]
 8006404:	4616      	mov	r6, r2
 8006406:	f000 80f3 	beq.w	80065f0 <d_demangle_callback.constprop.17+0x200>
 800640a:	2208      	movs	r2, #8
 800640c:	49be      	ldr	r1, [pc, #760]	; (8006708 <d_demangle_callback.constprop.17+0x318>)
 800640e:	4628      	mov	r0, r5
 8006410:	f008 fd9a 	bl	800ef48 <strncmp>
 8006414:	b948      	cbnz	r0, 800642a <d_demangle_callback.constprop.17+0x3a>
 8006416:	7a2b      	ldrb	r3, [r5, #8]
 8006418:	2b2e      	cmp	r3, #46	; 0x2e
 800641a:	f000 80d8 	beq.w	80065ce <d_demangle_callback.constprop.17+0x1de>
 800641e:	2b5f      	cmp	r3, #95	; 0x5f
 8006420:	f000 80d5 	beq.w	80065ce <d_demangle_callback.constprop.17+0x1de>
 8006424:	2b24      	cmp	r3, #36	; 0x24
 8006426:	f000 80d2 	beq.w	80065ce <d_demangle_callback.constprop.17+0x1de>
 800642a:	f04f 0800 	mov.w	r8, #0
 800642e:	4628      	mov	r0, r5
 8006430:	f000 f9e4 	bl	80067fc <strlen>
 8006434:	ea4f 0a40 	mov.w	sl, r0, lsl #1
 8006438:	0083      	lsls	r3, r0, #2
 800643a:	eb03 020a 	add.w	r2, r3, sl
 800643e:	0092      	lsls	r2, r2, #2
 8006440:	3208      	adds	r2, #8
 8006442:	ebad 0d02 	sub.w	sp, sp, r2
 8006446:	2400      	movs	r4, #0
 8006448:	46eb      	mov	fp, sp
 800644a:	2211      	movs	r2, #17
 800644c:	330a      	adds	r3, #10
 800644e:	f023 0307 	bic.w	r3, r3, #7
 8006452:	ebad 0d03 	sub.w	sp, sp, r3
 8006456:	63b8      	str	r0, [r7, #56]	; 0x38
 8006458:	f1b8 0f01 	cmp.w	r8, #1
 800645c:	4428      	add	r0, r5
 800645e:	f8c7 b024 	str.w	fp, [r7, #36]	; 0x24
 8006462:	f8c7 d030 	str.w	sp, [r7, #48]	; 0x30
 8006466:	f8c7 a02c 	str.w	sl, [r7, #44]	; 0x2c
 800646a:	617d      	str	r5, [r7, #20]
 800646c:	623d      	str	r5, [r7, #32]
 800646e:	61b8      	str	r0, [r7, #24]
 8006470:	61fa      	str	r2, [r7, #28]
 8006472:	62bc      	str	r4, [r7, #40]	; 0x28
 8006474:	637c      	str	r4, [r7, #52]	; 0x34
 8006476:	63fc      	str	r4, [r7, #60]	; 0x3c
 8006478:	643c      	str	r4, [r7, #64]	; 0x40
 800647a:	647c      	str	r4, [r7, #68]	; 0x44
 800647c:	64bc      	str	r4, [r7, #72]	; 0x48
 800647e:	64fc      	str	r4, [r7, #76]	; 0x4c
 8006480:	f000 80bd 	beq.w	80065fe <d_demangle_callback.constprop.17+0x20e>
 8006484:	f0c0 80d1 	bcc.w	800662a <d_demangle_callback.constprop.17+0x23a>
 8006488:	7aea      	ldrb	r2, [r5, #11]
 800648a:	f1b8 0f02 	cmp.w	r8, #2
 800648e:	f105 030b 	add.w	r3, r5, #11
 8006492:	bf14      	ite	ne
 8006494:	f04f 0944 	movne.w	r9, #68	; 0x44
 8006498:	f04f 0943 	moveq.w	r9, #67	; 0x43
 800649c:	2a5f      	cmp	r2, #95	; 0x5f
 800649e:	623b      	str	r3, [r7, #32]
 80064a0:	f000 80b6 	beq.w	8006610 <d_demangle_callback.constprop.17+0x220>
 80064a4:	4618      	mov	r0, r3
 80064a6:	603b      	str	r3, [r7, #0]
 80064a8:	f000 f9a8 	bl	80067fc <strlen>
 80064ac:	f1ba 0f00 	cmp.w	sl, #0
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	f340 80c3 	ble.w	800663c <d_demangle_callback.constprop.17+0x24c>
 80064b6:	2201      	movs	r2, #1
 80064b8:	62ba      	str	r2, [r7, #40]	; 0x28
 80064ba:	2800      	cmp	r0, #0
 80064bc:	f000 80be 	beq.w	800663c <d_demangle_callback.constprop.17+0x24c>
 80064c0:	2200      	movs	r2, #0
 80064c2:	f88b 2000 	strb.w	r2, [fp]
 80064c6:	465a      	mov	r2, fp
 80064c8:	f8cb 3004 	str.w	r3, [fp, #4]
 80064cc:	f8cb 0008 	str.w	r0, [fp, #8]
 80064d0:	4649      	mov	r1, r9
 80064d2:	2300      	movs	r3, #0
 80064d4:	f107 0014 	add.w	r0, r7, #20
 80064d8:	f7f9 fe3a 	bl	8000150 <d_make_comp>
 80064dc:	6a3c      	ldr	r4, [r7, #32]
 80064de:	4605      	mov	r5, r0
 80064e0:	4620      	mov	r0, r4
 80064e2:	f000 f98b 	bl	80067fc <strlen>
 80064e6:	1823      	adds	r3, r4, r0
 80064e8:	623b      	str	r3, [r7, #32]
 80064ea:	f814 9000 	ldrb.w	r9, [r4, r0]
 80064ee:	f1b9 0f00 	cmp.w	r9, #0
 80064f2:	f040 8087 	bne.w	8006604 <d_demangle_callback.constprop.17+0x214>
 80064f6:	2d00      	cmp	r5, #0
 80064f8:	f000 8084 	beq.w	8006604 <d_demangle_callback.constprop.17+0x214>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8006502:	462a      	mov	r2, r5
 8006504:	f507 71c2 	add.w	r1, r7, #388	; 0x184
 8006508:	f507 70c8 	add.w	r0, r7, #400	; 0x190
 800650c:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
 8006510:	f8c4 610c 	str.w	r6, [r4, #268]	; 0x10c
 8006514:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
 8006518:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 800651c:	f8c4 9110 	str.w	r9, [r4, #272]	; 0x110
 8006520:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 8006524:	f8c4 9120 	str.w	r9, [r4, #288]	; 0x120
 8006528:	f8c4 9124 	str.w	r9, [r4, #292]	; 0x124
 800652c:	f8c4 9118 	str.w	r9, [r4, #280]	; 0x118
 8006530:	f8c4 911c 	str.w	r9, [r4, #284]	; 0x11c
 8006534:	f8c4 9128 	str.w	r9, [r4, #296]	; 0x128
 8006538:	f8c4 912c 	str.w	r9, [r4, #300]	; 0x12c
 800653c:	f8c4 9130 	str.w	r9, [r4, #304]	; 0x130
 8006540:	f8c4 9134 	str.w	r9, [r4, #308]	; 0x134
 8006544:	f8c4 9138 	str.w	r9, [r4, #312]	; 0x138
 8006548:	f8c4 913c 	str.w	r9, [r4, #316]	; 0x13c
 800654c:	f8c4 9140 	str.w	r9, [r4, #320]	; 0x140
 8006550:	f7f9 feca 	bl	80002e8 <d_count_templates_scopes>
 8006554:	f8d4 2134 	ldr.w	r2, [r4, #308]	; 0x134
 8006558:	46e8      	mov	r8, sp
 800655a:	00d3      	lsls	r3, r2, #3
 800655c:	3308      	adds	r3, #8
 800655e:	ebad 0d03 	sub.w	sp, sp, r3
 8006562:	4668      	mov	r0, sp
 8006564:	f8d4 1140 	ldr.w	r1, [r4, #320]	; 0x140
 8006568:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 800656c:	fb01 f102 	mul.w	r1, r1, r2
 8006570:	00ca      	lsls	r2, r1, #3
 8006572:	3208      	adds	r2, #8
 8006574:	ebad 0d02 	sub.w	sp, sp, r2
 8006578:	f107 060c 	add.w	r6, r7, #12
 800657c:	462a      	mov	r2, r5
 800657e:	f8c4 012c 	str.w	r0, [r4, #300]	; 0x12c
 8006582:	f8c4 1140 	str.w	r1, [r4, #320]	; 0x140
 8006586:	4620      	mov	r0, r4
 8006588:	2111      	movs	r1, #17
 800658a:	f8c4 d138 	str.w	sp, [r4, #312]	; 0x138
 800658e:	613b      	str	r3, [r7, #16]
 8006590:	60fd      	str	r5, [r7, #12]
 8006592:	f8c4 9144 	str.w	r9, [r4, #324]	; 0x144
 8006596:	f8c4 6128 	str.w	r6, [r4, #296]	; 0x128
 800659a:	f7fc f9b9 	bl	8002910 <d_print_comp_inner>
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	4620      	mov	r0, r4
 80065a2:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80065a6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80065aa:	46c5      	mov	sp, r8
 80065ac:	f804 9001 	strb.w	r9, [r4, r1]
 80065b0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80065b4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80065b8:	4798      	blx	r3
 80065ba:	f8d4 0118 	ldr.w	r0, [r4, #280]	; 0x118
 80065be:	f507 77ce 	add.w	r7, r7, #412	; 0x19c
 80065c2:	fab0 f080 	clz	r0, r0
 80065c6:	0940      	lsrs	r0, r0, #5
 80065c8:	46bd      	mov	sp, r7
 80065ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065ce:	7a6b      	ldrb	r3, [r5, #9]
 80065d0:	2b44      	cmp	r3, #68	; 0x44
 80065d2:	d002      	beq.n	80065da <d_demangle_callback.constprop.17+0x1ea>
 80065d4:	2b49      	cmp	r3, #73	; 0x49
 80065d6:	f47f af28 	bne.w	800642a <d_demangle_callback.constprop.17+0x3a>
 80065da:	7aaa      	ldrb	r2, [r5, #10]
 80065dc:	2a5f      	cmp	r2, #95	; 0x5f
 80065de:	f47f af24 	bne.w	800642a <d_demangle_callback.constprop.17+0x3a>
 80065e2:	2b49      	cmp	r3, #73	; 0x49
 80065e4:	bf14      	ite	ne
 80065e6:	f04f 0803 	movne.w	r8, #3
 80065ea:	f04f 0802 	moveq.w	r8, #2
 80065ee:	e71e      	b.n	800642e <d_demangle_callback.constprop.17+0x3e>
 80065f0:	7843      	ldrb	r3, [r0, #1]
 80065f2:	2b5a      	cmp	r3, #90	; 0x5a
 80065f4:	f47f af09 	bne.w	800640a <d_demangle_callback.constprop.17+0x1a>
 80065f8:	f04f 0801 	mov.w	r8, #1
 80065fc:	e717      	b.n	800642e <d_demangle_callback.constprop.17+0x3e>
 80065fe:	f1b9 0f5f 	cmp.w	r9, #95	; 0x5f
 8006602:	d01d      	beq.n	8006640 <d_demangle_callback.constprop.17+0x250>
 8006604:	2000      	movs	r0, #0
 8006606:	f507 77ce 	add.w	r7, r7, #412	; 0x19c
 800660a:	46bd      	mov	sp, r7
 800660c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006610:	7b2a      	ldrb	r2, [r5, #12]
 8006612:	2a5a      	cmp	r2, #90	; 0x5a
 8006614:	f47f af46 	bne.w	80064a4 <d_demangle_callback.constprop.17+0xb4>
 8006618:	350d      	adds	r5, #13
 800661a:	4621      	mov	r1, r4
 800661c:	f107 0014 	add.w	r0, r7, #20
 8006620:	623d      	str	r5, [r7, #32]
 8006622:	f7fb fe29 	bl	8002278 <d_encoding>
 8006626:	4602      	mov	r2, r0
 8006628:	e752      	b.n	80064d0 <d_demangle_callback.constprop.17+0xe0>
 800662a:	f107 0014 	add.w	r0, r7, #20
 800662e:	f7fb f813 	bl	8001658 <d_type>
 8006632:	6a3b      	ldr	r3, [r7, #32]
 8006634:	4605      	mov	r5, r0
 8006636:	f893 9000 	ldrb.w	r9, [r3]
 800663a:	e758      	b.n	80064ee <d_demangle_callback.constprop.17+0xfe>
 800663c:	2200      	movs	r2, #0
 800663e:	e747      	b.n	80064d0 <d_demangle_callback.constprop.17+0xe0>
 8006640:	786b      	ldrb	r3, [r5, #1]
 8006642:	2b5a      	cmp	r3, #90	; 0x5a
 8006644:	d1de      	bne.n	8006604 <d_demangle_callback.constprop.17+0x214>
 8006646:	3502      	adds	r5, #2
 8006648:	4641      	mov	r1, r8
 800664a:	f107 0014 	add.w	r0, r7, #20
 800664e:	623d      	str	r5, [r7, #32]
 8006650:	f7fb fe12 	bl	8002278 <d_encoding>
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	4605      	mov	r5, r0
 8006658:	07db      	lsls	r3, r3, #31
 800665a:	d550      	bpl.n	80066fe <d_demangle_callback.constprop.17+0x30e>
 800665c:	6a38      	ldr	r0, [r7, #32]
 800665e:	f890 9000 	ldrb.w	r9, [r0]
 8006662:	f1b9 0f2e 	cmp.w	r9, #46	; 0x2e
 8006666:	f47f af42 	bne.w	80064ee <d_demangle_callback.constprop.17+0xfe>
 800666a:	7843      	ldrb	r3, [r0, #1]
 800666c:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006670:	2a19      	cmp	r2, #25
 8006672:	d938      	bls.n	80066e6 <d_demangle_callback.constprop.17+0x2f6>
 8006674:	2b5f      	cmp	r3, #95	; 0x5f
 8006676:	d036      	beq.n	80066e6 <d_demangle_callback.constprop.17+0x2f6>
 8006678:	3b30      	subs	r3, #48	; 0x30
 800667a:	2b09      	cmp	r3, #9
 800667c:	d83f      	bhi.n	80066fe <d_demangle_callback.constprop.17+0x30e>
 800667e:	4602      	mov	r2, r0
 8006680:	7803      	ldrb	r3, [r0, #0]
 8006682:	2b2e      	cmp	r3, #46	; 0x2e
 8006684:	d111      	bne.n	80066aa <d_demangle_callback.constprop.17+0x2ba>
 8006686:	7853      	ldrb	r3, [r2, #1]
 8006688:	3b30      	subs	r3, #48	; 0x30
 800668a:	2b09      	cmp	r3, #9
 800668c:	d80d      	bhi.n	80066aa <d_demangle_callback.constprop.17+0x2ba>
 800668e:	7893      	ldrb	r3, [r2, #2]
 8006690:	3202      	adds	r2, #2
 8006692:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006696:	2909      	cmp	r1, #9
 8006698:	d8f3      	bhi.n	8006682 <d_demangle_callback.constprop.17+0x292>
 800669a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800669e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80066a2:	2909      	cmp	r1, #9
 80066a4:	d9f9      	bls.n	800669a <d_demangle_callback.constprop.17+0x2aa>
 80066a6:	2b2e      	cmp	r3, #46	; 0x2e
 80066a8:	d0ed      	beq.n	8006686 <d_demangle_callback.constprop.17+0x296>
 80066aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066ae:	623a      	str	r2, [r7, #32]
 80066b0:	4299      	cmp	r1, r3
 80066b2:	da16      	bge.n	80066e2 <d_demangle_callback.constprop.17+0x2f2>
 80066b4:	f8d7 e024 	ldr.w	lr, [r7, #36]	; 0x24
 80066b8:	1c4b      	adds	r3, r1, #1
 80066ba:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80066be:	62bb      	str	r3, [r7, #40]	; 0x28
 80066c0:	eb1e 0381 	adds.w	r3, lr, r1, lsl #2
 80066c4:	d00d      	beq.n	80066e2 <d_demangle_callback.constprop.17+0x2f2>
 80066c6:	1a12      	subs	r2, r2, r0
 80066c8:	d00b      	beq.n	80066e2 <d_demangle_callback.constprop.17+0x2f2>
 80066ca:	f80e 4021 	strb.w	r4, [lr, r1, lsl #2]
 80066ce:	6058      	str	r0, [r3, #4]
 80066d0:	609a      	str	r2, [r3, #8]
 80066d2:	462a      	mov	r2, r5
 80066d4:	214d      	movs	r1, #77	; 0x4d
 80066d6:	f107 0014 	add.w	r0, r7, #20
 80066da:	f7f9 fd39 	bl	8000150 <d_make_comp>
 80066de:	4605      	mov	r5, r0
 80066e0:	e7bc      	b.n	800665c <d_demangle_callback.constprop.17+0x26c>
 80066e2:	2300      	movs	r3, #0
 80066e4:	e7f5      	b.n	80066d2 <d_demangle_callback.constprop.17+0x2e2>
 80066e6:	1c81      	adds	r1, r0, #2
 80066e8:	460a      	mov	r2, r1
 80066ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066ee:	f1a3 0e61 	sub.w	lr, r3, #97	; 0x61
 80066f2:	f1be 0f19 	cmp.w	lr, #25
 80066f6:	d9f7      	bls.n	80066e8 <d_demangle_callback.constprop.17+0x2f8>
 80066f8:	2b5f      	cmp	r3, #95	; 0x5f
 80066fa:	d0f5      	beq.n	80066e8 <d_demangle_callback.constprop.17+0x2f8>
 80066fc:	e7c1      	b.n	8006682 <d_demangle_callback.constprop.17+0x292>
 80066fe:	6a3b      	ldr	r3, [r7, #32]
 8006700:	f893 9000 	ldrb.w	r9, [r3]
 8006704:	e6f3      	b.n	80064ee <d_demangle_callback.constprop.17+0xfe>
 8006706:	bf00      	nop
 8006708:	08012840 	.word	0x08012840

0800670c <__cxa_demangle>:
 800670c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006710:	b084      	sub	sp, #16
 8006712:	b378      	cbz	r0, 8006774 <__cxa_demangle+0x68>
 8006714:	b101      	cbz	r1, 8006718 <__cxa_demangle+0xc>
 8006716:	b36a      	cbz	r2, 8006774 <__cxa_demangle+0x68>
 8006718:	2400      	movs	r4, #0
 800671a:	4616      	mov	r6, r2
 800671c:	460d      	mov	r5, r1
 800671e:	466a      	mov	r2, sp
 8006720:	4927      	ldr	r1, [pc, #156]	; (80067c0 <__cxa_demangle+0xb4>)
 8006722:	461f      	mov	r7, r3
 8006724:	9400      	str	r4, [sp, #0]
 8006726:	9401      	str	r4, [sp, #4]
 8006728:	9402      	str	r4, [sp, #8]
 800672a:	9403      	str	r4, [sp, #12]
 800672c:	f7ff fe60 	bl	80063f0 <d_demangle_callback.constprop.17>
 8006730:	2800      	cmp	r0, #0
 8006732:	d03e      	beq.n	80067b2 <__cxa_demangle+0xa6>
 8006734:	9b03      	ldr	r3, [sp, #12]
 8006736:	b1d3      	cbz	r3, 800676e <__cxa_demangle+0x62>
 8006738:	f04f 0801 	mov.w	r8, #1
 800673c:	9c00      	ldr	r4, [sp, #0]
 800673e:	b35c      	cbz	r4, 8006798 <__cxa_demangle+0x8c>
 8006740:	b33d      	cbz	r5, 8006792 <__cxa_demangle+0x86>
 8006742:	4620      	mov	r0, r4
 8006744:	f000 f85a 	bl	80067fc <strlen>
 8006748:	6833      	ldr	r3, [r6, #0]
 800674a:	4298      	cmp	r0, r3
 800674c:	d21b      	bcs.n	8006786 <__cxa_demangle+0x7a>
 800674e:	1c42      	adds	r2, r0, #1
 8006750:	4621      	mov	r1, r4
 8006752:	4628      	mov	r0, r5
 8006754:	f007 ff41 	bl	800e5da <memcpy>
 8006758:	4620      	mov	r0, r4
 800675a:	f007 fcfb 	bl	800e154 <free>
 800675e:	462c      	mov	r4, r5
 8006760:	b10f      	cbz	r7, 8006766 <__cxa_demangle+0x5a>
 8006762:	2300      	movs	r3, #0
 8006764:	603b      	str	r3, [r7, #0]
 8006766:	4620      	mov	r0, r4
 8006768:	b004      	add	sp, #16
 800676a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800676e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006772:	e7e3      	b.n	800673c <__cxa_demangle+0x30>
 8006774:	b313      	cbz	r3, 80067bc <__cxa_demangle+0xb0>
 8006776:	2400      	movs	r4, #0
 8006778:	f06f 0202 	mvn.w	r2, #2
 800677c:	4620      	mov	r0, r4
 800677e:	601a      	str	r2, [r3, #0]
 8006780:	b004      	add	sp, #16
 8006782:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006786:	4628      	mov	r0, r5
 8006788:	f007 fce4 	bl	800e154 <free>
 800678c:	f8c6 8000 	str.w	r8, [r6]
 8006790:	e7e6      	b.n	8006760 <__cxa_demangle+0x54>
 8006792:	2e00      	cmp	r6, #0
 8006794:	d1fa      	bne.n	800678c <__cxa_demangle+0x80>
 8006796:	e7e3      	b.n	8006760 <__cxa_demangle+0x54>
 8006798:	b187      	cbz	r7, 80067bc <__cxa_demangle+0xb0>
 800679a:	f1b8 0f01 	cmp.w	r8, #1
 800679e:	d004      	beq.n	80067aa <__cxa_demangle+0x9e>
 80067a0:	f06f 0301 	mvn.w	r3, #1
 80067a4:	2400      	movs	r4, #0
 80067a6:	603b      	str	r3, [r7, #0]
 80067a8:	e7dd      	b.n	8006766 <__cxa_demangle+0x5a>
 80067aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80067ae:	603b      	str	r3, [r7, #0]
 80067b0:	e7d9      	b.n	8006766 <__cxa_demangle+0x5a>
 80067b2:	9800      	ldr	r0, [sp, #0]
 80067b4:	f007 fcce 	bl	800e154 <free>
 80067b8:	2f00      	cmp	r7, #0
 80067ba:	d1f1      	bne.n	80067a0 <__cxa_demangle+0x94>
 80067bc:	2400      	movs	r4, #0
 80067be:	e7d2      	b.n	8006766 <__cxa_demangle+0x5a>
 80067c0:	08000871 	.word	0x08000871

080067c4 <__gcclibcxx_demangle_callback>:
 80067c4:	b160      	cbz	r0, 80067e0 <__gcclibcxx_demangle_callback+0x1c>
 80067c6:	b508      	push	{r3, lr}
 80067c8:	b139      	cbz	r1, 80067da <__gcclibcxx_demangle_callback+0x16>
 80067ca:	f7ff fe11 	bl	80063f0 <d_demangle_callback.constprop.17>
 80067ce:	2800      	cmp	r0, #0
 80067d0:	bf0c      	ite	eq
 80067d2:	f06f 0001 	mvneq.w	r0, #1
 80067d6:	2000      	movne	r0, #0
 80067d8:	bd08      	pop	{r3, pc}
 80067da:	f06f 0002 	mvn.w	r0, #2
 80067de:	bd08      	pop	{r3, pc}
 80067e0:	f06f 0002 	mvn.w	r0, #2
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop

080067e8 <strcmp>:
 80067e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067f0:	2a01      	cmp	r2, #1
 80067f2:	bf28      	it	cs
 80067f4:	429a      	cmpcs	r2, r3
 80067f6:	d0f7      	beq.n	80067e8 <strcmp>
 80067f8:	1ad0      	subs	r0, r2, r3
 80067fa:	4770      	bx	lr

080067fc <strlen>:
 80067fc:	4603      	mov	r3, r0
 80067fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006802:	2a00      	cmp	r2, #0
 8006804:	d1fb      	bne.n	80067fe <strlen+0x2>
 8006806:	1a18      	subs	r0, r3, r0
 8006808:	3801      	subs	r0, #1
 800680a:	4770      	bx	lr

0800680c <__aeabi_drsub>:
 800680c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8006810:	e002      	b.n	8006818 <__adddf3>
 8006812:	bf00      	nop

08006814 <__aeabi_dsub>:
 8006814:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08006818 <__adddf3>:
 8006818:	b530      	push	{r4, r5, lr}
 800681a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800681e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8006822:	ea94 0f05 	teq	r4, r5
 8006826:	bf08      	it	eq
 8006828:	ea90 0f02 	teqeq	r0, r2
 800682c:	bf1f      	itttt	ne
 800682e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8006832:	ea55 0c02 	orrsne.w	ip, r5, r2
 8006836:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800683a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800683e:	f000 80e2 	beq.w	8006a06 <__adddf3+0x1ee>
 8006842:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8006846:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800684a:	bfb8      	it	lt
 800684c:	426d      	neglt	r5, r5
 800684e:	dd0c      	ble.n	800686a <__adddf3+0x52>
 8006850:	442c      	add	r4, r5
 8006852:	ea80 0202 	eor.w	r2, r0, r2
 8006856:	ea81 0303 	eor.w	r3, r1, r3
 800685a:	ea82 0000 	eor.w	r0, r2, r0
 800685e:	ea83 0101 	eor.w	r1, r3, r1
 8006862:	ea80 0202 	eor.w	r2, r0, r2
 8006866:	ea81 0303 	eor.w	r3, r1, r3
 800686a:	2d36      	cmp	r5, #54	; 0x36
 800686c:	bf88      	it	hi
 800686e:	bd30      	pophi	{r4, r5, pc}
 8006870:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8006874:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8006878:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800687c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8006880:	d002      	beq.n	8006888 <__adddf3+0x70>
 8006882:	4240      	negs	r0, r0
 8006884:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8006888:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800688c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8006890:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8006894:	d002      	beq.n	800689c <__adddf3+0x84>
 8006896:	4252      	negs	r2, r2
 8006898:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800689c:	ea94 0f05 	teq	r4, r5
 80068a0:	f000 80a7 	beq.w	80069f2 <__adddf3+0x1da>
 80068a4:	f1a4 0401 	sub.w	r4, r4, #1
 80068a8:	f1d5 0e20 	rsbs	lr, r5, #32
 80068ac:	db0d      	blt.n	80068ca <__adddf3+0xb2>
 80068ae:	fa02 fc0e 	lsl.w	ip, r2, lr
 80068b2:	fa22 f205 	lsr.w	r2, r2, r5
 80068b6:	1880      	adds	r0, r0, r2
 80068b8:	f141 0100 	adc.w	r1, r1, #0
 80068bc:	fa03 f20e 	lsl.w	r2, r3, lr
 80068c0:	1880      	adds	r0, r0, r2
 80068c2:	fa43 f305 	asr.w	r3, r3, r5
 80068c6:	4159      	adcs	r1, r3
 80068c8:	e00e      	b.n	80068e8 <__adddf3+0xd0>
 80068ca:	f1a5 0520 	sub.w	r5, r5, #32
 80068ce:	f10e 0e20 	add.w	lr, lr, #32
 80068d2:	2a01      	cmp	r2, #1
 80068d4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80068d8:	bf28      	it	cs
 80068da:	f04c 0c02 	orrcs.w	ip, ip, #2
 80068de:	fa43 f305 	asr.w	r3, r3, r5
 80068e2:	18c0      	adds	r0, r0, r3
 80068e4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80068e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80068ec:	d507      	bpl.n	80068fe <__adddf3+0xe6>
 80068ee:	f04f 0e00 	mov.w	lr, #0
 80068f2:	f1dc 0c00 	rsbs	ip, ip, #0
 80068f6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80068fa:	eb6e 0101 	sbc.w	r1, lr, r1
 80068fe:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8006902:	d31b      	bcc.n	800693c <__adddf3+0x124>
 8006904:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8006908:	d30c      	bcc.n	8006924 <__adddf3+0x10c>
 800690a:	0849      	lsrs	r1, r1, #1
 800690c:	ea5f 0030 	movs.w	r0, r0, rrx
 8006910:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8006914:	f104 0401 	add.w	r4, r4, #1
 8006918:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800691c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8006920:	f080 809a 	bcs.w	8006a58 <__adddf3+0x240>
 8006924:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8006928:	bf08      	it	eq
 800692a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800692e:	f150 0000 	adcs.w	r0, r0, #0
 8006932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8006936:	ea41 0105 	orr.w	r1, r1, r5
 800693a:	bd30      	pop	{r4, r5, pc}
 800693c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8006940:	4140      	adcs	r0, r0
 8006942:	eb41 0101 	adc.w	r1, r1, r1
 8006946:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800694a:	f1a4 0401 	sub.w	r4, r4, #1
 800694e:	d1e9      	bne.n	8006924 <__adddf3+0x10c>
 8006950:	f091 0f00 	teq	r1, #0
 8006954:	bf04      	itt	eq
 8006956:	4601      	moveq	r1, r0
 8006958:	2000      	moveq	r0, #0
 800695a:	fab1 f381 	clz	r3, r1
 800695e:	bf08      	it	eq
 8006960:	3320      	addeq	r3, #32
 8006962:	f1a3 030b 	sub.w	r3, r3, #11
 8006966:	f1b3 0220 	subs.w	r2, r3, #32
 800696a:	da0c      	bge.n	8006986 <__adddf3+0x16e>
 800696c:	320c      	adds	r2, #12
 800696e:	dd08      	ble.n	8006982 <__adddf3+0x16a>
 8006970:	f102 0c14 	add.w	ip, r2, #20
 8006974:	f1c2 020c 	rsb	r2, r2, #12
 8006978:	fa01 f00c 	lsl.w	r0, r1, ip
 800697c:	fa21 f102 	lsr.w	r1, r1, r2
 8006980:	e00c      	b.n	800699c <__adddf3+0x184>
 8006982:	f102 0214 	add.w	r2, r2, #20
 8006986:	bfd8      	it	le
 8006988:	f1c2 0c20 	rsble	ip, r2, #32
 800698c:	fa01 f102 	lsl.w	r1, r1, r2
 8006990:	fa20 fc0c 	lsr.w	ip, r0, ip
 8006994:	bfdc      	itt	le
 8006996:	ea41 010c 	orrle.w	r1, r1, ip
 800699a:	4090      	lslle	r0, r2
 800699c:	1ae4      	subs	r4, r4, r3
 800699e:	bfa2      	ittt	ge
 80069a0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80069a4:	4329      	orrge	r1, r5
 80069a6:	bd30      	popge	{r4, r5, pc}
 80069a8:	ea6f 0404 	mvn.w	r4, r4
 80069ac:	3c1f      	subs	r4, #31
 80069ae:	da1c      	bge.n	80069ea <__adddf3+0x1d2>
 80069b0:	340c      	adds	r4, #12
 80069b2:	dc0e      	bgt.n	80069d2 <__adddf3+0x1ba>
 80069b4:	f104 0414 	add.w	r4, r4, #20
 80069b8:	f1c4 0220 	rsb	r2, r4, #32
 80069bc:	fa20 f004 	lsr.w	r0, r0, r4
 80069c0:	fa01 f302 	lsl.w	r3, r1, r2
 80069c4:	ea40 0003 	orr.w	r0, r0, r3
 80069c8:	fa21 f304 	lsr.w	r3, r1, r4
 80069cc:	ea45 0103 	orr.w	r1, r5, r3
 80069d0:	bd30      	pop	{r4, r5, pc}
 80069d2:	f1c4 040c 	rsb	r4, r4, #12
 80069d6:	f1c4 0220 	rsb	r2, r4, #32
 80069da:	fa20 f002 	lsr.w	r0, r0, r2
 80069de:	fa01 f304 	lsl.w	r3, r1, r4
 80069e2:	ea40 0003 	orr.w	r0, r0, r3
 80069e6:	4629      	mov	r1, r5
 80069e8:	bd30      	pop	{r4, r5, pc}
 80069ea:	fa21 f004 	lsr.w	r0, r1, r4
 80069ee:	4629      	mov	r1, r5
 80069f0:	bd30      	pop	{r4, r5, pc}
 80069f2:	f094 0f00 	teq	r4, #0
 80069f6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80069fa:	bf06      	itte	eq
 80069fc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8006a00:	3401      	addeq	r4, #1
 8006a02:	3d01      	subne	r5, #1
 8006a04:	e74e      	b.n	80068a4 <__adddf3+0x8c>
 8006a06:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8006a0a:	bf18      	it	ne
 8006a0c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8006a10:	d029      	beq.n	8006a66 <__adddf3+0x24e>
 8006a12:	ea94 0f05 	teq	r4, r5
 8006a16:	bf08      	it	eq
 8006a18:	ea90 0f02 	teqeq	r0, r2
 8006a1c:	d005      	beq.n	8006a2a <__adddf3+0x212>
 8006a1e:	ea54 0c00 	orrs.w	ip, r4, r0
 8006a22:	bf04      	itt	eq
 8006a24:	4619      	moveq	r1, r3
 8006a26:	4610      	moveq	r0, r2
 8006a28:	bd30      	pop	{r4, r5, pc}
 8006a2a:	ea91 0f03 	teq	r1, r3
 8006a2e:	bf1e      	ittt	ne
 8006a30:	2100      	movne	r1, #0
 8006a32:	2000      	movne	r0, #0
 8006a34:	bd30      	popne	{r4, r5, pc}
 8006a36:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8006a3a:	d105      	bne.n	8006a48 <__adddf3+0x230>
 8006a3c:	0040      	lsls	r0, r0, #1
 8006a3e:	4149      	adcs	r1, r1
 8006a40:	bf28      	it	cs
 8006a42:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8006a46:	bd30      	pop	{r4, r5, pc}
 8006a48:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8006a4c:	bf3c      	itt	cc
 8006a4e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8006a52:	bd30      	popcc	{r4, r5, pc}
 8006a54:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8006a58:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8006a5c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006a60:	f04f 0000 	mov.w	r0, #0
 8006a64:	bd30      	pop	{r4, r5, pc}
 8006a66:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8006a6a:	bf1a      	itte	ne
 8006a6c:	4619      	movne	r1, r3
 8006a6e:	4610      	movne	r0, r2
 8006a70:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8006a74:	bf1c      	itt	ne
 8006a76:	460b      	movne	r3, r1
 8006a78:	4602      	movne	r2, r0
 8006a7a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8006a7e:	bf06      	itte	eq
 8006a80:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8006a84:	ea91 0f03 	teqeq	r1, r3
 8006a88:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8006a8c:	bd30      	pop	{r4, r5, pc}
 8006a8e:	bf00      	nop

08006a90 <__aeabi_ui2d>:
 8006a90:	f090 0f00 	teq	r0, #0
 8006a94:	bf04      	itt	eq
 8006a96:	2100      	moveq	r1, #0
 8006a98:	4770      	bxeq	lr
 8006a9a:	b530      	push	{r4, r5, lr}
 8006a9c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8006aa0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8006aa4:	f04f 0500 	mov.w	r5, #0
 8006aa8:	f04f 0100 	mov.w	r1, #0
 8006aac:	e750      	b.n	8006950 <__adddf3+0x138>
 8006aae:	bf00      	nop

08006ab0 <__aeabi_i2d>:
 8006ab0:	f090 0f00 	teq	r0, #0
 8006ab4:	bf04      	itt	eq
 8006ab6:	2100      	moveq	r1, #0
 8006ab8:	4770      	bxeq	lr
 8006aba:	b530      	push	{r4, r5, lr}
 8006abc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8006ac0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8006ac4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8006ac8:	bf48      	it	mi
 8006aca:	4240      	negmi	r0, r0
 8006acc:	f04f 0100 	mov.w	r1, #0
 8006ad0:	e73e      	b.n	8006950 <__adddf3+0x138>
 8006ad2:	bf00      	nop

08006ad4 <__aeabi_f2d>:
 8006ad4:	0042      	lsls	r2, r0, #1
 8006ad6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8006ada:	ea4f 0131 	mov.w	r1, r1, rrx
 8006ade:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8006ae2:	bf1f      	itttt	ne
 8006ae4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8006ae8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8006aec:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8006af0:	4770      	bxne	lr
 8006af2:	f092 0f00 	teq	r2, #0
 8006af6:	bf14      	ite	ne
 8006af8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8006afc:	4770      	bxeq	lr
 8006afe:	b530      	push	{r4, r5, lr}
 8006b00:	f44f 7460 	mov.w	r4, #896	; 0x380
 8006b04:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8006b08:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006b0c:	e720      	b.n	8006950 <__adddf3+0x138>
 8006b0e:	bf00      	nop

08006b10 <__aeabi_ul2d>:
 8006b10:	ea50 0201 	orrs.w	r2, r0, r1
 8006b14:	bf08      	it	eq
 8006b16:	4770      	bxeq	lr
 8006b18:	b530      	push	{r4, r5, lr}
 8006b1a:	f04f 0500 	mov.w	r5, #0
 8006b1e:	e00a      	b.n	8006b36 <__aeabi_l2d+0x16>

08006b20 <__aeabi_l2d>:
 8006b20:	ea50 0201 	orrs.w	r2, r0, r1
 8006b24:	bf08      	it	eq
 8006b26:	4770      	bxeq	lr
 8006b28:	b530      	push	{r4, r5, lr}
 8006b2a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8006b2e:	d502      	bpl.n	8006b36 <__aeabi_l2d+0x16>
 8006b30:	4240      	negs	r0, r0
 8006b32:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8006b36:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8006b3a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8006b3e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8006b42:	f43f aedc 	beq.w	80068fe <__adddf3+0xe6>
 8006b46:	f04f 0203 	mov.w	r2, #3
 8006b4a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8006b4e:	bf18      	it	ne
 8006b50:	3203      	addne	r2, #3
 8006b52:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8006b56:	bf18      	it	ne
 8006b58:	3203      	addne	r2, #3
 8006b5a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8006b5e:	f1c2 0320 	rsb	r3, r2, #32
 8006b62:	fa00 fc03 	lsl.w	ip, r0, r3
 8006b66:	fa20 f002 	lsr.w	r0, r0, r2
 8006b6a:	fa01 fe03 	lsl.w	lr, r1, r3
 8006b6e:	ea40 000e 	orr.w	r0, r0, lr
 8006b72:	fa21 f102 	lsr.w	r1, r1, r2
 8006b76:	4414      	add	r4, r2
 8006b78:	e6c1      	b.n	80068fe <__adddf3+0xe6>
 8006b7a:	bf00      	nop

08006b7c <__aeabi_dmul>:
 8006b7c:	b570      	push	{r4, r5, r6, lr}
 8006b7e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8006b82:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8006b86:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8006b8a:	bf1d      	ittte	ne
 8006b8c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8006b90:	ea94 0f0c 	teqne	r4, ip
 8006b94:	ea95 0f0c 	teqne	r5, ip
 8006b98:	f000 f8de 	bleq	8006d58 <__aeabi_dmul+0x1dc>
 8006b9c:	442c      	add	r4, r5
 8006b9e:	ea81 0603 	eor.w	r6, r1, r3
 8006ba2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8006ba6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8006baa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8006bae:	bf18      	it	ne
 8006bb0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8006bb4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006bb8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006bbc:	d038      	beq.n	8006c30 <__aeabi_dmul+0xb4>
 8006bbe:	fba0 ce02 	umull	ip, lr, r0, r2
 8006bc2:	f04f 0500 	mov.w	r5, #0
 8006bc6:	fbe1 e502 	umlal	lr, r5, r1, r2
 8006bca:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8006bce:	fbe0 e503 	umlal	lr, r5, r0, r3
 8006bd2:	f04f 0600 	mov.w	r6, #0
 8006bd6:	fbe1 5603 	umlal	r5, r6, r1, r3
 8006bda:	f09c 0f00 	teq	ip, #0
 8006bde:	bf18      	it	ne
 8006be0:	f04e 0e01 	orrne.w	lr, lr, #1
 8006be4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8006be8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8006bec:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8006bf0:	d204      	bcs.n	8006bfc <__aeabi_dmul+0x80>
 8006bf2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8006bf6:	416d      	adcs	r5, r5
 8006bf8:	eb46 0606 	adc.w	r6, r6, r6
 8006bfc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8006c00:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8006c04:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8006c08:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8006c0c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8006c10:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8006c14:	bf88      	it	hi
 8006c16:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8006c1a:	d81e      	bhi.n	8006c5a <__aeabi_dmul+0xde>
 8006c1c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8006c20:	bf08      	it	eq
 8006c22:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8006c26:	f150 0000 	adcs.w	r0, r0, #0
 8006c2a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8006c2e:	bd70      	pop	{r4, r5, r6, pc}
 8006c30:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8006c34:	ea46 0101 	orr.w	r1, r6, r1
 8006c38:	ea40 0002 	orr.w	r0, r0, r2
 8006c3c:	ea81 0103 	eor.w	r1, r1, r3
 8006c40:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8006c44:	bfc2      	ittt	gt
 8006c46:	ebd4 050c 	rsbsgt	r5, r4, ip
 8006c4a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8006c4e:	bd70      	popgt	{r4, r5, r6, pc}
 8006c50:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006c54:	f04f 0e00 	mov.w	lr, #0
 8006c58:	3c01      	subs	r4, #1
 8006c5a:	f300 80ab 	bgt.w	8006db4 <__aeabi_dmul+0x238>
 8006c5e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8006c62:	bfde      	ittt	le
 8006c64:	2000      	movle	r0, #0
 8006c66:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8006c6a:	bd70      	pople	{r4, r5, r6, pc}
 8006c6c:	f1c4 0400 	rsb	r4, r4, #0
 8006c70:	3c20      	subs	r4, #32
 8006c72:	da35      	bge.n	8006ce0 <__aeabi_dmul+0x164>
 8006c74:	340c      	adds	r4, #12
 8006c76:	dc1b      	bgt.n	8006cb0 <__aeabi_dmul+0x134>
 8006c78:	f104 0414 	add.w	r4, r4, #20
 8006c7c:	f1c4 0520 	rsb	r5, r4, #32
 8006c80:	fa00 f305 	lsl.w	r3, r0, r5
 8006c84:	fa20 f004 	lsr.w	r0, r0, r4
 8006c88:	fa01 f205 	lsl.w	r2, r1, r5
 8006c8c:	ea40 0002 	orr.w	r0, r0, r2
 8006c90:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8006c94:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006c98:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8006c9c:	fa21 f604 	lsr.w	r6, r1, r4
 8006ca0:	eb42 0106 	adc.w	r1, r2, r6
 8006ca4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8006ca8:	bf08      	it	eq
 8006caa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8006cae:	bd70      	pop	{r4, r5, r6, pc}
 8006cb0:	f1c4 040c 	rsb	r4, r4, #12
 8006cb4:	f1c4 0520 	rsb	r5, r4, #32
 8006cb8:	fa00 f304 	lsl.w	r3, r0, r4
 8006cbc:	fa20 f005 	lsr.w	r0, r0, r5
 8006cc0:	fa01 f204 	lsl.w	r2, r1, r4
 8006cc4:	ea40 0002 	orr.w	r0, r0, r2
 8006cc8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006ccc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8006cd0:	f141 0100 	adc.w	r1, r1, #0
 8006cd4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8006cd8:	bf08      	it	eq
 8006cda:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8006cde:	bd70      	pop	{r4, r5, r6, pc}
 8006ce0:	f1c4 0520 	rsb	r5, r4, #32
 8006ce4:	fa00 f205 	lsl.w	r2, r0, r5
 8006ce8:	ea4e 0e02 	orr.w	lr, lr, r2
 8006cec:	fa20 f304 	lsr.w	r3, r0, r4
 8006cf0:	fa01 f205 	lsl.w	r2, r1, r5
 8006cf4:	ea43 0302 	orr.w	r3, r3, r2
 8006cf8:	fa21 f004 	lsr.w	r0, r1, r4
 8006cfc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006d00:	fa21 f204 	lsr.w	r2, r1, r4
 8006d04:	ea20 0002 	bic.w	r0, r0, r2
 8006d08:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8006d0c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8006d10:	bf08      	it	eq
 8006d12:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8006d16:	bd70      	pop	{r4, r5, r6, pc}
 8006d18:	f094 0f00 	teq	r4, #0
 8006d1c:	d10f      	bne.n	8006d3e <__aeabi_dmul+0x1c2>
 8006d1e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8006d22:	0040      	lsls	r0, r0, #1
 8006d24:	eb41 0101 	adc.w	r1, r1, r1
 8006d28:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8006d2c:	bf08      	it	eq
 8006d2e:	3c01      	subeq	r4, #1
 8006d30:	d0f7      	beq.n	8006d22 <__aeabi_dmul+0x1a6>
 8006d32:	ea41 0106 	orr.w	r1, r1, r6
 8006d36:	f095 0f00 	teq	r5, #0
 8006d3a:	bf18      	it	ne
 8006d3c:	4770      	bxne	lr
 8006d3e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8006d42:	0052      	lsls	r2, r2, #1
 8006d44:	eb43 0303 	adc.w	r3, r3, r3
 8006d48:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8006d4c:	bf08      	it	eq
 8006d4e:	3d01      	subeq	r5, #1
 8006d50:	d0f7      	beq.n	8006d42 <__aeabi_dmul+0x1c6>
 8006d52:	ea43 0306 	orr.w	r3, r3, r6
 8006d56:	4770      	bx	lr
 8006d58:	ea94 0f0c 	teq	r4, ip
 8006d5c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8006d60:	bf18      	it	ne
 8006d62:	ea95 0f0c 	teqne	r5, ip
 8006d66:	d00c      	beq.n	8006d82 <__aeabi_dmul+0x206>
 8006d68:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006d6c:	bf18      	it	ne
 8006d6e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8006d72:	d1d1      	bne.n	8006d18 <__aeabi_dmul+0x19c>
 8006d74:	ea81 0103 	eor.w	r1, r1, r3
 8006d78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006d7c:	f04f 0000 	mov.w	r0, #0
 8006d80:	bd70      	pop	{r4, r5, r6, pc}
 8006d82:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006d86:	bf06      	itte	eq
 8006d88:	4610      	moveq	r0, r2
 8006d8a:	4619      	moveq	r1, r3
 8006d8c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8006d90:	d019      	beq.n	8006dc6 <__aeabi_dmul+0x24a>
 8006d92:	ea94 0f0c 	teq	r4, ip
 8006d96:	d102      	bne.n	8006d9e <__aeabi_dmul+0x222>
 8006d98:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8006d9c:	d113      	bne.n	8006dc6 <__aeabi_dmul+0x24a>
 8006d9e:	ea95 0f0c 	teq	r5, ip
 8006da2:	d105      	bne.n	8006db0 <__aeabi_dmul+0x234>
 8006da4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8006da8:	bf1c      	itt	ne
 8006daa:	4610      	movne	r0, r2
 8006dac:	4619      	movne	r1, r3
 8006dae:	d10a      	bne.n	8006dc6 <__aeabi_dmul+0x24a>
 8006db0:	ea81 0103 	eor.w	r1, r1, r3
 8006db4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006db8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8006dbc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006dc0:	f04f 0000 	mov.w	r0, #0
 8006dc4:	bd70      	pop	{r4, r5, r6, pc}
 8006dc6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8006dca:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8006dce:	bd70      	pop	{r4, r5, r6, pc}

08006dd0 <__aeabi_ddiv>:
 8006dd0:	b570      	push	{r4, r5, r6, lr}
 8006dd2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8006dd6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8006dda:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8006dde:	bf1d      	ittte	ne
 8006de0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8006de4:	ea94 0f0c 	teqne	r4, ip
 8006de8:	ea95 0f0c 	teqne	r5, ip
 8006dec:	f000 f8a7 	bleq	8006f3e <__aeabi_ddiv+0x16e>
 8006df0:	eba4 0405 	sub.w	r4, r4, r5
 8006df4:	ea81 0e03 	eor.w	lr, r1, r3
 8006df8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8006dfc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8006e00:	f000 8088 	beq.w	8006f14 <__aeabi_ddiv+0x144>
 8006e04:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8006e08:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8006e0c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8006e10:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8006e14:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8006e18:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8006e1c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8006e20:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8006e24:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8006e28:	429d      	cmp	r5, r3
 8006e2a:	bf08      	it	eq
 8006e2c:	4296      	cmpeq	r6, r2
 8006e2e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8006e32:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8006e36:	d202      	bcs.n	8006e3e <__aeabi_ddiv+0x6e>
 8006e38:	085b      	lsrs	r3, r3, #1
 8006e3a:	ea4f 0232 	mov.w	r2, r2, rrx
 8006e3e:	1ab6      	subs	r6, r6, r2
 8006e40:	eb65 0503 	sbc.w	r5, r5, r3
 8006e44:	085b      	lsrs	r3, r3, #1
 8006e46:	ea4f 0232 	mov.w	r2, r2, rrx
 8006e4a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006e4e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8006e52:	ebb6 0e02 	subs.w	lr, r6, r2
 8006e56:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006e5a:	bf22      	ittt	cs
 8006e5c:	1ab6      	subcs	r6, r6, r2
 8006e5e:	4675      	movcs	r5, lr
 8006e60:	ea40 000c 	orrcs.w	r0, r0, ip
 8006e64:	085b      	lsrs	r3, r3, #1
 8006e66:	ea4f 0232 	mov.w	r2, r2, rrx
 8006e6a:	ebb6 0e02 	subs.w	lr, r6, r2
 8006e6e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006e72:	bf22      	ittt	cs
 8006e74:	1ab6      	subcs	r6, r6, r2
 8006e76:	4675      	movcs	r5, lr
 8006e78:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8006e7c:	085b      	lsrs	r3, r3, #1
 8006e7e:	ea4f 0232 	mov.w	r2, r2, rrx
 8006e82:	ebb6 0e02 	subs.w	lr, r6, r2
 8006e86:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006e8a:	bf22      	ittt	cs
 8006e8c:	1ab6      	subcs	r6, r6, r2
 8006e8e:	4675      	movcs	r5, lr
 8006e90:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8006e94:	085b      	lsrs	r3, r3, #1
 8006e96:	ea4f 0232 	mov.w	r2, r2, rrx
 8006e9a:	ebb6 0e02 	subs.w	lr, r6, r2
 8006e9e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006ea2:	bf22      	ittt	cs
 8006ea4:	1ab6      	subcs	r6, r6, r2
 8006ea6:	4675      	movcs	r5, lr
 8006ea8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8006eac:	ea55 0e06 	orrs.w	lr, r5, r6
 8006eb0:	d018      	beq.n	8006ee4 <__aeabi_ddiv+0x114>
 8006eb2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8006eb6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8006eba:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8006ebe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006ec2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8006ec6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006eca:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8006ece:	d1c0      	bne.n	8006e52 <__aeabi_ddiv+0x82>
 8006ed0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8006ed4:	d10b      	bne.n	8006eee <__aeabi_ddiv+0x11e>
 8006ed6:	ea41 0100 	orr.w	r1, r1, r0
 8006eda:	f04f 0000 	mov.w	r0, #0
 8006ede:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8006ee2:	e7b6      	b.n	8006e52 <__aeabi_ddiv+0x82>
 8006ee4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8006ee8:	bf04      	itt	eq
 8006eea:	4301      	orreq	r1, r0
 8006eec:	2000      	moveq	r0, #0
 8006eee:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8006ef2:	bf88      	it	hi
 8006ef4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8006ef8:	f63f aeaf 	bhi.w	8006c5a <__aeabi_dmul+0xde>
 8006efc:	ebb5 0c03 	subs.w	ip, r5, r3
 8006f00:	bf04      	itt	eq
 8006f02:	ebb6 0c02 	subseq.w	ip, r6, r2
 8006f06:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8006f0a:	f150 0000 	adcs.w	r0, r0, #0
 8006f0e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8006f12:	bd70      	pop	{r4, r5, r6, pc}
 8006f14:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8006f18:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8006f1c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8006f20:	bfc2      	ittt	gt
 8006f22:	ebd4 050c 	rsbsgt	r5, r4, ip
 8006f26:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8006f2a:	bd70      	popgt	{r4, r5, r6, pc}
 8006f2c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006f30:	f04f 0e00 	mov.w	lr, #0
 8006f34:	3c01      	subs	r4, #1
 8006f36:	e690      	b.n	8006c5a <__aeabi_dmul+0xde>
 8006f38:	ea45 0e06 	orr.w	lr, r5, r6
 8006f3c:	e68d      	b.n	8006c5a <__aeabi_dmul+0xde>
 8006f3e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8006f42:	ea94 0f0c 	teq	r4, ip
 8006f46:	bf08      	it	eq
 8006f48:	ea95 0f0c 	teqeq	r5, ip
 8006f4c:	f43f af3b 	beq.w	8006dc6 <__aeabi_dmul+0x24a>
 8006f50:	ea94 0f0c 	teq	r4, ip
 8006f54:	d10a      	bne.n	8006f6c <__aeabi_ddiv+0x19c>
 8006f56:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8006f5a:	f47f af34 	bne.w	8006dc6 <__aeabi_dmul+0x24a>
 8006f5e:	ea95 0f0c 	teq	r5, ip
 8006f62:	f47f af25 	bne.w	8006db0 <__aeabi_dmul+0x234>
 8006f66:	4610      	mov	r0, r2
 8006f68:	4619      	mov	r1, r3
 8006f6a:	e72c      	b.n	8006dc6 <__aeabi_dmul+0x24a>
 8006f6c:	ea95 0f0c 	teq	r5, ip
 8006f70:	d106      	bne.n	8006f80 <__aeabi_ddiv+0x1b0>
 8006f72:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8006f76:	f43f aefd 	beq.w	8006d74 <__aeabi_dmul+0x1f8>
 8006f7a:	4610      	mov	r0, r2
 8006f7c:	4619      	mov	r1, r3
 8006f7e:	e722      	b.n	8006dc6 <__aeabi_dmul+0x24a>
 8006f80:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006f84:	bf18      	it	ne
 8006f86:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8006f8a:	f47f aec5 	bne.w	8006d18 <__aeabi_dmul+0x19c>
 8006f8e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8006f92:	f47f af0d 	bne.w	8006db0 <__aeabi_dmul+0x234>
 8006f96:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8006f9a:	f47f aeeb 	bne.w	8006d74 <__aeabi_dmul+0x1f8>
 8006f9e:	e712      	b.n	8006dc6 <__aeabi_dmul+0x24a>

08006fa0 <__gedf2>:
 8006fa0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8006fa4:	e006      	b.n	8006fb4 <__cmpdf2+0x4>
 8006fa6:	bf00      	nop

08006fa8 <__ledf2>:
 8006fa8:	f04f 0c01 	mov.w	ip, #1
 8006fac:	e002      	b.n	8006fb4 <__cmpdf2+0x4>
 8006fae:	bf00      	nop

08006fb0 <__cmpdf2>:
 8006fb0:	f04f 0c01 	mov.w	ip, #1
 8006fb4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8006fb8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8006fbc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006fc0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006fc4:	bf18      	it	ne
 8006fc6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8006fca:	d01b      	beq.n	8007004 <__cmpdf2+0x54>
 8006fcc:	b001      	add	sp, #4
 8006fce:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8006fd2:	bf0c      	ite	eq
 8006fd4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8006fd8:	ea91 0f03 	teqne	r1, r3
 8006fdc:	bf02      	ittt	eq
 8006fde:	ea90 0f02 	teqeq	r0, r2
 8006fe2:	2000      	moveq	r0, #0
 8006fe4:	4770      	bxeq	lr
 8006fe6:	f110 0f00 	cmn.w	r0, #0
 8006fea:	ea91 0f03 	teq	r1, r3
 8006fee:	bf58      	it	pl
 8006ff0:	4299      	cmppl	r1, r3
 8006ff2:	bf08      	it	eq
 8006ff4:	4290      	cmpeq	r0, r2
 8006ff6:	bf2c      	ite	cs
 8006ff8:	17d8      	asrcs	r0, r3, #31
 8006ffa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8006ffe:	f040 0001 	orr.w	r0, r0, #1
 8007002:	4770      	bx	lr
 8007004:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007008:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800700c:	d102      	bne.n	8007014 <__cmpdf2+0x64>
 800700e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8007012:	d107      	bne.n	8007024 <__cmpdf2+0x74>
 8007014:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007018:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800701c:	d1d6      	bne.n	8006fcc <__cmpdf2+0x1c>
 800701e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8007022:	d0d3      	beq.n	8006fcc <__cmpdf2+0x1c>
 8007024:	f85d 0b04 	ldr.w	r0, [sp], #4
 8007028:	4770      	bx	lr
 800702a:	bf00      	nop

0800702c <__aeabi_cdrcmple>:
 800702c:	4684      	mov	ip, r0
 800702e:	4610      	mov	r0, r2
 8007030:	4662      	mov	r2, ip
 8007032:	468c      	mov	ip, r1
 8007034:	4619      	mov	r1, r3
 8007036:	4663      	mov	r3, ip
 8007038:	e000      	b.n	800703c <__aeabi_cdcmpeq>
 800703a:	bf00      	nop

0800703c <__aeabi_cdcmpeq>:
 800703c:	b501      	push	{r0, lr}
 800703e:	f7ff ffb7 	bl	8006fb0 <__cmpdf2>
 8007042:	2800      	cmp	r0, #0
 8007044:	bf48      	it	mi
 8007046:	f110 0f00 	cmnmi.w	r0, #0
 800704a:	bd01      	pop	{r0, pc}

0800704c <__aeabi_dcmpeq>:
 800704c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007050:	f7ff fff4 	bl	800703c <__aeabi_cdcmpeq>
 8007054:	bf0c      	ite	eq
 8007056:	2001      	moveq	r0, #1
 8007058:	2000      	movne	r0, #0
 800705a:	f85d fb08 	ldr.w	pc, [sp], #8
 800705e:	bf00      	nop

08007060 <__aeabi_dcmplt>:
 8007060:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007064:	f7ff ffea 	bl	800703c <__aeabi_cdcmpeq>
 8007068:	bf34      	ite	cc
 800706a:	2001      	movcc	r0, #1
 800706c:	2000      	movcs	r0, #0
 800706e:	f85d fb08 	ldr.w	pc, [sp], #8
 8007072:	bf00      	nop

08007074 <__aeabi_dcmple>:
 8007074:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007078:	f7ff ffe0 	bl	800703c <__aeabi_cdcmpeq>
 800707c:	bf94      	ite	ls
 800707e:	2001      	movls	r0, #1
 8007080:	2000      	movhi	r0, #0
 8007082:	f85d fb08 	ldr.w	pc, [sp], #8
 8007086:	bf00      	nop

08007088 <__aeabi_dcmpge>:
 8007088:	f84d ed08 	str.w	lr, [sp, #-8]!
 800708c:	f7ff ffce 	bl	800702c <__aeabi_cdrcmple>
 8007090:	bf94      	ite	ls
 8007092:	2001      	movls	r0, #1
 8007094:	2000      	movhi	r0, #0
 8007096:	f85d fb08 	ldr.w	pc, [sp], #8
 800709a:	bf00      	nop

0800709c <__aeabi_dcmpgt>:
 800709c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80070a0:	f7ff ffc4 	bl	800702c <__aeabi_cdrcmple>
 80070a4:	bf34      	ite	cc
 80070a6:	2001      	movcc	r0, #1
 80070a8:	2000      	movcs	r0, #0
 80070aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80070ae:	bf00      	nop

080070b0 <__aeabi_dcmpun>:
 80070b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80070b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80070b8:	d102      	bne.n	80070c0 <__aeabi_dcmpun+0x10>
 80070ba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80070be:	d10a      	bne.n	80070d6 <__aeabi_dcmpun+0x26>
 80070c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80070c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80070c8:	d102      	bne.n	80070d0 <__aeabi_dcmpun+0x20>
 80070ca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80070ce:	d102      	bne.n	80070d6 <__aeabi_dcmpun+0x26>
 80070d0:	f04f 0000 	mov.w	r0, #0
 80070d4:	4770      	bx	lr
 80070d6:	f04f 0001 	mov.w	r0, #1
 80070da:	4770      	bx	lr

080070dc <__aeabi_d2iz>:
 80070dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80070e0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80070e4:	d215      	bcs.n	8007112 <__aeabi_d2iz+0x36>
 80070e6:	d511      	bpl.n	800710c <__aeabi_d2iz+0x30>
 80070e8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80070ec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80070f0:	d912      	bls.n	8007118 <__aeabi_d2iz+0x3c>
 80070f2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80070f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80070fa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80070fe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8007102:	fa23 f002 	lsr.w	r0, r3, r2
 8007106:	bf18      	it	ne
 8007108:	4240      	negne	r0, r0
 800710a:	4770      	bx	lr
 800710c:	f04f 0000 	mov.w	r0, #0
 8007110:	4770      	bx	lr
 8007112:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8007116:	d105      	bne.n	8007124 <__aeabi_d2iz+0x48>
 8007118:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800711c:	bf08      	it	eq
 800711e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8007122:	4770      	bx	lr
 8007124:	f04f 0000 	mov.w	r0, #0
 8007128:	4770      	bx	lr
 800712a:	bf00      	nop

0800712c <__aeabi_d2uiz>:
 800712c:	004a      	lsls	r2, r1, #1
 800712e:	d211      	bcs.n	8007154 <__aeabi_d2uiz+0x28>
 8007130:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8007134:	d211      	bcs.n	800715a <__aeabi_d2uiz+0x2e>
 8007136:	d50d      	bpl.n	8007154 <__aeabi_d2uiz+0x28>
 8007138:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800713c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8007140:	d40e      	bmi.n	8007160 <__aeabi_d2uiz+0x34>
 8007142:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007146:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800714a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800714e:	fa23 f002 	lsr.w	r0, r3, r2
 8007152:	4770      	bx	lr
 8007154:	f04f 0000 	mov.w	r0, #0
 8007158:	4770      	bx	lr
 800715a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800715e:	d102      	bne.n	8007166 <__aeabi_d2uiz+0x3a>
 8007160:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007164:	4770      	bx	lr
 8007166:	f04f 0000 	mov.w	r0, #0
 800716a:	4770      	bx	lr

0800716c <__aeabi_uldivmod>:
 800716c:	b953      	cbnz	r3, 8007184 <__aeabi_uldivmod+0x18>
 800716e:	b94a      	cbnz	r2, 8007184 <__aeabi_uldivmod+0x18>
 8007170:	2900      	cmp	r1, #0
 8007172:	bf08      	it	eq
 8007174:	2800      	cmpeq	r0, #0
 8007176:	bf1c      	itt	ne
 8007178:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800717c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8007180:	f001 b900 	b.w	8008384 <__aeabi_idiv0>
 8007184:	f1ad 0c08 	sub.w	ip, sp, #8
 8007188:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800718c:	f000 f806 	bl	800719c <__udivmoddi4>
 8007190:	f8dd e004 	ldr.w	lr, [sp, #4]
 8007194:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007198:	b004      	add	sp, #16
 800719a:	4770      	bx	lr

0800719c <__udivmoddi4>:
 800719c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071a0:	468c      	mov	ip, r1
 80071a2:	460e      	mov	r6, r1
 80071a4:	4604      	mov	r4, r0
 80071a6:	9d08      	ldr	r5, [sp, #32]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d150      	bne.n	800724e <__udivmoddi4+0xb2>
 80071ac:	428a      	cmp	r2, r1
 80071ae:	4617      	mov	r7, r2
 80071b0:	d96c      	bls.n	800728c <__udivmoddi4+0xf0>
 80071b2:	fab2 fe82 	clz	lr, r2
 80071b6:	f1be 0f00 	cmp.w	lr, #0
 80071ba:	d00b      	beq.n	80071d4 <__udivmoddi4+0x38>
 80071bc:	f1ce 0c20 	rsb	ip, lr, #32
 80071c0:	fa01 f60e 	lsl.w	r6, r1, lr
 80071c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80071c8:	fa02 f70e 	lsl.w	r7, r2, lr
 80071cc:	ea4c 0c06 	orr.w	ip, ip, r6
 80071d0:	fa00 f40e 	lsl.w	r4, r0, lr
 80071d4:	0c3a      	lsrs	r2, r7, #16
 80071d6:	fbbc f9f2 	udiv	r9, ip, r2
 80071da:	b2bb      	uxth	r3, r7
 80071dc:	fb02 cc19 	mls	ip, r2, r9, ip
 80071e0:	fb09 fa03 	mul.w	sl, r9, r3
 80071e4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80071e8:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 80071ec:	45b2      	cmp	sl, r6
 80071ee:	d90a      	bls.n	8007206 <__udivmoddi4+0x6a>
 80071f0:	19f6      	adds	r6, r6, r7
 80071f2:	f109 31ff 	add.w	r1, r9, #4294967295	; 0xffffffff
 80071f6:	f080 8125 	bcs.w	8007444 <__udivmoddi4+0x2a8>
 80071fa:	45b2      	cmp	sl, r6
 80071fc:	f240 8122 	bls.w	8007444 <__udivmoddi4+0x2a8>
 8007200:	f1a9 0902 	sub.w	r9, r9, #2
 8007204:	443e      	add	r6, r7
 8007206:	eba6 060a 	sub.w	r6, r6, sl
 800720a:	fbb6 f0f2 	udiv	r0, r6, r2
 800720e:	fb02 6610 	mls	r6, r2, r0, r6
 8007212:	fb00 f303 	mul.w	r3, r0, r3
 8007216:	b2a4      	uxth	r4, r4
 8007218:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 800721c:	42a3      	cmp	r3, r4
 800721e:	d909      	bls.n	8007234 <__udivmoddi4+0x98>
 8007220:	19e4      	adds	r4, r4, r7
 8007222:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8007226:	f080 810b 	bcs.w	8007440 <__udivmoddi4+0x2a4>
 800722a:	42a3      	cmp	r3, r4
 800722c:	f240 8108 	bls.w	8007440 <__udivmoddi4+0x2a4>
 8007230:	3802      	subs	r0, #2
 8007232:	443c      	add	r4, r7
 8007234:	2100      	movs	r1, #0
 8007236:	1ae4      	subs	r4, r4, r3
 8007238:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800723c:	2d00      	cmp	r5, #0
 800723e:	d062      	beq.n	8007306 <__udivmoddi4+0x16a>
 8007240:	2300      	movs	r3, #0
 8007242:	fa24 f40e 	lsr.w	r4, r4, lr
 8007246:	602c      	str	r4, [r5, #0]
 8007248:	606b      	str	r3, [r5, #4]
 800724a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800724e:	428b      	cmp	r3, r1
 8007250:	d907      	bls.n	8007262 <__udivmoddi4+0xc6>
 8007252:	2d00      	cmp	r5, #0
 8007254:	d055      	beq.n	8007302 <__udivmoddi4+0x166>
 8007256:	2100      	movs	r1, #0
 8007258:	e885 0041 	stmia.w	r5, {r0, r6}
 800725c:	4608      	mov	r0, r1
 800725e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007262:	fab3 f183 	clz	r1, r3
 8007266:	2900      	cmp	r1, #0
 8007268:	f040 808f 	bne.w	800738a <__udivmoddi4+0x1ee>
 800726c:	42b3      	cmp	r3, r6
 800726e:	d302      	bcc.n	8007276 <__udivmoddi4+0xda>
 8007270:	4282      	cmp	r2, r0
 8007272:	f200 80fc 	bhi.w	800746e <__udivmoddi4+0x2d2>
 8007276:	1a84      	subs	r4, r0, r2
 8007278:	eb66 0603 	sbc.w	r6, r6, r3
 800727c:	2001      	movs	r0, #1
 800727e:	46b4      	mov	ip, r6
 8007280:	2d00      	cmp	r5, #0
 8007282:	d040      	beq.n	8007306 <__udivmoddi4+0x16a>
 8007284:	e885 1010 	stmia.w	r5, {r4, ip}
 8007288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800728c:	b912      	cbnz	r2, 8007294 <__udivmoddi4+0xf8>
 800728e:	2701      	movs	r7, #1
 8007290:	fbb7 f7f2 	udiv	r7, r7, r2
 8007294:	fab7 fe87 	clz	lr, r7
 8007298:	f1be 0f00 	cmp.w	lr, #0
 800729c:	d135      	bne.n	800730a <__udivmoddi4+0x16e>
 800729e:	2101      	movs	r1, #1
 80072a0:	1bf6      	subs	r6, r6, r7
 80072a2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80072a6:	fa1f f887 	uxth.w	r8, r7
 80072aa:	fbb6 f2fc 	udiv	r2, r6, ip
 80072ae:	fb0c 6612 	mls	r6, ip, r2, r6
 80072b2:	fb08 f002 	mul.w	r0, r8, r2
 80072b6:	0c23      	lsrs	r3, r4, #16
 80072b8:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 80072bc:	42b0      	cmp	r0, r6
 80072be:	d907      	bls.n	80072d0 <__udivmoddi4+0x134>
 80072c0:	19f6      	adds	r6, r6, r7
 80072c2:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 80072c6:	d202      	bcs.n	80072ce <__udivmoddi4+0x132>
 80072c8:	42b0      	cmp	r0, r6
 80072ca:	f200 80d2 	bhi.w	8007472 <__udivmoddi4+0x2d6>
 80072ce:	461a      	mov	r2, r3
 80072d0:	1a36      	subs	r6, r6, r0
 80072d2:	fbb6 f0fc 	udiv	r0, r6, ip
 80072d6:	fb0c 6610 	mls	r6, ip, r0, r6
 80072da:	fb08 f800 	mul.w	r8, r8, r0
 80072de:	b2a3      	uxth	r3, r4
 80072e0:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 80072e4:	45a0      	cmp	r8, r4
 80072e6:	d907      	bls.n	80072f8 <__udivmoddi4+0x15c>
 80072e8:	19e4      	adds	r4, r4, r7
 80072ea:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80072ee:	d202      	bcs.n	80072f6 <__udivmoddi4+0x15a>
 80072f0:	45a0      	cmp	r8, r4
 80072f2:	f200 80b9 	bhi.w	8007468 <__udivmoddi4+0x2cc>
 80072f6:	4618      	mov	r0, r3
 80072f8:	eba4 0408 	sub.w	r4, r4, r8
 80072fc:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8007300:	e79c      	b.n	800723c <__udivmoddi4+0xa0>
 8007302:	4629      	mov	r1, r5
 8007304:	4628      	mov	r0, r5
 8007306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800730a:	fa07 f70e 	lsl.w	r7, r7, lr
 800730e:	f1ce 0320 	rsb	r3, lr, #32
 8007312:	fa26 f203 	lsr.w	r2, r6, r3
 8007316:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800731a:	fbb2 f1fc 	udiv	r1, r2, ip
 800731e:	fa1f f887 	uxth.w	r8, r7
 8007322:	fb0c 2211 	mls	r2, ip, r1, r2
 8007326:	fa06 f60e 	lsl.w	r6, r6, lr
 800732a:	fa20 f303 	lsr.w	r3, r0, r3
 800732e:	fb01 f908 	mul.w	r9, r1, r8
 8007332:	4333      	orrs	r3, r6
 8007334:	0c1e      	lsrs	r6, r3, #16
 8007336:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 800733a:	45b1      	cmp	r9, r6
 800733c:	fa00 f40e 	lsl.w	r4, r0, lr
 8007340:	d909      	bls.n	8007356 <__udivmoddi4+0x1ba>
 8007342:	19f6      	adds	r6, r6, r7
 8007344:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
 8007348:	f080 808c 	bcs.w	8007464 <__udivmoddi4+0x2c8>
 800734c:	45b1      	cmp	r9, r6
 800734e:	f240 8089 	bls.w	8007464 <__udivmoddi4+0x2c8>
 8007352:	3902      	subs	r1, #2
 8007354:	443e      	add	r6, r7
 8007356:	eba6 0609 	sub.w	r6, r6, r9
 800735a:	fbb6 f0fc 	udiv	r0, r6, ip
 800735e:	fb0c 6210 	mls	r2, ip, r0, r6
 8007362:	fb00 f908 	mul.w	r9, r0, r8
 8007366:	b29e      	uxth	r6, r3
 8007368:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 800736c:	45b1      	cmp	r9, r6
 800736e:	d907      	bls.n	8007380 <__udivmoddi4+0x1e4>
 8007370:	19f6      	adds	r6, r6, r7
 8007372:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007376:	d271      	bcs.n	800745c <__udivmoddi4+0x2c0>
 8007378:	45b1      	cmp	r9, r6
 800737a:	d96f      	bls.n	800745c <__udivmoddi4+0x2c0>
 800737c:	3802      	subs	r0, #2
 800737e:	443e      	add	r6, r7
 8007380:	eba6 0609 	sub.w	r6, r6, r9
 8007384:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8007388:	e78f      	b.n	80072aa <__udivmoddi4+0x10e>
 800738a:	f1c1 0720 	rsb	r7, r1, #32
 800738e:	fa22 f807 	lsr.w	r8, r2, r7
 8007392:	408b      	lsls	r3, r1
 8007394:	ea48 0303 	orr.w	r3, r8, r3
 8007398:	fa26 f407 	lsr.w	r4, r6, r7
 800739c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80073a0:	fbb4 f9fe 	udiv	r9, r4, lr
 80073a4:	fa1f fc83 	uxth.w	ip, r3
 80073a8:	fb0e 4419 	mls	r4, lr, r9, r4
 80073ac:	408e      	lsls	r6, r1
 80073ae:	fa20 f807 	lsr.w	r8, r0, r7
 80073b2:	fb09 fa0c 	mul.w	sl, r9, ip
 80073b6:	ea48 0806 	orr.w	r8, r8, r6
 80073ba:	ea4f 4618 	mov.w	r6, r8, lsr #16
 80073be:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 80073c2:	45a2      	cmp	sl, r4
 80073c4:	fa02 f201 	lsl.w	r2, r2, r1
 80073c8:	fa00 f601 	lsl.w	r6, r0, r1
 80073cc:	d908      	bls.n	80073e0 <__udivmoddi4+0x244>
 80073ce:	18e4      	adds	r4, r4, r3
 80073d0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80073d4:	d244      	bcs.n	8007460 <__udivmoddi4+0x2c4>
 80073d6:	45a2      	cmp	sl, r4
 80073d8:	d942      	bls.n	8007460 <__udivmoddi4+0x2c4>
 80073da:	f1a9 0902 	sub.w	r9, r9, #2
 80073de:	441c      	add	r4, r3
 80073e0:	eba4 040a 	sub.w	r4, r4, sl
 80073e4:	fbb4 f0fe 	udiv	r0, r4, lr
 80073e8:	fb0e 4410 	mls	r4, lr, r0, r4
 80073ec:	fb00 fc0c 	mul.w	ip, r0, ip
 80073f0:	fa1f f888 	uxth.w	r8, r8
 80073f4:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80073f8:	45a4      	cmp	ip, r4
 80073fa:	d907      	bls.n	800740c <__udivmoddi4+0x270>
 80073fc:	18e4      	adds	r4, r4, r3
 80073fe:	f100 3eff 	add.w	lr, r0, #4294967295	; 0xffffffff
 8007402:	d229      	bcs.n	8007458 <__udivmoddi4+0x2bc>
 8007404:	45a4      	cmp	ip, r4
 8007406:	d927      	bls.n	8007458 <__udivmoddi4+0x2bc>
 8007408:	3802      	subs	r0, #2
 800740a:	441c      	add	r4, r3
 800740c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8007410:	fba0 8902 	umull	r8, r9, r0, r2
 8007414:	eba4 0c0c 	sub.w	ip, r4, ip
 8007418:	45cc      	cmp	ip, r9
 800741a:	46c2      	mov	sl, r8
 800741c:	46ce      	mov	lr, r9
 800741e:	d315      	bcc.n	800744c <__udivmoddi4+0x2b0>
 8007420:	d012      	beq.n	8007448 <__udivmoddi4+0x2ac>
 8007422:	b155      	cbz	r5, 800743a <__udivmoddi4+0x29e>
 8007424:	ebb6 030a 	subs.w	r3, r6, sl
 8007428:	eb6c 060e 	sbc.w	r6, ip, lr
 800742c:	fa06 f707 	lsl.w	r7, r6, r7
 8007430:	40cb      	lsrs	r3, r1
 8007432:	431f      	orrs	r7, r3
 8007434:	40ce      	lsrs	r6, r1
 8007436:	602f      	str	r7, [r5, #0]
 8007438:	606e      	str	r6, [r5, #4]
 800743a:	2100      	movs	r1, #0
 800743c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007440:	4610      	mov	r0, r2
 8007442:	e6f7      	b.n	8007234 <__udivmoddi4+0x98>
 8007444:	4689      	mov	r9, r1
 8007446:	e6de      	b.n	8007206 <__udivmoddi4+0x6a>
 8007448:	4546      	cmp	r6, r8
 800744a:	d2ea      	bcs.n	8007422 <__udivmoddi4+0x286>
 800744c:	ebb8 0a02 	subs.w	sl, r8, r2
 8007450:	eb69 0e03 	sbc.w	lr, r9, r3
 8007454:	3801      	subs	r0, #1
 8007456:	e7e4      	b.n	8007422 <__udivmoddi4+0x286>
 8007458:	4670      	mov	r0, lr
 800745a:	e7d7      	b.n	800740c <__udivmoddi4+0x270>
 800745c:	4618      	mov	r0, r3
 800745e:	e78f      	b.n	8007380 <__udivmoddi4+0x1e4>
 8007460:	4681      	mov	r9, r0
 8007462:	e7bd      	b.n	80073e0 <__udivmoddi4+0x244>
 8007464:	4611      	mov	r1, r2
 8007466:	e776      	b.n	8007356 <__udivmoddi4+0x1ba>
 8007468:	3802      	subs	r0, #2
 800746a:	443c      	add	r4, r7
 800746c:	e744      	b.n	80072f8 <__udivmoddi4+0x15c>
 800746e:	4608      	mov	r0, r1
 8007470:	e706      	b.n	8007280 <__udivmoddi4+0xe4>
 8007472:	3a02      	subs	r2, #2
 8007474:	443e      	add	r6, r7
 8007476:	e72b      	b.n	80072d0 <__udivmoddi4+0x134>

08007478 <selfrel_offset31>:
 8007478:	6803      	ldr	r3, [r0, #0]
 800747a:	005a      	lsls	r2, r3, #1
 800747c:	bf4c      	ite	mi
 800747e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007482:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8007486:	4418      	add	r0, r3
 8007488:	4770      	bx	lr
 800748a:	bf00      	nop

0800748c <search_EIT_table>:
 800748c:	b361      	cbz	r1, 80074e8 <search_EIT_table+0x5c>
 800748e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007492:	f101 3aff 	add.w	sl, r1, #4294967295	; 0xffffffff
 8007496:	4690      	mov	r8, r2
 8007498:	4606      	mov	r6, r0
 800749a:	46d1      	mov	r9, sl
 800749c:	2700      	movs	r7, #0
 800749e:	eb07 0409 	add.w	r4, r7, r9
 80074a2:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 80074a6:	1064      	asrs	r4, r4, #1
 80074a8:	00e5      	lsls	r5, r4, #3
 80074aa:	1971      	adds	r1, r6, r5
 80074ac:	4608      	mov	r0, r1
 80074ae:	f7ff ffe3 	bl	8007478 <selfrel_offset31>
 80074b2:	45a2      	cmp	sl, r4
 80074b4:	4683      	mov	fp, r0
 80074b6:	f105 0008 	add.w	r0, r5, #8
 80074ba:	4430      	add	r0, r6
 80074bc:	d009      	beq.n	80074d2 <search_EIT_table+0x46>
 80074be:	f7ff ffdb 	bl	8007478 <selfrel_offset31>
 80074c2:	45c3      	cmp	fp, r8
 80074c4:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 80074c8:	d805      	bhi.n	80074d6 <search_EIT_table+0x4a>
 80074ca:	4540      	cmp	r0, r8
 80074cc:	d209      	bcs.n	80074e2 <search_EIT_table+0x56>
 80074ce:	1c67      	adds	r7, r4, #1
 80074d0:	e7e5      	b.n	800749e <search_EIT_table+0x12>
 80074d2:	45c3      	cmp	fp, r8
 80074d4:	d905      	bls.n	80074e2 <search_EIT_table+0x56>
 80074d6:	42a7      	cmp	r7, r4
 80074d8:	d002      	beq.n	80074e0 <search_EIT_table+0x54>
 80074da:	f104 39ff 	add.w	r9, r4, #4294967295	; 0xffffffff
 80074de:	e7de      	b.n	800749e <search_EIT_table+0x12>
 80074e0:	2100      	movs	r1, #0
 80074e2:	4608      	mov	r0, r1
 80074e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074e8:	4608      	mov	r0, r1
 80074ea:	4770      	bx	lr

080074ec <__gnu_unwind_get_pr_addr>:
 80074ec:	2801      	cmp	r0, #1
 80074ee:	d007      	beq.n	8007500 <__gnu_unwind_get_pr_addr+0x14>
 80074f0:	2802      	cmp	r0, #2
 80074f2:	d007      	beq.n	8007504 <__gnu_unwind_get_pr_addr+0x18>
 80074f4:	4b04      	ldr	r3, [pc, #16]	; (8007508 <__gnu_unwind_get_pr_addr+0x1c>)
 80074f6:	2800      	cmp	r0, #0
 80074f8:	bf0c      	ite	eq
 80074fa:	4618      	moveq	r0, r3
 80074fc:	2000      	movne	r0, #0
 80074fe:	4770      	bx	lr
 8007500:	4802      	ldr	r0, [pc, #8]	; (800750c <__gnu_unwind_get_pr_addr+0x20>)
 8007502:	4770      	bx	lr
 8007504:	4802      	ldr	r0, [pc, #8]	; (8007510 <__gnu_unwind_get_pr_addr+0x24>)
 8007506:	4770      	bx	lr
 8007508:	08007bfd 	.word	0x08007bfd
 800750c:	08007c01 	.word	0x08007c01
 8007510:	08007c05 	.word	0x08007c05

08007514 <get_eit_entry>:
 8007514:	b530      	push	{r4, r5, lr}
 8007516:	4b25      	ldr	r3, [pc, #148]	; (80075ac <get_eit_entry+0x98>)
 8007518:	b083      	sub	sp, #12
 800751a:	4604      	mov	r4, r0
 800751c:	1e8d      	subs	r5, r1, #2
 800751e:	b373      	cbz	r3, 800757e <get_eit_entry+0x6a>
 8007520:	a901      	add	r1, sp, #4
 8007522:	4628      	mov	r0, r5
 8007524:	f3af 8000 	nop.w
 8007528:	b318      	cbz	r0, 8007572 <get_eit_entry+0x5e>
 800752a:	9901      	ldr	r1, [sp, #4]
 800752c:	462a      	mov	r2, r5
 800752e:	f7ff ffad 	bl	800748c <search_EIT_table>
 8007532:	4601      	mov	r1, r0
 8007534:	b1e8      	cbz	r0, 8007572 <get_eit_entry+0x5e>
 8007536:	f7ff ff9f 	bl	8007478 <selfrel_offset31>
 800753a:	684b      	ldr	r3, [r1, #4]
 800753c:	64a0      	str	r0, [r4, #72]	; 0x48
 800753e:	2b01      	cmp	r3, #1
 8007540:	d011      	beq.n	8007566 <get_eit_entry+0x52>
 8007542:	2b00      	cmp	r3, #0
 8007544:	db22      	blt.n	800758c <get_eit_entry+0x78>
 8007546:	1d08      	adds	r0, r1, #4
 8007548:	f7ff ff96 	bl	8007478 <selfrel_offset31>
 800754c:	2300      	movs	r3, #0
 800754e:	64e0      	str	r0, [r4, #76]	; 0x4c
 8007550:	6523      	str	r3, [r4, #80]	; 0x50
 8007552:	6803      	ldr	r3, [r0, #0]
 8007554:	2b00      	cmp	r3, #0
 8007556:	db1e      	blt.n	8007596 <get_eit_entry+0x82>
 8007558:	f7ff ff8e 	bl	8007478 <selfrel_offset31>
 800755c:	2300      	movs	r3, #0
 800755e:	6120      	str	r0, [r4, #16]
 8007560:	4618      	mov	r0, r3
 8007562:	b003      	add	sp, #12
 8007564:	bd30      	pop	{r4, r5, pc}
 8007566:	2305      	movs	r3, #5
 8007568:	2200      	movs	r2, #0
 800756a:	4618      	mov	r0, r3
 800756c:	6122      	str	r2, [r4, #16]
 800756e:	b003      	add	sp, #12
 8007570:	bd30      	pop	{r4, r5, pc}
 8007572:	2309      	movs	r3, #9
 8007574:	2200      	movs	r2, #0
 8007576:	4618      	mov	r0, r3
 8007578:	6122      	str	r2, [r4, #16]
 800757a:	b003      	add	sp, #12
 800757c:	bd30      	pop	{r4, r5, pc}
 800757e:	4b0c      	ldr	r3, [pc, #48]	; (80075b0 <get_eit_entry+0x9c>)
 8007580:	490c      	ldr	r1, [pc, #48]	; (80075b4 <get_eit_entry+0xa0>)
 8007582:	4618      	mov	r0, r3
 8007584:	1ac9      	subs	r1, r1, r3
 8007586:	10c9      	asrs	r1, r1, #3
 8007588:	9101      	str	r1, [sp, #4]
 800758a:	e7cf      	b.n	800752c <get_eit_entry+0x18>
 800758c:	2301      	movs	r3, #1
 800758e:	1d08      	adds	r0, r1, #4
 8007590:	64e0      	str	r0, [r4, #76]	; 0x4c
 8007592:	6523      	str	r3, [r4, #80]	; 0x50
 8007594:	e7dd      	b.n	8007552 <get_eit_entry+0x3e>
 8007596:	f3c3 6003 	ubfx	r0, r3, #24, #4
 800759a:	f7ff ffa7 	bl	80074ec <__gnu_unwind_get_pr_addr>
 800759e:	2800      	cmp	r0, #0
 80075a0:	6120      	str	r0, [r4, #16]
 80075a2:	bf14      	ite	ne
 80075a4:	2300      	movne	r3, #0
 80075a6:	2309      	moveq	r3, #9
 80075a8:	e7da      	b.n	8007560 <get_eit_entry+0x4c>
 80075aa:	bf00      	nop
 80075ac:	00000000 	.word	0x00000000
 80075b0:	08014048 	.word	0x08014048
 80075b4:	080144b0 	.word	0x080144b0

080075b8 <restore_non_core_regs>:
 80075b8:	6803      	ldr	r3, [r0, #0]
 80075ba:	b510      	push	{r4, lr}
 80075bc:	07da      	lsls	r2, r3, #31
 80075be:	4604      	mov	r4, r0
 80075c0:	d406      	bmi.n	80075d0 <restore_non_core_regs+0x18>
 80075c2:	079b      	lsls	r3, r3, #30
 80075c4:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80075c8:	d509      	bpl.n	80075de <restore_non_core_regs+0x26>
 80075ca:	f000 fc57 	bl	8007e7c <__gnu_Unwind_Restore_VFP_D>
 80075ce:	6823      	ldr	r3, [r4, #0]
 80075d0:	0759      	lsls	r1, r3, #29
 80075d2:	d509      	bpl.n	80075e8 <restore_non_core_regs+0x30>
 80075d4:	071a      	lsls	r2, r3, #28
 80075d6:	d50e      	bpl.n	80075f6 <restore_non_core_regs+0x3e>
 80075d8:	06db      	lsls	r3, r3, #27
 80075da:	d513      	bpl.n	8007604 <restore_non_core_regs+0x4c>
 80075dc:	bd10      	pop	{r4, pc}
 80075de:	f000 fc45 	bl	8007e6c <__gnu_Unwind_Restore_VFP>
 80075e2:	6823      	ldr	r3, [r4, #0]
 80075e4:	0759      	lsls	r1, r3, #29
 80075e6:	d4f5      	bmi.n	80075d4 <restore_non_core_regs+0x1c>
 80075e8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80075ec:	f000 fc4e 	bl	8007e8c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80075f0:	6823      	ldr	r3, [r4, #0]
 80075f2:	071a      	lsls	r2, r3, #28
 80075f4:	d4f0      	bmi.n	80075d8 <restore_non_core_regs+0x20>
 80075f6:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80075fa:	f000 fc4f 	bl	8007e9c <__gnu_Unwind_Restore_WMMXD>
 80075fe:	6823      	ldr	r3, [r4, #0]
 8007600:	06db      	lsls	r3, r3, #27
 8007602:	d4eb      	bmi.n	80075dc <restore_non_core_regs+0x24>
 8007604:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8007608:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800760c:	f000 bc8a 	b.w	8007f24 <__gnu_Unwind_Restore_WMMXC>

08007610 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8007610:	6803      	ldr	r3, [r0, #0]
 8007612:	b103      	cbz	r3, 8007616 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8007614:	4403      	add	r3, r0
 8007616:	4618      	mov	r0, r3
 8007618:	4770      	bx	lr
 800761a:	bf00      	nop

0800761c <__gnu_unwind_24bit.isra.1>:
 800761c:	2009      	movs	r0, #9
 800761e:	4770      	bx	lr

08007620 <_Unwind_DebugHook>:
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop

08007624 <unwind_phase2>:
 8007624:	b570      	push	{r4, r5, r6, lr}
 8007626:	4604      	mov	r4, r0
 8007628:	460d      	mov	r5, r1
 800762a:	e008      	b.n	800763e <unwind_phase2+0x1a>
 800762c:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800762e:	6923      	ldr	r3, [r4, #16]
 8007630:	6162      	str	r2, [r4, #20]
 8007632:	4621      	mov	r1, r4
 8007634:	462a      	mov	r2, r5
 8007636:	2001      	movs	r0, #1
 8007638:	4798      	blx	r3
 800763a:	2808      	cmp	r0, #8
 800763c:	d108      	bne.n	8007650 <unwind_phase2+0x2c>
 800763e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8007640:	4620      	mov	r0, r4
 8007642:	f7ff ff67 	bl	8007514 <get_eit_entry>
 8007646:	4606      	mov	r6, r0
 8007648:	2800      	cmp	r0, #0
 800764a:	d0ef      	beq.n	800762c <unwind_phase2+0x8>
 800764c:	f006 fa76 	bl	800db3c <abort>
 8007650:	2807      	cmp	r0, #7
 8007652:	d1fb      	bne.n	800764c <unwind_phase2+0x28>
 8007654:	4630      	mov	r0, r6
 8007656:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8007658:	f7ff ffe2 	bl	8007620 <_Unwind_DebugHook>
 800765c:	1d28      	adds	r0, r5, #4
 800765e:	f000 fbf9 	bl	8007e54 <__restore_core_regs>
 8007662:	bf00      	nop

08007664 <unwind_phase2_forced>:
 8007664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007668:	4605      	mov	r5, r0
 800766a:	2700      	movs	r7, #0
 800766c:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8007670:	ac03      	add	r4, sp, #12
 8007672:	1d0e      	adds	r6, r1, #4
 8007674:	4692      	mov	sl, r2
 8007676:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8007678:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800767a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800767c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800767e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8007680:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007682:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8007686:	f8d5 800c 	ldr.w	r8, [r5, #12]
 800768a:	f8d5 9018 	ldr.w	r9, [r5, #24]
 800768e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8007692:	ac02      	add	r4, sp, #8
 8007694:	4628      	mov	r0, r5
 8007696:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007698:	6027      	str	r7, [r4, #0]
 800769a:	f7ff ff3b 	bl	8007514 <get_eit_entry>
 800769e:	f1ba 0f00 	cmp.w	sl, #0
 80076a2:	4607      	mov	r7, r0
 80076a4:	bf14      	ite	ne
 80076a6:	260a      	movne	r6, #10
 80076a8:	2609      	moveq	r6, #9
 80076aa:	b17f      	cbz	r7, 80076cc <unwind_phase2_forced+0x68>
 80076ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80076ae:	f046 0110 	orr.w	r1, r6, #16
 80076b2:	e88d 0210 	stmia.w	sp, {r4, r9}
 80076b6:	462a      	mov	r2, r5
 80076b8:	6463      	str	r3, [r4, #68]	; 0x44
 80076ba:	2001      	movs	r0, #1
 80076bc:	462b      	mov	r3, r5
 80076be:	47c0      	blx	r8
 80076c0:	bb78      	cbnz	r0, 8007722 <unwind_phase2_forced+0xbe>
 80076c2:	4638      	mov	r0, r7
 80076c4:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80076c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80076ce:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80076d2:	616b      	str	r3, [r5, #20]
 80076d4:	4621      	mov	r1, r4
 80076d6:	a87a      	add	r0, sp, #488	; 0x1e8
 80076d8:	f006 ff7f 	bl	800e5da <memcpy>
 80076dc:	692b      	ldr	r3, [r5, #16]
 80076de:	aa7a      	add	r2, sp, #488	; 0x1e8
 80076e0:	4629      	mov	r1, r5
 80076e2:	4630      	mov	r0, r6
 80076e4:	4798      	blx	r3
 80076e6:	9b88      	ldr	r3, [sp, #544]	; 0x220
 80076e8:	4682      	mov	sl, r0
 80076ea:	e88d 0210 	stmia.w	sp, {r4, r9}
 80076ee:	4631      	mov	r1, r6
 80076f0:	6463      	str	r3, [r4, #68]	; 0x44
 80076f2:	462a      	mov	r2, r5
 80076f4:	462b      	mov	r3, r5
 80076f6:	2001      	movs	r0, #1
 80076f8:	47c0      	blx	r8
 80076fa:	b990      	cbnz	r0, 8007722 <unwind_phase2_forced+0xbe>
 80076fc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8007700:	a97a      	add	r1, sp, #488	; 0x1e8
 8007702:	4620      	mov	r0, r4
 8007704:	f006 ff69 	bl	800e5da <memcpy>
 8007708:	f1ba 0f08 	cmp.w	sl, #8
 800770c:	d106      	bne.n	800771c <unwind_phase2_forced+0xb8>
 800770e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007710:	4628      	mov	r0, r5
 8007712:	f7ff feff 	bl	8007514 <get_eit_entry>
 8007716:	2609      	movs	r6, #9
 8007718:	4607      	mov	r7, r0
 800771a:	e7c6      	b.n	80076aa <unwind_phase2_forced+0x46>
 800771c:	f1ba 0f07 	cmp.w	sl, #7
 8007720:	d005      	beq.n	800772e <unwind_phase2_forced+0xca>
 8007722:	2709      	movs	r7, #9
 8007724:	4638      	mov	r0, r7
 8007726:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800772a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800772e:	4638      	mov	r0, r7
 8007730:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007732:	f7ff ff75 	bl	8007620 <_Unwind_DebugHook>
 8007736:	a803      	add	r0, sp, #12
 8007738:	f000 fb8c 	bl	8007e54 <__restore_core_regs>

0800773c <_Unwind_GetCFA>:
 800773c:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800773e:	4770      	bx	lr

08007740 <__gnu_Unwind_RaiseException>:
 8007740:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007742:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8007746:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8007748:	b0f9      	sub	sp, #484	; 0x1e4
 800774a:	640b      	str	r3, [r1, #64]	; 0x40
 800774c:	1d0e      	adds	r6, r1, #4
 800774e:	ad01      	add	r5, sp, #4
 8007750:	460f      	mov	r7, r1
 8007752:	4604      	mov	r4, r0
 8007754:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8007756:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007758:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800775a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800775c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800775e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007760:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8007764:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8007768:	f8cd e000 	str.w	lr, [sp]
 800776c:	e006      	b.n	800777c <__gnu_Unwind_RaiseException+0x3c>
 800776e:	6923      	ldr	r3, [r4, #16]
 8007770:	466a      	mov	r2, sp
 8007772:	4621      	mov	r1, r4
 8007774:	4798      	blx	r3
 8007776:	2808      	cmp	r0, #8
 8007778:	4605      	mov	r5, r0
 800777a:	d108      	bne.n	800778e <__gnu_Unwind_RaiseException+0x4e>
 800777c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800777e:	4620      	mov	r0, r4
 8007780:	f7ff fec8 	bl	8007514 <get_eit_entry>
 8007784:	2800      	cmp	r0, #0
 8007786:	d0f2      	beq.n	800776e <__gnu_Unwind_RaiseException+0x2e>
 8007788:	2009      	movs	r0, #9
 800778a:	b079      	add	sp, #484	; 0x1e4
 800778c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800778e:	4668      	mov	r0, sp
 8007790:	f7ff ff12 	bl	80075b8 <restore_non_core_regs>
 8007794:	2d06      	cmp	r5, #6
 8007796:	d1f7      	bne.n	8007788 <__gnu_Unwind_RaiseException+0x48>
 8007798:	4639      	mov	r1, r7
 800779a:	4620      	mov	r0, r4
 800779c:	f7ff ff42 	bl	8007624 <unwind_phase2>

080077a0 <__gnu_Unwind_ForcedUnwind>:
 80077a0:	b430      	push	{r4, r5}
 80077a2:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 80077a4:	60c1      	str	r1, [r0, #12]
 80077a6:	6182      	str	r2, [r0, #24]
 80077a8:	4619      	mov	r1, r3
 80077aa:	641d      	str	r5, [r3, #64]	; 0x40
 80077ac:	2200      	movs	r2, #0
 80077ae:	bc30      	pop	{r4, r5}
 80077b0:	e758      	b.n	8007664 <unwind_phase2_forced>
 80077b2:	bf00      	nop

080077b4 <__gnu_Unwind_Resume>:
 80077b4:	b570      	push	{r4, r5, r6, lr}
 80077b6:	6943      	ldr	r3, [r0, #20]
 80077b8:	68c6      	ldr	r6, [r0, #12]
 80077ba:	640b      	str	r3, [r1, #64]	; 0x40
 80077bc:	b126      	cbz	r6, 80077c8 <__gnu_Unwind_Resume+0x14>
 80077be:	2201      	movs	r2, #1
 80077c0:	f7ff ff50 	bl	8007664 <unwind_phase2_forced>
 80077c4:	f006 f9ba 	bl	800db3c <abort>
 80077c8:	6903      	ldr	r3, [r0, #16]
 80077ca:	460a      	mov	r2, r1
 80077cc:	4604      	mov	r4, r0
 80077ce:	460d      	mov	r5, r1
 80077d0:	4601      	mov	r1, r0
 80077d2:	2002      	movs	r0, #2
 80077d4:	4798      	blx	r3
 80077d6:	2807      	cmp	r0, #7
 80077d8:	d007      	beq.n	80077ea <__gnu_Unwind_Resume+0x36>
 80077da:	2808      	cmp	r0, #8
 80077dc:	d103      	bne.n	80077e6 <__gnu_Unwind_Resume+0x32>
 80077de:	4629      	mov	r1, r5
 80077e0:	4620      	mov	r0, r4
 80077e2:	f7ff ff1f 	bl	8007624 <unwind_phase2>
 80077e6:	f006 f9a9 	bl	800db3c <abort>
 80077ea:	4630      	mov	r0, r6
 80077ec:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80077ee:	f7ff ff17 	bl	8007620 <_Unwind_DebugHook>
 80077f2:	1d28      	adds	r0, r5, #4
 80077f4:	f000 fb2e 	bl	8007e54 <__restore_core_regs>

080077f8 <__gnu_Unwind_Resume_or_Rethrow>:
 80077f8:	68c2      	ldr	r2, [r0, #12]
 80077fa:	b12a      	cbz	r2, 8007808 <__gnu_Unwind_Resume_or_Rethrow+0x10>
 80077fc:	b410      	push	{r4}
 80077fe:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 8007800:	2200      	movs	r2, #0
 8007802:	640c      	str	r4, [r1, #64]	; 0x40
 8007804:	bc10      	pop	{r4}
 8007806:	e72d      	b.n	8007664 <unwind_phase2_forced>
 8007808:	e79a      	b.n	8007740 <__gnu_Unwind_RaiseException>
 800780a:	bf00      	nop

0800780c <_Unwind_Complete>:
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop

08007810 <_Unwind_DeleteException>:
 8007810:	6883      	ldr	r3, [r0, #8]
 8007812:	b113      	cbz	r3, 800781a <_Unwind_DeleteException+0xa>
 8007814:	4601      	mov	r1, r0
 8007816:	2001      	movs	r0, #1
 8007818:	4718      	bx	r3
 800781a:	4770      	bx	lr

0800781c <_Unwind_VRS_Get>:
 800781c:	b500      	push	{lr}
 800781e:	2904      	cmp	r1, #4
 8007820:	d807      	bhi.n	8007832 <_Unwind_VRS_Get+0x16>
 8007822:	e8df f001 	tbb	[pc, r1]
 8007826:	0903      	.short	0x0903
 8007828:	0906      	.short	0x0906
 800782a:	09          	.byte	0x09
 800782b:	00          	.byte	0x00
 800782c:	b90b      	cbnz	r3, 8007832 <_Unwind_VRS_Get+0x16>
 800782e:	2a0f      	cmp	r2, #15
 8007830:	d905      	bls.n	800783e <_Unwind_VRS_Get+0x22>
 8007832:	2002      	movs	r0, #2
 8007834:	f85d fb04 	ldr.w	pc, [sp], #4
 8007838:	2001      	movs	r0, #1
 800783a:	f85d fb04 	ldr.w	pc, [sp], #4
 800783e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007842:	6852      	ldr	r2, [r2, #4]
 8007844:	4618      	mov	r0, r3
 8007846:	9b01      	ldr	r3, [sp, #4]
 8007848:	601a      	str	r2, [r3, #0]
 800784a:	f85d fb04 	ldr.w	pc, [sp], #4
 800784e:	bf00      	nop

08007850 <_Unwind_GetGR>:
 8007850:	2300      	movs	r3, #0
 8007852:	b510      	push	{r4, lr}
 8007854:	b084      	sub	sp, #16
 8007856:	ac03      	add	r4, sp, #12
 8007858:	460a      	mov	r2, r1
 800785a:	9400      	str	r4, [sp, #0]
 800785c:	4619      	mov	r1, r3
 800785e:	f7ff ffdd 	bl	800781c <_Unwind_VRS_Get>
 8007862:	9803      	ldr	r0, [sp, #12]
 8007864:	b004      	add	sp, #16
 8007866:	bd10      	pop	{r4, pc}

08007868 <_Unwind_VRS_Set>:
 8007868:	b500      	push	{lr}
 800786a:	2904      	cmp	r1, #4
 800786c:	d807      	bhi.n	800787e <_Unwind_VRS_Set+0x16>
 800786e:	e8df f001 	tbb	[pc, r1]
 8007872:	0903      	.short	0x0903
 8007874:	0906      	.short	0x0906
 8007876:	09          	.byte	0x09
 8007877:	00          	.byte	0x00
 8007878:	b90b      	cbnz	r3, 800787e <_Unwind_VRS_Set+0x16>
 800787a:	2a0f      	cmp	r2, #15
 800787c:	d905      	bls.n	800788a <_Unwind_VRS_Set+0x22>
 800787e:	2002      	movs	r0, #2
 8007880:	f85d fb04 	ldr.w	pc, [sp], #4
 8007884:	2001      	movs	r0, #1
 8007886:	f85d fb04 	ldr.w	pc, [sp], #4
 800788a:	9901      	ldr	r1, [sp, #4]
 800788c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007890:	6809      	ldr	r1, [r1, #0]
 8007892:	4618      	mov	r0, r3
 8007894:	6051      	str	r1, [r2, #4]
 8007896:	f85d fb04 	ldr.w	pc, [sp], #4
 800789a:	bf00      	nop

0800789c <_Unwind_SetGR>:
 800789c:	2300      	movs	r3, #0
 800789e:	b510      	push	{r4, lr}
 80078a0:	b084      	sub	sp, #16
 80078a2:	ac04      	add	r4, sp, #16
 80078a4:	f844 2d04 	str.w	r2, [r4, #-4]!
 80078a8:	9400      	str	r4, [sp, #0]
 80078aa:	460a      	mov	r2, r1
 80078ac:	4619      	mov	r1, r3
 80078ae:	f7ff ffdb 	bl	8007868 <_Unwind_VRS_Set>
 80078b2:	b004      	add	sp, #16
 80078b4:	bd10      	pop	{r4, pc}
 80078b6:	bf00      	nop

080078b8 <__gnu_Unwind_Backtrace>:
 80078b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078ba:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 80078be:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80078c0:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80078c4:	6413      	str	r3, [r2, #64]	; 0x40
 80078c6:	1d15      	adds	r5, r2, #4
 80078c8:	ac17      	add	r4, sp, #92	; 0x5c
 80078ca:	4607      	mov	r7, r0
 80078cc:	460e      	mov	r6, r1
 80078ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80078d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80078d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80078d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80078d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80078d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80078da:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80078de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80078e2:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 80078e6:	e012      	b.n	800790e <__gnu_Unwind_Backtrace+0x56>
 80078e8:	210c      	movs	r1, #12
 80078ea:	a816      	add	r0, sp, #88	; 0x58
 80078ec:	466a      	mov	r2, sp
 80078ee:	f7ff ffd5 	bl	800789c <_Unwind_SetGR>
 80078f2:	4631      	mov	r1, r6
 80078f4:	a816      	add	r0, sp, #88	; 0x58
 80078f6:	47b8      	blx	r7
 80078f8:	b978      	cbnz	r0, 800791a <__gnu_Unwind_Backtrace+0x62>
 80078fa:	9b04      	ldr	r3, [sp, #16]
 80078fc:	aa16      	add	r2, sp, #88	; 0x58
 80078fe:	4669      	mov	r1, sp
 8007900:	2008      	movs	r0, #8
 8007902:	4798      	blx	r3
 8007904:	2805      	cmp	r0, #5
 8007906:	4604      	mov	r4, r0
 8007908:	d008      	beq.n	800791c <__gnu_Unwind_Backtrace+0x64>
 800790a:	2809      	cmp	r0, #9
 800790c:	d005      	beq.n	800791a <__gnu_Unwind_Backtrace+0x62>
 800790e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007910:	4668      	mov	r0, sp
 8007912:	f7ff fdff 	bl	8007514 <get_eit_entry>
 8007916:	2800      	cmp	r0, #0
 8007918:	d0e6      	beq.n	80078e8 <__gnu_Unwind_Backtrace+0x30>
 800791a:	2409      	movs	r4, #9
 800791c:	a816      	add	r0, sp, #88	; 0x58
 800791e:	f7ff fe4b 	bl	80075b8 <restore_non_core_regs>
 8007922:	4620      	mov	r0, r4
 8007924:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8007928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800792a:	bf00      	nop

0800792c <__gnu_unwind_pr_common>:
 800792c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007930:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8007932:	4691      	mov	r9, r2
 8007934:	6822      	ldr	r2, [r4, #0]
 8007936:	b08b      	sub	sp, #44	; 0x2c
 8007938:	3404      	adds	r4, #4
 800793a:	460d      	mov	r5, r1
 800793c:	9207      	str	r2, [sp, #28]
 800793e:	9408      	str	r4, [sp, #32]
 8007940:	f000 0b03 	and.w	fp, r0, #3
 8007944:	461e      	mov	r6, r3
 8007946:	2b00      	cmp	r3, #0
 8007948:	d160      	bne.n	8007a0c <__gnu_unwind_pr_common+0xe0>
 800794a:	2303      	movs	r3, #3
 800794c:	0212      	lsls	r2, r2, #8
 800794e:	9207      	str	r2, [sp, #28]
 8007950:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8007954:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8007958:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800795a:	f1bb 0f02 	cmp.w	fp, #2
 800795e:	bf08      	it	eq
 8007960:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 8007962:	f013 0301 	ands.w	r3, r3, #1
 8007966:	d140      	bne.n	80079ea <__gnu_unwind_pr_common+0xbe>
 8007968:	9301      	str	r3, [sp, #4]
 800796a:	f000 0308 	and.w	r3, r0, #8
 800796e:	9303      	str	r3, [sp, #12]
 8007970:	f8d4 8000 	ldr.w	r8, [r4]
 8007974:	f1b8 0f00 	cmp.w	r8, #0
 8007978:	d039      	beq.n	80079ee <__gnu_unwind_pr_common+0xc2>
 800797a:	2e02      	cmp	r6, #2
 800797c:	d043      	beq.n	8007a06 <__gnu_unwind_pr_common+0xda>
 800797e:	f8b4 8000 	ldrh.w	r8, [r4]
 8007982:	8867      	ldrh	r7, [r4, #2]
 8007984:	3404      	adds	r4, #4
 8007986:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8007988:	f027 0a01 	bic.w	sl, r7, #1
 800798c:	210f      	movs	r1, #15
 800798e:	4648      	mov	r0, r9
 8007990:	449a      	add	sl, r3
 8007992:	f7ff ff5d 	bl	8007850 <_Unwind_GetGR>
 8007996:	4582      	cmp	sl, r0
 8007998:	d833      	bhi.n	8007a02 <__gnu_unwind_pr_common+0xd6>
 800799a:	f028 0301 	bic.w	r3, r8, #1
 800799e:	449a      	add	sl, r3
 80079a0:	4550      	cmp	r0, sl
 80079a2:	bf2c      	ite	cs
 80079a4:	2000      	movcs	r0, #0
 80079a6:	2001      	movcc	r0, #1
 80079a8:	007f      	lsls	r7, r7, #1
 80079aa:	f007 0702 	and.w	r7, r7, #2
 80079ae:	f008 0801 	and.w	r8, r8, #1
 80079b2:	ea47 0708 	orr.w	r7, r7, r8
 80079b6:	2f01      	cmp	r7, #1
 80079b8:	d03e      	beq.n	8007a38 <__gnu_unwind_pr_common+0x10c>
 80079ba:	d335      	bcc.n	8007a28 <__gnu_unwind_pr_common+0xfc>
 80079bc:	2f02      	cmp	r7, #2
 80079be:	d11c      	bne.n	80079fa <__gnu_unwind_pr_common+0xce>
 80079c0:	6823      	ldr	r3, [r4, #0]
 80079c2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80079c6:	9202      	str	r2, [sp, #8]
 80079c8:	f1bb 0f00 	cmp.w	fp, #0
 80079cc:	d176      	bne.n	8007abc <__gnu_unwind_pr_common+0x190>
 80079ce:	b128      	cbz	r0, 80079dc <__gnu_unwind_pr_common+0xb0>
 80079d0:	9903      	ldr	r1, [sp, #12]
 80079d2:	2900      	cmp	r1, #0
 80079d4:	d07e      	beq.n	8007ad4 <__gnu_unwind_pr_common+0x1a8>
 80079d6:	2a00      	cmp	r2, #0
 80079d8:	f000 80a6 	beq.w	8007b28 <__gnu_unwind_pr_common+0x1fc>
 80079dc:	2b00      	cmp	r3, #0
 80079de:	db77      	blt.n	8007ad0 <__gnu_unwind_pr_common+0x1a4>
 80079e0:	9b02      	ldr	r3, [sp, #8]
 80079e2:	3301      	adds	r3, #1
 80079e4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80079e8:	e7c2      	b.n	8007970 <__gnu_unwind_pr_common+0x44>
 80079ea:	2300      	movs	r3, #0
 80079ec:	9301      	str	r3, [sp, #4]
 80079ee:	2e02      	cmp	r6, #2
 80079f0:	dd3e      	ble.n	8007a70 <__gnu_unwind_pr_common+0x144>
 80079f2:	f7ff fe13 	bl	800761c <__gnu_unwind_24bit.isra.1>
 80079f6:	2800      	cmp	r0, #0
 80079f8:	d040      	beq.n	8007a7c <__gnu_unwind_pr_common+0x150>
 80079fa:	2009      	movs	r0, #9
 80079fc:	b00b      	add	sp, #44	; 0x2c
 80079fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a02:	2000      	movs	r0, #0
 8007a04:	e7d0      	b.n	80079a8 <__gnu_unwind_pr_common+0x7c>
 8007a06:	6867      	ldr	r7, [r4, #4]
 8007a08:	3408      	adds	r4, #8
 8007a0a:	e7bc      	b.n	8007986 <__gnu_unwind_pr_common+0x5a>
 8007a0c:	2b02      	cmp	r3, #2
 8007a0e:	dca3      	bgt.n	8007958 <__gnu_unwind_pr_common+0x2c>
 8007a10:	2102      	movs	r1, #2
 8007a12:	0c13      	lsrs	r3, r2, #16
 8007a14:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8007a18:	0412      	lsls	r2, r2, #16
 8007a1a:	b2db      	uxtb	r3, r3
 8007a1c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8007a20:	9207      	str	r2, [sp, #28]
 8007a22:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 8007a26:	e797      	b.n	8007958 <__gnu_unwind_pr_common+0x2c>
 8007a28:	f1bb 0f00 	cmp.w	fp, #0
 8007a2c:	d002      	beq.n	8007a34 <__gnu_unwind_pr_common+0x108>
 8007a2e:	2800      	cmp	r0, #0
 8007a30:	f040 80bd 	bne.w	8007bae <__gnu_unwind_pr_common+0x282>
 8007a34:	3404      	adds	r4, #4
 8007a36:	e79b      	b.n	8007970 <__gnu_unwind_pr_common+0x44>
 8007a38:	f1bb 0f00 	cmp.w	fp, #0
 8007a3c:	d125      	bne.n	8007a8a <__gnu_unwind_pr_common+0x15e>
 8007a3e:	b1a8      	cbz	r0, 8007a6c <__gnu_unwind_pr_common+0x140>
 8007a40:	e894 000c 	ldmia.w	r4, {r2, r3}
 8007a44:	1c99      	adds	r1, r3, #2
 8007a46:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8007a4a:	d0d6      	beq.n	80079fa <__gnu_unwind_pr_common+0xce>
 8007a4c:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8007a50:	3301      	adds	r3, #1
 8007a52:	9106      	str	r1, [sp, #24]
 8007a54:	f000 80a3 	beq.w	8007b9e <__gnu_unwind_pr_common+0x272>
 8007a58:	1d20      	adds	r0, r4, #4
 8007a5a:	f7ff fdd9 	bl	8007610 <_Unwind_decode_typeinfo_ptr.isra.0>
 8007a5e:	ab06      	add	r3, sp, #24
 8007a60:	4601      	mov	r1, r0
 8007a62:	4628      	mov	r0, r5
 8007a64:	f004 fe8e 	bl	800c784 <__cxa_type_match>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	d177      	bne.n	8007b5c <__gnu_unwind_pr_common+0x230>
 8007a6c:	3408      	adds	r4, #8
 8007a6e:	e77f      	b.n	8007970 <__gnu_unwind_pr_common+0x44>
 8007a70:	a907      	add	r1, sp, #28
 8007a72:	4648      	mov	r0, r9
 8007a74:	f000 faf0 	bl	8008058 <__gnu_unwind_execute>
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	d1be      	bne.n	80079fa <__gnu_unwind_pr_common+0xce>
 8007a7c:	9b01      	ldr	r3, [sp, #4]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d15c      	bne.n	8007b3c <__gnu_unwind_pr_common+0x210>
 8007a82:	2008      	movs	r0, #8
 8007a84:	b00b      	add	sp, #44	; 0x2c
 8007a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a8a:	210d      	movs	r1, #13
 8007a8c:	4648      	mov	r0, r9
 8007a8e:	6a2f      	ldr	r7, [r5, #32]
 8007a90:	f7ff fede 	bl	8007850 <_Unwind_GetGR>
 8007a94:	4287      	cmp	r7, r0
 8007a96:	d1e9      	bne.n	8007a6c <__gnu_unwind_pr_common+0x140>
 8007a98:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007a9a:	429c      	cmp	r4, r3
 8007a9c:	d1e6      	bne.n	8007a6c <__gnu_unwind_pr_common+0x140>
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	f7ff fcea 	bl	8007478 <selfrel_offset31>
 8007aa4:	210f      	movs	r1, #15
 8007aa6:	4602      	mov	r2, r0
 8007aa8:	4648      	mov	r0, r9
 8007aaa:	f7ff fef7 	bl	800789c <_Unwind_SetGR>
 8007aae:	4648      	mov	r0, r9
 8007ab0:	462a      	mov	r2, r5
 8007ab2:	2100      	movs	r1, #0
 8007ab4:	f7ff fef2 	bl	800789c <_Unwind_SetGR>
 8007ab8:	2007      	movs	r0, #7
 8007aba:	e79f      	b.n	80079fc <__gnu_unwind_pr_common+0xd0>
 8007abc:	210d      	movs	r1, #13
 8007abe:	4648      	mov	r0, r9
 8007ac0:	6a2f      	ldr	r7, [r5, #32]
 8007ac2:	f7ff fec5 	bl	8007850 <_Unwind_GetGR>
 8007ac6:	4287      	cmp	r7, r0
 8007ac8:	d058      	beq.n	8007b7c <__gnu_unwind_pr_common+0x250>
 8007aca:	6823      	ldr	r3, [r4, #0]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	da87      	bge.n	80079e0 <__gnu_unwind_pr_common+0xb4>
 8007ad0:	3404      	adds	r4, #4
 8007ad2:	e785      	b.n	80079e0 <__gnu_unwind_pr_common+0xb4>
 8007ad4:	9b02      	ldr	r3, [sp, #8]
 8007ad6:	b33b      	cbz	r3, 8007b28 <__gnu_unwind_pr_common+0x1fc>
 8007ad8:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8007adc:	1d27      	adds	r7, r4, #4
 8007ade:	f8cd b010 	str.w	fp, [sp, #16]
 8007ae2:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007ae6:	46a3      	mov	fp, r4
 8007ae8:	f8dd a008 	ldr.w	sl, [sp, #8]
 8007aec:	461c      	mov	r4, r3
 8007aee:	9605      	str	r6, [sp, #20]
 8007af0:	e002      	b.n	8007af8 <__gnu_unwind_pr_common+0x1cc>
 8007af2:	45b2      	cmp	sl, r6
 8007af4:	46b0      	mov	r8, r6
 8007af6:	d016      	beq.n	8007b26 <__gnu_unwind_pr_common+0x1fa>
 8007af8:	4638      	mov	r0, r7
 8007afa:	9406      	str	r4, [sp, #24]
 8007afc:	f7ff fd88 	bl	8007610 <_Unwind_decode_typeinfo_ptr.isra.0>
 8007b00:	ab06      	add	r3, sp, #24
 8007b02:	4601      	mov	r1, r0
 8007b04:	2200      	movs	r2, #0
 8007b06:	4628      	mov	r0, r5
 8007b08:	f004 fe3c 	bl	800c784 <__cxa_type_match>
 8007b0c:	f108 0601 	add.w	r6, r8, #1
 8007b10:	3704      	adds	r7, #4
 8007b12:	2800      	cmp	r0, #0
 8007b14:	d0ed      	beq.n	8007af2 <__gnu_unwind_pr_common+0x1c6>
 8007b16:	9b02      	ldr	r3, [sp, #8]
 8007b18:	465c      	mov	r4, fp
 8007b1a:	4543      	cmp	r3, r8
 8007b1c:	f8dd b010 	ldr.w	fp, [sp, #16]
 8007b20:	9e05      	ldr	r6, [sp, #20]
 8007b22:	d1d2      	bne.n	8007aca <__gnu_unwind_pr_common+0x19e>
 8007b24:	e000      	b.n	8007b28 <__gnu_unwind_pr_common+0x1fc>
 8007b26:	465c      	mov	r4, fp
 8007b28:	4648      	mov	r0, r9
 8007b2a:	210d      	movs	r1, #13
 8007b2c:	f7ff fe90 	bl	8007850 <_Unwind_GetGR>
 8007b30:	9b06      	ldr	r3, [sp, #24]
 8007b32:	6228      	str	r0, [r5, #32]
 8007b34:	62ac      	str	r4, [r5, #40]	; 0x28
 8007b36:	626b      	str	r3, [r5, #36]	; 0x24
 8007b38:	2006      	movs	r0, #6
 8007b3a:	e75f      	b.n	80079fc <__gnu_unwind_pr_common+0xd0>
 8007b3c:	210f      	movs	r1, #15
 8007b3e:	4648      	mov	r0, r9
 8007b40:	f7ff fe86 	bl	8007850 <_Unwind_GetGR>
 8007b44:	210e      	movs	r1, #14
 8007b46:	4602      	mov	r2, r0
 8007b48:	4648      	mov	r0, r9
 8007b4a:	f7ff fea7 	bl	800789c <_Unwind_SetGR>
 8007b4e:	4648      	mov	r0, r9
 8007b50:	4a29      	ldr	r2, [pc, #164]	; (8007bf8 <__gnu_unwind_pr_common+0x2cc>)
 8007b52:	210f      	movs	r1, #15
 8007b54:	f7ff fea2 	bl	800789c <_Unwind_SetGR>
 8007b58:	2007      	movs	r0, #7
 8007b5a:	e74f      	b.n	80079fc <__gnu_unwind_pr_common+0xd0>
 8007b5c:	4607      	mov	r7, r0
 8007b5e:	210d      	movs	r1, #13
 8007b60:	4648      	mov	r0, r9
 8007b62:	f7ff fe75 	bl	8007850 <_Unwind_GetGR>
 8007b66:	2f02      	cmp	r7, #2
 8007b68:	6228      	str	r0, [r5, #32]
 8007b6a:	d11d      	bne.n	8007ba8 <__gnu_unwind_pr_common+0x27c>
 8007b6c:	462b      	mov	r3, r5
 8007b6e:	9a06      	ldr	r2, [sp, #24]
 8007b70:	f843 2f2c 	str.w	r2, [r3, #44]!
 8007b74:	626b      	str	r3, [r5, #36]	; 0x24
 8007b76:	62ac      	str	r4, [r5, #40]	; 0x28
 8007b78:	2006      	movs	r0, #6
 8007b7a:	e73f      	b.n	80079fc <__gnu_unwind_pr_common+0xd0>
 8007b7c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007b7e:	429c      	cmp	r4, r3
 8007b80:	d1a3      	bne.n	8007aca <__gnu_unwind_pr_common+0x19e>
 8007b82:	2204      	movs	r2, #4
 8007b84:	2700      	movs	r7, #0
 8007b86:	9902      	ldr	r1, [sp, #8]
 8007b88:	18a3      	adds	r3, r4, r2
 8007b8a:	62a9      	str	r1, [r5, #40]	; 0x28
 8007b8c:	62ef      	str	r7, [r5, #44]	; 0x2c
 8007b8e:	632a      	str	r2, [r5, #48]	; 0x30
 8007b90:	636b      	str	r3, [r5, #52]	; 0x34
 8007b92:	6823      	ldr	r3, [r4, #0]
 8007b94:	42bb      	cmp	r3, r7
 8007b96:	db1d      	blt.n	8007bd4 <__gnu_unwind_pr_common+0x2a8>
 8007b98:	2301      	movs	r3, #1
 8007b9a:	9301      	str	r3, [sp, #4]
 8007b9c:	e720      	b.n	80079e0 <__gnu_unwind_pr_common+0xb4>
 8007b9e:	4648      	mov	r0, r9
 8007ba0:	210d      	movs	r1, #13
 8007ba2:	f7ff fe55 	bl	8007850 <_Unwind_GetGR>
 8007ba6:	6228      	str	r0, [r5, #32]
 8007ba8:	9b06      	ldr	r3, [sp, #24]
 8007baa:	626b      	str	r3, [r5, #36]	; 0x24
 8007bac:	e7e3      	b.n	8007b76 <__gnu_unwind_pr_common+0x24a>
 8007bae:	4620      	mov	r0, r4
 8007bb0:	f7ff fc62 	bl	8007478 <selfrel_offset31>
 8007bb4:	3404      	adds	r4, #4
 8007bb6:	4606      	mov	r6, r0
 8007bb8:	63ac      	str	r4, [r5, #56]	; 0x38
 8007bba:	4628      	mov	r0, r5
 8007bbc:	f004 fe3e 	bl	800c83c <__cxa_begin_cleanup>
 8007bc0:	2800      	cmp	r0, #0
 8007bc2:	f43f af1a 	beq.w	80079fa <__gnu_unwind_pr_common+0xce>
 8007bc6:	4648      	mov	r0, r9
 8007bc8:	4632      	mov	r2, r6
 8007bca:	210f      	movs	r1, #15
 8007bcc:	f7ff fe66 	bl	800789c <_Unwind_SetGR>
 8007bd0:	2007      	movs	r0, #7
 8007bd2:	e713      	b.n	80079fc <__gnu_unwind_pr_common+0xd0>
 8007bd4:	4608      	mov	r0, r1
 8007bd6:	3001      	adds	r0, #1
 8007bd8:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8007bdc:	f7ff fc4c 	bl	8007478 <selfrel_offset31>
 8007be0:	210f      	movs	r1, #15
 8007be2:	4602      	mov	r2, r0
 8007be4:	4648      	mov	r0, r9
 8007be6:	f7ff fe59 	bl	800789c <_Unwind_SetGR>
 8007bea:	4648      	mov	r0, r9
 8007bec:	462a      	mov	r2, r5
 8007bee:	4639      	mov	r1, r7
 8007bf0:	f7ff fe54 	bl	800789c <_Unwind_SetGR>
 8007bf4:	2007      	movs	r0, #7
 8007bf6:	e701      	b.n	80079fc <__gnu_unwind_pr_common+0xd0>
 8007bf8:	0800d3dd 	.word	0x0800d3dd

08007bfc <__aeabi_unwind_cpp_pr0>:
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	e695      	b.n	800792c <__gnu_unwind_pr_common>

08007c00 <__aeabi_unwind_cpp_pr1>:
 8007c00:	2301      	movs	r3, #1
 8007c02:	e693      	b.n	800792c <__gnu_unwind_pr_common>

08007c04 <__aeabi_unwind_cpp_pr2>:
 8007c04:	2302      	movs	r3, #2
 8007c06:	e691      	b.n	800792c <__gnu_unwind_pr_common>

08007c08 <_Unwind_VRS_Pop>:
 8007c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c0a:	4604      	mov	r4, r0
 8007c0c:	b0c5      	sub	sp, #276	; 0x114
 8007c0e:	2904      	cmp	r1, #4
 8007c10:	d80d      	bhi.n	8007c2e <_Unwind_VRS_Pop+0x26>
 8007c12:	e8df f001 	tbb	[pc, r1]
 8007c16:	0355      	.short	0x0355
 8007c18:	310c      	.short	0x310c
 8007c1a:	0f          	.byte	0x0f
 8007c1b:	00          	.byte	0x00
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	ea4f 4612 	mov.w	r6, r2, lsr #16
 8007c22:	b295      	uxth	r5, r2
 8007c24:	d164      	bne.n	8007cf0 <_Unwind_VRS_Pop+0xe8>
 8007c26:	1972      	adds	r2, r6, r5
 8007c28:	2a10      	cmp	r2, #16
 8007c2a:	f240 809d 	bls.w	8007d68 <_Unwind_VRS_Pop+0x160>
 8007c2e:	2002      	movs	r0, #2
 8007c30:	b045      	add	sp, #276	; 0x114
 8007c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d1fa      	bne.n	8007c2e <_Unwind_VRS_Pop+0x26>
 8007c38:	2a10      	cmp	r2, #16
 8007c3a:	d8f8      	bhi.n	8007c2e <_Unwind_VRS_Pop+0x26>
 8007c3c:	6823      	ldr	r3, [r4, #0]
 8007c3e:	06d8      	lsls	r0, r3, #27
 8007c40:	f100 80c8 	bmi.w	8007dd4 <_Unwind_VRS_Pop+0x1cc>
 8007c44:	ae22      	add	r6, sp, #136	; 0x88
 8007c46:	4630      	mov	r0, r6
 8007c48:	9201      	str	r2, [sp, #4]
 8007c4a:	2501      	movs	r5, #1
 8007c4c:	f000 f974 	bl	8007f38 <__gnu_Unwind_Save_WMMXC>
 8007c50:	2300      	movs	r3, #0
 8007c52:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007c54:	9a01      	ldr	r2, [sp, #4]
 8007c56:	fa05 f103 	lsl.w	r1, r5, r3
 8007c5a:	4211      	tst	r1, r2
 8007c5c:	d003      	beq.n	8007c66 <_Unwind_VRS_Pop+0x5e>
 8007c5e:	6801      	ldr	r1, [r0, #0]
 8007c60:	3004      	adds	r0, #4
 8007c62:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8007c66:	3301      	adds	r3, #1
 8007c68:	2b04      	cmp	r3, #4
 8007c6a:	d1f4      	bne.n	8007c56 <_Unwind_VRS_Pop+0x4e>
 8007c6c:	63a0      	str	r0, [r4, #56]	; 0x38
 8007c6e:	4630      	mov	r0, r6
 8007c70:	f000 f958 	bl	8007f24 <__gnu_Unwind_Restore_WMMXC>
 8007c74:	2000      	movs	r0, #0
 8007c76:	e7db      	b.n	8007c30 <_Unwind_VRS_Pop+0x28>
 8007c78:	2b03      	cmp	r3, #3
 8007c7a:	d1d8      	bne.n	8007c2e <_Unwind_VRS_Pop+0x26>
 8007c7c:	0c15      	lsrs	r5, r2, #16
 8007c7e:	b297      	uxth	r7, r2
 8007c80:	19eb      	adds	r3, r5, r7
 8007c82:	2b10      	cmp	r3, #16
 8007c84:	d8d3      	bhi.n	8007c2e <_Unwind_VRS_Pop+0x26>
 8007c86:	6823      	ldr	r3, [r4, #0]
 8007c88:	071e      	lsls	r6, r3, #28
 8007c8a:	f100 80b7 	bmi.w	8007dfc <_Unwind_VRS_Pop+0x1f4>
 8007c8e:	ae22      	add	r6, sp, #136	; 0x88
 8007c90:	4630      	mov	r0, r6
 8007c92:	f000 f925 	bl	8007ee0 <__gnu_Unwind_Save_WMMXD>
 8007c96:	00ed      	lsls	r5, r5, #3
 8007c98:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007c9a:	b15f      	cbz	r7, 8007cb4 <_Unwind_VRS_Pop+0xac>
 8007c9c:	3d04      	subs	r5, #4
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	1971      	adds	r1, r6, r5
 8007ca2:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
 8007ca6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007caa:	4283      	cmp	r3, r0
 8007cac:	f841 2f04 	str.w	r2, [r1, #4]!
 8007cb0:	d1f9      	bne.n	8007ca6 <_Unwind_VRS_Pop+0x9e>
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	63a0      	str	r0, [r4, #56]	; 0x38
 8007cb6:	4630      	mov	r0, r6
 8007cb8:	f000 f8f0 	bl	8007e9c <__gnu_Unwind_Restore_WMMXD>
 8007cbc:	2000      	movs	r0, #0
 8007cbe:	e7b7      	b.n	8007c30 <_Unwind_VRS_Pop+0x28>
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d1b4      	bne.n	8007c2e <_Unwind_VRS_Pop+0x26>
 8007cc4:	2701      	movs	r7, #1
 8007cc6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8007cc8:	b296      	uxth	r6, r2
 8007cca:	1d20      	adds	r0, r4, #4
 8007ccc:	fa07 f103 	lsl.w	r1, r7, r3
 8007cd0:	4231      	tst	r1, r6
 8007cd2:	f103 0301 	add.w	r3, r3, #1
 8007cd6:	d002      	beq.n	8007cde <_Unwind_VRS_Pop+0xd6>
 8007cd8:	6829      	ldr	r1, [r5, #0]
 8007cda:	3504      	adds	r5, #4
 8007cdc:	6001      	str	r1, [r0, #0]
 8007cde:	2b10      	cmp	r3, #16
 8007ce0:	f100 0004 	add.w	r0, r0, #4
 8007ce4:	d1f2      	bne.n	8007ccc <_Unwind_VRS_Pop+0xc4>
 8007ce6:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 8007cea:	d13b      	bne.n	8007d64 <_Unwind_VRS_Pop+0x15c>
 8007cec:	63a5      	str	r5, [r4, #56]	; 0x38
 8007cee:	e79f      	b.n	8007c30 <_Unwind_VRS_Pop+0x28>
 8007cf0:	2b05      	cmp	r3, #5
 8007cf2:	d19c      	bne.n	8007c2e <_Unwind_VRS_Pop+0x26>
 8007cf4:	1977      	adds	r7, r6, r5
 8007cf6:	2f20      	cmp	r7, #32
 8007cf8:	d899      	bhi.n	8007c2e <_Unwind_VRS_Pop+0x26>
 8007cfa:	2e0f      	cmp	r6, #15
 8007cfc:	d966      	bls.n	8007dcc <_Unwind_VRS_Pop+0x1c4>
 8007cfe:	462f      	mov	r7, r5
 8007d00:	2d00      	cmp	r5, #0
 8007d02:	d13a      	bne.n	8007d7a <_Unwind_VRS_Pop+0x172>
 8007d04:	462a      	mov	r2, r5
 8007d06:	2700      	movs	r7, #0
 8007d08:	2a00      	cmp	r2, #0
 8007d0a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007d0c:	dd72      	ble.n	8007df4 <_Unwind_VRS_Pop+0x1ec>
 8007d0e:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8007d12:	4601      	mov	r1, r0
 8007d14:	a844      	add	r0, sp, #272	; 0x110
 8007d16:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8007d1a:	388c      	subs	r0, #140	; 0x8c
 8007d1c:	f851 5b04 	ldr.w	r5, [r1], #4
 8007d20:	4291      	cmp	r1, r2
 8007d22:	f840 5f04 	str.w	r5, [r0, #4]!
 8007d26:	d1f9      	bne.n	8007d1c <_Unwind_VRS_Pop+0x114>
 8007d28:	4608      	mov	r0, r1
 8007d2a:	b197      	cbz	r7, 8007d52 <_Unwind_VRS_Pop+0x14a>
 8007d2c:	2e10      	cmp	r6, #16
 8007d2e:	4632      	mov	r2, r6
 8007d30:	bf38      	it	cc
 8007d32:	2210      	movcc	r2, #16
 8007d34:	a944      	add	r1, sp, #272	; 0x110
 8007d36:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8007d3a:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8007d3e:	0079      	lsls	r1, r7, #1
 8007d40:	3a04      	subs	r2, #4
 8007d42:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007d46:	f850 5b04 	ldr.w	r5, [r0], #4
 8007d4a:	4288      	cmp	r0, r1
 8007d4c:	f842 5f04 	str.w	r5, [r2, #4]!
 8007d50:	d1f9      	bne.n	8007d46 <_Unwind_VRS_Pop+0x13e>
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	d048      	beq.n	8007de8 <_Unwind_VRS_Pop+0x1e0>
 8007d56:	2e0f      	cmp	r6, #15
 8007d58:	63a1      	str	r1, [r4, #56]	; 0x38
 8007d5a:	d933      	bls.n	8007dc4 <_Unwind_VRS_Pop+0x1bc>
 8007d5c:	b117      	cbz	r7, 8007d64 <_Unwind_VRS_Pop+0x15c>
 8007d5e:	a802      	add	r0, sp, #8
 8007d60:	f000 f894 	bl	8007e8c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8007d64:	2000      	movs	r0, #0
 8007d66:	e763      	b.n	8007c30 <_Unwind_VRS_Pop+0x28>
 8007d68:	2e0f      	cmp	r6, #15
 8007d6a:	f63f af60 	bhi.w	8007c2e <_Unwind_VRS_Pop+0x26>
 8007d6e:	2700      	movs	r7, #0
 8007d70:	6822      	ldr	r2, [r4, #0]
 8007d72:	07d1      	lsls	r1, r2, #31
 8007d74:	d417      	bmi.n	8007da6 <_Unwind_VRS_Pop+0x19e>
 8007d76:	2f00      	cmp	r7, #0
 8007d78:	d060      	beq.n	8007e3c <_Unwind_VRS_Pop+0x234>
 8007d7a:	6822      	ldr	r2, [r4, #0]
 8007d7c:	0751      	lsls	r1, r2, #29
 8007d7e:	d445      	bmi.n	8007e0c <_Unwind_VRS_Pop+0x204>
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d04d      	beq.n	8007e20 <_Unwind_VRS_Pop+0x218>
 8007d84:	2e0f      	cmp	r6, #15
 8007d86:	d806      	bhi.n	8007d96 <_Unwind_VRS_Pop+0x18e>
 8007d88:	a822      	add	r0, sp, #136	; 0x88
 8007d8a:	9301      	str	r3, [sp, #4]
 8007d8c:	f000 f87a 	bl	8007e84 <__gnu_Unwind_Save_VFP_D>
 8007d90:	9b01      	ldr	r3, [sp, #4]
 8007d92:	2f00      	cmp	r7, #0
 8007d94:	d0b6      	beq.n	8007d04 <_Unwind_VRS_Pop+0xfc>
 8007d96:	a802      	add	r0, sp, #8
 8007d98:	9301      	str	r3, [sp, #4]
 8007d9a:	f000 f87b 	bl	8007e94 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8007d9e:	9b01      	ldr	r3, [sp, #4]
 8007da0:	f1c6 0210 	rsb	r2, r6, #16
 8007da4:	e7b0      	b.n	8007d08 <_Unwind_VRS_Pop+0x100>
 8007da6:	f022 0101 	bic.w	r1, r2, #1
 8007daa:	2b05      	cmp	r3, #5
 8007dac:	6021      	str	r1, [r4, #0]
 8007dae:	9301      	str	r3, [sp, #4]
 8007db0:	4620      	mov	r0, r4
 8007db2:	d03b      	beq.n	8007e2c <_Unwind_VRS_Pop+0x224>
 8007db4:	f022 0203 	bic.w	r2, r2, #3
 8007db8:	f840 2b48 	str.w	r2, [r0], #72
 8007dbc:	f000 f85a 	bl	8007e74 <__gnu_Unwind_Save_VFP>
 8007dc0:	9b01      	ldr	r3, [sp, #4]
 8007dc2:	e7d8      	b.n	8007d76 <_Unwind_VRS_Pop+0x16e>
 8007dc4:	a822      	add	r0, sp, #136	; 0x88
 8007dc6:	f000 f859 	bl	8007e7c <__gnu_Unwind_Restore_VFP_D>
 8007dca:	e7c7      	b.n	8007d5c <_Unwind_VRS_Pop+0x154>
 8007dcc:	2f10      	cmp	r7, #16
 8007dce:	d9ce      	bls.n	8007d6e <_Unwind_VRS_Pop+0x166>
 8007dd0:	3f10      	subs	r7, #16
 8007dd2:	e7cd      	b.n	8007d70 <_Unwind_VRS_Pop+0x168>
 8007dd4:	f023 0310 	bic.w	r3, r3, #16
 8007dd8:	6023      	str	r3, [r4, #0]
 8007dda:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8007dde:	9201      	str	r2, [sp, #4]
 8007de0:	f000 f8aa 	bl	8007f38 <__gnu_Unwind_Save_WMMXC>
 8007de4:	9a01      	ldr	r2, [sp, #4]
 8007de6:	e72d      	b.n	8007c44 <_Unwind_VRS_Pop+0x3c>
 8007de8:	3104      	adds	r1, #4
 8007dea:	63a1      	str	r1, [r4, #56]	; 0x38
 8007dec:	a822      	add	r0, sp, #136	; 0x88
 8007dee:	f000 f83d 	bl	8007e6c <__gnu_Unwind_Restore_VFP>
 8007df2:	e7b7      	b.n	8007d64 <_Unwind_VRS_Pop+0x15c>
 8007df4:	2f00      	cmp	r7, #0
 8007df6:	d199      	bne.n	8007d2c <_Unwind_VRS_Pop+0x124>
 8007df8:	4601      	mov	r1, r0
 8007dfa:	e7aa      	b.n	8007d52 <_Unwind_VRS_Pop+0x14a>
 8007dfc:	f023 0308 	bic.w	r3, r3, #8
 8007e00:	6023      	str	r3, [r4, #0]
 8007e02:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8007e06:	f000 f86b 	bl	8007ee0 <__gnu_Unwind_Save_WMMXD>
 8007e0a:	e740      	b.n	8007c8e <_Unwind_VRS_Pop+0x86>
 8007e0c:	4620      	mov	r0, r4
 8007e0e:	f022 0204 	bic.w	r2, r2, #4
 8007e12:	f840 2bd0 	str.w	r2, [r0], #208
 8007e16:	9301      	str	r3, [sp, #4]
 8007e18:	f000 f83c 	bl	8007e94 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8007e1c:	9b01      	ldr	r3, [sp, #4]
 8007e1e:	e7af      	b.n	8007d80 <_Unwind_VRS_Pop+0x178>
 8007e20:	a822      	add	r0, sp, #136	; 0x88
 8007e22:	9301      	str	r3, [sp, #4]
 8007e24:	f000 f826 	bl	8007e74 <__gnu_Unwind_Save_VFP>
 8007e28:	9b01      	ldr	r3, [sp, #4]
 8007e2a:	e7b9      	b.n	8007da0 <_Unwind_VRS_Pop+0x198>
 8007e2c:	f041 0102 	orr.w	r1, r1, #2
 8007e30:	f840 1b48 	str.w	r1, [r0], #72
 8007e34:	f000 f826 	bl	8007e84 <__gnu_Unwind_Save_VFP_D>
 8007e38:	9b01      	ldr	r3, [sp, #4]
 8007e3a:	e79c      	b.n	8007d76 <_Unwind_VRS_Pop+0x16e>
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d003      	beq.n	8007e48 <_Unwind_VRS_Pop+0x240>
 8007e40:	2e0f      	cmp	r6, #15
 8007e42:	f63f af5f 	bhi.w	8007d04 <_Unwind_VRS_Pop+0xfc>
 8007e46:	e79f      	b.n	8007d88 <_Unwind_VRS_Pop+0x180>
 8007e48:	a822      	add	r0, sp, #136	; 0x88
 8007e4a:	9301      	str	r3, [sp, #4]
 8007e4c:	f000 f812 	bl	8007e74 <__gnu_Unwind_Save_VFP>
 8007e50:	9b01      	ldr	r3, [sp, #4]
 8007e52:	e757      	b.n	8007d04 <_Unwind_VRS_Pop+0xfc>

08007e54 <__restore_core_regs>:
 8007e54:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8007e58:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8007e5c:	469c      	mov	ip, r3
 8007e5e:	46a6      	mov	lr, r4
 8007e60:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8007e64:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8007e68:	46e5      	mov	sp, ip
 8007e6a:	bd00      	pop	{pc}

08007e6c <__gnu_Unwind_Restore_VFP>:
 8007e6c:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8007e70:	4770      	bx	lr
 8007e72:	bf00      	nop

08007e74 <__gnu_Unwind_Save_VFP>:
 8007e74:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8007e78:	4770      	bx	lr
 8007e7a:	bf00      	nop

08007e7c <__gnu_Unwind_Restore_VFP_D>:
 8007e7c:	ec90 0b20 	vldmia	r0, {d0-d15}
 8007e80:	4770      	bx	lr
 8007e82:	bf00      	nop

08007e84 <__gnu_Unwind_Save_VFP_D>:
 8007e84:	ec80 0b20 	vstmia	r0, {d0-d15}
 8007e88:	4770      	bx	lr
 8007e8a:	bf00      	nop

08007e8c <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8007e8c:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop

08007e94 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8007e94:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8007e98:	4770      	bx	lr
 8007e9a:	bf00      	nop

08007e9c <__gnu_Unwind_Restore_WMMXD>:
 8007e9c:	ecf0 0102 	ldfe	f0, [r0], #8
 8007ea0:	ecf0 1102 	ldfe	f1, [r0], #8
 8007ea4:	ecf0 2102 	ldfe	f2, [r0], #8
 8007ea8:	ecf0 3102 	ldfe	f3, [r0], #8
 8007eac:	ecf0 4102 	ldfe	f4, [r0], #8
 8007eb0:	ecf0 5102 	ldfe	f5, [r0], #8
 8007eb4:	ecf0 6102 	ldfe	f6, [r0], #8
 8007eb8:	ecf0 7102 	ldfe	f7, [r0], #8
 8007ebc:	ecf0 8102 	ldfp	f0, [r0], #8
 8007ec0:	ecf0 9102 	ldfp	f1, [r0], #8
 8007ec4:	ecf0 a102 	ldfp	f2, [r0], #8
 8007ec8:	ecf0 b102 	ldfp	f3, [r0], #8
 8007ecc:	ecf0 c102 	ldfp	f4, [r0], #8
 8007ed0:	ecf0 d102 	ldfp	f5, [r0], #8
 8007ed4:	ecf0 e102 	ldfp	f6, [r0], #8
 8007ed8:	ecf0 f102 	ldfp	f7, [r0], #8
 8007edc:	4770      	bx	lr
 8007ede:	bf00      	nop

08007ee0 <__gnu_Unwind_Save_WMMXD>:
 8007ee0:	ece0 0102 	stfe	f0, [r0], #8
 8007ee4:	ece0 1102 	stfe	f1, [r0], #8
 8007ee8:	ece0 2102 	stfe	f2, [r0], #8
 8007eec:	ece0 3102 	stfe	f3, [r0], #8
 8007ef0:	ece0 4102 	stfe	f4, [r0], #8
 8007ef4:	ece0 5102 	stfe	f5, [r0], #8
 8007ef8:	ece0 6102 	stfe	f6, [r0], #8
 8007efc:	ece0 7102 	stfe	f7, [r0], #8
 8007f00:	ece0 8102 	stfp	f0, [r0], #8
 8007f04:	ece0 9102 	stfp	f1, [r0], #8
 8007f08:	ece0 a102 	stfp	f2, [r0], #8
 8007f0c:	ece0 b102 	stfp	f3, [r0], #8
 8007f10:	ece0 c102 	stfp	f4, [r0], #8
 8007f14:	ece0 d102 	stfp	f5, [r0], #8
 8007f18:	ece0 e102 	stfp	f6, [r0], #8
 8007f1c:	ece0 f102 	stfp	f7, [r0], #8
 8007f20:	4770      	bx	lr
 8007f22:	bf00      	nop

08007f24 <__gnu_Unwind_Restore_WMMXC>:
 8007f24:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8007f28:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8007f2c:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8007f30:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8007f34:	4770      	bx	lr
 8007f36:	bf00      	nop

08007f38 <__gnu_Unwind_Save_WMMXC>:
 8007f38:	fca0 8101 	stc2	1, cr8, [r0], #4
 8007f3c:	fca0 9101 	stc2	1, cr9, [r0], #4
 8007f40:	fca0 a101 	stc2	1, cr10, [r0], #4
 8007f44:	fca0 b101 	stc2	1, cr11, [r0], #4
 8007f48:	4770      	bx	lr
 8007f4a:	bf00      	nop

08007f4c <_Unwind_RaiseException>:
 8007f4c:	46ec      	mov	ip, sp
 8007f4e:	b500      	push	{lr}
 8007f50:	e92d 5000 	stmdb	sp!, {ip, lr}
 8007f54:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8007f58:	f04f 0300 	mov.w	r3, #0
 8007f5c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8007f60:	a901      	add	r1, sp, #4
 8007f62:	f7ff fbed 	bl	8007740 <__gnu_Unwind_RaiseException>
 8007f66:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8007f6a:	b012      	add	sp, #72	; 0x48
 8007f6c:	4770      	bx	lr
 8007f6e:	bf00      	nop

08007f70 <_Unwind_Resume>:
 8007f70:	46ec      	mov	ip, sp
 8007f72:	b500      	push	{lr}
 8007f74:	e92d 5000 	stmdb	sp!, {ip, lr}
 8007f78:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8007f7c:	f04f 0300 	mov.w	r3, #0
 8007f80:	e92d 000c 	stmdb	sp!, {r2, r3}
 8007f84:	a901      	add	r1, sp, #4
 8007f86:	f7ff fc15 	bl	80077b4 <__gnu_Unwind_Resume>
 8007f8a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8007f8e:	b012      	add	sp, #72	; 0x48
 8007f90:	4770      	bx	lr
 8007f92:	bf00      	nop

08007f94 <_Unwind_Resume_or_Rethrow>:
 8007f94:	46ec      	mov	ip, sp
 8007f96:	b500      	push	{lr}
 8007f98:	e92d 5000 	stmdb	sp!, {ip, lr}
 8007f9c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8007fa0:	f04f 0300 	mov.w	r3, #0
 8007fa4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8007fa8:	a901      	add	r1, sp, #4
 8007faa:	f7ff fc25 	bl	80077f8 <__gnu_Unwind_Resume_or_Rethrow>
 8007fae:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8007fb2:	b012      	add	sp, #72	; 0x48
 8007fb4:	4770      	bx	lr
 8007fb6:	bf00      	nop

08007fb8 <_Unwind_ForcedUnwind>:
 8007fb8:	46ec      	mov	ip, sp
 8007fba:	b500      	push	{lr}
 8007fbc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8007fc0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8007fc4:	f04f 0300 	mov.w	r3, #0
 8007fc8:	e92d 000c 	stmdb	sp!, {r2, r3}
 8007fcc:	ab01      	add	r3, sp, #4
 8007fce:	f7ff fbe7 	bl	80077a0 <__gnu_Unwind_ForcedUnwind>
 8007fd2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8007fd6:	b012      	add	sp, #72	; 0x48
 8007fd8:	4770      	bx	lr
 8007fda:	bf00      	nop

08007fdc <_Unwind_Backtrace>:
 8007fdc:	46ec      	mov	ip, sp
 8007fde:	b500      	push	{lr}
 8007fe0:	e92d 5000 	stmdb	sp!, {ip, lr}
 8007fe4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8007fe8:	f04f 0300 	mov.w	r3, #0
 8007fec:	e92d 000c 	stmdb	sp!, {r2, r3}
 8007ff0:	aa01      	add	r2, sp, #4
 8007ff2:	f7ff fc61 	bl	80078b8 <__gnu_Unwind_Backtrace>
 8007ff6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8007ffa:	b012      	add	sp, #72	; 0x48
 8007ffc:	4770      	bx	lr
 8007ffe:	bf00      	nop

08008000 <next_unwind_byte>:
 8008000:	7a02      	ldrb	r2, [r0, #8]
 8008002:	b91a      	cbnz	r2, 800800c <next_unwind_byte+0xc>
 8008004:	7a43      	ldrb	r3, [r0, #9]
 8008006:	b943      	cbnz	r3, 800801a <next_unwind_byte+0x1a>
 8008008:	20b0      	movs	r0, #176	; 0xb0
 800800a:	4770      	bx	lr
 800800c:	6803      	ldr	r3, [r0, #0]
 800800e:	3a01      	subs	r2, #1
 8008010:	7202      	strb	r2, [r0, #8]
 8008012:	021a      	lsls	r2, r3, #8
 8008014:	6002      	str	r2, [r0, #0]
 8008016:	0e18      	lsrs	r0, r3, #24
 8008018:	4770      	bx	lr
 800801a:	2103      	movs	r1, #3
 800801c:	6842      	ldr	r2, [r0, #4]
 800801e:	3b01      	subs	r3, #1
 8008020:	b410      	push	{r4}
 8008022:	7243      	strb	r3, [r0, #9]
 8008024:	6813      	ldr	r3, [r2, #0]
 8008026:	1d14      	adds	r4, r2, #4
 8008028:	7201      	strb	r1, [r0, #8]
 800802a:	021a      	lsls	r2, r3, #8
 800802c:	6044      	str	r4, [r0, #4]
 800802e:	6002      	str	r2, [r0, #0]
 8008030:	bc10      	pop	{r4}
 8008032:	0e18      	lsrs	r0, r3, #24
 8008034:	4770      	bx	lr
 8008036:	bf00      	nop

08008038 <_Unwind_GetGR.constprop.0>:
 8008038:	2300      	movs	r3, #0
 800803a:	b500      	push	{lr}
 800803c:	b085      	sub	sp, #20
 800803e:	aa03      	add	r2, sp, #12
 8008040:	9200      	str	r2, [sp, #0]
 8008042:	4619      	mov	r1, r3
 8008044:	220c      	movs	r2, #12
 8008046:	f7ff fbe9 	bl	800781c <_Unwind_VRS_Get>
 800804a:	9803      	ldr	r0, [sp, #12]
 800804c:	b005      	add	sp, #20
 800804e:	f85d fb04 	ldr.w	pc, [sp], #4
 8008052:	bf00      	nop

08008054 <unwind_UCB_from_context>:
 8008054:	e7f0      	b.n	8008038 <_Unwind_GetGR.constprop.0>
 8008056:	bf00      	nop

08008058 <__gnu_unwind_execute>:
 8008058:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800805c:	4606      	mov	r6, r0
 800805e:	460f      	mov	r7, r1
 8008060:	f04f 0800 	mov.w	r8, #0
 8008064:	b085      	sub	sp, #20
 8008066:	4638      	mov	r0, r7
 8008068:	f7ff ffca 	bl	8008000 <next_unwind_byte>
 800806c:	28b0      	cmp	r0, #176	; 0xb0
 800806e:	4604      	mov	r4, r0
 8008070:	d023      	beq.n	80080ba <__gnu_unwind_execute+0x62>
 8008072:	0605      	lsls	r5, r0, #24
 8008074:	d427      	bmi.n	80080c6 <__gnu_unwind_execute+0x6e>
 8008076:	2300      	movs	r3, #0
 8008078:	f10d 090c 	add.w	r9, sp, #12
 800807c:	4619      	mov	r1, r3
 800807e:	0085      	lsls	r5, r0, #2
 8008080:	220d      	movs	r2, #13
 8008082:	f8cd 9000 	str.w	r9, [sp]
 8008086:	4630      	mov	r0, r6
 8008088:	f7ff fbc8 	bl	800781c <_Unwind_VRS_Get>
 800808c:	b2ed      	uxtb	r5, r5
 800808e:	9b03      	ldr	r3, [sp, #12]
 8008090:	0660      	lsls	r0, r4, #25
 8008092:	f105 0504 	add.w	r5, r5, #4
 8008096:	bf4c      	ite	mi
 8008098:	1b5d      	submi	r5, r3, r5
 800809a:	18ed      	addpl	r5, r5, r3
 800809c:	2300      	movs	r3, #0
 800809e:	220d      	movs	r2, #13
 80080a0:	4619      	mov	r1, r3
 80080a2:	f8cd 9000 	str.w	r9, [sp]
 80080a6:	4630      	mov	r0, r6
 80080a8:	9503      	str	r5, [sp, #12]
 80080aa:	f7ff fbdd 	bl	8007868 <_Unwind_VRS_Set>
 80080ae:	4638      	mov	r0, r7
 80080b0:	f7ff ffa6 	bl	8008000 <next_unwind_byte>
 80080b4:	28b0      	cmp	r0, #176	; 0xb0
 80080b6:	4604      	mov	r4, r0
 80080b8:	d1db      	bne.n	8008072 <__gnu_unwind_execute+0x1a>
 80080ba:	f1b8 0f00 	cmp.w	r8, #0
 80080be:	f000 8094 	beq.w	80081ea <__gnu_unwind_execute+0x192>
 80080c2:	2000      	movs	r0, #0
 80080c4:	e01c      	b.n	8008100 <__gnu_unwind_execute+0xa8>
 80080c6:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 80080ca:	2b80      	cmp	r3, #128	; 0x80
 80080cc:	d05c      	beq.n	8008188 <__gnu_unwind_execute+0x130>
 80080ce:	2b90      	cmp	r3, #144	; 0x90
 80080d0:	d019      	beq.n	8008106 <__gnu_unwind_execute+0xae>
 80080d2:	2ba0      	cmp	r3, #160	; 0xa0
 80080d4:	d02c      	beq.n	8008130 <__gnu_unwind_execute+0xd8>
 80080d6:	2bb0      	cmp	r3, #176	; 0xb0
 80080d8:	d03e      	beq.n	8008158 <__gnu_unwind_execute+0x100>
 80080da:	2bc0      	cmp	r3, #192	; 0xc0
 80080dc:	d06b      	beq.n	80081b6 <__gnu_unwind_execute+0x15e>
 80080de:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 80080e2:	2bd0      	cmp	r3, #208	; 0xd0
 80080e4:	d10b      	bne.n	80080fe <__gnu_unwind_execute+0xa6>
 80080e6:	f000 0207 	and.w	r2, r0, #7
 80080ea:	3201      	adds	r2, #1
 80080ec:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80080f0:	2305      	movs	r3, #5
 80080f2:	2101      	movs	r1, #1
 80080f4:	4630      	mov	r0, r6
 80080f6:	f7ff fd87 	bl	8007c08 <_Unwind_VRS_Pop>
 80080fa:	2800      	cmp	r0, #0
 80080fc:	d0b3      	beq.n	8008066 <__gnu_unwind_execute+0xe>
 80080fe:	2009      	movs	r0, #9
 8008100:	b005      	add	sp, #20
 8008102:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008106:	f000 030d 	and.w	r3, r0, #13
 800810a:	2b0d      	cmp	r3, #13
 800810c:	d0f7      	beq.n	80080fe <__gnu_unwind_execute+0xa6>
 800810e:	2300      	movs	r3, #0
 8008110:	ad03      	add	r5, sp, #12
 8008112:	f000 020f 	and.w	r2, r0, #15
 8008116:	4619      	mov	r1, r3
 8008118:	9500      	str	r5, [sp, #0]
 800811a:	4630      	mov	r0, r6
 800811c:	f7ff fb7e 	bl	800781c <_Unwind_VRS_Get>
 8008120:	2300      	movs	r3, #0
 8008122:	9500      	str	r5, [sp, #0]
 8008124:	4619      	mov	r1, r3
 8008126:	220d      	movs	r2, #13
 8008128:	4630      	mov	r0, r6
 800812a:	f7ff fb9d 	bl	8007868 <_Unwind_VRS_Set>
 800812e:	e79a      	b.n	8008066 <__gnu_unwind_execute+0xe>
 8008130:	43c3      	mvns	r3, r0
 8008132:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8008136:	f003 0307 	and.w	r3, r3, #7
 800813a:	411a      	asrs	r2, r3
 800813c:	2300      	movs	r3, #0
 800813e:	0701      	lsls	r1, r0, #28
 8008140:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8008144:	bf48      	it	mi
 8008146:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 800814a:	4619      	mov	r1, r3
 800814c:	4630      	mov	r0, r6
 800814e:	f7ff fd5b 	bl	8007c08 <_Unwind_VRS_Pop>
 8008152:	2800      	cmp	r0, #0
 8008154:	d1d3      	bne.n	80080fe <__gnu_unwind_execute+0xa6>
 8008156:	e786      	b.n	8008066 <__gnu_unwind_execute+0xe>
 8008158:	28b1      	cmp	r0, #177	; 0xb1
 800815a:	d057      	beq.n	800820c <__gnu_unwind_execute+0x1b4>
 800815c:	28b2      	cmp	r0, #178	; 0xb2
 800815e:	d068      	beq.n	8008232 <__gnu_unwind_execute+0x1da>
 8008160:	28b3      	cmp	r0, #179	; 0xb3
 8008162:	f000 8095 	beq.w	8008290 <__gnu_unwind_execute+0x238>
 8008166:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 800816a:	2bb4      	cmp	r3, #180	; 0xb4
 800816c:	d0c7      	beq.n	80080fe <__gnu_unwind_execute+0xa6>
 800816e:	2301      	movs	r3, #1
 8008170:	f000 0207 	and.w	r2, r0, #7
 8008174:	441a      	add	r2, r3
 8008176:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800817a:	4619      	mov	r1, r3
 800817c:	4630      	mov	r0, r6
 800817e:	f7ff fd43 	bl	8007c08 <_Unwind_VRS_Pop>
 8008182:	2800      	cmp	r0, #0
 8008184:	d1bb      	bne.n	80080fe <__gnu_unwind_execute+0xa6>
 8008186:	e76e      	b.n	8008066 <__gnu_unwind_execute+0xe>
 8008188:	4638      	mov	r0, r7
 800818a:	f7ff ff39 	bl	8008000 <next_unwind_byte>
 800818e:	0224      	lsls	r4, r4, #8
 8008190:	4304      	orrs	r4, r0
 8008192:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8008196:	d0b2      	beq.n	80080fe <__gnu_unwind_execute+0xa6>
 8008198:	2300      	movs	r3, #0
 800819a:	0124      	lsls	r4, r4, #4
 800819c:	b2a2      	uxth	r2, r4
 800819e:	4619      	mov	r1, r3
 80081a0:	4630      	mov	r0, r6
 80081a2:	f7ff fd31 	bl	8007c08 <_Unwind_VRS_Pop>
 80081a6:	2800      	cmp	r0, #0
 80081a8:	d1a9      	bne.n	80080fe <__gnu_unwind_execute+0xa6>
 80081aa:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 80081ae:	bf18      	it	ne
 80081b0:	f04f 0801 	movne.w	r8, #1
 80081b4:	e757      	b.n	8008066 <__gnu_unwind_execute+0xe>
 80081b6:	28c6      	cmp	r0, #198	; 0xc6
 80081b8:	d07d      	beq.n	80082b6 <__gnu_unwind_execute+0x25e>
 80081ba:	28c7      	cmp	r0, #199	; 0xc7
 80081bc:	f000 8086 	beq.w	80082cc <__gnu_unwind_execute+0x274>
 80081c0:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 80081c4:	2bc0      	cmp	r3, #192	; 0xc0
 80081c6:	f000 8094 	beq.w	80082f2 <__gnu_unwind_execute+0x29a>
 80081ca:	28c8      	cmp	r0, #200	; 0xc8
 80081cc:	f000 809f 	beq.w	800830e <__gnu_unwind_execute+0x2b6>
 80081d0:	28c9      	cmp	r0, #201	; 0xc9
 80081d2:	d194      	bne.n	80080fe <__gnu_unwind_execute+0xa6>
 80081d4:	4638      	mov	r0, r7
 80081d6:	f7ff ff13 	bl	8008000 <next_unwind_byte>
 80081da:	0302      	lsls	r2, r0, #12
 80081dc:	f000 000f 	and.w	r0, r0, #15
 80081e0:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 80081e4:	3001      	adds	r0, #1
 80081e6:	4302      	orrs	r2, r0
 80081e8:	e782      	b.n	80080f0 <__gnu_unwind_execute+0x98>
 80081ea:	ac03      	add	r4, sp, #12
 80081ec:	4643      	mov	r3, r8
 80081ee:	220e      	movs	r2, #14
 80081f0:	4641      	mov	r1, r8
 80081f2:	9400      	str	r4, [sp, #0]
 80081f4:	4630      	mov	r0, r6
 80081f6:	f7ff fb11 	bl	800781c <_Unwind_VRS_Get>
 80081fa:	9400      	str	r4, [sp, #0]
 80081fc:	4630      	mov	r0, r6
 80081fe:	4643      	mov	r3, r8
 8008200:	220f      	movs	r2, #15
 8008202:	4641      	mov	r1, r8
 8008204:	f7ff fb30 	bl	8007868 <_Unwind_VRS_Set>
 8008208:	4640      	mov	r0, r8
 800820a:	e779      	b.n	8008100 <__gnu_unwind_execute+0xa8>
 800820c:	4638      	mov	r0, r7
 800820e:	f7ff fef7 	bl	8008000 <next_unwind_byte>
 8008212:	2800      	cmp	r0, #0
 8008214:	f43f af73 	beq.w	80080fe <__gnu_unwind_execute+0xa6>
 8008218:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 800821c:	f47f af6f 	bne.w	80080fe <__gnu_unwind_execute+0xa6>
 8008220:	4602      	mov	r2, r0
 8008222:	4619      	mov	r1, r3
 8008224:	4630      	mov	r0, r6
 8008226:	f7ff fcef 	bl	8007c08 <_Unwind_VRS_Pop>
 800822a:	2800      	cmp	r0, #0
 800822c:	f47f af67 	bne.w	80080fe <__gnu_unwind_execute+0xa6>
 8008230:	e719      	b.n	8008066 <__gnu_unwind_execute+0xe>
 8008232:	2300      	movs	r3, #0
 8008234:	f10d 090c 	add.w	r9, sp, #12
 8008238:	220d      	movs	r2, #13
 800823a:	4619      	mov	r1, r3
 800823c:	f8cd 9000 	str.w	r9, [sp]
 8008240:	4630      	mov	r0, r6
 8008242:	f7ff faeb 	bl	800781c <_Unwind_VRS_Get>
 8008246:	4638      	mov	r0, r7
 8008248:	f7ff feda 	bl	8008000 <next_unwind_byte>
 800824c:	0602      	lsls	r2, r0, #24
 800824e:	f04f 0402 	mov.w	r4, #2
 8008252:	d50c      	bpl.n	800826e <__gnu_unwind_execute+0x216>
 8008254:	9b03      	ldr	r3, [sp, #12]
 8008256:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800825a:	40a0      	lsls	r0, r4
 800825c:	4403      	add	r3, r0
 800825e:	4638      	mov	r0, r7
 8008260:	9303      	str	r3, [sp, #12]
 8008262:	f7ff fecd 	bl	8008000 <next_unwind_byte>
 8008266:	0603      	lsls	r3, r0, #24
 8008268:	f104 0407 	add.w	r4, r4, #7
 800826c:	d4f2      	bmi.n	8008254 <__gnu_unwind_execute+0x1fc>
 800826e:	2300      	movs	r3, #0
 8008270:	9903      	ldr	r1, [sp, #12]
 8008272:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8008276:	40a2      	lsls	r2, r4
 8008278:	f501 7101 	add.w	r1, r1, #516	; 0x204
 800827c:	188c      	adds	r4, r1, r2
 800827e:	f8cd 9000 	str.w	r9, [sp]
 8008282:	4619      	mov	r1, r3
 8008284:	220d      	movs	r2, #13
 8008286:	4630      	mov	r0, r6
 8008288:	9403      	str	r4, [sp, #12]
 800828a:	f7ff faed 	bl	8007868 <_Unwind_VRS_Set>
 800828e:	e6ea      	b.n	8008066 <__gnu_unwind_execute+0xe>
 8008290:	4638      	mov	r0, r7
 8008292:	f7ff feb5 	bl	8008000 <next_unwind_byte>
 8008296:	2301      	movs	r3, #1
 8008298:	0301      	lsls	r1, r0, #12
 800829a:	f000 000f 	and.w	r0, r0, #15
 800829e:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 80082a2:	18c2      	adds	r2, r0, r3
 80082a4:	430a      	orrs	r2, r1
 80082a6:	4630      	mov	r0, r6
 80082a8:	4619      	mov	r1, r3
 80082aa:	f7ff fcad 	bl	8007c08 <_Unwind_VRS_Pop>
 80082ae:	2800      	cmp	r0, #0
 80082b0:	f47f af25 	bne.w	80080fe <__gnu_unwind_execute+0xa6>
 80082b4:	e6d7      	b.n	8008066 <__gnu_unwind_execute+0xe>
 80082b6:	4638      	mov	r0, r7
 80082b8:	f7ff fea2 	bl	8008000 <next_unwind_byte>
 80082bc:	0301      	lsls	r1, r0, #12
 80082be:	f000 000f 	and.w	r0, r0, #15
 80082c2:	2303      	movs	r3, #3
 80082c4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 80082c8:	1c42      	adds	r2, r0, #1
 80082ca:	e7eb      	b.n	80082a4 <__gnu_unwind_execute+0x24c>
 80082cc:	4638      	mov	r0, r7
 80082ce:	f7ff fe97 	bl	8008000 <next_unwind_byte>
 80082d2:	2800      	cmp	r0, #0
 80082d4:	f43f af13 	beq.w	80080fe <__gnu_unwind_execute+0xa6>
 80082d8:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 80082dc:	f47f af0f 	bne.w	80080fe <__gnu_unwind_execute+0xa6>
 80082e0:	4602      	mov	r2, r0
 80082e2:	2104      	movs	r1, #4
 80082e4:	4630      	mov	r0, r6
 80082e6:	f7ff fc8f 	bl	8007c08 <_Unwind_VRS_Pop>
 80082ea:	2800      	cmp	r0, #0
 80082ec:	f47f af07 	bne.w	80080fe <__gnu_unwind_execute+0xa6>
 80082f0:	e6b9      	b.n	8008066 <__gnu_unwind_execute+0xe>
 80082f2:	2303      	movs	r3, #3
 80082f4:	f000 020f 	and.w	r2, r0, #15
 80082f8:	3201      	adds	r2, #1
 80082fa:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 80082fe:	4619      	mov	r1, r3
 8008300:	4630      	mov	r0, r6
 8008302:	f7ff fc81 	bl	8007c08 <_Unwind_VRS_Pop>
 8008306:	2800      	cmp	r0, #0
 8008308:	f47f aef9 	bne.w	80080fe <__gnu_unwind_execute+0xa6>
 800830c:	e6ab      	b.n	8008066 <__gnu_unwind_execute+0xe>
 800830e:	4638      	mov	r0, r7
 8008310:	f7ff fe76 	bl	8008000 <next_unwind_byte>
 8008314:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8008318:	f000 030f 	and.w	r3, r0, #15
 800831c:	3210      	adds	r2, #16
 800831e:	3301      	adds	r3, #1
 8008320:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8008324:	e6e4      	b.n	80080f0 <__gnu_unwind_execute+0x98>
 8008326:	bf00      	nop

08008328 <__gnu_unwind_frame>:
 8008328:	b530      	push	{r4, r5, lr}
 800832a:	2403      	movs	r4, #3
 800832c:	460d      	mov	r5, r1
 800832e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008330:	b085      	sub	sp, #20
 8008332:	685a      	ldr	r2, [r3, #4]
 8008334:	f88d 400c 	strb.w	r4, [sp, #12]
 8008338:	79dc      	ldrb	r4, [r3, #7]
 800833a:	0212      	lsls	r2, r2, #8
 800833c:	3308      	adds	r3, #8
 800833e:	a901      	add	r1, sp, #4
 8008340:	4628      	mov	r0, r5
 8008342:	9201      	str	r2, [sp, #4]
 8008344:	f88d 400d 	strb.w	r4, [sp, #13]
 8008348:	9302      	str	r3, [sp, #8]
 800834a:	f7ff fe85 	bl	8008058 <__gnu_unwind_execute>
 800834e:	b005      	add	sp, #20
 8008350:	bd30      	pop	{r4, r5, pc}
 8008352:	bf00      	nop

08008354 <_Unwind_GetRegionStart>:
 8008354:	b508      	push	{r3, lr}
 8008356:	f7ff fe7d 	bl	8008054 <unwind_UCB_from_context>
 800835a:	6c80      	ldr	r0, [r0, #72]	; 0x48
 800835c:	bd08      	pop	{r3, pc}
 800835e:	bf00      	nop

08008360 <_Unwind_GetLanguageSpecificData>:
 8008360:	b508      	push	{r3, lr}
 8008362:	f7ff fe77 	bl	8008054 <unwind_UCB_from_context>
 8008366:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8008368:	79c3      	ldrb	r3, [r0, #7]
 800836a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800836e:	3008      	adds	r0, #8
 8008370:	bd08      	pop	{r3, pc}
 8008372:	bf00      	nop

08008374 <_Unwind_GetTextRelBase>:
 8008374:	b508      	push	{r3, lr}
 8008376:	f005 fbe1 	bl	800db3c <abort>
 800837a:	bf00      	nop

0800837c <_Unwind_GetDataRelBase>:
 800837c:	b508      	push	{r3, lr}
 800837e:	f7ff fff9 	bl	8008374 <_Unwind_GetTextRelBase>
 8008382:	bf00      	nop

08008384 <__aeabi_idiv0>:
 8008384:	4770      	bx	lr
 8008386:	bf00      	nop

08008388 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008388:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800838a:	4b0e      	ldr	r3, [pc, #56]	; (80083c4 <HAL_InitTick+0x3c>)
{
 800838c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800838e:	7818      	ldrb	r0, [r3, #0]
 8008390:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008394:	fbb3 f3f0 	udiv	r3, r3, r0
 8008398:	4a0b      	ldr	r2, [pc, #44]	; (80083c8 <HAL_InitTick+0x40>)
 800839a:	6810      	ldr	r0, [r2, #0]
 800839c:	fbb0 f0f3 	udiv	r0, r0, r3
 80083a0:	f000 fb2c 	bl	80089fc <HAL_SYSTICK_Config>
 80083a4:	4604      	mov	r4, r0
 80083a6:	b958      	cbnz	r0, 80083c0 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80083a8:	2d0f      	cmp	r5, #15
 80083aa:	d809      	bhi.n	80083c0 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80083ac:	4602      	mov	r2, r0
 80083ae:	4629      	mov	r1, r5
 80083b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80083b4:	f000 fae2 	bl	800897c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80083b8:	4b04      	ldr	r3, [pc, #16]	; (80083cc <HAL_InitTick+0x44>)
 80083ba:	4620      	mov	r0, r4
 80083bc:	601d      	str	r5, [r3, #0]
 80083be:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80083c0:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80083c2:	bd38      	pop	{r3, r4, r5, pc}
 80083c4:	20000004 	.word	0x20000004
 80083c8:	2000000c 	.word	0x2000000c
 80083cc:	20000008 	.word	0x20000008

080083d0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80083d0:	4a07      	ldr	r2, [pc, #28]	; (80083f0 <HAL_Init+0x20>)
{
 80083d2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80083d4:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80083d6:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80083d8:	f043 0310 	orr.w	r3, r3, #16
 80083dc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80083de:	f000 fabb 	bl	8008958 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80083e2:	2000      	movs	r0, #0
 80083e4:	f7ff ffd0 	bl	8008388 <HAL_InitTick>
  HAL_MspInit();
 80083e8:	f003 fd2e 	bl	800be48 <HAL_MspInit>
}
 80083ec:	2000      	movs	r0, #0
 80083ee:	bd08      	pop	{r3, pc}
 80083f0:	40022000 	.word	0x40022000

080083f4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80083f4:	4a03      	ldr	r2, [pc, #12]	; (8008404 <HAL_IncTick+0x10>)
 80083f6:	4b04      	ldr	r3, [pc, #16]	; (8008408 <HAL_IncTick+0x14>)
 80083f8:	6811      	ldr	r1, [r2, #0]
 80083fa:	781b      	ldrb	r3, [r3, #0]
 80083fc:	440b      	add	r3, r1
 80083fe:	6013      	str	r3, [r2, #0]
 8008400:	4770      	bx	lr
 8008402:	bf00      	nop
 8008404:	20000b50 	.word	0x20000b50
 8008408:	20000004 	.word	0x20000004

0800840c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800840c:	4b01      	ldr	r3, [pc, #4]	; (8008414 <HAL_GetTick+0x8>)
 800840e:	6818      	ldr	r0, [r3, #0]
}
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop
 8008414:	20000b50 	.word	0x20000b50

08008418 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008418:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800841a:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800841c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800841e:	f012 0f50 	tst.w	r2, #80	; 0x50
 8008422:	d11b      	bne.n	800845c <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008424:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008426:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800842a:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	6892      	ldr	r2, [r2, #8]
 8008430:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8008434:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8008438:	d10c      	bne.n	8008454 <ADC_DMAConvCplt+0x3c>
 800843a:	68da      	ldr	r2, [r3, #12]
 800843c:	b952      	cbnz	r2, 8008454 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800843e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008440:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008444:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008446:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008448:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800844a:	bf5e      	ittt	pl
 800844c:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 800844e:	f042 0201 	orrpl.w	r2, r2, #1
 8008452:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8008454:	4618      	mov	r0, r3
 8008456:	f003 f92f 	bl	800b6b8 <HAL_ADC_ConvCpltCallback>
 800845a:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800845c:	6a1b      	ldr	r3, [r3, #32]
  }
}
 800845e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8008462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008464:	4718      	bx	r3

08008466 <HAL_ADC_ConvHalfCpltCallback>:
 8008466:	4770      	bx	lr

08008468 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8008468:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800846a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800846c:	f7ff fffb 	bl	8008466 <HAL_ADC_ConvHalfCpltCallback>
 8008470:	bd08      	pop	{r3, pc}

08008472 <HAL_ADC_LevelOutOfWindowCallback>:
 8008472:	4770      	bx	lr

08008474 <HAL_ADC_IRQHandler>:
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8008474:	6803      	ldr	r3, [r0, #0]
{
 8008476:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8008478:	685a      	ldr	r2, [r3, #4]
{
 800847a:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 800847c:	0690      	lsls	r0, r2, #26
 800847e:	d527      	bpl.n	80084d0 <HAL_ADC_IRQHandler+0x5c>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8008480:	681a      	ldr	r2, [r3, #0]
 8008482:	0791      	lsls	r1, r2, #30
 8008484:	d524      	bpl.n	80084d0 <HAL_ADC_IRQHandler+0x5c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008486:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8008488:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800848a:	bf5e      	ittt	pl
 800848c:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 800848e:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8008492:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8008494:	689a      	ldr	r2, [r3, #8]
 8008496:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800849a:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800849e:	d110      	bne.n	80084c2 <HAL_ADC_IRQHandler+0x4e>
 80084a0:	68e2      	ldr	r2, [r4, #12]
 80084a2:	b972      	cbnz	r2, 80084c2 <HAL_ADC_IRQHandler+0x4e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80084a4:	685a      	ldr	r2, [r3, #4]
 80084a6:	f022 0220 	bic.w	r2, r2, #32
 80084aa:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80084ac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80084ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084b2:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80084b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80084b6:	04db      	lsls	r3, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80084b8:	bf5e      	ittt	pl
 80084ba:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 80084bc:	f043 0301 	orrpl.w	r3, r3, #1
 80084c0:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 80084c2:	4620      	mov	r0, r4
 80084c4:	f003 f8f8 	bl	800b6b8 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80084c8:	f06f 0212 	mvn.w	r2, #18
 80084cc:	6823      	ldr	r3, [r4, #0]
 80084ce:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80084d0:	6823      	ldr	r3, [r4, #0]
 80084d2:	685a      	ldr	r2, [r3, #4]
 80084d4:	0610      	lsls	r0, r2, #24
 80084d6:	d530      	bpl.n	800853a <HAL_ADC_IRQHandler+0xc6>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80084d8:	681a      	ldr	r2, [r3, #0]
 80084da:	0751      	lsls	r1, r2, #29
 80084dc:	d52d      	bpl.n	800853a <HAL_ADC_IRQHandler+0xc6>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80084de:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80084e0:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80084e2:	bf5e      	ittt	pl
 80084e4:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 80084e6:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 80084ea:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80084ec:	689a      	ldr	r2, [r3, #8]
 80084ee:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 80084f2:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 80084f6:	d00a      	beq.n	800850e <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80084f8:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80084fa:	0550      	lsls	r0, r2, #21
 80084fc:	d416      	bmi.n	800852c <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80084fe:	689a      	ldr	r2, [r3, #8]
 8008500:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8008504:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8008508:	d110      	bne.n	800852c <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800850a:	68e2      	ldr	r2, [r4, #12]
 800850c:	b972      	cbnz	r2, 800852c <HAL_ADC_IRQHandler+0xb8>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800850e:	685a      	ldr	r2, [r3, #4]
 8008510:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008514:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8008516:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008518:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800851c:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800851e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008520:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008522:	bf5e      	ittt	pl
 8008524:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8008526:	f043 0301 	orrpl.w	r3, r3, #1
 800852a:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800852c:	4620      	mov	r0, r4
 800852e:	f000 fa11 	bl	8008954 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8008532:	f06f 020c 	mvn.w	r2, #12
 8008536:	6823      	ldr	r3, [r4, #0]
 8008538:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800853a:	6823      	ldr	r3, [r4, #0]
 800853c:	685a      	ldr	r2, [r3, #4]
 800853e:	0652      	lsls	r2, r2, #25
 8008540:	d50d      	bpl.n	800855e <HAL_ADC_IRQHandler+0xea>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	07db      	lsls	r3, r3, #31
 8008546:	d50a      	bpl.n	800855e <HAL_ADC_IRQHandler+0xea>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8008548:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800854a:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800854c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008550:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8008552:	f7ff ff8e 	bl	8008472 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8008556:	f06f 0201 	mvn.w	r2, #1
 800855a:	6823      	ldr	r3, [r4, #0]
 800855c:	601a      	str	r2, [r3, #0]
 800855e:	bd10      	pop	{r4, pc}

08008560 <HAL_ADC_ErrorCallback>:
{
 8008560:	4770      	bx	lr

08008562 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008562:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8008564:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8008566:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008568:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800856c:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800856e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8008570:	f043 0304 	orr.w	r3, r3, #4
 8008574:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8008576:	f7ff fff3 	bl	8008560 <HAL_ADC_ErrorCallback>
 800857a:	bd08      	pop	{r3, pc}

0800857c <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 800857c:	2300      	movs	r3, #0
{ 
 800857e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8008580:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8008582:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8008586:	2b01      	cmp	r3, #1
 8008588:	d074      	beq.n	8008674 <HAL_ADC_ConfigChannel+0xf8>
 800858a:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 800858c:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 800858e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8008592:	2d06      	cmp	r5, #6
 8008594:	6802      	ldr	r2, [r0, #0]
 8008596:	ea4f 0385 	mov.w	r3, r5, lsl #2
 800859a:	680c      	ldr	r4, [r1, #0]
 800859c:	d825      	bhi.n	80085ea <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800859e:	442b      	add	r3, r5
 80085a0:	251f      	movs	r5, #31
 80085a2:	6b56      	ldr	r6, [r2, #52]	; 0x34
 80085a4:	3b05      	subs	r3, #5
 80085a6:	409d      	lsls	r5, r3
 80085a8:	ea26 0505 	bic.w	r5, r6, r5
 80085ac:	fa04 f303 	lsl.w	r3, r4, r3
 80085b0:	432b      	orrs	r3, r5
 80085b2:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80085b4:	2c09      	cmp	r4, #9
 80085b6:	ea4f 0344 	mov.w	r3, r4, lsl #1
 80085ba:	688d      	ldr	r5, [r1, #8]
 80085bc:	d92f      	bls.n	800861e <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80085be:	2607      	movs	r6, #7
 80085c0:	4423      	add	r3, r4
 80085c2:	68d1      	ldr	r1, [r2, #12]
 80085c4:	3b1e      	subs	r3, #30
 80085c6:	409e      	lsls	r6, r3
 80085c8:	ea21 0106 	bic.w	r1, r1, r6
 80085cc:	fa05 f303 	lsl.w	r3, r5, r3
 80085d0:	430b      	orrs	r3, r1
 80085d2:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80085d4:	f1a4 0310 	sub.w	r3, r4, #16
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d92b      	bls.n	8008634 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80085dc:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 80085de:	2200      	movs	r2, #0
 80085e0:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	b002      	add	sp, #8
 80085e8:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 80085ea:	2d0c      	cmp	r5, #12
 80085ec:	d80b      	bhi.n	8008606 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80085ee:	442b      	add	r3, r5
 80085f0:	251f      	movs	r5, #31
 80085f2:	6b16      	ldr	r6, [r2, #48]	; 0x30
 80085f4:	3b23      	subs	r3, #35	; 0x23
 80085f6:	409d      	lsls	r5, r3
 80085f8:	ea26 0505 	bic.w	r5, r6, r5
 80085fc:	fa04 f303 	lsl.w	r3, r4, r3
 8008600:	432b      	orrs	r3, r5
 8008602:	6313      	str	r3, [r2, #48]	; 0x30
 8008604:	e7d6      	b.n	80085b4 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8008606:	442b      	add	r3, r5
 8008608:	251f      	movs	r5, #31
 800860a:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 800860c:	3b41      	subs	r3, #65	; 0x41
 800860e:	409d      	lsls	r5, r3
 8008610:	ea26 0505 	bic.w	r5, r6, r5
 8008614:	fa04 f303 	lsl.w	r3, r4, r3
 8008618:	432b      	orrs	r3, r5
 800861a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800861c:	e7ca      	b.n	80085b4 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800861e:	2607      	movs	r6, #7
 8008620:	6911      	ldr	r1, [r2, #16]
 8008622:	4423      	add	r3, r4
 8008624:	409e      	lsls	r6, r3
 8008626:	ea21 0106 	bic.w	r1, r1, r6
 800862a:	fa05 f303 	lsl.w	r3, r5, r3
 800862e:	430b      	orrs	r3, r1
 8008630:	6113      	str	r3, [r2, #16]
 8008632:	e7cf      	b.n	80085d4 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8008634:	4b10      	ldr	r3, [pc, #64]	; (8008678 <HAL_ADC_ConfigChannel+0xfc>)
 8008636:	429a      	cmp	r2, r3
 8008638:	d116      	bne.n	8008668 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800863a:	6893      	ldr	r3, [r2, #8]
 800863c:	021b      	lsls	r3, r3, #8
 800863e:	d4cd      	bmi.n	80085dc <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8008640:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8008642:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8008644:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008648:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800864a:	d1c7      	bne.n	80085dc <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800864c:	4b0b      	ldr	r3, [pc, #44]	; (800867c <HAL_ADC_ConfigChannel+0x100>)
 800864e:	4a0c      	ldr	r2, [pc, #48]	; (8008680 <HAL_ADC_ConfigChannel+0x104>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	fbb3 f2f2 	udiv	r2, r3, r2
 8008656:	230a      	movs	r3, #10
 8008658:	4353      	muls	r3, r2
            wait_loop_index--;
 800865a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800865c:	9b01      	ldr	r3, [sp, #4]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d0bc      	beq.n	80085dc <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8008662:	9b01      	ldr	r3, [sp, #4]
 8008664:	3b01      	subs	r3, #1
 8008666:	e7f8      	b.n	800865a <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008668:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800866a:	f043 0320 	orr.w	r3, r3, #32
 800866e:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8008670:	2301      	movs	r3, #1
 8008672:	e7b4      	b.n	80085de <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8008674:	2302      	movs	r3, #2
 8008676:	e7b5      	b.n	80085e4 <HAL_ADC_ConfigChannel+0x68>
 8008678:	40012400 	.word	0x40012400
 800867c:	2000000c 	.word	0x2000000c
 8008680:	000f4240 	.word	0x000f4240

08008684 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8008684:	2300      	movs	r3, #0
{
 8008686:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8008688:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 800868a:	6803      	ldr	r3, [r0, #0]
{
 800868c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800868e:	689a      	ldr	r2, [r3, #8]
 8008690:	07d2      	lsls	r2, r2, #31
 8008692:	d502      	bpl.n	800869a <ADC_Enable+0x16>
  return HAL_OK;
 8008694:	2000      	movs	r0, #0
}
 8008696:	b002      	add	sp, #8
 8008698:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 800869a:	689a      	ldr	r2, [r3, #8]
 800869c:	f042 0201 	orr.w	r2, r2, #1
 80086a0:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80086a2:	4b12      	ldr	r3, [pc, #72]	; (80086ec <ADC_Enable+0x68>)
 80086a4:	4a12      	ldr	r2, [pc, #72]	; (80086f0 <ADC_Enable+0x6c>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 80086ac:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80086ae:	9b01      	ldr	r3, [sp, #4]
 80086b0:	b9c3      	cbnz	r3, 80086e4 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 80086b2:	f7ff feab 	bl	800840c <HAL_GetTick>
 80086b6:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80086b8:	6823      	ldr	r3, [r4, #0]
 80086ba:	689d      	ldr	r5, [r3, #8]
 80086bc:	f015 0501 	ands.w	r5, r5, #1
 80086c0:	d1e8      	bne.n	8008694 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80086c2:	f7ff fea3 	bl	800840c <HAL_GetTick>
 80086c6:	1b80      	subs	r0, r0, r6
 80086c8:	2802      	cmp	r0, #2
 80086ca:	d9f5      	bls.n	80086b8 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80086cc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 80086ce:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80086d2:	f043 0310 	orr.w	r3, r3, #16
 80086d6:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80086d8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 80086da:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80086dc:	f043 0301 	orr.w	r3, r3, #1
 80086e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80086e2:	e7d8      	b.n	8008696 <ADC_Enable+0x12>
      wait_loop_index--;
 80086e4:	9b01      	ldr	r3, [sp, #4]
 80086e6:	3b01      	subs	r3, #1
 80086e8:	e7e0      	b.n	80086ac <ADC_Enable+0x28>
 80086ea:	bf00      	nop
 80086ec:	2000000c 	.word	0x2000000c
 80086f0:	000f4240 	.word	0x000f4240

080086f4 <HAL_ADC_Start_DMA>:
{
 80086f4:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 80086f8:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80086fa:	4b40      	ldr	r3, [pc, #256]	; (80087fc <HAL_ADC_Start_DMA+0x108>)
 80086fc:	6802      	ldr	r2, [r0, #0]
{
 80086fe:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8008700:	429a      	cmp	r2, r3
{
 8008702:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8008704:	d002      	beq.n	800870c <HAL_ADC_Start_DMA+0x18>
 8008706:	493e      	ldr	r1, [pc, #248]	; (8008800 <HAL_ADC_Start_DMA+0x10c>)
 8008708:	428a      	cmp	r2, r1
 800870a:	d103      	bne.n	8008714 <HAL_ADC_Start_DMA+0x20>
 800870c:	685b      	ldr	r3, [r3, #4]
 800870e:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8008712:	d16e      	bne.n	80087f2 <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8008714:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8008718:	2b01      	cmp	r3, #1
 800871a:	d06c      	beq.n	80087f6 <HAL_ADC_Start_DMA+0x102>
 800871c:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 800871e:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8008720:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8008724:	f7ff ffae 	bl	8008684 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8008728:	4606      	mov	r6, r0
 800872a:	2800      	cmp	r0, #0
 800872c:	d15d      	bne.n	80087ea <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 800872e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8008730:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8008732:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8008736:	4b32      	ldr	r3, [pc, #200]	; (8008800 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 8008738:	f020 0001 	bic.w	r0, r0, #1
 800873c:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8008740:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 8008742:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8008744:	d104      	bne.n	8008750 <HAL_ADC_Start_DMA+0x5c>
 8008746:	4a2d      	ldr	r2, [pc, #180]	; (80087fc <HAL_ADC_Start_DMA+0x108>)
 8008748:	6853      	ldr	r3, [r2, #4]
 800874a:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 800874e:	d13e      	bne.n	80087ce <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008750:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008752:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008756:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8008758:	684b      	ldr	r3, [r1, #4]
 800875a:	055a      	lsls	r2, r3, #21
 800875c:	d505      	bpl.n	800876a <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800875e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008760:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008764:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008768:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800876a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800876c:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800876e:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8008772:	bf18      	it	ne
 8008774:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8008776:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8008778:	bf18      	it	ne
 800877a:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 800877e:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8008780:	2300      	movs	r3, #0
 8008782:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8008786:	4b1f      	ldr	r3, [pc, #124]	; (8008804 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8008788:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800878a:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800878c:	4b1e      	ldr	r3, [pc, #120]	; (8008808 <HAL_ADC_Start_DMA+0x114>)
 800878e:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8008790:	4b1e      	ldr	r3, [pc, #120]	; (800880c <HAL_ADC_Start_DMA+0x118>)
 8008792:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8008794:	f06f 0302 	mvn.w	r3, #2
 8008798:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800879c:	f851 3c44 	ldr.w	r3, [r1, #-68]
 80087a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087a4:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80087a8:	4643      	mov	r3, r8
 80087aa:	f000 f983 	bl	8008ab4 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80087ae:	6823      	ldr	r3, [r4, #0]
 80087b0:	689a      	ldr	r2, [r3, #8]
 80087b2:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80087b6:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80087ba:	689a      	ldr	r2, [r3, #8]
 80087bc:	bf0c      	ite	eq
 80087be:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80087c2:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 80087c6:	609a      	str	r2, [r3, #8]
}
 80087c8:	4630      	mov	r0, r6
 80087ca:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80087ce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80087d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80087d4:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80087d6:	6853      	ldr	r3, [r2, #4]
 80087d8:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80087da:	bf41      	itttt	mi
 80087dc:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 80087de:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 80087e2:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 80087e6:	62a0      	strmi	r0, [r4, #40]	; 0x28
 80087e8:	e7bf      	b.n	800876a <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 80087ea:	2300      	movs	r3, #0
 80087ec:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80087f0:	e7ea      	b.n	80087c8 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 80087f2:	2601      	movs	r6, #1
 80087f4:	e7e8      	b.n	80087c8 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 80087f6:	2602      	movs	r6, #2
 80087f8:	e7e6      	b.n	80087c8 <HAL_ADC_Start_DMA+0xd4>
 80087fa:	bf00      	nop
 80087fc:	40012400 	.word	0x40012400
 8008800:	40012800 	.word	0x40012800
 8008804:	08008419 	.word	0x08008419
 8008808:	08008469 	.word	0x08008469
 800880c:	08008563 	.word	0x08008563

08008810 <ADC_ConversionStop_Disable>:
{
 8008810:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8008812:	6803      	ldr	r3, [r0, #0]
{
 8008814:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8008816:	689a      	ldr	r2, [r3, #8]
 8008818:	07d2      	lsls	r2, r2, #31
 800881a:	d401      	bmi.n	8008820 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 800881c:	2000      	movs	r0, #0
 800881e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8008820:	689a      	ldr	r2, [r3, #8]
 8008822:	f022 0201 	bic.w	r2, r2, #1
 8008826:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8008828:	f7ff fdf0 	bl	800840c <HAL_GetTick>
 800882c:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800882e:	6823      	ldr	r3, [r4, #0]
 8008830:	689b      	ldr	r3, [r3, #8]
 8008832:	07db      	lsls	r3, r3, #31
 8008834:	d5f2      	bpl.n	800881c <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8008836:	f7ff fde9 	bl	800840c <HAL_GetTick>
 800883a:	1b40      	subs	r0, r0, r5
 800883c:	2802      	cmp	r0, #2
 800883e:	d9f6      	bls.n	800882e <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008840:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008842:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008844:	f043 0310 	orr.w	r3, r3, #16
 8008848:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800884a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800884c:	f043 0301 	orr.w	r3, r3, #1
 8008850:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008852:	bd38      	pop	{r3, r4, r5, pc}

08008854 <HAL_ADC_Init>:
{
 8008854:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8008856:	4604      	mov	r4, r0
 8008858:	2800      	cmp	r0, #0
 800885a:	d071      	beq.n	8008940 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800885c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800885e:	b923      	cbnz	r3, 800886a <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8008860:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8008862:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8008866:	f003 fb3f 	bl	800bee8 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800886a:	4620      	mov	r0, r4
 800886c:	f7ff ffd0 	bl	8008810 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8008870:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008872:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8008876:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8008878:	d164      	bne.n	8008944 <HAL_ADC_Init+0xf0>
 800887a:	2800      	cmp	r0, #0
 800887c:	d162      	bne.n	8008944 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800887e:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8008880:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8008884:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8008886:	f023 0302 	bic.w	r3, r3, #2
 800888a:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800888e:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8008890:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8008892:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8008894:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8008896:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800889a:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800889e:	d038      	beq.n	8008912 <HAL_ADC_Init+0xbe>
 80088a0:	2901      	cmp	r1, #1
 80088a2:	bf14      	ite	ne
 80088a4:	4606      	movne	r6, r0
 80088a6:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80088aa:	6965      	ldr	r5, [r4, #20]
 80088ac:	2d01      	cmp	r5, #1
 80088ae:	d107      	bne.n	80088c0 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d130      	bne.n	8008916 <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80088b4:	69a3      	ldr	r3, [r4, #24]
 80088b6:	3b01      	subs	r3, #1
 80088b8:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 80088bc:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 80088c0:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80088c2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80088c6:	685d      	ldr	r5, [r3, #4]
 80088c8:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80088cc:	ea45 0506 	orr.w	r5, r5, r6
 80088d0:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80088d2:	689e      	ldr	r6, [r3, #8]
 80088d4:	4d1d      	ldr	r5, [pc, #116]	; (800894c <HAL_ADC_Init+0xf8>)
 80088d6:	ea05 0506 	and.w	r5, r5, r6
 80088da:	ea45 0502 	orr.w	r5, r5, r2
 80088de:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80088e0:	d001      	beq.n	80088e6 <HAL_ADC_Init+0x92>
 80088e2:	2901      	cmp	r1, #1
 80088e4:	d120      	bne.n	8008928 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80088e6:	6921      	ldr	r1, [r4, #16]
 80088e8:	3901      	subs	r1, #1
 80088ea:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80088ec:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80088ee:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80088f2:	4329      	orrs	r1, r5
 80088f4:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80088f6:	6899      	ldr	r1, [r3, #8]
 80088f8:	4b15      	ldr	r3, [pc, #84]	; (8008950 <HAL_ADC_Init+0xfc>)
 80088fa:	400b      	ands	r3, r1
 80088fc:	429a      	cmp	r2, r3
 80088fe:	d115      	bne.n	800892c <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8008900:	2300      	movs	r3, #0
 8008902:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8008904:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008906:	f023 0303 	bic.w	r3, r3, #3
 800890a:	f043 0301 	orr.w	r3, r3, #1
 800890e:	62a3      	str	r3, [r4, #40]	; 0x28
 8008910:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8008912:	460e      	mov	r6, r1
 8008914:	e7c9      	b.n	80088aa <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008916:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008918:	f043 0320 	orr.w	r3, r3, #32
 800891c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800891e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008920:	f043 0301 	orr.w	r3, r3, #1
 8008924:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008926:	e7cb      	b.n	80088c0 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8008928:	2100      	movs	r1, #0
 800892a:	e7df      	b.n	80088ec <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 800892c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800892e:	f023 0312 	bic.w	r3, r3, #18
 8008932:	f043 0310 	orr.w	r3, r3, #16
 8008936:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008938:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800893a:	f043 0301 	orr.w	r3, r3, #1
 800893e:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8008940:	2001      	movs	r0, #1
}
 8008942:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008944:	f043 0310 	orr.w	r3, r3, #16
 8008948:	62a3      	str	r3, [r4, #40]	; 0x28
 800894a:	e7f9      	b.n	8008940 <HAL_ADC_Init+0xec>
 800894c:	ffe1f7fd 	.word	0xffe1f7fd
 8008950:	ff1f0efe 	.word	0xff1f0efe

08008954 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8008954:	4770      	bx	lr
	...

08008958 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008958:	4a07      	ldr	r2, [pc, #28]	; (8008978 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800895a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800895c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800895e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008962:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8008966:	041b      	lsls	r3, r3, #16
 8008968:	0c1b      	lsrs	r3, r3, #16
 800896a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800896e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8008972:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8008974:	60d3      	str	r3, [r2, #12]
 8008976:	4770      	bx	lr
 8008978:	e000ed00 	.word	0xe000ed00

0800897c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800897c:	4b17      	ldr	r3, [pc, #92]	; (80089dc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800897e:	b530      	push	{r4, r5, lr}
 8008980:	68dc      	ldr	r4, [r3, #12]
 8008982:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008986:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800898a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800898c:	2b04      	cmp	r3, #4
 800898e:	bf28      	it	cs
 8008990:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008992:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008994:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008998:	bf98      	it	ls
 800899a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800899c:	fa05 f303 	lsl.w	r3, r5, r3
 80089a0:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80089a4:	bf88      	it	hi
 80089a6:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80089a8:	4019      	ands	r1, r3
 80089aa:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80089ac:	fa05 f404 	lsl.w	r4, r5, r4
 80089b0:	3c01      	subs	r4, #1
 80089b2:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80089b4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80089b6:	ea42 0201 	orr.w	r2, r2, r1
 80089ba:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089be:	bfaf      	iteee	ge
 80089c0:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089c4:	4b06      	ldrlt	r3, [pc, #24]	; (80089e0 <HAL_NVIC_SetPriority+0x64>)
 80089c6:	f000 000f 	andlt.w	r0, r0, #15
 80089ca:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089cc:	bfa5      	ittet	ge
 80089ce:	b2d2      	uxtbge	r2, r2
 80089d0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089d4:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089d6:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80089da:	bd30      	pop	{r4, r5, pc}
 80089dc:	e000ed00 	.word	0xe000ed00
 80089e0:	e000ed14 	.word	0xe000ed14

080089e4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80089e4:	2301      	movs	r3, #1
 80089e6:	0942      	lsrs	r2, r0, #5
 80089e8:	f000 001f 	and.w	r0, r0, #31
 80089ec:	fa03 f000 	lsl.w	r0, r3, r0
 80089f0:	4b01      	ldr	r3, [pc, #4]	; (80089f8 <HAL_NVIC_EnableIRQ+0x14>)
 80089f2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80089f6:	4770      	bx	lr
 80089f8:	e000e100 	.word	0xe000e100

080089fc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80089fc:	3801      	subs	r0, #1
 80089fe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8008a02:	d20a      	bcs.n	8008a1a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a04:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008a06:	4b06      	ldr	r3, [pc, #24]	; (8008a20 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a08:	4a06      	ldr	r2, [pc, #24]	; (8008a24 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008a0a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a0c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008a10:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008a12:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008a14:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008a16:	601a      	str	r2, [r3, #0]
 8008a18:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8008a1a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8008a1c:	4770      	bx	lr
 8008a1e:	bf00      	nop
 8008a20:	e000e010 	.word	0xe000e010
 8008a24:	e000ed00 	.word	0xe000ed00

08008a28 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8008a28:	4b04      	ldr	r3, [pc, #16]	; (8008a3c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8008a2a:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8008a2c:	681a      	ldr	r2, [r3, #0]
 8008a2e:	bf0c      	ite	eq
 8008a30:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8008a34:	f022 0204 	bicne.w	r2, r2, #4
 8008a38:	601a      	str	r2, [r3, #0]
 8008a3a:	4770      	bx	lr
 8008a3c:	e000e010 	.word	0xe000e010

08008a40 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8008a40:	4770      	bx	lr

08008a42 <HAL_SYSTICK_IRQHandler>:
{
 8008a42:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8008a44:	f7ff fffc 	bl	8008a40 <HAL_SYSTICK_Callback>
 8008a48:	bd08      	pop	{r3, pc}
	...

08008a4c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008a4c:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8008a4e:	b350      	cbz	r0, 8008aa6 <HAL_DMA_Init+0x5a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8008a50:	2214      	movs	r2, #20
 8008a52:	6801      	ldr	r1, [r0, #0]
 8008a54:	4b15      	ldr	r3, [pc, #84]	; (8008aac <HAL_DMA_Init+0x60>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008a56:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8008a58:	440b      	add	r3, r1
 8008a5a:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a5e:	009b      	lsls	r3, r3, #2
 8008a60:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8008a62:	4b13      	ldr	r3, [pc, #76]	; (8008ab0 <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 8008a64:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8008a66:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8008a68:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8008a6a:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8008a6e:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008a70:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8008a72:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008a76:	4323      	orrs	r3, r4
 8008a78:	6904      	ldr	r4, [r0, #16]
 8008a7a:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008a7c:	6944      	ldr	r4, [r0, #20]
 8008a7e:	4323      	orrs	r3, r4
 8008a80:	6984      	ldr	r4, [r0, #24]
 8008a82:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8008a84:	69c4      	ldr	r4, [r0, #28]
 8008a86:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8008a88:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008a8a:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8008a8c:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 8008a8e:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8008a90:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->XferCpltCallback = NULL;
 8008a94:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8008a96:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8008a98:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8008a9a:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008a9c:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008a9e:	f880 3020 	strb.w	r3, [r0, #32]
  
  return HAL_OK;
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8008aa6:	2001      	movs	r0, #1
}
 8008aa8:	bd10      	pop	{r4, pc}
 8008aaa:	bf00      	nop
 8008aac:	bffdfff8 	.word	0xbffdfff8
 8008ab0:	40020000 	.word	0x40020000

08008ab4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008ab4:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008ab6:	f890 4020 	ldrb.w	r4, [r0, #32]
 8008aba:	2c01      	cmp	r4, #1
 8008abc:	d035      	beq.n	8008b2a <HAL_DMA_Start_IT+0x76>
 8008abe:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008ac0:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8008ac4:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8008ac8:	42a5      	cmp	r5, r4
 8008aca:	f04f 0600 	mov.w	r6, #0
 8008ace:	f04f 0402 	mov.w	r4, #2
 8008ad2:	d128      	bne.n	8008b26 <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008ad4:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008ad8:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008ada:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8008adc:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8008ade:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8008ae0:	f026 0601 	bic.w	r6, r6, #1
 8008ae4:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8008ae6:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8008ae8:	40bd      	lsls	r5, r7
 8008aea:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008aec:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008aee:	6843      	ldr	r3, [r0, #4]
 8008af0:	6805      	ldr	r5, [r0, #0]
 8008af2:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8008af4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008af6:	bf0b      	itete	eq
 8008af8:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8008afa:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8008afc:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8008afe:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8008b00:	b14b      	cbz	r3, 8008b16 <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008b02:	6823      	ldr	r3, [r4, #0]
 8008b04:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008b08:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8008b0a:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008b0c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8008b0e:	f043 0301 	orr.w	r3, r3, #1
 8008b12:	602b      	str	r3, [r5, #0]
 8008b14:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008b16:	6823      	ldr	r3, [r4, #0]
 8008b18:	f023 0304 	bic.w	r3, r3, #4
 8008b1c:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008b1e:	6823      	ldr	r3, [r4, #0]
 8008b20:	f043 030a 	orr.w	r3, r3, #10
 8008b24:	e7f0      	b.n	8008b08 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8008b26:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8008b2a:	2002      	movs	r0, #2
}
 8008b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08008b30 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8008b30:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8008b34:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8008b36:	2b02      	cmp	r3, #2
 8008b38:	d003      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008b3a:	2304      	movs	r3, #4
 8008b3c:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8008b3e:	2001      	movs	r0, #1
 8008b40:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008b42:	6803      	ldr	r3, [r0, #0]
 8008b44:	681a      	ldr	r2, [r3, #0]
 8008b46:	f022 020e 	bic.w	r2, r2, #14
 8008b4a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8008b4c:	681a      	ldr	r2, [r3, #0]
 8008b4e:	f022 0201 	bic.w	r2, r2, #1
 8008b52:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8008b54:	4a18      	ldr	r2, [pc, #96]	; (8008bb8 <HAL_DMA_Abort_IT+0x88>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d01f      	beq.n	8008b9a <HAL_DMA_Abort_IT+0x6a>
 8008b5a:	3214      	adds	r2, #20
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d01e      	beq.n	8008b9e <HAL_DMA_Abort_IT+0x6e>
 8008b60:	3214      	adds	r2, #20
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d01d      	beq.n	8008ba2 <HAL_DMA_Abort_IT+0x72>
 8008b66:	3214      	adds	r2, #20
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d01d      	beq.n	8008ba8 <HAL_DMA_Abort_IT+0x78>
 8008b6c:	3214      	adds	r2, #20
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d01d      	beq.n	8008bae <HAL_DMA_Abort_IT+0x7e>
 8008b72:	3214      	adds	r2, #20
 8008b74:	4293      	cmp	r3, r2
 8008b76:	bf0c      	ite	eq
 8008b78:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8008b7c:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8008b80:	4a0e      	ldr	r2, [pc, #56]	; (8008bbc <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 8008b82:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8008b84:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8008b86:	2301      	movs	r3, #1
 8008b88:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8008b8c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8008b8e:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8008b92:	b17b      	cbz	r3, 8008bb4 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 8008b94:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8008b96:	4620      	mov	r0, r4
 8008b98:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	e7f0      	b.n	8008b80 <HAL_DMA_Abort_IT+0x50>
 8008b9e:	2310      	movs	r3, #16
 8008ba0:	e7ee      	b.n	8008b80 <HAL_DMA_Abort_IT+0x50>
 8008ba2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008ba6:	e7eb      	b.n	8008b80 <HAL_DMA_Abort_IT+0x50>
 8008ba8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008bac:	e7e8      	b.n	8008b80 <HAL_DMA_Abort_IT+0x50>
 8008bae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008bb2:	e7e5      	b.n	8008b80 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8008bb4:	4618      	mov	r0, r3
}
 8008bb6:	bd10      	pop	{r4, pc}
 8008bb8:	40020008 	.word	0x40020008
 8008bbc:	40020000 	.word	0x40020000

08008bc0 <HAL_DMA_IRQHandler>:
{
 8008bc0:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8008bc2:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008bc4:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8008bc6:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008bc8:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8008bca:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8008bcc:	4095      	lsls	r5, r2
 8008bce:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8008bd0:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8008bd2:	d032      	beq.n	8008c3a <HAL_DMA_IRQHandler+0x7a>
 8008bd4:	074d      	lsls	r5, r1, #29
 8008bd6:	d530      	bpl.n	8008c3a <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008bd8:	681a      	ldr	r2, [r3, #0]
 8008bda:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008bdc:	bf5e      	ittt	pl
 8008bde:	681a      	ldrpl	r2, [r3, #0]
 8008be0:	f022 0204 	bicpl.w	r2, r2, #4
 8008be4:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008be6:	4a3e      	ldr	r2, [pc, #248]	; (8008ce0 <HAL_DMA_IRQHandler+0x120>)
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d019      	beq.n	8008c20 <HAL_DMA_IRQHandler+0x60>
 8008bec:	3214      	adds	r2, #20
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d018      	beq.n	8008c24 <HAL_DMA_IRQHandler+0x64>
 8008bf2:	3214      	adds	r2, #20
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d017      	beq.n	8008c28 <HAL_DMA_IRQHandler+0x68>
 8008bf8:	3214      	adds	r2, #20
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d017      	beq.n	8008c2e <HAL_DMA_IRQHandler+0x6e>
 8008bfe:	3214      	adds	r2, #20
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d017      	beq.n	8008c34 <HAL_DMA_IRQHandler+0x74>
 8008c04:	3214      	adds	r2, #20
 8008c06:	4293      	cmp	r3, r2
 8008c08:	bf0c      	ite	eq
 8008c0a:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8008c0e:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8008c12:	4a34      	ldr	r2, [pc, #208]	; (8008ce4 <HAL_DMA_IRQHandler+0x124>)
 8008c14:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8008c16:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d05e      	beq.n	8008cda <HAL_DMA_IRQHandler+0x11a>
}
 8008c1c:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8008c1e:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008c20:	2304      	movs	r3, #4
 8008c22:	e7f6      	b.n	8008c12 <HAL_DMA_IRQHandler+0x52>
 8008c24:	2340      	movs	r3, #64	; 0x40
 8008c26:	e7f4      	b.n	8008c12 <HAL_DMA_IRQHandler+0x52>
 8008c28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c2c:	e7f1      	b.n	8008c12 <HAL_DMA_IRQHandler+0x52>
 8008c2e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008c32:	e7ee      	b.n	8008c12 <HAL_DMA_IRQHandler+0x52>
 8008c34:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008c38:	e7eb      	b.n	8008c12 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8008c3a:	2502      	movs	r5, #2
 8008c3c:	4095      	lsls	r5, r2
 8008c3e:	4225      	tst	r5, r4
 8008c40:	d035      	beq.n	8008cae <HAL_DMA_IRQHandler+0xee>
 8008c42:	078d      	lsls	r5, r1, #30
 8008c44:	d533      	bpl.n	8008cae <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008c46:	681a      	ldr	r2, [r3, #0]
 8008c48:	0694      	lsls	r4, r2, #26
 8008c4a:	d406      	bmi.n	8008c5a <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8008c4c:	681a      	ldr	r2, [r3, #0]
 8008c4e:	f022 020a 	bic.w	r2, r2, #10
 8008c52:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8008c54:	2201      	movs	r2, #1
 8008c56:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008c5a:	4a21      	ldr	r2, [pc, #132]	; (8008ce0 <HAL_DMA_IRQHandler+0x120>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d019      	beq.n	8008c94 <HAL_DMA_IRQHandler+0xd4>
 8008c60:	3214      	adds	r2, #20
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d018      	beq.n	8008c98 <HAL_DMA_IRQHandler+0xd8>
 8008c66:	3214      	adds	r2, #20
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d017      	beq.n	8008c9c <HAL_DMA_IRQHandler+0xdc>
 8008c6c:	3214      	adds	r2, #20
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d017      	beq.n	8008ca2 <HAL_DMA_IRQHandler+0xe2>
 8008c72:	3214      	adds	r2, #20
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d017      	beq.n	8008ca8 <HAL_DMA_IRQHandler+0xe8>
 8008c78:	3214      	adds	r2, #20
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	bf0c      	ite	eq
 8008c7e:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8008c82:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8008c86:	4a17      	ldr	r2, [pc, #92]	; (8008ce4 <HAL_DMA_IRQHandler+0x124>)
 8008c88:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8008c90:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008c92:	e7c1      	b.n	8008c18 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008c94:	2302      	movs	r3, #2
 8008c96:	e7f6      	b.n	8008c86 <HAL_DMA_IRQHandler+0xc6>
 8008c98:	2320      	movs	r3, #32
 8008c9a:	e7f4      	b.n	8008c86 <HAL_DMA_IRQHandler+0xc6>
 8008c9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008ca0:	e7f1      	b.n	8008c86 <HAL_DMA_IRQHandler+0xc6>
 8008ca2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008ca6:	e7ee      	b.n	8008c86 <HAL_DMA_IRQHandler+0xc6>
 8008ca8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008cac:	e7eb      	b.n	8008c86 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8008cae:	2508      	movs	r5, #8
 8008cb0:	4095      	lsls	r5, r2
 8008cb2:	4225      	tst	r5, r4
 8008cb4:	d011      	beq.n	8008cda <HAL_DMA_IRQHandler+0x11a>
 8008cb6:	0709      	lsls	r1, r1, #28
 8008cb8:	d50f      	bpl.n	8008cda <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008cba:	6819      	ldr	r1, [r3, #0]
 8008cbc:	f021 010e 	bic.w	r1, r1, #14
 8008cc0:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	fa03 f202 	lsl.w	r2, r3, r2
 8008cc8:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008cca:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8008ccc:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8008cd6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8008cd8:	e79e      	b.n	8008c18 <HAL_DMA_IRQHandler+0x58>
}
 8008cda:	bc70      	pop	{r4, r5, r6}
 8008cdc:	4770      	bx	lr
 8008cde:	bf00      	nop
 8008ce0:	40020008 	.word	0x40020008
 8008ce4:	40020000 	.word	0x40020000

08008ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008ce8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8008cec:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8008cee:	4616      	mov	r6, r2
 8008cf0:	4b65      	ldr	r3, [pc, #404]	; (8008e88 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8008cf2:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8008e98 <HAL_GPIO_Init+0x1b0>
 8008cf6:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8008e9c <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8008cfa:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008cfe:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8008d00:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008d04:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8008d08:	45a0      	cmp	r8, r4
 8008d0a:	d17f      	bne.n	8008e0c <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8008d0c:	684d      	ldr	r5, [r1, #4]
 8008d0e:	2d12      	cmp	r5, #18
 8008d10:	f000 80af 	beq.w	8008e72 <HAL_GPIO_Init+0x18a>
 8008d14:	f200 8088 	bhi.w	8008e28 <HAL_GPIO_Init+0x140>
 8008d18:	2d02      	cmp	r5, #2
 8008d1a:	f000 80a7 	beq.w	8008e6c <HAL_GPIO_Init+0x184>
 8008d1e:	d87c      	bhi.n	8008e1a <HAL_GPIO_Init+0x132>
 8008d20:	2d00      	cmp	r5, #0
 8008d22:	f000 808e 	beq.w	8008e42 <HAL_GPIO_Init+0x15a>
 8008d26:	2d01      	cmp	r5, #1
 8008d28:	f000 809e 	beq.w	8008e68 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8008d2c:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8008d30:	2cff      	cmp	r4, #255	; 0xff
 8008d32:	bf93      	iteet	ls
 8008d34:	4682      	movls	sl, r0
 8008d36:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8008d3a:	3d08      	subhi	r5, #8
 8008d3c:	f8d0 b000 	ldrls.w	fp, [r0]
 8008d40:	bf92      	itee	ls
 8008d42:	00b5      	lslls	r5, r6, #2
 8008d44:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8008d48:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8008d4a:	fa09 f805 	lsl.w	r8, r9, r5
 8008d4e:	ea2b 0808 	bic.w	r8, fp, r8
 8008d52:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8008d56:	bf88      	it	hi
 8008d58:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8008d5c:	ea48 0505 	orr.w	r5, r8, r5
 8008d60:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008d64:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8008d68:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8008d6c:	d04e      	beq.n	8008e0c <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8008d6e:	4d47      	ldr	r5, [pc, #284]	; (8008e8c <HAL_GPIO_Init+0x1a4>)
 8008d70:	4f46      	ldr	r7, [pc, #280]	; (8008e8c <HAL_GPIO_Init+0x1a4>)
 8008d72:	69ad      	ldr	r5, [r5, #24]
 8008d74:	f026 0803 	bic.w	r8, r6, #3
 8008d78:	f045 0501 	orr.w	r5, r5, #1
 8008d7c:	61bd      	str	r5, [r7, #24]
 8008d7e:	69bd      	ldr	r5, [r7, #24]
 8008d80:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8008d84:	f005 0501 	and.w	r5, r5, #1
 8008d88:	9501      	str	r5, [sp, #4]
 8008d8a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8008d8e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8008d92:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8008d94:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8008d98:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8008d9c:	fa09 f90b 	lsl.w	r9, r9, fp
 8008da0:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008da4:	4d3a      	ldr	r5, [pc, #232]	; (8008e90 <HAL_GPIO_Init+0x1a8>)
 8008da6:	42a8      	cmp	r0, r5
 8008da8:	d068      	beq.n	8008e7c <HAL_GPIO_Init+0x194>
 8008daa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008dae:	42a8      	cmp	r0, r5
 8008db0:	d066      	beq.n	8008e80 <HAL_GPIO_Init+0x198>
 8008db2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008db6:	42a8      	cmp	r0, r5
 8008db8:	d064      	beq.n	8008e84 <HAL_GPIO_Init+0x19c>
 8008dba:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008dbe:	42a8      	cmp	r0, r5
 8008dc0:	bf0c      	ite	eq
 8008dc2:	2503      	moveq	r5, #3
 8008dc4:	2504      	movne	r5, #4
 8008dc6:	fa05 f50b 	lsl.w	r5, r5, fp
 8008dca:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8008dce:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8008dd2:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008dd4:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8008dd8:	bf14      	ite	ne
 8008dda:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8008ddc:	43a5      	biceq	r5, r4
 8008dde:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8008de0:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008de2:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8008de6:	bf14      	ite	ne
 8008de8:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8008dea:	43a5      	biceq	r5, r4
 8008dec:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8008dee:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008df0:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8008df4:	bf14      	ite	ne
 8008df6:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8008df8:	43a5      	biceq	r5, r4
 8008dfa:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8008dfc:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008dfe:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8008e02:	bf14      	ite	ne
 8008e04:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8008e06:	ea25 0404 	biceq.w	r4, r5, r4
 8008e0a:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8008e0c:	3601      	adds	r6, #1
 8008e0e:	2e10      	cmp	r6, #16
 8008e10:	f47f af73 	bne.w	8008cfa <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8008e14:	b003      	add	sp, #12
 8008e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8008e1a:	2d03      	cmp	r5, #3
 8008e1c:	d022      	beq.n	8008e64 <HAL_GPIO_Init+0x17c>
 8008e1e:	2d11      	cmp	r5, #17
 8008e20:	d184      	bne.n	8008d2c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8008e22:	68ca      	ldr	r2, [r1, #12]
 8008e24:	3204      	adds	r2, #4
          break;
 8008e26:	e781      	b.n	8008d2c <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8008e28:	4f1a      	ldr	r7, [pc, #104]	; (8008e94 <HAL_GPIO_Init+0x1ac>)
 8008e2a:	42bd      	cmp	r5, r7
 8008e2c:	d009      	beq.n	8008e42 <HAL_GPIO_Init+0x15a>
 8008e2e:	d812      	bhi.n	8008e56 <HAL_GPIO_Init+0x16e>
 8008e30:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8008ea0 <HAL_GPIO_Init+0x1b8>
 8008e34:	454d      	cmp	r5, r9
 8008e36:	d004      	beq.n	8008e42 <HAL_GPIO_Init+0x15a>
 8008e38:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8008e3c:	454d      	cmp	r5, r9
 8008e3e:	f47f af75 	bne.w	8008d2c <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8008e42:	688a      	ldr	r2, [r1, #8]
 8008e44:	b1c2      	cbz	r2, 8008e78 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8008e46:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8008e48:	bf0c      	ite	eq
 8008e4a:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8008e4e:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8008e52:	2208      	movs	r2, #8
 8008e54:	e76a      	b.n	8008d2c <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8008e56:	4575      	cmp	r5, lr
 8008e58:	d0f3      	beq.n	8008e42 <HAL_GPIO_Init+0x15a>
 8008e5a:	4565      	cmp	r5, ip
 8008e5c:	d0f1      	beq.n	8008e42 <HAL_GPIO_Init+0x15a>
 8008e5e:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8008ea4 <HAL_GPIO_Init+0x1bc>
 8008e62:	e7eb      	b.n	8008e3c <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8008e64:	2200      	movs	r2, #0
 8008e66:	e761      	b.n	8008d2c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8008e68:	68ca      	ldr	r2, [r1, #12]
          break;
 8008e6a:	e75f      	b.n	8008d2c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8008e6c:	68ca      	ldr	r2, [r1, #12]
 8008e6e:	3208      	adds	r2, #8
          break;
 8008e70:	e75c      	b.n	8008d2c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8008e72:	68ca      	ldr	r2, [r1, #12]
 8008e74:	320c      	adds	r2, #12
          break;
 8008e76:	e759      	b.n	8008d2c <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8008e78:	2204      	movs	r2, #4
 8008e7a:	e757      	b.n	8008d2c <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008e7c:	2500      	movs	r5, #0
 8008e7e:	e7a2      	b.n	8008dc6 <HAL_GPIO_Init+0xde>
 8008e80:	2501      	movs	r5, #1
 8008e82:	e7a0      	b.n	8008dc6 <HAL_GPIO_Init+0xde>
 8008e84:	2502      	movs	r5, #2
 8008e86:	e79e      	b.n	8008dc6 <HAL_GPIO_Init+0xde>
 8008e88:	40010400 	.word	0x40010400
 8008e8c:	40021000 	.word	0x40021000
 8008e90:	40010800 	.word	0x40010800
 8008e94:	10210000 	.word	0x10210000
 8008e98:	10310000 	.word	0x10310000
 8008e9c:	10320000 	.word	0x10320000
 8008ea0:	10110000 	.word	0x10110000
 8008ea4:	10220000 	.word	0x10220000

08008ea8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008ea8:	6883      	ldr	r3, [r0, #8]
 8008eaa:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8008eac:	bf14      	ite	ne
 8008eae:	2001      	movne	r0, #1
 8008eb0:	2000      	moveq	r0, #0
 8008eb2:	4770      	bx	lr

08008eb4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008eb4:	b10a      	cbz	r2, 8008eba <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008eb6:	6101      	str	r1, [r0, #16]
 8008eb8:	4770      	bx	lr
 8008eba:	0409      	lsls	r1, r1, #16
 8008ebc:	e7fb      	b.n	8008eb6 <HAL_GPIO_WritePin+0x2>

08008ebe <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8008ebe:	68c3      	ldr	r3, [r0, #12]
 8008ec0:	4059      	eors	r1, r3
 8008ec2:	60c1      	str	r1, [r0, #12]
 8008ec4:	4770      	bx	lr
	...

08008ec8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008ec8:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008eca:	4b04      	ldr	r3, [pc, #16]	; (8008edc <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8008ecc:	6959      	ldr	r1, [r3, #20]
 8008ece:	4201      	tst	r1, r0
 8008ed0:	d002      	beq.n	8008ed8 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008ed2:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008ed4:	f002 fbbe 	bl	800b654 <HAL_GPIO_EXTI_Callback>
 8008ed8:	bd08      	pop	{r3, pc}
 8008eda:	bf00      	nop
 8008edc:	40010400 	.word	0x40010400

08008ee0 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008ee0:	6803      	ldr	r3, [r0, #0]
{
 8008ee2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008ee6:	07db      	lsls	r3, r3, #31
{
 8008ee8:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008eea:	d410      	bmi.n	8008f0e <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008eec:	682b      	ldr	r3, [r5, #0]
 8008eee:	079f      	lsls	r7, r3, #30
 8008ef0:	d45e      	bmi.n	8008fb0 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008ef2:	682b      	ldr	r3, [r5, #0]
 8008ef4:	0719      	lsls	r1, r3, #28
 8008ef6:	f100 8095 	bmi.w	8009024 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008efa:	682b      	ldr	r3, [r5, #0]
 8008efc:	075a      	lsls	r2, r3, #29
 8008efe:	f100 80bf 	bmi.w	8009080 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008f02:	69ea      	ldr	r2, [r5, #28]
 8008f04:	2a00      	cmp	r2, #0
 8008f06:	f040 812d 	bne.w	8009164 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8008f0a:	2000      	movs	r0, #0
 8008f0c:	e014      	b.n	8008f38 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8008f0e:	4c90      	ldr	r4, [pc, #576]	; (8009150 <HAL_RCC_OscConfig+0x270>)
 8008f10:	6863      	ldr	r3, [r4, #4]
 8008f12:	f003 030c 	and.w	r3, r3, #12
 8008f16:	2b04      	cmp	r3, #4
 8008f18:	d007      	beq.n	8008f2a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008f1a:	6863      	ldr	r3, [r4, #4]
 8008f1c:	f003 030c 	and.w	r3, r3, #12
 8008f20:	2b08      	cmp	r3, #8
 8008f22:	d10c      	bne.n	8008f3e <HAL_RCC_OscConfig+0x5e>
 8008f24:	6863      	ldr	r3, [r4, #4]
 8008f26:	03de      	lsls	r6, r3, #15
 8008f28:	d509      	bpl.n	8008f3e <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f2a:	6823      	ldr	r3, [r4, #0]
 8008f2c:	039c      	lsls	r4, r3, #14
 8008f2e:	d5dd      	bpl.n	8008eec <HAL_RCC_OscConfig+0xc>
 8008f30:	686b      	ldr	r3, [r5, #4]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d1da      	bne.n	8008eec <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8008f36:	2001      	movs	r0, #1
}
 8008f38:	b002      	add	sp, #8
 8008f3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f3e:	686b      	ldr	r3, [r5, #4]
 8008f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f44:	d110      	bne.n	8008f68 <HAL_RCC_OscConfig+0x88>
 8008f46:	6823      	ldr	r3, [r4, #0]
 8008f48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008f4c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8008f4e:	f7ff fa5d 	bl	800840c <HAL_GetTick>
 8008f52:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008f54:	6823      	ldr	r3, [r4, #0]
 8008f56:	0398      	lsls	r0, r3, #14
 8008f58:	d4c8      	bmi.n	8008eec <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008f5a:	f7ff fa57 	bl	800840c <HAL_GetTick>
 8008f5e:	1b80      	subs	r0, r0, r6
 8008f60:	2864      	cmp	r0, #100	; 0x64
 8008f62:	d9f7      	bls.n	8008f54 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8008f64:	2003      	movs	r0, #3
 8008f66:	e7e7      	b.n	8008f38 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f68:	b99b      	cbnz	r3, 8008f92 <HAL_RCC_OscConfig+0xb2>
 8008f6a:	6823      	ldr	r3, [r4, #0]
 8008f6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008f70:	6023      	str	r3, [r4, #0]
 8008f72:	6823      	ldr	r3, [r4, #0]
 8008f74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008f78:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8008f7a:	f7ff fa47 	bl	800840c <HAL_GetTick>
 8008f7e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008f80:	6823      	ldr	r3, [r4, #0]
 8008f82:	0399      	lsls	r1, r3, #14
 8008f84:	d5b2      	bpl.n	8008eec <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008f86:	f7ff fa41 	bl	800840c <HAL_GetTick>
 8008f8a:	1b80      	subs	r0, r0, r6
 8008f8c:	2864      	cmp	r0, #100	; 0x64
 8008f8e:	d9f7      	bls.n	8008f80 <HAL_RCC_OscConfig+0xa0>
 8008f90:	e7e8      	b.n	8008f64 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008f96:	6823      	ldr	r3, [r4, #0]
 8008f98:	d103      	bne.n	8008fa2 <HAL_RCC_OscConfig+0xc2>
 8008f9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008f9e:	6023      	str	r3, [r4, #0]
 8008fa0:	e7d1      	b.n	8008f46 <HAL_RCC_OscConfig+0x66>
 8008fa2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008fa6:	6023      	str	r3, [r4, #0]
 8008fa8:	6823      	ldr	r3, [r4, #0]
 8008faa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008fae:	e7cd      	b.n	8008f4c <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8008fb0:	4c67      	ldr	r4, [pc, #412]	; (8009150 <HAL_RCC_OscConfig+0x270>)
 8008fb2:	6863      	ldr	r3, [r4, #4]
 8008fb4:	f013 0f0c 	tst.w	r3, #12
 8008fb8:	d007      	beq.n	8008fca <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8008fba:	6863      	ldr	r3, [r4, #4]
 8008fbc:	f003 030c 	and.w	r3, r3, #12
 8008fc0:	2b08      	cmp	r3, #8
 8008fc2:	d110      	bne.n	8008fe6 <HAL_RCC_OscConfig+0x106>
 8008fc4:	6863      	ldr	r3, [r4, #4]
 8008fc6:	03da      	lsls	r2, r3, #15
 8008fc8:	d40d      	bmi.n	8008fe6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008fca:	6823      	ldr	r3, [r4, #0]
 8008fcc:	079b      	lsls	r3, r3, #30
 8008fce:	d502      	bpl.n	8008fd6 <HAL_RCC_OscConfig+0xf6>
 8008fd0:	692b      	ldr	r3, [r5, #16]
 8008fd2:	2b01      	cmp	r3, #1
 8008fd4:	d1af      	bne.n	8008f36 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008fd6:	6823      	ldr	r3, [r4, #0]
 8008fd8:	696a      	ldr	r2, [r5, #20]
 8008fda:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8008fde:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8008fe2:	6023      	str	r3, [r4, #0]
 8008fe4:	e785      	b.n	8008ef2 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008fe6:	692a      	ldr	r2, [r5, #16]
 8008fe8:	4b5a      	ldr	r3, [pc, #360]	; (8009154 <HAL_RCC_OscConfig+0x274>)
 8008fea:	b16a      	cbz	r2, 8009008 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8008fec:	2201      	movs	r2, #1
 8008fee:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8008ff0:	f7ff fa0c 	bl	800840c <HAL_GetTick>
 8008ff4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ff6:	6823      	ldr	r3, [r4, #0]
 8008ff8:	079f      	lsls	r7, r3, #30
 8008ffa:	d4ec      	bmi.n	8008fd6 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008ffc:	f7ff fa06 	bl	800840c <HAL_GetTick>
 8009000:	1b80      	subs	r0, r0, r6
 8009002:	2802      	cmp	r0, #2
 8009004:	d9f7      	bls.n	8008ff6 <HAL_RCC_OscConfig+0x116>
 8009006:	e7ad      	b.n	8008f64 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8009008:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800900a:	f7ff f9ff 	bl	800840c <HAL_GetTick>
 800900e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009010:	6823      	ldr	r3, [r4, #0]
 8009012:	0798      	lsls	r0, r3, #30
 8009014:	f57f af6d 	bpl.w	8008ef2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009018:	f7ff f9f8 	bl	800840c <HAL_GetTick>
 800901c:	1b80      	subs	r0, r0, r6
 800901e:	2802      	cmp	r0, #2
 8009020:	d9f6      	bls.n	8009010 <HAL_RCC_OscConfig+0x130>
 8009022:	e79f      	b.n	8008f64 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009024:	69aa      	ldr	r2, [r5, #24]
 8009026:	4c4a      	ldr	r4, [pc, #296]	; (8009150 <HAL_RCC_OscConfig+0x270>)
 8009028:	4b4b      	ldr	r3, [pc, #300]	; (8009158 <HAL_RCC_OscConfig+0x278>)
 800902a:	b1da      	cbz	r2, 8009064 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 800902c:	2201      	movs	r2, #1
 800902e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8009030:	f7ff f9ec 	bl	800840c <HAL_GetTick>
 8009034:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009036:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009038:	079b      	lsls	r3, r3, #30
 800903a:	d50d      	bpl.n	8009058 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800903c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8009040:	4b46      	ldr	r3, [pc, #280]	; (800915c <HAL_RCC_OscConfig+0x27c>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	fbb3 f3f2 	udiv	r3, r3, r2
 8009048:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800904a:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 800904c:	9b01      	ldr	r3, [sp, #4]
 800904e:	1e5a      	subs	r2, r3, #1
 8009050:	9201      	str	r2, [sp, #4]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d1f9      	bne.n	800904a <HAL_RCC_OscConfig+0x16a>
 8009056:	e750      	b.n	8008efa <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009058:	f7ff f9d8 	bl	800840c <HAL_GetTick>
 800905c:	1b80      	subs	r0, r0, r6
 800905e:	2802      	cmp	r0, #2
 8009060:	d9e9      	bls.n	8009036 <HAL_RCC_OscConfig+0x156>
 8009062:	e77f      	b.n	8008f64 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8009064:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8009066:	f7ff f9d1 	bl	800840c <HAL_GetTick>
 800906a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800906c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800906e:	079f      	lsls	r7, r3, #30
 8009070:	f57f af43 	bpl.w	8008efa <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009074:	f7ff f9ca 	bl	800840c <HAL_GetTick>
 8009078:	1b80      	subs	r0, r0, r6
 800907a:	2802      	cmp	r0, #2
 800907c:	d9f6      	bls.n	800906c <HAL_RCC_OscConfig+0x18c>
 800907e:	e771      	b.n	8008f64 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009080:	4c33      	ldr	r4, [pc, #204]	; (8009150 <HAL_RCC_OscConfig+0x270>)
 8009082:	69e3      	ldr	r3, [r4, #28]
 8009084:	00d8      	lsls	r0, r3, #3
 8009086:	d424      	bmi.n	80090d2 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8009088:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800908a:	69e3      	ldr	r3, [r4, #28]
 800908c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009090:	61e3      	str	r3, [r4, #28]
 8009092:	69e3      	ldr	r3, [r4, #28]
 8009094:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009098:	9300      	str	r3, [sp, #0]
 800909a:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800909c:	4e30      	ldr	r6, [pc, #192]	; (8009160 <HAL_RCC_OscConfig+0x280>)
 800909e:	6833      	ldr	r3, [r6, #0]
 80090a0:	05d9      	lsls	r1, r3, #23
 80090a2:	d518      	bpl.n	80090d6 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80090a4:	68eb      	ldr	r3, [r5, #12]
 80090a6:	2b01      	cmp	r3, #1
 80090a8:	d126      	bne.n	80090f8 <HAL_RCC_OscConfig+0x218>
 80090aa:	6a23      	ldr	r3, [r4, #32]
 80090ac:	f043 0301 	orr.w	r3, r3, #1
 80090b0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80090b2:	f7ff f9ab 	bl	800840c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80090b6:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80090ba:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80090bc:	6a23      	ldr	r3, [r4, #32]
 80090be:	079b      	lsls	r3, r3, #30
 80090c0:	d53f      	bpl.n	8009142 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 80090c2:	2f00      	cmp	r7, #0
 80090c4:	f43f af1d 	beq.w	8008f02 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 80090c8:	69e3      	ldr	r3, [r4, #28]
 80090ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80090ce:	61e3      	str	r3, [r4, #28]
 80090d0:	e717      	b.n	8008f02 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 80090d2:	2700      	movs	r7, #0
 80090d4:	e7e2      	b.n	800909c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80090d6:	6833      	ldr	r3, [r6, #0]
 80090d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80090dc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80090de:	f7ff f995 	bl	800840c <HAL_GetTick>
 80090e2:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090e4:	6833      	ldr	r3, [r6, #0]
 80090e6:	05da      	lsls	r2, r3, #23
 80090e8:	d4dc      	bmi.n	80090a4 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80090ea:	f7ff f98f 	bl	800840c <HAL_GetTick>
 80090ee:	eba0 0008 	sub.w	r0, r0, r8
 80090f2:	2864      	cmp	r0, #100	; 0x64
 80090f4:	d9f6      	bls.n	80090e4 <HAL_RCC_OscConfig+0x204>
 80090f6:	e735      	b.n	8008f64 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80090f8:	b9ab      	cbnz	r3, 8009126 <HAL_RCC_OscConfig+0x246>
 80090fa:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80090fc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009100:	f023 0301 	bic.w	r3, r3, #1
 8009104:	6223      	str	r3, [r4, #32]
 8009106:	6a23      	ldr	r3, [r4, #32]
 8009108:	f023 0304 	bic.w	r3, r3, #4
 800910c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800910e:	f7ff f97d 	bl	800840c <HAL_GetTick>
 8009112:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009114:	6a23      	ldr	r3, [r4, #32]
 8009116:	0798      	lsls	r0, r3, #30
 8009118:	d5d3      	bpl.n	80090c2 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800911a:	f7ff f977 	bl	800840c <HAL_GetTick>
 800911e:	1b80      	subs	r0, r0, r6
 8009120:	4540      	cmp	r0, r8
 8009122:	d9f7      	bls.n	8009114 <HAL_RCC_OscConfig+0x234>
 8009124:	e71e      	b.n	8008f64 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009126:	2b05      	cmp	r3, #5
 8009128:	6a23      	ldr	r3, [r4, #32]
 800912a:	d103      	bne.n	8009134 <HAL_RCC_OscConfig+0x254>
 800912c:	f043 0304 	orr.w	r3, r3, #4
 8009130:	6223      	str	r3, [r4, #32]
 8009132:	e7ba      	b.n	80090aa <HAL_RCC_OscConfig+0x1ca>
 8009134:	f023 0301 	bic.w	r3, r3, #1
 8009138:	6223      	str	r3, [r4, #32]
 800913a:	6a23      	ldr	r3, [r4, #32]
 800913c:	f023 0304 	bic.w	r3, r3, #4
 8009140:	e7b6      	b.n	80090b0 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009142:	f7ff f963 	bl	800840c <HAL_GetTick>
 8009146:	eba0 0008 	sub.w	r0, r0, r8
 800914a:	42b0      	cmp	r0, r6
 800914c:	d9b6      	bls.n	80090bc <HAL_RCC_OscConfig+0x1dc>
 800914e:	e709      	b.n	8008f64 <HAL_RCC_OscConfig+0x84>
 8009150:	40021000 	.word	0x40021000
 8009154:	42420000 	.word	0x42420000
 8009158:	42420480 	.word	0x42420480
 800915c:	2000000c 	.word	0x2000000c
 8009160:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009164:	4c22      	ldr	r4, [pc, #136]	; (80091f0 <HAL_RCC_OscConfig+0x310>)
 8009166:	6863      	ldr	r3, [r4, #4]
 8009168:	f003 030c 	and.w	r3, r3, #12
 800916c:	2b08      	cmp	r3, #8
 800916e:	f43f aee2 	beq.w	8008f36 <HAL_RCC_OscConfig+0x56>
 8009172:	2300      	movs	r3, #0
 8009174:	4e1f      	ldr	r6, [pc, #124]	; (80091f4 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009176:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8009178:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800917a:	d12b      	bne.n	80091d4 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 800917c:	f7ff f946 	bl	800840c <HAL_GetTick>
 8009180:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009182:	6823      	ldr	r3, [r4, #0]
 8009184:	0199      	lsls	r1, r3, #6
 8009186:	d41f      	bmi.n	80091c8 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8009188:	6a2b      	ldr	r3, [r5, #32]
 800918a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800918e:	d105      	bne.n	800919c <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8009190:	6862      	ldr	r2, [r4, #4]
 8009192:	68a9      	ldr	r1, [r5, #8]
 8009194:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8009198:	430a      	orrs	r2, r1
 800919a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800919c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800919e:	6862      	ldr	r2, [r4, #4]
 80091a0:	430b      	orrs	r3, r1
 80091a2:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80091a6:	4313      	orrs	r3, r2
 80091a8:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80091aa:	2301      	movs	r3, #1
 80091ac:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80091ae:	f7ff f92d 	bl	800840c <HAL_GetTick>
 80091b2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80091b4:	6823      	ldr	r3, [r4, #0]
 80091b6:	019a      	lsls	r2, r3, #6
 80091b8:	f53f aea7 	bmi.w	8008f0a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80091bc:	f7ff f926 	bl	800840c <HAL_GetTick>
 80091c0:	1b40      	subs	r0, r0, r5
 80091c2:	2802      	cmp	r0, #2
 80091c4:	d9f6      	bls.n	80091b4 <HAL_RCC_OscConfig+0x2d4>
 80091c6:	e6cd      	b.n	8008f64 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80091c8:	f7ff f920 	bl	800840c <HAL_GetTick>
 80091cc:	1bc0      	subs	r0, r0, r7
 80091ce:	2802      	cmp	r0, #2
 80091d0:	d9d7      	bls.n	8009182 <HAL_RCC_OscConfig+0x2a2>
 80091d2:	e6c7      	b.n	8008f64 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 80091d4:	f7ff f91a 	bl	800840c <HAL_GetTick>
 80091d8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80091da:	6823      	ldr	r3, [r4, #0]
 80091dc:	019b      	lsls	r3, r3, #6
 80091de:	f57f ae94 	bpl.w	8008f0a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80091e2:	f7ff f913 	bl	800840c <HAL_GetTick>
 80091e6:	1b40      	subs	r0, r0, r5
 80091e8:	2802      	cmp	r0, #2
 80091ea:	d9f6      	bls.n	80091da <HAL_RCC_OscConfig+0x2fa>
 80091ec:	e6ba      	b.n	8008f64 <HAL_RCC_OscConfig+0x84>
 80091ee:	bf00      	nop
 80091f0:	40021000 	.word	0x40021000
 80091f4:	42420060 	.word	0x42420060

080091f8 <HAL_RCC_GetSysClockFreq>:
{
 80091f8:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80091fa:	4b19      	ldr	r3, [pc, #100]	; (8009260 <HAL_RCC_GetSysClockFreq+0x68>)
{
 80091fc:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80091fe:	ac02      	add	r4, sp, #8
 8009200:	f103 0510 	add.w	r5, r3, #16
 8009204:	4622      	mov	r2, r4
 8009206:	6818      	ldr	r0, [r3, #0]
 8009208:	6859      	ldr	r1, [r3, #4]
 800920a:	3308      	adds	r3, #8
 800920c:	c203      	stmia	r2!, {r0, r1}
 800920e:	42ab      	cmp	r3, r5
 8009210:	4614      	mov	r4, r2
 8009212:	d1f7      	bne.n	8009204 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8009214:	2301      	movs	r3, #1
 8009216:	f88d 3004 	strb.w	r3, [sp, #4]
 800921a:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 800921c:	4911      	ldr	r1, [pc, #68]	; (8009264 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800921e:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8009222:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8009224:	f003 020c 	and.w	r2, r3, #12
 8009228:	2a08      	cmp	r2, #8
 800922a:	d117      	bne.n	800925c <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800922c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8009230:	a806      	add	r0, sp, #24
 8009232:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8009234:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8009236:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800923a:	d50c      	bpl.n	8009256 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800923c:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800923e:	480a      	ldr	r0, [pc, #40]	; (8009268 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8009240:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8009244:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8009246:	aa06      	add	r2, sp, #24
 8009248:	4413      	add	r3, r2
 800924a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800924e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8009252:	b007      	add	sp, #28
 8009254:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8009256:	4805      	ldr	r0, [pc, #20]	; (800926c <HAL_RCC_GetSysClockFreq+0x74>)
 8009258:	4350      	muls	r0, r2
 800925a:	e7fa      	b.n	8009252 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 800925c:	4802      	ldr	r0, [pc, #8]	; (8009268 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 800925e:	e7f8      	b.n	8009252 <HAL_RCC_GetSysClockFreq+0x5a>
 8009260:	08011d78 	.word	0x08011d78
 8009264:	40021000 	.word	0x40021000
 8009268:	007a1200 	.word	0x007a1200
 800926c:	003d0900 	.word	0x003d0900

08009270 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8009270:	4a4d      	ldr	r2, [pc, #308]	; (80093a8 <HAL_RCC_ClockConfig+0x138>)
{
 8009272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8009276:	6813      	ldr	r3, [r2, #0]
{
 8009278:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800927a:	f003 0307 	and.w	r3, r3, #7
 800927e:	428b      	cmp	r3, r1
{
 8009280:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8009282:	d328      	bcc.n	80092d6 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009284:	682a      	ldr	r2, [r5, #0]
 8009286:	0791      	lsls	r1, r2, #30
 8009288:	d432      	bmi.n	80092f0 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800928a:	07d2      	lsls	r2, r2, #31
 800928c:	d438      	bmi.n	8009300 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800928e:	4a46      	ldr	r2, [pc, #280]	; (80093a8 <HAL_RCC_ClockConfig+0x138>)
 8009290:	6813      	ldr	r3, [r2, #0]
 8009292:	f003 0307 	and.w	r3, r3, #7
 8009296:	429e      	cmp	r6, r3
 8009298:	d373      	bcc.n	8009382 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800929a:	682a      	ldr	r2, [r5, #0]
 800929c:	4c43      	ldr	r4, [pc, #268]	; (80093ac <HAL_RCC_ClockConfig+0x13c>)
 800929e:	f012 0f04 	tst.w	r2, #4
 80092a2:	d179      	bne.n	8009398 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80092a4:	0713      	lsls	r3, r2, #28
 80092a6:	d506      	bpl.n	80092b6 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80092a8:	6863      	ldr	r3, [r4, #4]
 80092aa:	692a      	ldr	r2, [r5, #16]
 80092ac:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80092b0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80092b4:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80092b6:	f7ff ff9f 	bl	80091f8 <HAL_RCC_GetSysClockFreq>
 80092ba:	6863      	ldr	r3, [r4, #4]
 80092bc:	4a3c      	ldr	r2, [pc, #240]	; (80093b0 <HAL_RCC_ClockConfig+0x140>)
 80092be:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80092c2:	5cd3      	ldrb	r3, [r2, r3]
 80092c4:	40d8      	lsrs	r0, r3
 80092c6:	4b3b      	ldr	r3, [pc, #236]	; (80093b4 <HAL_RCC_ClockConfig+0x144>)
 80092c8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80092ca:	2000      	movs	r0, #0
 80092cc:	f7ff f85c 	bl	8008388 <HAL_InitTick>
  return HAL_OK;
 80092d0:	2000      	movs	r0, #0
}
 80092d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80092d6:	6813      	ldr	r3, [r2, #0]
 80092d8:	f023 0307 	bic.w	r3, r3, #7
 80092dc:	430b      	orrs	r3, r1
 80092de:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80092e0:	6813      	ldr	r3, [r2, #0]
 80092e2:	f003 0307 	and.w	r3, r3, #7
 80092e6:	4299      	cmp	r1, r3
 80092e8:	d0cc      	beq.n	8009284 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80092ea:	2001      	movs	r0, #1
 80092ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80092f0:	492e      	ldr	r1, [pc, #184]	; (80093ac <HAL_RCC_ClockConfig+0x13c>)
 80092f2:	68a8      	ldr	r0, [r5, #8]
 80092f4:	684b      	ldr	r3, [r1, #4]
 80092f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80092fa:	4303      	orrs	r3, r0
 80092fc:	604b      	str	r3, [r1, #4]
 80092fe:	e7c4      	b.n	800928a <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009300:	686a      	ldr	r2, [r5, #4]
 8009302:	4c2a      	ldr	r4, [pc, #168]	; (80093ac <HAL_RCC_ClockConfig+0x13c>)
 8009304:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009306:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009308:	d11c      	bne.n	8009344 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800930a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800930e:	d0ec      	beq.n	80092ea <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009310:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009312:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009316:	f023 0303 	bic.w	r3, r3, #3
 800931a:	4313      	orrs	r3, r2
 800931c:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800931e:	f7ff f875 	bl	800840c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009322:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8009324:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009326:	2b01      	cmp	r3, #1
 8009328:	d114      	bne.n	8009354 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800932a:	6863      	ldr	r3, [r4, #4]
 800932c:	f003 030c 	and.w	r3, r3, #12
 8009330:	2b04      	cmp	r3, #4
 8009332:	d0ac      	beq.n	800928e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009334:	f7ff f86a 	bl	800840c <HAL_GetTick>
 8009338:	1bc0      	subs	r0, r0, r7
 800933a:	4540      	cmp	r0, r8
 800933c:	d9f5      	bls.n	800932a <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 800933e:	2003      	movs	r0, #3
 8009340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009344:	2a02      	cmp	r2, #2
 8009346:	d102      	bne.n	800934e <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009348:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800934c:	e7df      	b.n	800930e <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800934e:	f013 0f02 	tst.w	r3, #2
 8009352:	e7dc      	b.n	800930e <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009354:	2b02      	cmp	r3, #2
 8009356:	d10f      	bne.n	8009378 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009358:	6863      	ldr	r3, [r4, #4]
 800935a:	f003 030c 	and.w	r3, r3, #12
 800935e:	2b08      	cmp	r3, #8
 8009360:	d095      	beq.n	800928e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009362:	f7ff f853 	bl	800840c <HAL_GetTick>
 8009366:	1bc0      	subs	r0, r0, r7
 8009368:	4540      	cmp	r0, r8
 800936a:	d9f5      	bls.n	8009358 <HAL_RCC_ClockConfig+0xe8>
 800936c:	e7e7      	b.n	800933e <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800936e:	f7ff f84d 	bl	800840c <HAL_GetTick>
 8009372:	1bc0      	subs	r0, r0, r7
 8009374:	4540      	cmp	r0, r8
 8009376:	d8e2      	bhi.n	800933e <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8009378:	6863      	ldr	r3, [r4, #4]
 800937a:	f013 0f0c 	tst.w	r3, #12
 800937e:	d1f6      	bne.n	800936e <HAL_RCC_ClockConfig+0xfe>
 8009380:	e785      	b.n	800928e <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009382:	6813      	ldr	r3, [r2, #0]
 8009384:	f023 0307 	bic.w	r3, r3, #7
 8009388:	4333      	orrs	r3, r6
 800938a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800938c:	6813      	ldr	r3, [r2, #0]
 800938e:	f003 0307 	and.w	r3, r3, #7
 8009392:	429e      	cmp	r6, r3
 8009394:	d1a9      	bne.n	80092ea <HAL_RCC_ClockConfig+0x7a>
 8009396:	e780      	b.n	800929a <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009398:	6863      	ldr	r3, [r4, #4]
 800939a:	68e9      	ldr	r1, [r5, #12]
 800939c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80093a0:	430b      	orrs	r3, r1
 80093a2:	6063      	str	r3, [r4, #4]
 80093a4:	e77e      	b.n	80092a4 <HAL_RCC_ClockConfig+0x34>
 80093a6:	bf00      	nop
 80093a8:	40022000 	.word	0x40022000
 80093ac:	40021000 	.word	0x40021000
 80093b0:	080125cb 	.word	0x080125cb
 80093b4:	2000000c 	.word	0x2000000c

080093b8 <HAL_RCC_GetHCLKFreq>:
}
 80093b8:	4b01      	ldr	r3, [pc, #4]	; (80093c0 <HAL_RCC_GetHCLKFreq+0x8>)
 80093ba:	6818      	ldr	r0, [r3, #0]
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop
 80093c0:	2000000c 	.word	0x2000000c

080093c4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80093c4:	4b04      	ldr	r3, [pc, #16]	; (80093d8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80093c6:	4a05      	ldr	r2, [pc, #20]	; (80093dc <HAL_RCC_GetPCLK1Freq+0x18>)
 80093c8:	685b      	ldr	r3, [r3, #4]
 80093ca:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80093ce:	5cd3      	ldrb	r3, [r2, r3]
 80093d0:	4a03      	ldr	r2, [pc, #12]	; (80093e0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80093d2:	6810      	ldr	r0, [r2, #0]
}    
 80093d4:	40d8      	lsrs	r0, r3
 80093d6:	4770      	bx	lr
 80093d8:	40021000 	.word	0x40021000
 80093dc:	080125db 	.word	0x080125db
 80093e0:	2000000c 	.word	0x2000000c

080093e4 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80093e4:	4b04      	ldr	r3, [pc, #16]	; (80093f8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80093e6:	4a05      	ldr	r2, [pc, #20]	; (80093fc <HAL_RCC_GetPCLK2Freq+0x18>)
 80093e8:	685b      	ldr	r3, [r3, #4]
 80093ea:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80093ee:	5cd3      	ldrb	r3, [r2, r3]
 80093f0:	4a03      	ldr	r2, [pc, #12]	; (8009400 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80093f2:	6810      	ldr	r0, [r2, #0]
} 
 80093f4:	40d8      	lsrs	r0, r3
 80093f6:	4770      	bx	lr
 80093f8:	40021000 	.word	0x40021000
 80093fc:	080125db 	.word	0x080125db
 8009400:	2000000c 	.word	0x2000000c

08009404 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8009404:	6803      	ldr	r3, [r0, #0]
{
 8009406:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800940a:	07d9      	lsls	r1, r3, #31
{
 800940c:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800940e:	d520      	bpl.n	8009452 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009410:	4c35      	ldr	r4, [pc, #212]	; (80094e8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8009412:	69e3      	ldr	r3, [r4, #28]
 8009414:	00da      	lsls	r2, r3, #3
 8009416:	d432      	bmi.n	800947e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8009418:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 800941a:	69e3      	ldr	r3, [r4, #28]
 800941c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009420:	61e3      	str	r3, [r4, #28]
 8009422:	69e3      	ldr	r3, [r4, #28]
 8009424:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009428:	9301      	str	r3, [sp, #4]
 800942a:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800942c:	4e2f      	ldr	r6, [pc, #188]	; (80094ec <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800942e:	6833      	ldr	r3, [r6, #0]
 8009430:	05db      	lsls	r3, r3, #23
 8009432:	d526      	bpl.n	8009482 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009434:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009436:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800943a:	d136      	bne.n	80094aa <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800943c:	6a23      	ldr	r3, [r4, #32]
 800943e:	686a      	ldr	r2, [r5, #4]
 8009440:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009444:	4313      	orrs	r3, r2
 8009446:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8009448:	b11f      	cbz	r7, 8009452 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800944a:	69e3      	ldr	r3, [r4, #28]
 800944c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009450:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009452:	6828      	ldr	r0, [r5, #0]
 8009454:	0783      	lsls	r3, r0, #30
 8009456:	d506      	bpl.n	8009466 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009458:	4a23      	ldr	r2, [pc, #140]	; (80094e8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800945a:	68a9      	ldr	r1, [r5, #8]
 800945c:	6853      	ldr	r3, [r2, #4]
 800945e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8009462:	430b      	orrs	r3, r1
 8009464:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009466:	f010 0010 	ands.w	r0, r0, #16
 800946a:	d01b      	beq.n	80094a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800946c:	4a1e      	ldr	r2, [pc, #120]	; (80094e8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800946e:	68e9      	ldr	r1, [r5, #12]
 8009470:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8009472:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009474:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8009478:	430b      	orrs	r3, r1
 800947a:	6053      	str	r3, [r2, #4]
 800947c:	e012      	b.n	80094a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 800947e:	2700      	movs	r7, #0
 8009480:	e7d4      	b.n	800942c <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009482:	6833      	ldr	r3, [r6, #0]
 8009484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009488:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800948a:	f7fe ffbf 	bl	800840c <HAL_GetTick>
 800948e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009490:	6833      	ldr	r3, [r6, #0]
 8009492:	05d8      	lsls	r0, r3, #23
 8009494:	d4ce      	bmi.n	8009434 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009496:	f7fe ffb9 	bl	800840c <HAL_GetTick>
 800949a:	eba0 0008 	sub.w	r0, r0, r8
 800949e:	2864      	cmp	r0, #100	; 0x64
 80094a0:	d9f6      	bls.n	8009490 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 80094a2:	2003      	movs	r0, #3
}
 80094a4:	b002      	add	sp, #8
 80094a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80094aa:	686a      	ldr	r2, [r5, #4]
 80094ac:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d0c3      	beq.n	800943c <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 80094b4:	2001      	movs	r0, #1
 80094b6:	4a0e      	ldr	r2, [pc, #56]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80094b8:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80094ba:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80094bc:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80094be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80094c2:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 80094c4:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80094c6:	07d9      	lsls	r1, r3, #31
 80094c8:	d5b8      	bpl.n	800943c <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80094ca:	f7fe ff9f 	bl	800840c <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094ce:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80094d2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094d4:	6a23      	ldr	r3, [r4, #32]
 80094d6:	079a      	lsls	r2, r3, #30
 80094d8:	d4b0      	bmi.n	800943c <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094da:	f7fe ff97 	bl	800840c <HAL_GetTick>
 80094de:	1b80      	subs	r0, r0, r6
 80094e0:	4540      	cmp	r0, r8
 80094e2:	d9f7      	bls.n	80094d4 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80094e4:	e7dd      	b.n	80094a2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80094e6:	bf00      	nop
 80094e8:	40021000 	.word	0x40021000
 80094ec:	40007000 	.word	0x40007000
 80094f0:	42420440 	.word	0x42420440

080094f4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094f4:	6a03      	ldr	r3, [r0, #32]
{
 80094f6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094f8:	f023 0301 	bic.w	r3, r3, #1
 80094fc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094fe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009500:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009502:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009504:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009506:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800950a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800950c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800950e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8009512:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009514:	4d0a      	ldr	r5, [pc, #40]	; (8009540 <TIM_OC1_SetConfig+0x4c>)
 8009516:	42a8      	cmp	r0, r5
 8009518:	d10b      	bne.n	8009532 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800951a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800951c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8009520:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009522:	698e      	ldr	r6, [r1, #24]
 8009524:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009526:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800952a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800952c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8009530:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009532:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009534:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009536:	684a      	ldr	r2, [r1, #4]
 8009538:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800953a:	6203      	str	r3, [r0, #32]
 800953c:	bd70      	pop	{r4, r5, r6, pc}
 800953e:	bf00      	nop
 8009540:	40012c00 	.word	0x40012c00

08009544 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009544:	6a03      	ldr	r3, [r0, #32]
{
 8009546:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009548:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800954c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800954e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009550:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009552:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009554:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009556:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800955a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800955c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800955e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009562:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009566:	4d0b      	ldr	r5, [pc, #44]	; (8009594 <TIM_OC3_SetConfig+0x50>)
 8009568:	42a8      	cmp	r0, r5
 800956a:	d10d      	bne.n	8009588 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800956c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800956e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009572:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009576:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009578:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800957a:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800957e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8009580:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009584:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009588:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800958a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800958c:	684a      	ldr	r2, [r1, #4]
 800958e:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009590:	6203      	str	r3, [r0, #32]
 8009592:	bd70      	pop	{r4, r5, r6, pc}
 8009594:	40012c00 	.word	0x40012c00

08009598 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009598:	6a03      	ldr	r3, [r0, #32]
{
 800959a:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800959c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80095a0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095a2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095a4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80095a6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80095a8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80095aa:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80095ae:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80095b2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80095b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80095b8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80095bc:	4d06      	ldr	r5, [pc, #24]	; (80095d8 <TIM_OC4_SetConfig+0x40>)
 80095be:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80095c0:	bf02      	ittt	eq
 80095c2:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80095c4:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80095c8:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095cc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80095ce:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80095d0:	684a      	ldr	r2, [r1, #4]
 80095d2:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095d4:	6203      	str	r3, [r0, #32]
 80095d6:	bd30      	pop	{r4, r5, pc}
 80095d8:	40012c00 	.word	0x40012c00

080095dc <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80095dc:	6803      	ldr	r3, [r0, #0]
}
 80095de:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80095e0:	68da      	ldr	r2, [r3, #12]
 80095e2:	f042 0201 	orr.w	r2, r2, #1
 80095e6:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	f042 0201 	orr.w	r2, r2, #1
 80095ee:	601a      	str	r2, [r3, #0]
}
 80095f0:	4770      	bx	lr

080095f2 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80095f2:	6803      	ldr	r3, [r0, #0]
 80095f4:	68da      	ldr	r2, [r3, #12]
 80095f6:	f022 0201 	bic.w	r2, r2, #1
 80095fa:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 80095fc:	f241 1211 	movw	r2, #4369	; 0x1111
 8009600:	6a19      	ldr	r1, [r3, #32]
 8009602:	4211      	tst	r1, r2
 8009604:	d108      	bne.n	8009618 <HAL_TIM_Base_Stop_IT+0x26>
 8009606:	f240 4244 	movw	r2, #1092	; 0x444
 800960a:	6a19      	ldr	r1, [r3, #32]
 800960c:	4211      	tst	r1, r2
 800960e:	bf02      	ittt	eq
 8009610:	681a      	ldreq	r2, [r3, #0]
 8009612:	f022 0201 	biceq.w	r2, r2, #1
 8009616:	601a      	streq	r2, [r3, #0]
}
 8009618:	2000      	movs	r0, #0
 800961a:	4770      	bx	lr

0800961c <HAL_TIM_PWM_MspInit>:
 800961c:	4770      	bx	lr

0800961e <HAL_TIM_OnePulse_MspInit>:
 800961e:	4770      	bx	lr

08009620 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8009620:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8009624:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8009626:	2b01      	cmp	r3, #1
 8009628:	f04f 0302 	mov.w	r3, #2
 800962c:	d01c      	beq.n	8009668 <HAL_TIM_ConfigClockSource+0x48>
 800962e:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8009630:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8009634:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8009636:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800963a:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800963c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8009640:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8009644:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8009646:	680a      	ldr	r2, [r1, #0]
 8009648:	2a40      	cmp	r2, #64	; 0x40
 800964a:	d079      	beq.n	8009740 <HAL_TIM_ConfigClockSource+0x120>
 800964c:	d819      	bhi.n	8009682 <HAL_TIM_ConfigClockSource+0x62>
 800964e:	2a10      	cmp	r2, #16
 8009650:	f000 8093 	beq.w	800977a <HAL_TIM_ConfigClockSource+0x15a>
 8009654:	d80a      	bhi.n	800966c <HAL_TIM_ConfigClockSource+0x4c>
 8009656:	2a00      	cmp	r2, #0
 8009658:	f000 8089 	beq.w	800976e <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 800965c:	2301      	movs	r3, #1
 800965e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8009662:	2300      	movs	r3, #0
 8009664:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8009668:	4618      	mov	r0, r3
}
 800966a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800966c:	2a20      	cmp	r2, #32
 800966e:	f000 808a 	beq.w	8009786 <HAL_TIM_ConfigClockSource+0x166>
 8009672:	2a30      	cmp	r2, #48	; 0x30
 8009674:	d1f2      	bne.n	800965c <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8009676:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8009678:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800967c:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8009680:	e036      	b.n	80096f0 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8009682:	2a70      	cmp	r2, #112	; 0x70
 8009684:	d036      	beq.n	80096f4 <HAL_TIM_ConfigClockSource+0xd4>
 8009686:	d81b      	bhi.n	80096c0 <HAL_TIM_ConfigClockSource+0xa0>
 8009688:	2a50      	cmp	r2, #80	; 0x50
 800968a:	d042      	beq.n	8009712 <HAL_TIM_ConfigClockSource+0xf2>
 800968c:	2a60      	cmp	r2, #96	; 0x60
 800968e:	d1e5      	bne.n	800965c <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009690:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009692:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009694:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009698:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800969a:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800969c:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800969e:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80096a0:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80096a4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80096a8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80096ac:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80096b0:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80096b2:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80096b4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80096b6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80096ba:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80096be:	e017      	b.n	80096f0 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80096c0:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80096c4:	d011      	beq.n	80096ea <HAL_TIM_ConfigClockSource+0xca>
 80096c6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80096ca:	d1c7      	bne.n	800965c <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80096cc:	688a      	ldr	r2, [r1, #8]
 80096ce:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80096d0:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80096d2:	68c9      	ldr	r1, [r1, #12]
 80096d4:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096d6:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80096da:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80096de:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096e0:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80096e2:	689a      	ldr	r2, [r3, #8]
 80096e4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80096e8:	e002      	b.n	80096f0 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80096ea:	689a      	ldr	r2, [r3, #8]
 80096ec:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80096f0:	609a      	str	r2, [r3, #8]
 80096f2:	e7b3      	b.n	800965c <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80096f4:	688a      	ldr	r2, [r1, #8]
 80096f6:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80096f8:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80096fa:	68c9      	ldr	r1, [r1, #12]
 80096fc:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096fe:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009702:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8009706:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8009708:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 800970a:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800970c:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8009710:	e7ee      	b.n	80096f0 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009712:	684c      	ldr	r4, [r1, #4]
 8009714:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8009716:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009718:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800971a:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800971e:	f025 0501 	bic.w	r5, r5, #1
 8009722:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009724:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8009726:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009728:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800972c:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8009730:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009732:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8009734:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8009736:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800973a:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800973e:	e7d7      	b.n	80096f0 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009740:	684c      	ldr	r4, [r1, #4]
 8009742:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8009744:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009746:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009748:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800974c:	f025 0501 	bic.w	r5, r5, #1
 8009750:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009752:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8009754:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009756:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800975a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800975e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009760:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8009762:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8009764:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8009768:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 800976c:	e7c0      	b.n	80096f0 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800976e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8009770:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8009774:	f042 0207 	orr.w	r2, r2, #7
 8009778:	e7ba      	b.n	80096f0 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800977a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800977c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8009780:	f042 0217 	orr.w	r2, r2, #23
 8009784:	e7b4      	b.n	80096f0 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8009786:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8009788:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800978c:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8009790:	e7ae      	b.n	80096f0 <HAL_TIM_ConfigClockSource+0xd0>

08009792 <HAL_TIM_OC_DelayElapsedCallback>:
 8009792:	4770      	bx	lr

08009794 <HAL_TIM_IC_CaptureCallback>:
 8009794:	4770      	bx	lr

08009796 <HAL_TIM_PWM_PulseFinishedCallback>:
 8009796:	4770      	bx	lr

08009798 <HAL_TIM_TriggerCallback>:
 8009798:	4770      	bx	lr

0800979a <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800979a:	6803      	ldr	r3, [r0, #0]
{
 800979c:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800979e:	691a      	ldr	r2, [r3, #16]
{
 80097a0:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80097a2:	0791      	lsls	r1, r2, #30
 80097a4:	d50e      	bpl.n	80097c4 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80097a6:	68da      	ldr	r2, [r3, #12]
 80097a8:	0792      	lsls	r2, r2, #30
 80097aa:	d50b      	bpl.n	80097c4 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80097ac:	f06f 0202 	mvn.w	r2, #2
 80097b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80097b2:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80097b4:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80097b6:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80097b8:	079b      	lsls	r3, r3, #30
 80097ba:	d077      	beq.n	80098ac <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80097bc:	f7ff ffea 	bl	8009794 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097c0:	2300      	movs	r3, #0
 80097c2:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80097c4:	6823      	ldr	r3, [r4, #0]
 80097c6:	691a      	ldr	r2, [r3, #16]
 80097c8:	0750      	lsls	r0, r2, #29
 80097ca:	d510      	bpl.n	80097ee <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80097cc:	68da      	ldr	r2, [r3, #12]
 80097ce:	0751      	lsls	r1, r2, #29
 80097d0:	d50d      	bpl.n	80097ee <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80097d2:	f06f 0204 	mvn.w	r2, #4
 80097d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80097d8:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80097da:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80097dc:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80097de:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80097e2:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80097e4:	d068      	beq.n	80098b8 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80097e6:	f7ff ffd5 	bl	8009794 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097ea:	2300      	movs	r3, #0
 80097ec:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80097ee:	6823      	ldr	r3, [r4, #0]
 80097f0:	691a      	ldr	r2, [r3, #16]
 80097f2:	0712      	lsls	r2, r2, #28
 80097f4:	d50f      	bpl.n	8009816 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80097f6:	68da      	ldr	r2, [r3, #12]
 80097f8:	0710      	lsls	r0, r2, #28
 80097fa:	d50c      	bpl.n	8009816 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80097fc:	f06f 0208 	mvn.w	r2, #8
 8009800:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009802:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009804:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009806:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009808:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800980a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800980c:	d05a      	beq.n	80098c4 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800980e:	f7ff ffc1 	bl	8009794 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009812:	2300      	movs	r3, #0
 8009814:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009816:	6823      	ldr	r3, [r4, #0]
 8009818:	691a      	ldr	r2, [r3, #16]
 800981a:	06d2      	lsls	r2, r2, #27
 800981c:	d510      	bpl.n	8009840 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800981e:	68da      	ldr	r2, [r3, #12]
 8009820:	06d0      	lsls	r0, r2, #27
 8009822:	d50d      	bpl.n	8009840 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009824:	f06f 0210 	mvn.w	r2, #16
 8009828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800982a:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800982c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800982e:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009830:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8009834:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009836:	d04b      	beq.n	80098d0 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8009838:	f7ff ffac 	bl	8009794 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800983c:	2300      	movs	r3, #0
 800983e:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009840:	6823      	ldr	r3, [r4, #0]
 8009842:	691a      	ldr	r2, [r3, #16]
 8009844:	07d1      	lsls	r1, r2, #31
 8009846:	d508      	bpl.n	800985a <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8009848:	68da      	ldr	r2, [r3, #12]
 800984a:	07d2      	lsls	r2, r2, #31
 800984c:	d505      	bpl.n	800985a <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800984e:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8009852:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009854:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8009856:	f001 ff1b 	bl	800b690 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800985a:	6823      	ldr	r3, [r4, #0]
 800985c:	691a      	ldr	r2, [r3, #16]
 800985e:	0610      	lsls	r0, r2, #24
 8009860:	d508      	bpl.n	8009874 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8009862:	68da      	ldr	r2, [r3, #12]
 8009864:	0611      	lsls	r1, r2, #24
 8009866:	d505      	bpl.n	8009874 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009868:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800986c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800986e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8009870:	f000 f999 	bl	8009ba6 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009874:	6823      	ldr	r3, [r4, #0]
 8009876:	691a      	ldr	r2, [r3, #16]
 8009878:	0652      	lsls	r2, r2, #25
 800987a:	d508      	bpl.n	800988e <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800987c:	68da      	ldr	r2, [r3, #12]
 800987e:	0650      	lsls	r0, r2, #25
 8009880:	d505      	bpl.n	800988e <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009882:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8009886:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009888:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800988a:	f7ff ff85 	bl	8009798 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800988e:	6823      	ldr	r3, [r4, #0]
 8009890:	691a      	ldr	r2, [r3, #16]
 8009892:	0691      	lsls	r1, r2, #26
 8009894:	d522      	bpl.n	80098dc <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8009896:	68da      	ldr	r2, [r3, #12]
 8009898:	0692      	lsls	r2, r2, #26
 800989a:	d51f      	bpl.n	80098dc <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800989c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80098a0:	4620      	mov	r0, r4
}
 80098a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80098a6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80098a8:	f000 b97c 	b.w	8009ba4 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80098ac:	f7ff ff71 	bl	8009792 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098b0:	4620      	mov	r0, r4
 80098b2:	f7ff ff70 	bl	8009796 <HAL_TIM_PWM_PulseFinishedCallback>
 80098b6:	e783      	b.n	80097c0 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098b8:	f7ff ff6b 	bl	8009792 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098bc:	4620      	mov	r0, r4
 80098be:	f7ff ff6a 	bl	8009796 <HAL_TIM_PWM_PulseFinishedCallback>
 80098c2:	e792      	b.n	80097ea <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098c4:	f7ff ff65 	bl	8009792 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098c8:	4620      	mov	r0, r4
 80098ca:	f7ff ff64 	bl	8009796 <HAL_TIM_PWM_PulseFinishedCallback>
 80098ce:	e7a0      	b.n	8009812 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098d0:	f7ff ff5f 	bl	8009792 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098d4:	4620      	mov	r0, r4
 80098d6:	f7ff ff5e 	bl	8009796 <HAL_TIM_PWM_PulseFinishedCallback>
 80098da:	e7af      	b.n	800983c <HAL_TIM_IRQHandler+0xa2>
 80098dc:	bd10      	pop	{r4, pc}
	...

080098e0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80098e0:	4a1a      	ldr	r2, [pc, #104]	; (800994c <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80098e2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80098e4:	4290      	cmp	r0, r2
 80098e6:	d00a      	beq.n	80098fe <TIM_Base_SetConfig+0x1e>
 80098e8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80098ec:	d007      	beq.n	80098fe <TIM_Base_SetConfig+0x1e>
 80098ee:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80098f2:	4290      	cmp	r0, r2
 80098f4:	d003      	beq.n	80098fe <TIM_Base_SetConfig+0x1e>
 80098f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80098fa:	4290      	cmp	r0, r2
 80098fc:	d115      	bne.n	800992a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 80098fe:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009900:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009904:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009906:	4a11      	ldr	r2, [pc, #68]	; (800994c <TIM_Base_SetConfig+0x6c>)
 8009908:	4290      	cmp	r0, r2
 800990a:	d00a      	beq.n	8009922 <TIM_Base_SetConfig+0x42>
 800990c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8009910:	d007      	beq.n	8009922 <TIM_Base_SetConfig+0x42>
 8009912:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009916:	4290      	cmp	r0, r2
 8009918:	d003      	beq.n	8009922 <TIM_Base_SetConfig+0x42>
 800991a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800991e:	4290      	cmp	r0, r2
 8009920:	d103      	bne.n	800992a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009922:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009924:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009928:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800992a:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 800992c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8009930:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8009932:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009934:	688b      	ldr	r3, [r1, #8]
 8009936:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009938:	680b      	ldr	r3, [r1, #0]
 800993a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800993c:	4b03      	ldr	r3, [pc, #12]	; (800994c <TIM_Base_SetConfig+0x6c>)
 800993e:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8009940:	bf04      	itt	eq
 8009942:	690b      	ldreq	r3, [r1, #16]
 8009944:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8009946:	2301      	movs	r3, #1
 8009948:	6143      	str	r3, [r0, #20]
 800994a:	4770      	bx	lr
 800994c:	40012c00 	.word	0x40012c00

08009950 <HAL_TIM_Base_Init>:
{
 8009950:	b510      	push	{r4, lr}
  if(htim == NULL)
 8009952:	4604      	mov	r4, r0
 8009954:	b1a0      	cbz	r0, 8009980 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8009956:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800995a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800995e:	b91b      	cbnz	r3, 8009968 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8009960:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8009964:	f002 fb12 	bl	800bf8c <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8009968:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800996a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800996c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009970:	1d21      	adds	r1, r4, #4
 8009972:	f7ff ffb5 	bl	80098e0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8009976:	2301      	movs	r3, #1
  return HAL_OK;
 8009978:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800997a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800997e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8009980:	2001      	movs	r0, #1
}
 8009982:	bd10      	pop	{r4, pc}

08009984 <HAL_TIM_PWM_Init>:
{
 8009984:	b510      	push	{r4, lr}
  if(htim == NULL)
 8009986:	4604      	mov	r4, r0
 8009988:	b1a0      	cbz	r0, 80099b4 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800998a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800998e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009992:	b91b      	cbnz	r3, 800999c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8009994:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8009998:	f7ff fe40 	bl	800961c <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800999c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800999e:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80099a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80099a4:	1d21      	adds	r1, r4, #4
 80099a6:	f7ff ff9b 	bl	80098e0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80099aa:	2301      	movs	r3, #1
  return HAL_OK;
 80099ac:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80099ae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80099b2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80099b4:	2001      	movs	r0, #1
}
 80099b6:	bd10      	pop	{r4, pc}

080099b8 <HAL_TIM_OnePulse_Init>:
{
 80099b8:	b538      	push	{r3, r4, r5, lr}
 80099ba:	460d      	mov	r5, r1
  if(htim == NULL)
 80099bc:	4604      	mov	r4, r0
 80099be:	b1e0      	cbz	r0, 80099fa <HAL_TIM_OnePulse_Init+0x42>
  if(htim->State == HAL_TIM_STATE_RESET)
 80099c0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80099c4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80099c8:	b91b      	cbnz	r3, 80099d2 <HAL_TIM_OnePulse_Init+0x1a>
    htim->Lock = HAL_UNLOCKED;
 80099ca:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 80099ce:	f7ff fe26 	bl	800961e <HAL_TIM_OnePulse_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80099d2:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80099d4:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;
 80099d6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80099da:	6820      	ldr	r0, [r4, #0]
 80099dc:	f7ff ff80 	bl	80098e0 <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80099e0:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 80099e2:	2000      	movs	r0, #0
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80099e4:	681a      	ldr	r2, [r3, #0]
 80099e6:	f022 0208 	bic.w	r2, r2, #8
 80099ea:	601a      	str	r2, [r3, #0]
  htim->Instance->CR1 |= OnePulseMode;
 80099ec:	6819      	ldr	r1, [r3, #0]
 80099ee:	4329      	orrs	r1, r5
 80099f0:	6019      	str	r1, [r3, #0]
  htim->State= HAL_TIM_STATE_READY;
 80099f2:	2301      	movs	r3, #1
 80099f4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80099f8:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80099fa:	2001      	movs	r0, #1
}
 80099fc:	bd38      	pop	{r3, r4, r5, pc}
	...

08009a00 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a00:	6a03      	ldr	r3, [r0, #32]
{
 8009a02:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a04:	f023 0310 	bic.w	r3, r3, #16
 8009a08:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8009a0a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8009a0c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8009a0e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a10:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009a12:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a16:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009a1a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8009a1c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009a20:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009a24:	4d0b      	ldr	r5, [pc, #44]	; (8009a54 <TIM_OC2_SetConfig+0x54>)
 8009a26:	42a8      	cmp	r0, r5
 8009a28:	d10d      	bne.n	8009a46 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009a2a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8009a2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009a30:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8009a34:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8009a36:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009a38:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8009a3c:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8009a3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8009a42:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8009a46:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8009a48:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8009a4a:	684a      	ldr	r2, [r1, #4]
 8009a4c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8009a4e:	6203      	str	r3, [r0, #32]
 8009a50:	bd70      	pop	{r4, r5, r6, pc}
 8009a52:	bf00      	nop
 8009a54:	40012c00 	.word	0x40012c00

08009a58 <HAL_TIM_PWM_ConfigChannel>:
{
 8009a58:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8009a5a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8009a5e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	f04f 0002 	mov.w	r0, #2
 8009a66:	d025      	beq.n	8009ab4 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8009a68:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8009a6a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8009a6e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8009a72:	2a0c      	cmp	r2, #12
 8009a74:	d818      	bhi.n	8009aa8 <HAL_TIM_PWM_ConfigChannel+0x50>
 8009a76:	e8df f002 	tbb	[pc, r2]
 8009a7a:	1707      	.short	0x1707
 8009a7c:	171e1717 	.word	0x171e1717
 8009a80:	172f1717 	.word	0x172f1717
 8009a84:	1717      	.short	0x1717
 8009a86:	40          	.byte	0x40
 8009a87:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009a88:	6820      	ldr	r0, [r4, #0]
 8009a8a:	f7ff fd33 	bl	80094f4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009a8e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009a90:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009a92:	699a      	ldr	r2, [r3, #24]
 8009a94:	f042 0208 	orr.w	r2, r2, #8
 8009a98:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009a9a:	699a      	ldr	r2, [r3, #24]
 8009a9c:	f022 0204 	bic.w	r2, r2, #4
 8009aa0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009aa2:	699a      	ldr	r2, [r3, #24]
 8009aa4:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8009aa6:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8009aa8:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8009aaa:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8009aac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8009ab0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8009ab4:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009ab6:	6820      	ldr	r0, [r4, #0]
 8009ab8:	f7ff ffa2 	bl	8009a00 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009abc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8009abe:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009ac0:	699a      	ldr	r2, [r3, #24]
 8009ac2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009ac6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009ac8:	699a      	ldr	r2, [r3, #24]
 8009aca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ace:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8009ad0:	699a      	ldr	r2, [r3, #24]
 8009ad2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8009ad6:	e7e6      	b.n	8009aa6 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009ad8:	6820      	ldr	r0, [r4, #0]
 8009ada:	f7ff fd33 	bl	8009544 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009ade:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009ae0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009ae2:	69da      	ldr	r2, [r3, #28]
 8009ae4:	f042 0208 	orr.w	r2, r2, #8
 8009ae8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009aea:	69da      	ldr	r2, [r3, #28]
 8009aec:	f022 0204 	bic.w	r2, r2, #4
 8009af0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009af2:	69da      	ldr	r2, [r3, #28]
 8009af4:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8009af6:	61da      	str	r2, [r3, #28]
    break;
 8009af8:	e7d6      	b.n	8009aa8 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009afa:	6820      	ldr	r0, [r4, #0]
 8009afc:	f7ff fd4c 	bl	8009598 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009b00:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8009b02:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009b04:	69da      	ldr	r2, [r3, #28]
 8009b06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009b0a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009b0c:	69da      	ldr	r2, [r3, #28]
 8009b0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009b12:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8009b14:	69da      	ldr	r2, [r3, #28]
 8009b16:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8009b1a:	e7ec      	b.n	8009af6 <HAL_TIM_PWM_ConfigChannel+0x9e>

08009b1c <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009b1c:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8009b1e:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009b20:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8009b22:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8009b24:	ea23 0304 	bic.w	r3, r3, r4
 8009b28:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8009b2a:	6a03      	ldr	r3, [r0, #32]
 8009b2c:	408a      	lsls	r2, r1
 8009b2e:	431a      	orrs	r2, r3
 8009b30:	6202      	str	r2, [r0, #32]
 8009b32:	bd10      	pop	{r4, pc}

08009b34 <HAL_TIM_PWM_Start>:
{
 8009b34:	b510      	push	{r4, lr}
 8009b36:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009b38:	2201      	movs	r2, #1
 8009b3a:	6800      	ldr	r0, [r0, #0]
 8009b3c:	f7ff ffee 	bl	8009b1c <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009b40:	6823      	ldr	r3, [r4, #0]
 8009b42:	4a06      	ldr	r2, [pc, #24]	; (8009b5c <HAL_TIM_PWM_Start+0x28>)
}
 8009b44:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009b46:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8009b48:	bf02      	ittt	eq
 8009b4a:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8009b4c:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8009b50:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8009b52:	681a      	ldr	r2, [r3, #0]
 8009b54:	f042 0201 	orr.w	r2, r2, #1
 8009b58:	601a      	str	r2, [r3, #0]
}
 8009b5a:	bd10      	pop	{r4, pc}
 8009b5c:	40012c00 	.word	0x40012c00

08009b60 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8009b60:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8009b64:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8009b66:	2b01      	cmp	r3, #1
 8009b68:	f04f 0302 	mov.w	r3, #2
 8009b6c:	d018      	beq.n	8009ba0 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8009b6e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8009b72:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8009b74:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8009b76:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8009b78:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8009b7a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009b7e:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8009b80:	685a      	ldr	r2, [r3, #4]
 8009b82:	4322      	orrs	r2, r4
 8009b84:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8009b86:	689a      	ldr	r2, [r3, #8]
 8009b88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009b8c:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8009b8e:	689a      	ldr	r2, [r3, #8]
 8009b90:	430a      	orrs	r2, r1
 8009b92:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8009b94:	2301      	movs	r3, #1
 8009b96:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8009ba0:	4618      	mov	r0, r3

  return HAL_OK;
}
 8009ba2:	bd10      	pop	{r4, pc}

08009ba4 <HAL_TIMEx_CommutationCallback>:
 8009ba4:	4770      	bx	lr

08009ba6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009ba6:	4770      	bx	lr

08009ba8 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ba8:	6803      	ldr	r3, [r0, #0]
 8009baa:	68da      	ldr	r2, [r3, #12]
 8009bac:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009bb0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bb2:	695a      	ldr	r2, [r3, #20]
 8009bb4:	f022 0201 	bic.w	r2, r2, #1
 8009bb8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009bba:	2320      	movs	r3, #32
 8009bbc:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8009bc0:	4770      	bx	lr
	...

08009bc4 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009bc8:	6805      	ldr	r5, [r0, #0]
 8009bca:	68c2      	ldr	r2, [r0, #12]
 8009bcc:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009bce:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009bd0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009bd4:	4313      	orrs	r3, r2
 8009bd6:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009bd8:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8009bda:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009bdc:	430b      	orrs	r3, r1
 8009bde:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8009be0:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8009be4:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009be8:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8009bea:	4313      	orrs	r3, r2
 8009bec:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009bee:	696b      	ldr	r3, [r5, #20]
 8009bf0:	6982      	ldr	r2, [r0, #24]
 8009bf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009bf6:	4313      	orrs	r3, r2
 8009bf8:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8009bfa:	4b40      	ldr	r3, [pc, #256]	; (8009cfc <UART_SetConfig+0x138>)
{
 8009bfc:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8009bfe:	429d      	cmp	r5, r3
 8009c00:	f04f 0419 	mov.w	r4, #25
 8009c04:	d146      	bne.n	8009c94 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8009c06:	f7ff fbed 	bl	80093e4 <HAL_RCC_GetPCLK2Freq>
 8009c0a:	fb04 f300 	mul.w	r3, r4, r0
 8009c0e:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8009c12:	f04f 0864 	mov.w	r8, #100	; 0x64
 8009c16:	00b6      	lsls	r6, r6, #2
 8009c18:	fbb3 f3f6 	udiv	r3, r3, r6
 8009c1c:	fbb3 f3f8 	udiv	r3, r3, r8
 8009c20:	011e      	lsls	r6, r3, #4
 8009c22:	f7ff fbdf 	bl	80093e4 <HAL_RCC_GetPCLK2Freq>
 8009c26:	4360      	muls	r0, r4
 8009c28:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009c2c:	009b      	lsls	r3, r3, #2
 8009c2e:	fbb0 f7f3 	udiv	r7, r0, r3
 8009c32:	f7ff fbd7 	bl	80093e4 <HAL_RCC_GetPCLK2Freq>
 8009c36:	4360      	muls	r0, r4
 8009c38:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009c3c:	009b      	lsls	r3, r3, #2
 8009c3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8009c42:	fbb3 f3f8 	udiv	r3, r3, r8
 8009c46:	fb08 7313 	mls	r3, r8, r3, r7
 8009c4a:	011b      	lsls	r3, r3, #4
 8009c4c:	3332      	adds	r3, #50	; 0x32
 8009c4e:	fbb3 f3f8 	udiv	r3, r3, r8
 8009c52:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8009c56:	f7ff fbc5 	bl	80093e4 <HAL_RCC_GetPCLK2Freq>
 8009c5a:	4360      	muls	r0, r4
 8009c5c:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8009c60:	0092      	lsls	r2, r2, #2
 8009c62:	fbb0 faf2 	udiv	sl, r0, r2
 8009c66:	f7ff fbbd 	bl	80093e4 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8009c6a:	4360      	muls	r0, r4
 8009c6c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009c70:	009b      	lsls	r3, r3, #2
 8009c72:	fbb0 f3f3 	udiv	r3, r0, r3
 8009c76:	fbb3 f3f8 	udiv	r3, r3, r8
 8009c7a:	fb08 a313 	mls	r3, r8, r3, sl
 8009c7e:	011b      	lsls	r3, r3, #4
 8009c80:	3332      	adds	r3, #50	; 0x32
 8009c82:	fbb3 f3f8 	udiv	r3, r3, r8
 8009c86:	f003 030f 	and.w	r3, r3, #15
 8009c8a:	433b      	orrs	r3, r7
 8009c8c:	4433      	add	r3, r6
 8009c8e:	60ab      	str	r3, [r5, #8]
 8009c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c94:	f7ff fb96 	bl	80093c4 <HAL_RCC_GetPCLK1Freq>
 8009c98:	fb04 f300 	mul.w	r3, r4, r0
 8009c9c:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8009ca0:	f04f 0864 	mov.w	r8, #100	; 0x64
 8009ca4:	00b6      	lsls	r6, r6, #2
 8009ca6:	fbb3 f3f6 	udiv	r3, r3, r6
 8009caa:	fbb3 f3f8 	udiv	r3, r3, r8
 8009cae:	011e      	lsls	r6, r3, #4
 8009cb0:	f7ff fb88 	bl	80093c4 <HAL_RCC_GetPCLK1Freq>
 8009cb4:	4360      	muls	r0, r4
 8009cb6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009cba:	009b      	lsls	r3, r3, #2
 8009cbc:	fbb0 f7f3 	udiv	r7, r0, r3
 8009cc0:	f7ff fb80 	bl	80093c4 <HAL_RCC_GetPCLK1Freq>
 8009cc4:	4360      	muls	r0, r4
 8009cc6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009cca:	009b      	lsls	r3, r3, #2
 8009ccc:	fbb0 f3f3 	udiv	r3, r0, r3
 8009cd0:	fbb3 f3f8 	udiv	r3, r3, r8
 8009cd4:	fb08 7313 	mls	r3, r8, r3, r7
 8009cd8:	011b      	lsls	r3, r3, #4
 8009cda:	3332      	adds	r3, #50	; 0x32
 8009cdc:	fbb3 f3f8 	udiv	r3, r3, r8
 8009ce0:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8009ce4:	f7ff fb6e 	bl	80093c4 <HAL_RCC_GetPCLK1Freq>
 8009ce8:	4360      	muls	r0, r4
 8009cea:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8009cee:	0092      	lsls	r2, r2, #2
 8009cf0:	fbb0 faf2 	udiv	sl, r0, r2
 8009cf4:	f7ff fb66 	bl	80093c4 <HAL_RCC_GetPCLK1Freq>
 8009cf8:	e7b7      	b.n	8009c6a <UART_SetConfig+0xa6>
 8009cfa:	bf00      	nop
 8009cfc:	40013800 	.word	0x40013800

08009d00 <HAL_UART_Init>:
{
 8009d00:	b510      	push	{r4, lr}
  if(huart == NULL)
 8009d02:	4604      	mov	r4, r0
 8009d04:	b340      	cbz	r0, 8009d58 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8009d06:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8009d0a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009d0e:	b91b      	cbnz	r3, 8009d18 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8009d10:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8009d14:	f002 f980 	bl	800c018 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8009d18:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8009d1a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009d1c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8009d20:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8009d22:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8009d24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009d28:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8009d2a:	f7ff ff4b 	bl	8009bc4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d2e:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d30:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d32:	691a      	ldr	r2, [r3, #16]
 8009d34:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009d38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009d3a:	695a      	ldr	r2, [r3, #20]
 8009d3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009d40:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8009d42:	68da      	ldr	r2, [r3, #12]
 8009d44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009d48:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8009d4a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d4c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8009d4e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8009d52:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8009d56:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8009d58:	2001      	movs	r0, #1
}
 8009d5a:	bd10      	pop	{r4, pc}

08009d5c <HAL_UART_Transmit_DMA>:
{
 8009d5c:	b538      	push	{r3, r4, r5, lr}
 8009d5e:	4604      	mov	r4, r0
 8009d60:	4613      	mov	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8009d62:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8009d66:	2a20      	cmp	r2, #32
 8009d68:	d12a      	bne.n	8009dc0 <HAL_UART_Transmit_DMA+0x64>
    if((pData == NULL) || (Size == 0U))
 8009d6a:	b339      	cbz	r1, 8009dbc <HAL_UART_Transmit_DMA+0x60>
 8009d6c:	b333      	cbz	r3, 8009dbc <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8009d6e:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8009d72:	2a01      	cmp	r2, #1
 8009d74:	d024      	beq.n	8009dc0 <HAL_UART_Transmit_DMA+0x64>
 8009d76:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d78:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8009d7a:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009d7e:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 8009d80:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009d82:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d84:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009d86:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009d8a:	4a0e      	ldr	r2, [pc, #56]	; (8009dc4 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8009d8c:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8009d8e:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009d90:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009d92:	4a0d      	ldr	r2, [pc, #52]	; (8009dc8 <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferAbortCallback = NULL;
 8009d94:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009d96:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009d98:	4a0c      	ldr	r2, [pc, #48]	; (8009dcc <HAL_UART_Transmit_DMA+0x70>)
 8009d9a:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8009d9c:	6822      	ldr	r2, [r4, #0]
 8009d9e:	3204      	adds	r2, #4
 8009da0:	f7fe fe88 	bl	8008ab4 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8009da4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009da8:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 8009daa:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8009dac:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009dae:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8009db0:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009db4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009db8:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8009dba:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8009dbc:	2001      	movs	r0, #1
 8009dbe:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8009dc0:	2002      	movs	r0, #2
}
 8009dc2:	bd38      	pop	{r3, r4, r5, pc}
 8009dc4:	08009e61 	.word	0x08009e61
 8009dc8:	08009e8f 	.word	0x08009e8f
 8009dcc:	08009f5b 	.word	0x08009f5b

08009dd0 <HAL_UART_Receive_DMA>:
{
 8009dd0:	4613      	mov	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY) 
 8009dd2:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
{
 8009dd6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_READY) 
 8009dd8:	2a20      	cmp	r2, #32
{
 8009dda:	4605      	mov	r5, r0
  if(huart->RxState == HAL_UART_STATE_READY) 
 8009ddc:	d138      	bne.n	8009e50 <HAL_UART_Receive_DMA+0x80>
    if((pData == NULL) || (Size == 0U))
 8009dde:	2900      	cmp	r1, #0
 8009de0:	d034      	beq.n	8009e4c <HAL_UART_Receive_DMA+0x7c>
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d032      	beq.n	8009e4c <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 8009de6:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8009dea:	2a01      	cmp	r2, #1
 8009dec:	d030      	beq.n	8009e50 <HAL_UART_Receive_DMA+0x80>
 8009dee:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009df0:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 8009df2:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009df6:	2222      	movs	r2, #34	; 0x22
    huart->pRxBuffPtr = pData;
 8009df8:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8009dfa:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dfc:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009dfe:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009e02:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8009e04:	4a13      	ldr	r2, [pc, #76]	; (8009e54 <HAL_UART_Receive_DMA+0x84>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8009e06:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009e08:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009e0a:	4a13      	ldr	r2, [pc, #76]	; (8009e58 <HAL_UART_Receive_DMA+0x88>)
    huart->hdmarx->XferAbortCallback = NULL;
 8009e0c:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009e0e:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009e10:	4a12      	ldr	r2, [pc, #72]	; (8009e5c <HAL_UART_Receive_DMA+0x8c>)
 8009e12:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8009e14:	460a      	mov	r2, r1
 8009e16:	1d31      	adds	r1, r6, #4
 8009e18:	f7fe fe4c 	bl	8008ab4 <HAL_DMA_Start_IT>
    return HAL_OK;
 8009e1c:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_OREFLAG(huart);
 8009e1e:	682b      	ldr	r3, [r5, #0]
 8009e20:	9401      	str	r4, [sp, #4]
 8009e22:	681a      	ldr	r2, [r3, #0]
 8009e24:	9201      	str	r2, [sp, #4]
 8009e26:	685a      	ldr	r2, [r3, #4]
    __HAL_UNLOCK(huart);
 8009e28:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    __HAL_UART_CLEAR_OREFLAG(huart);
 8009e2c:	9201      	str	r2, [sp, #4]
 8009e2e:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e30:	68da      	ldr	r2, [r3, #12]
 8009e32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009e36:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e38:	695a      	ldr	r2, [r3, #20]
 8009e3a:	f042 0201 	orr.w	r2, r2, #1
 8009e3e:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e40:	695a      	ldr	r2, [r3, #20]
 8009e42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e46:	615a      	str	r2, [r3, #20]
}
 8009e48:	b002      	add	sp, #8
 8009e4a:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8009e4c:	2001      	movs	r0, #1
 8009e4e:	e7fb      	b.n	8009e48 <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY;
 8009e50:	2002      	movs	r0, #2
 8009e52:	e7f9      	b.n	8009e48 <HAL_UART_Receive_DMA+0x78>
 8009e54:	08009e99 	.word	0x08009e99
 8009e58:	08009f4f 	.word	0x08009f4f
 8009e5c:	08009f5b 	.word	0x08009f5b

08009e60 <UART_DMATransmitCplt>:
{
 8009e60:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009e62:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009e64:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	f013 0320 	ands.w	r3, r3, #32
 8009e6c:	d10a      	bne.n	8009e84 <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0U;
 8009e6e:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009e70:	6813      	ldr	r3, [r2, #0]
 8009e72:	695a      	ldr	r2, [r3, #20]
 8009e74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e78:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009e7a:	68da      	ldr	r2, [r3, #12]
 8009e7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e80:	60da      	str	r2, [r3, #12]
 8009e82:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8009e84:	4610      	mov	r0, r2
 8009e86:	f001 fbd1 	bl	800b62c <HAL_UART_TxCpltCallback>
 8009e8a:	bd08      	pop	{r3, pc}

08009e8c <HAL_UART_TxHalfCpltCallback>:
 8009e8c:	4770      	bx	lr

08009e8e <UART_DMATxHalfCplt>:
{
 8009e8e:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8009e90:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8009e92:	f7ff fffb 	bl	8009e8c <HAL_UART_TxHalfCpltCallback>
 8009e96:	bd08      	pop	{r3, pc}

08009e98 <UART_DMAReceiveCplt>:
{
 8009e98:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009e9a:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009e9c:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f013 0320 	ands.w	r3, r3, #32
 8009ea4:	d110      	bne.n	8009ec8 <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 8009ea6:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ea8:	6813      	ldr	r3, [r2, #0]
 8009eaa:	68d9      	ldr	r1, [r3, #12]
 8009eac:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8009eb0:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eb2:	6959      	ldr	r1, [r3, #20]
 8009eb4:	f021 0101 	bic.w	r1, r1, #1
 8009eb8:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009eba:	6959      	ldr	r1, [r3, #20]
 8009ebc:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8009ec0:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8009ec2:	2320      	movs	r3, #32
 8009ec4:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8009ec8:	4610      	mov	r0, r2
 8009eca:	f001 fb9b 	bl	800b604 <HAL_UART_RxCpltCallback>
 8009ece:	bd08      	pop	{r3, pc}

08009ed0 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8009ed0:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8009ed4:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8009ed6:	2b22      	cmp	r3, #34	; 0x22
 8009ed8:	d136      	bne.n	8009f48 <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009eda:	6883      	ldr	r3, [r0, #8]
 8009edc:	6901      	ldr	r1, [r0, #16]
 8009ede:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ee2:	6802      	ldr	r2, [r0, #0]
 8009ee4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8009ee6:	d123      	bne.n	8009f30 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009ee8:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8009eea:	b9e9      	cbnz	r1, 8009f28 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009eec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ef0:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8009ef4:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8009ef6:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8009ef8:	3c01      	subs	r4, #1
 8009efa:	b2a4      	uxth	r4, r4
 8009efc:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8009efe:	b98c      	cbnz	r4, 8009f24 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009f00:	6803      	ldr	r3, [r0, #0]
 8009f02:	68da      	ldr	r2, [r3, #12]
 8009f04:	f022 0220 	bic.w	r2, r2, #32
 8009f08:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009f0a:	68da      	ldr	r2, [r3, #12]
 8009f0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009f10:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009f12:	695a      	ldr	r2, [r3, #20]
 8009f14:	f022 0201 	bic.w	r2, r2, #1
 8009f18:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8009f1a:	2320      	movs	r3, #32
 8009f1c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8009f20:	f001 fb70 	bl	800b604 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8009f24:	2000      	movs	r0, #0
}
 8009f26:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8009f28:	b2d2      	uxtb	r2, r2
 8009f2a:	f823 2b01 	strh.w	r2, [r3], #1
 8009f2e:	e7e1      	b.n	8009ef4 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8009f30:	b921      	cbnz	r1, 8009f3c <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009f32:	1c59      	adds	r1, r3, #1
 8009f34:	6852      	ldr	r2, [r2, #4]
 8009f36:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009f38:	701a      	strb	r2, [r3, #0]
 8009f3a:	e7dc      	b.n	8009ef6 <UART_Receive_IT+0x26>
 8009f3c:	6852      	ldr	r2, [r2, #4]
 8009f3e:	1c59      	adds	r1, r3, #1
 8009f40:	6281      	str	r1, [r0, #40]	; 0x28
 8009f42:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009f46:	e7f7      	b.n	8009f38 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8009f48:	2002      	movs	r0, #2
 8009f4a:	bd10      	pop	{r4, pc}

08009f4c <HAL_UART_RxHalfCpltCallback>:
 8009f4c:	4770      	bx	lr

08009f4e <UART_DMARxHalfCplt>:
{
 8009f4e:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart); 
 8009f50:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8009f52:	f7ff fffb 	bl	8009f4c <HAL_UART_RxHalfCpltCallback>
 8009f56:	bd08      	pop	{r3, pc}

08009f58 <HAL_UART_ErrorCallback>:
 8009f58:	4770      	bx	lr

08009f5a <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009f5a:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 8009f5c:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009f5e:	680b      	ldr	r3, [r1, #0]
 8009f60:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009f62:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8009f66:	2821      	cmp	r0, #33	; 0x21
 8009f68:	d10a      	bne.n	8009f80 <UART_DMAError+0x26>
 8009f6a:	0612      	lsls	r2, r2, #24
 8009f6c:	d508      	bpl.n	8009f80 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 8009f6e:	2200      	movs	r2, #0
 8009f70:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009f72:	68da      	ldr	r2, [r3, #12]
 8009f74:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009f78:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8009f7a:	2220      	movs	r2, #32
 8009f7c:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8009f80:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009f82:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8009f86:	2a22      	cmp	r2, #34	; 0x22
 8009f88:	d106      	bne.n	8009f98 <UART_DMAError+0x3e>
 8009f8a:	065b      	lsls	r3, r3, #25
 8009f8c:	d504      	bpl.n	8009f98 <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 8009f8e:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 8009f90:	4608      	mov	r0, r1
    huart->RxXferCount = 0U;
 8009f92:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009f94:	f7ff fe08 	bl	8009ba8 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009f98:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8009f9a:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009f9c:	f043 0310 	orr.w	r3, r3, #16
 8009fa0:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8009fa2:	f7ff ffd9 	bl	8009f58 <HAL_UART_ErrorCallback>
 8009fa6:	bd08      	pop	{r3, pc}

08009fa8 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009fa8:	6803      	ldr	r3, [r0, #0]
{
 8009faa:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009fac:	681a      	ldr	r2, [r3, #0]
{
 8009fae:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8009fb0:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009fb2:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009fb4:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8009fb6:	d107      	bne.n	8009fc8 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009fb8:	0696      	lsls	r6, r2, #26
 8009fba:	d55a      	bpl.n	800a072 <HAL_UART_IRQHandler+0xca>
 8009fbc:	068d      	lsls	r5, r1, #26
 8009fbe:	d558      	bpl.n	800a072 <HAL_UART_IRQHandler+0xca>
}
 8009fc0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8009fc4:	f7ff bf84 	b.w	8009ed0 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009fc8:	f015 0501 	ands.w	r5, r5, #1
 8009fcc:	d102      	bne.n	8009fd4 <HAL_UART_IRQHandler+0x2c>
 8009fce:	f411 7f90 	tst.w	r1, #288	; 0x120
 8009fd2:	d04e      	beq.n	800a072 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009fd4:	07d3      	lsls	r3, r2, #31
 8009fd6:	d505      	bpl.n	8009fe4 <HAL_UART_IRQHandler+0x3c>
 8009fd8:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009fda:	bf42      	ittt	mi
 8009fdc:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8009fde:	f043 0301 	orrmi.w	r3, r3, #1
 8009fe2:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009fe4:	0750      	lsls	r0, r2, #29
 8009fe6:	d504      	bpl.n	8009ff2 <HAL_UART_IRQHandler+0x4a>
 8009fe8:	b11d      	cbz	r5, 8009ff2 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009fea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009fec:	f043 0302 	orr.w	r3, r3, #2
 8009ff0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009ff2:	0793      	lsls	r3, r2, #30
 8009ff4:	d504      	bpl.n	800a000 <HAL_UART_IRQHandler+0x58>
 8009ff6:	b11d      	cbz	r5, 800a000 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009ff8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009ffa:	f043 0304 	orr.w	r3, r3, #4
 8009ffe:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a000:	0716      	lsls	r6, r2, #28
 800a002:	d504      	bpl.n	800a00e <HAL_UART_IRQHandler+0x66>
 800a004:	b11d      	cbz	r5, 800a00e <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a006:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a008:	f043 0308 	orr.w	r3, r3, #8
 800a00c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a00e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a010:	2b00      	cmp	r3, #0
 800a012:	d066      	beq.n	800a0e2 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a014:	0695      	lsls	r5, r2, #26
 800a016:	d504      	bpl.n	800a022 <HAL_UART_IRQHandler+0x7a>
 800a018:	0688      	lsls	r0, r1, #26
 800a01a:	d502      	bpl.n	800a022 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 800a01c:	4620      	mov	r0, r4
 800a01e:	f7ff ff57 	bl	8009ed0 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a022:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 800a024:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a026:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a028:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800a02a:	0711      	lsls	r1, r2, #28
 800a02c:	d402      	bmi.n	800a034 <HAL_UART_IRQHandler+0x8c>
 800a02e:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800a032:	d01a      	beq.n	800a06a <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 800a034:	f7ff fdb8 	bl	8009ba8 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a038:	6823      	ldr	r3, [r4, #0]
 800a03a:	695a      	ldr	r2, [r3, #20]
 800a03c:	0652      	lsls	r2, r2, #25
 800a03e:	d510      	bpl.n	800a062 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a040:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800a042:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a044:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a048:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800a04a:	b150      	cbz	r0, 800a062 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a04c:	4b25      	ldr	r3, [pc, #148]	; (800a0e4 <HAL_UART_IRQHandler+0x13c>)
 800a04e:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a050:	f7fe fd6e 	bl	8008b30 <HAL_DMA_Abort_IT>
 800a054:	2800      	cmp	r0, #0
 800a056:	d044      	beq.n	800a0e2 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a058:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800a05a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a05e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800a060:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800a062:	4620      	mov	r0, r4
 800a064:	f7ff ff78 	bl	8009f58 <HAL_UART_ErrorCallback>
 800a068:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800a06a:	f7ff ff75 	bl	8009f58 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a06e:	63e5      	str	r5, [r4, #60]	; 0x3c
 800a070:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a072:	0616      	lsls	r6, r2, #24
 800a074:	d527      	bpl.n	800a0c6 <HAL_UART_IRQHandler+0x11e>
 800a076:	060d      	lsls	r5, r1, #24
 800a078:	d525      	bpl.n	800a0c6 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800a07a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800a07e:	2a21      	cmp	r2, #33	; 0x21
 800a080:	d12f      	bne.n	800a0e2 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a082:	68a2      	ldr	r2, [r4, #8]
 800a084:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800a088:	6a22      	ldr	r2, [r4, #32]
 800a08a:	d117      	bne.n	800a0bc <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a08c:	8811      	ldrh	r1, [r2, #0]
 800a08e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800a092:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800a094:	6921      	ldr	r1, [r4, #16]
 800a096:	b979      	cbnz	r1, 800a0b8 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 800a098:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800a09a:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 800a09c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800a09e:	3a01      	subs	r2, #1
 800a0a0:	b292      	uxth	r2, r2
 800a0a2:	84e2      	strh	r2, [r4, #38]	; 0x26
 800a0a4:	b9ea      	cbnz	r2, 800a0e2 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a0a6:	68da      	ldr	r2, [r3, #12]
 800a0a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a0ac:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a0ae:	68da      	ldr	r2, [r3, #12]
 800a0b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a0b4:	60da      	str	r2, [r3, #12]
 800a0b6:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 800a0b8:	3201      	adds	r2, #1
 800a0ba:	e7ee      	b.n	800a09a <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a0bc:	1c51      	adds	r1, r2, #1
 800a0be:	6221      	str	r1, [r4, #32]
 800a0c0:	7812      	ldrb	r2, [r2, #0]
 800a0c2:	605a      	str	r2, [r3, #4]
 800a0c4:	e7ea      	b.n	800a09c <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a0c6:	0650      	lsls	r0, r2, #25
 800a0c8:	d50b      	bpl.n	800a0e2 <HAL_UART_IRQHandler+0x13a>
 800a0ca:	064a      	lsls	r2, r1, #25
 800a0cc:	d509      	bpl.n	800a0e2 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a0ce:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 800a0d0:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a0d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a0d6:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800a0d8:	2320      	movs	r3, #32
 800a0da:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800a0de:	f001 faa5 	bl	800b62c <HAL_UART_TxCpltCallback>
 800a0e2:	bd70      	pop	{r4, r5, r6, pc}
 800a0e4:	0800a0e9 	.word	0x0800a0e9

0800a0e8 <UART_DMAAbortOnError>:
{
 800a0e8:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800a0ea:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a0ec:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800a0ee:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a0f0:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800a0f2:	f7ff ff31 	bl	8009f58 <HAL_UART_ErrorCallback>
 800a0f6:	bd08      	pop	{r3, pc}

0800a0f8 <_ZnwjPv>:
  __attribute__((__externally_visible__));
#endif

// Default placement versions of operator new.
inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 800a0f8:	b480      	push	{r7}
 800a0fa:	b083      	sub	sp, #12
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
 800a100:	6039      	str	r1, [r7, #0]
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	4618      	mov	r0, r3
 800a106:	370c      	adds	r7, #12
 800a108:	46bd      	mov	sp, r7
 800a10a:	bc80      	pop	{r7}
 800a10c:	4770      	bx	lr

0800a10e <_ZneRK14servoAngleDataS1_>:
		if (el_1.angle[i] != el_2.angle[i]) return false;
	}
	return true;
}

bool operator!=(const servoAngleData& el_1, const servoAngleData& el_2){
 800a10e:	b480      	push	{r7}
 800a110:	b085      	sub	sp, #20
 800a112:	af00      	add	r7, sp, #0
 800a114:	6078      	str	r0, [r7, #4]
 800a116:	6039      	str	r1, [r7, #0]
	for(uint16_t i = 0; i < AMOUNT_OF_SERVO; i++){
 800a118:	2300      	movs	r3, #0
 800a11a:	81fb      	strh	r3, [r7, #14]
 800a11c:	89fb      	ldrh	r3, [r7, #14]
 800a11e:	2b03      	cmp	r3, #3
 800a120:	dc11      	bgt.n	800a146 <_ZneRK14servoAngleDataS1_+0x38>
		if (el_1.angle[i] != el_2.angle[i]) return true;
 800a122:	89fa      	ldrh	r2, [r7, #14]
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800a12a:	b29a      	uxth	r2, r3
 800a12c:	89f9      	ldrh	r1, [r7, #14]
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800a134:	b29b      	uxth	r3, r3
 800a136:	429a      	cmp	r2, r3
 800a138:	d001      	beq.n	800a13e <_ZneRK14servoAngleDataS1_+0x30>
 800a13a:	2301      	movs	r3, #1
 800a13c:	e004      	b.n	800a148 <_ZneRK14servoAngleDataS1_+0x3a>
	for(uint16_t i = 0; i < AMOUNT_OF_SERVO; i++){
 800a13e:	89fb      	ldrh	r3, [r7, #14]
 800a140:	3301      	adds	r3, #1
 800a142:	81fb      	strh	r3, [r7, #14]
 800a144:	e7ea      	b.n	800a11c <_ZneRK14servoAngleDataS1_+0xe>
	}
	return false;
 800a146:	2300      	movs	r3, #0
}
 800a148:	4618      	mov	r0, r3
 800a14a:	3714      	adds	r7, #20
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bc80      	pop	{r7}
 800a150:	4770      	bx	lr

0800a152 <_ZN5Robot4initEPVmS1_S1_S1_P17TIM_HandleTypeDef>:

void Robot::init(volatile uint32_t* PWM_0, volatile uint32_t* PWM_1, volatile uint32_t* PWM_2,volatile uint32_t* PWM_3, TIM_HandleTypeDef *points_timer){
 800a152:	b590      	push	{r4, r7, lr}
 800a154:	b085      	sub	sp, #20
 800a156:	af00      	add	r7, sp, #0
 800a158:	60f8      	str	r0, [r7, #12]
 800a15a:	60b9      	str	r1, [r7, #8]
 800a15c:	607a      	str	r2, [r7, #4]
 800a15e:	603b      	str	r3, [r7, #0]
	servo[0] = new Servo(PWM_0);
 800a160:	200c      	movs	r0, #12
 800a162:	f002 f97f 	bl	800c464 <_Znwj>
 800a166:	4603      	mov	r3, r0
 800a168:	461c      	mov	r4, r3
 800a16a:	68b9      	ldr	r1, [r7, #8]
 800a16c:	4620      	mov	r0, r4
 800a16e:	f001 f845 	bl	800b1fc <_ZN5ServoC1EPVm>
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	611c      	str	r4, [r3, #16]
	servo[1] = new Servo(PWM_1);
 800a176:	200c      	movs	r0, #12
 800a178:	f002 f974 	bl	800c464 <_Znwj>
 800a17c:	4603      	mov	r3, r0
 800a17e:	461c      	mov	r4, r3
 800a180:	6879      	ldr	r1, [r7, #4]
 800a182:	4620      	mov	r0, r4
 800a184:	f001 f83a 	bl	800b1fc <_ZN5ServoC1EPVm>
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	615c      	str	r4, [r3, #20]
	servo[2] = new Servo(PWM_2);
 800a18c:	200c      	movs	r0, #12
 800a18e:	f002 f969 	bl	800c464 <_Znwj>
 800a192:	4603      	mov	r3, r0
 800a194:	461c      	mov	r4, r3
 800a196:	6839      	ldr	r1, [r7, #0]
 800a198:	4620      	mov	r0, r4
 800a19a:	f001 f82f 	bl	800b1fc <_ZN5ServoC1EPVm>
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	619c      	str	r4, [r3, #24]
	servo[3] = new Servo(PWM_3);
 800a1a2:	200c      	movs	r0, #12
 800a1a4:	f002 f95e 	bl	800c464 <_Znwj>
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	461c      	mov	r4, r3
 800a1ac:	6a39      	ldr	r1, [r7, #32]
 800a1ae:	4620      	mov	r0, r4
 800a1b0:	f001 f824 	bl	800b1fc <_ZN5ServoC1EPVm>
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	61dc      	str	r4, [r3, #28]

	this->pc = NULL;
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	63da      	str	r2, [r3, #60]	; 0x3c
	this->points_timer = points_timer;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1c2:	609a      	str	r2, [r3, #8]
	this->points_timer_speed_register = &points_timer->Instance->ARR;
 800a1c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	60da      	str	r2, [r3, #12]

	//CLEAR ANGLE VALUE
	current_angle_servo.angle[0] = 0;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	841a      	strh	r2, [r3, #32]
	current_angle_servo.angle[1] = 0;
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	2200      	movs	r2, #0
 800a1da:	845a      	strh	r2, [r3, #34]	; 0x22
	current_angle_servo.angle[2] = 0;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	2200      	movs	r2, #0
 800a1e0:	849a      	strh	r2, [r3, #36]	; 0x24
	current_angle_servo.angle[3] = 0;
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	84da      	strh	r2, [r3, #38]	; 0x26

	updatedData(current_angle_servo);
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	3320      	adds	r3, #32
 800a1ec:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a1f0:	68f8      	ldr	r0, [r7, #12]
 800a1f2:	f000 f8b5 	bl	800a360 <_ZN5Robot11updatedDataE14servoAngleData>

	current_saved_point = 0;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	80da      	strh	r2, [r3, #6]
	resetSavedPointsMode();
 800a1fc:	68f8      	ldr	r0, [r7, #12]
 800a1fe:	f000 f9ba 	bl	800a576 <_ZN5Robot20resetSavedPointsModeEv>
	resetPCPointsMode();
 800a202:	68f8      	ldr	r0, [r7, #12]
 800a204:	f000 f9a0 	bl	800a548 <_ZN5Robot17resetPCPointsModeEv>
	setOnePulseMode(points_timer);
 800a208:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a20a:	68f8      	ldr	r0, [r7, #12]
 800a20c:	f000 f951 	bl	800a4b2 <_ZN5Robot15setOnePulseModeEP17TIM_HandleTypeDef>
	HAL_TIM_Base_Start_IT(points_timer);
 800a210:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a212:	f7ff f9e3 	bl	80095dc <HAL_TIM_Base_Start_IT>
	resetTimer(points_timer);
 800a216:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a218:	68f8      	ldr	r0, [r7, #12]
 800a21a:	f000 f96e 	bl	800a4fa <_ZN5Robot10resetTimerEP17TIM_HandleTypeDef>

}
 800a21e:	e013      	b.n	800a248 <_ZN5Robot4initEPVmS1_S1_S1_P17TIM_HandleTypeDef+0xf6>
	servo[0] = new Servo(PWM_0);
 800a220:	4620      	mov	r0, r4
 800a222:	f002 f85b 	bl	800c2dc <_ZdlPv>
 800a226:	f002 faa7 	bl	800c778 <__cxa_end_cleanup>
	servo[1] = new Servo(PWM_1);
 800a22a:	4620      	mov	r0, r4
 800a22c:	f002 f856 	bl	800c2dc <_ZdlPv>
 800a230:	f002 faa2 	bl	800c778 <__cxa_end_cleanup>
	servo[2] = new Servo(PWM_2);
 800a234:	4620      	mov	r0, r4
 800a236:	f002 f851 	bl	800c2dc <_ZdlPv>
 800a23a:	f002 fa9d 	bl	800c778 <__cxa_end_cleanup>
	servo[3] = new Servo(PWM_3);
 800a23e:	4620      	mov	r0, r4
 800a240:	f002 f84c 	bl	800c2dc <_ZdlPv>
 800a244:	f002 fa98 	bl	800c778 <__cxa_end_cleanup>
}
 800a248:	3714      	adds	r7, #20
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd90      	pop	{r4, r7, pc}
	...

0800a250 <_ZN5RobotC1EPVmS1_S1_S1_P17TIM_HandleTypeDef>:

Robot::Robot(volatile uint32_t* PWM_0, volatile uint32_t* PWM_1, volatile uint32_t* PWM_2,volatile uint32_t* PWM_3, TIM_HandleTypeDef *points_timer) {
 800a250:	b580      	push	{r7, lr}
 800a252:	b086      	sub	sp, #24
 800a254:	af02      	add	r7, sp, #8
 800a256:	60f8      	str	r0, [r7, #12]
 800a258:	60b9      	str	r1, [r7, #8]
 800a25a:	607a      	str	r2, [r7, #4]
 800a25c:	603b      	str	r3, [r7, #0]
 800a25e:	4a0f      	ldr	r2, [pc, #60]	; (800a29c <_ZN5RobotC1EPVmS1_S1_S1_P17TIM_HandleTypeDef+0x4c>)
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	601a      	str	r2, [r3, #0]
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	3330      	adds	r3, #48	; 0x30
 800a268:	4618      	mov	r0, r3
 800a26a:	f000 fa5d 	bl	800a728 <_ZNSt6vectorI14servoAngleDataSaIS0_EEC1Ev>
	init(PWM_0, PWM_1, PWM_2, PWM_3, points_timer);
 800a26e:	69fb      	ldr	r3, [r7, #28]
 800a270:	9301      	str	r3, [sp, #4]
 800a272:	69bb      	ldr	r3, [r7, #24]
 800a274:	9300      	str	r3, [sp, #0]
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	687a      	ldr	r2, [r7, #4]
 800a27a:	68b9      	ldr	r1, [r7, #8]
 800a27c:	68f8      	ldr	r0, [r7, #12]
 800a27e:	f7ff ff68 	bl	800a152 <_ZN5Robot4initEPVmS1_S1_S1_P17TIM_HandleTypeDef>
}
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	e006      	b.n	800a294 <_ZN5RobotC1EPVmS1_S1_S1_P17TIM_HandleTypeDef+0x44>
Robot::Robot(volatile uint32_t* PWM_0, volatile uint32_t* PWM_1, volatile uint32_t* PWM_2,volatile uint32_t* PWM_3, TIM_HandleTypeDef *points_timer) {
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	3330      	adds	r3, #48	; 0x30
 800a28a:	4618      	mov	r0, r3
 800a28c:	f000 fa59 	bl	800a742 <_ZNSt6vectorI14servoAngleDataSaIS0_EED1Ev>
 800a290:	f002 fa72 	bl	800c778 <__cxa_end_cleanup>
}
 800a294:	4618      	mov	r0, r3
 800a296:	3710      	adds	r7, #16
 800a298:	46bd      	mov	sp, r7
 800a29a:	bd80      	pop	{r7, pc}
 800a29c:	08011da8 	.word	0x08011da8

0800a2a0 <_ZN5RobotD1Ev>:

Robot::~Robot() {
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b082      	sub	sp, #8
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	4a06      	ldr	r2, [pc, #24]	; (800a2c4 <_ZN5RobotD1Ev+0x24>)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	601a      	str	r2, [r3, #0]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	3330      	adds	r3, #48	; 0x30
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	f000 fa45 	bl	800a742 <_ZNSt6vectorI14servoAngleDataSaIS0_EED1Ev>
	// TODO Auto-generated destructor stub
}
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	3708      	adds	r7, #8
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}
 800a2c2:	bf00      	nop
 800a2c4:	08011da8 	.word	0x08011da8

0800a2c8 <_ZN5RobotD0Ev>:
Robot::~Robot() {
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b082      	sub	sp, #8
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
}
 800a2d0:	6878      	ldr	r0, [r7, #4]
 800a2d2:	f7ff ffe5 	bl	800a2a0 <_ZN5RobotD1Ev>
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f002 f800 	bl	800c2dc <_ZdlPv>
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3708      	adds	r7, #8
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}

0800a2e6 <_ZN5Robot5addPCEP11UART_PC_COM>:

void Robot::addPC(UART_PC_COM *pc_handler){
 800a2e6:	b480      	push	{r7}
 800a2e8:	b083      	sub	sp, #12
 800a2ea:	af00      	add	r7, sp, #0
 800a2ec:	6078      	str	r0, [r7, #4]
 800a2ee:	6039      	str	r1, [r7, #0]
	this->pc = pc_handler;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	683a      	ldr	r2, [r7, #0]
 800a2f4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800a2f6:	bf00      	nop
 800a2f8:	370c      	adds	r7, #12
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bc80      	pop	{r7}
 800a2fe:	4770      	bx	lr

0800a300 <_ZN5Robot8addPointE14servoAngleData>:
	current_saved_point = 0;
	//	moveToNextPoint();
	//	HAL_TIM_Base_Start_IT(points_timer);
}

void Robot::addPoint(servoAngleData servoData){
 800a300:	b580      	push	{r7, lr}
 800a302:	b084      	sub	sp, #16
 800a304:	af00      	add	r7, sp, #0
 800a306:	60f8      	str	r0, [r7, #12]
 800a308:	1d3b      	adds	r3, r7, #4
 800a30a:	e883 0006 	stmia.w	r3, {r1, r2}
	if(saved_points_vector.empty())
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	3330      	adds	r3, #48	; 0x30
 800a312:	4618      	mov	r0, r3
 800a314:	f000 fa56 	bl	800a7c4 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE5emptyEv>
 800a318:	4603      	mov	r3, r0
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d007      	beq.n	800a32e <_ZN5Robot8addPointE14servoAngleData+0x2e>
		saved_points_vector.push_back(servoData);
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	3330      	adds	r3, #48	; 0x30
 800a322:	1d3a      	adds	r2, r7, #4
 800a324:	4611      	mov	r1, r2
 800a326:	4618      	mov	r0, r3
 800a328:	f000 fa67 	bl	800a7fa <_ZNSt6vectorI14servoAngleDataSaIS0_EE9push_backERKS0_>
	else if(servoData != saved_points_vector.back())
		saved_points_vector.push_back(servoData);
}
 800a32c:	e014      	b.n	800a358 <_ZN5Robot8addPointE14servoAngleData+0x58>
	else if(servoData != saved_points_vector.back())
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	3330      	adds	r3, #48	; 0x30
 800a332:	4618      	mov	r0, r3
 800a334:	f000 fa87 	bl	800a846 <_ZNSt6vectorI14servoAngleDataSaIS0_EE4backEv>
 800a338:	4602      	mov	r2, r0
 800a33a:	1d3b      	adds	r3, r7, #4
 800a33c:	4611      	mov	r1, r2
 800a33e:	4618      	mov	r0, r3
 800a340:	f7ff fee5 	bl	800a10e <_ZneRK14servoAngleDataS1_>
 800a344:	4603      	mov	r3, r0
 800a346:	2b00      	cmp	r3, #0
 800a348:	d006      	beq.n	800a358 <_ZN5Robot8addPointE14servoAngleData+0x58>
		saved_points_vector.push_back(servoData);
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	3330      	adds	r3, #48	; 0x30
 800a34e:	1d3a      	adds	r2, r7, #4
 800a350:	4611      	mov	r1, r2
 800a352:	4618      	mov	r0, r3
 800a354:	f000 fa51 	bl	800a7fa <_ZNSt6vectorI14servoAngleDataSaIS0_EE9push_backERKS0_>
}
 800a358:	bf00      	nop
 800a35a:	3710      	adds	r7, #16
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}

0800a360 <_ZN5Robot11updatedDataE14servoAngleData>:

void Robot::updatedData(servoAngleData servoData){
 800a360:	b580      	push	{r7, lr}
 800a362:	b086      	sub	sp, #24
 800a364:	af00      	add	r7, sp, #0
 800a366:	60f8      	str	r0, [r7, #12]
 800a368:	1d3b      	adds	r3, r7, #4
 800a36a:	e883 0006 	stmia.w	r3, {r1, r2}
	current_angle_servo = servoData;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	3320      	adds	r3, #32
 800a372:	1d3a      	adds	r2, r7, #4
 800a374:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a378:	e883 0003 	stmia.w	r3, {r0, r1}
	for(unsigned int i = 0; i < AMOUNT_OF_SERVO; i++){
 800a37c:	2300      	movs	r3, #0
 800a37e:	617b      	str	r3, [r7, #20]
 800a380:	697b      	ldr	r3, [r7, #20]
 800a382:	2b03      	cmp	r3, #3
 800a384:	d814      	bhi.n	800a3b0 <_ZN5Robot11updatedDataE14servoAngleData+0x50>
		servo[i]->setAngle(servoData.angle[i]);
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	697a      	ldr	r2, [r7, #20]
 800a38a:	3204      	adds	r2, #4
 800a38c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a390:	697b      	ldr	r3, [r7, #20]
 800a392:	005b      	lsls	r3, r3, #1
 800a394:	f107 0118 	add.w	r1, r7, #24
 800a398:	440b      	add	r3, r1
 800a39a:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800a39e:	b2db      	uxtb	r3, r3
 800a3a0:	4619      	mov	r1, r3
 800a3a2:	4610      	mov	r0, r2
 800a3a4:	f000 ff62 	bl	800b26c <_ZN5Servo8setAngleEh>
	for(unsigned int i = 0; i < AMOUNT_OF_SERVO; i++){
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	3301      	adds	r3, #1
 800a3ac:	617b      	str	r3, [r7, #20]
 800a3ae:	e7e7      	b.n	800a380 <_ZN5Robot11updatedDataE14servoAngleData+0x20>
	}
}
 800a3b0:	bf00      	nop
 800a3b2:	3718      	adds	r7, #24
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}

0800a3b8 <_ZN5Robot14updatedDataADCEv>:

void Robot::updatedDataADC(){
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b086      	sub	sp, #24
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
	if(isSavedPointsMode() || isPCPointsMode()){
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f000 f8cd 	bl	800a560 <_ZN5Robot17isSavedPointsModeEv>
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d105      	bne.n	800a3d8 <_ZN5Robot14updatedDataADCEv+0x20>
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f000 f8a4 	bl	800a51a <_ZN5Robot14isPCPointsModeEv>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d001      	beq.n	800a3dc <_ZN5Robot14updatedDataADCEv+0x24>
 800a3d8:	2301      	movs	r3, #1
 800a3da:	e000      	b.n	800a3de <_ZN5Robot14updatedDataADCEv+0x26>
 800a3dc:	2300      	movs	r3, #0
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d145      	bne.n	800a46e <_ZN5Robot14updatedDataADCEv+0xb6>
		//TURN OFF ADC CONTROL
	} else {
		servoAngleData servoData = adc_raw_data;
 800a3e2:	687a      	ldr	r2, [r7, #4]
 800a3e4:	f107 0308 	add.w	r3, r7, #8
 800a3e8:	3228      	adds	r2, #40	; 0x28
 800a3ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a3ee:	e883 0003 	stmia.w	r3, {r0, r1}
		for(unsigned int i = 0; i < AMOUNT_OF_SERVO; i++){
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	617b      	str	r3, [r7, #20]
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	2b03      	cmp	r3, #3
 800a3fa:	d816      	bhi.n	800a42a <_ZN5Robot14updatedDataADCEv+0x72>
			servoData.angle[i] /= ADC_DIV;
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	005b      	lsls	r3, r3, #1
 800a400:	f107 0218 	add.w	r2, r7, #24
 800a404:	4413      	add	r3, r2
 800a406:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800a40a:	4a1b      	ldr	r2, [pc, #108]	; (800a478 <_ZN5Robot14updatedDataADCEv+0xc0>)
 800a40c:	fba2 2303 	umull	r2, r3, r2, r3
 800a410:	091b      	lsrs	r3, r3, #4
 800a412:	b29a      	uxth	r2, r3
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	005b      	lsls	r3, r3, #1
 800a418:	f107 0118 	add.w	r1, r7, #24
 800a41c:	440b      	add	r3, r1
 800a41e:	f823 2c10 	strh.w	r2, [r3, #-16]
		for(unsigned int i = 0; i < AMOUNT_OF_SERVO; i++){
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	3301      	adds	r3, #1
 800a426:	617b      	str	r3, [r7, #20]
 800a428:	e7e5      	b.n	800a3f6 <_ZN5Robot14updatedDataADCEv+0x3e>
		}

		for(unsigned int i = 0; i < AMOUNT_OF_SERVO; i++){
 800a42a:	2300      	movs	r3, #0
 800a42c:	613b      	str	r3, [r7, #16]
 800a42e:	693b      	ldr	r3, [r7, #16]
 800a430:	2b03      	cmp	r3, #3
 800a432:	d814      	bhi.n	800a45e <_ZN5Robot14updatedDataADCEv+0xa6>
			servo[i]->setAngle(servoData.angle[i]);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	693a      	ldr	r2, [r7, #16]
 800a438:	3204      	adds	r2, #4
 800a43a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a43e:	693b      	ldr	r3, [r7, #16]
 800a440:	005b      	lsls	r3, r3, #1
 800a442:	f107 0118 	add.w	r1, r7, #24
 800a446:	440b      	add	r3, r1
 800a448:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800a44c:	b2db      	uxtb	r3, r3
 800a44e:	4619      	mov	r1, r3
 800a450:	4610      	mov	r0, r2
 800a452:	f000 ff0b 	bl	800b26c <_ZN5Servo8setAngleEh>
		for(unsigned int i = 0; i < AMOUNT_OF_SERVO; i++){
 800a456:	693b      	ldr	r3, [r7, #16]
 800a458:	3301      	adds	r3, #1
 800a45a:	613b      	str	r3, [r7, #16]
 800a45c:	e7e7      	b.n	800a42e <_ZN5Robot14updatedDataADCEv+0x76>
		}
		current_angle_servo = servoData;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	3320      	adds	r3, #32
 800a462:	f107 0208 	add.w	r2, r7, #8
 800a466:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a46a:	e883 0003 	stmia.w	r3, {r0, r1}
	}
}
 800a46e:	bf00      	nop
 800a470:	3718      	adds	r7, #24
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}
 800a476:	bf00      	nop
 800a478:	b21642c9 	.word	0xb21642c9

0800a47c <_ZN5Robot19getCurrentServoDataEv>:

servoAngleData Robot::getCurrentServoData(){
 800a47c:	b480      	push	{r7}
 800a47e:	b083      	sub	sp, #12
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
 800a484:	6039      	str	r1, [r7, #0]
	return current_angle_servo;
 800a486:	687a      	ldr	r2, [r7, #4]
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	3320      	adds	r3, #32
 800a48c:	cb03      	ldmia	r3!, {r0, r1}
 800a48e:	6010      	str	r0, [r2, #0]
 800a490:	6051      	str	r1, [r2, #4]
}
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	370c      	adds	r7, #12
 800a496:	46bd      	mov	sp, r7
 800a498:	bc80      	pop	{r7}
 800a49a:	4770      	bx	lr

0800a49c <_ZN5Robot22getRawADCBufferHandlerEv>:

servoAngleData * Robot::getRawADCBufferHandler(){
 800a49c:	b480      	push	{r7}
 800a49e:	b083      	sub	sp, #12
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
	return &adc_raw_data;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	3328      	adds	r3, #40	; 0x28
}
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	370c      	adds	r7, #12
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	bc80      	pop	{r7}
 800a4b0:	4770      	bx	lr

0800a4b2 <_ZN5Robot15setOnePulseModeEP17TIM_HandleTypeDef>:

void Robot::setOnePulseMode(TIM_HandleTypeDef *htim){
 800a4b2:	b480      	push	{r7}
 800a4b4:	b083      	sub	sp, #12
 800a4b6:	af00      	add	r7, sp, #0
 800a4b8:	6078      	str	r0, [r7, #4]
 800a4ba:	6039      	str	r1, [r7, #0]
	htim->Instance->CR1 |= TIM_OPMODE_SINGLE;
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	683a      	ldr	r2, [r7, #0]
 800a4c2:	6812      	ldr	r2, [r2, #0]
 800a4c4:	6812      	ldr	r2, [r2, #0]
 800a4c6:	f042 0208 	orr.w	r2, r2, #8
 800a4ca:	601a      	str	r2, [r3, #0]
}
 800a4cc:	bf00      	nop
 800a4ce:	370c      	adds	r7, #12
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bc80      	pop	{r7}
 800a4d4:	4770      	bx	lr

0800a4d6 <_ZN5Robot17resetOnePulseModeEP17TIM_HandleTypeDef>:

void Robot::resetOnePulseMode(TIM_HandleTypeDef *htim){
 800a4d6:	b480      	push	{r7}
 800a4d8:	b083      	sub	sp, #12
 800a4da:	af00      	add	r7, sp, #0
 800a4dc:	6078      	str	r0, [r7, #4]
 800a4de:	6039      	str	r1, [r7, #0]
	htim->Instance->CR1 &= ~TIM_OPMODE_SINGLE;
 800a4e0:	683b      	ldr	r3, [r7, #0]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	683a      	ldr	r2, [r7, #0]
 800a4e6:	6812      	ldr	r2, [r2, #0]
 800a4e8:	6812      	ldr	r2, [r2, #0]
 800a4ea:	f022 0208 	bic.w	r2, r2, #8
 800a4ee:	601a      	str	r2, [r3, #0]
}
 800a4f0:	bf00      	nop
 800a4f2:	370c      	adds	r7, #12
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bc80      	pop	{r7}
 800a4f8:	4770      	bx	lr

0800a4fa <_ZN5Robot10resetTimerEP17TIM_HandleTypeDef>:

void Robot::resetTimer(TIM_HandleTypeDef *htim){
 800a4fa:	b580      	push	{r7, lr}
 800a4fc:	b082      	sub	sp, #8
 800a4fe:	af00      	add	r7, sp, #0
 800a500:	6078      	str	r0, [r7, #4]
 800a502:	6039      	str	r1, [r7, #0]
	HAL_TIM_Base_Stop_IT(htim);
 800a504:	6838      	ldr	r0, [r7, #0]
 800a506:	f7ff f874 	bl	80095f2 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(htim, 0);
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	2200      	movs	r2, #0
 800a510:	625a      	str	r2, [r3, #36]	; 0x24
}
 800a512:	bf00      	nop
 800a514:	3708      	adds	r7, #8
 800a516:	46bd      	mov	sp, r7
 800a518:	bd80      	pop	{r7, pc}

0800a51a <_ZN5Robot14isPCPointsModeEv>:

uint8_t Robot::isPCPointsMode(){
 800a51a:	b480      	push	{r7}
 800a51c:	b083      	sub	sp, #12
 800a51e:	af00      	add	r7, sp, #0
 800a520:	6078      	str	r0, [r7, #4]
	return pc_points_mode;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	791b      	ldrb	r3, [r3, #4]
}
 800a526:	4618      	mov	r0, r3
 800a528:	370c      	adds	r7, #12
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bc80      	pop	{r7}
 800a52e:	4770      	bx	lr

0800a530 <_ZN5Robot15setPCPointsModeEv>:

void Robot::setPCPointsMode(){
 800a530:	b480      	push	{r7}
 800a532:	b083      	sub	sp, #12
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
	this->pc_points_mode = true;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2201      	movs	r2, #1
 800a53c:	711a      	strb	r2, [r3, #4]
}
 800a53e:	bf00      	nop
 800a540:	370c      	adds	r7, #12
 800a542:	46bd      	mov	sp, r7
 800a544:	bc80      	pop	{r7}
 800a546:	4770      	bx	lr

0800a548 <_ZN5Robot17resetPCPointsModeEv>:

void Robot::resetPCPointsMode(){
 800a548:	b480      	push	{r7}
 800a54a:	b083      	sub	sp, #12
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
	this->pc_points_mode = false;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2200      	movs	r2, #0
 800a554:	711a      	strb	r2, [r3, #4]
}
 800a556:	bf00      	nop
 800a558:	370c      	adds	r7, #12
 800a55a:	46bd      	mov	sp, r7
 800a55c:	bc80      	pop	{r7}
 800a55e:	4770      	bx	lr

0800a560 <_ZN5Robot17isSavedPointsModeEv>:

uint8_t Robot::isSavedPointsMode(){
 800a560:	b480      	push	{r7}
 800a562:	b083      	sub	sp, #12
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
	return saved_points_mode;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	795b      	ldrb	r3, [r3, #5]
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	370c      	adds	r7, #12
 800a570:	46bd      	mov	sp, r7
 800a572:	bc80      	pop	{r7}
 800a574:	4770      	bx	lr

0800a576 <_ZN5Robot20resetSavedPointsModeEv>:

void Robot::setSavedPointsMode(){
	this->saved_points_mode = true;
}

void Robot::resetSavedPointsMode(){
 800a576:	b480      	push	{r7}
 800a578:	b083      	sub	sp, #12
 800a57a:	af00      	add	r7, sp, #0
 800a57c:	6078      	str	r0, [r7, #4]
	this->saved_points_mode = false;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	2200      	movs	r2, #0
 800a582:	715a      	strb	r2, [r3, #5]
}
 800a584:	bf00      	nop
 800a586:	370c      	adds	r7, #12
 800a588:	46bd      	mov	sp, r7
 800a58a:	bc80      	pop	{r7}
 800a58c:	4770      	bx	lr

0800a58e <_ZN5Robot10shortClickEv>:

void Robot::shortClick(){ //ADD POINT
 800a58e:	b580      	push	{r7, lr}
 800a590:	b084      	sub	sp, #16
 800a592:	af00      	add	r7, sp, #0
 800a594:	6078      	str	r0, [r7, #4]
	resetTimer(points_timer);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	689b      	ldr	r3, [r3, #8]
 800a59a:	4619      	mov	r1, r3
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f7ff ffac 	bl	800a4fa <_ZN5Robot10resetTimerEP17TIM_HandleTypeDef>
	addPoint(getCurrentServoData());
 800a5a2:	f107 0308 	add.w	r3, r7, #8
 800a5a6:	6879      	ldr	r1, [r7, #4]
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	f7ff ff67 	bl	800a47c <_ZN5Robot19getCurrentServoDataEv>
 800a5ae:	f107 0308 	add.w	r3, r7, #8
 800a5b2:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f7ff fea2 	bl	800a300 <_ZN5Robot8addPointE14servoAngleData>
}
 800a5bc:	bf00      	nop
 800a5be:	3710      	adds	r7, #16
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	bd80      	pop	{r7, pc}

0800a5c4 <_ZN5Robot9longClickEv>:

void Robot::longClick(){ //MOVE TO SAVED POINTS
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b082      	sub	sp, #8
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
	saved_points_mode = true;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2201      	movs	r2, #1
 800a5d0:	715a      	strb	r2, [r3, #5]
	//robot->moveToSavedPoints();
	if(pc != NULL) pc->stopUpdatingData();
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d004      	beq.n	800a5e4 <_ZN5Robot9longClickEv+0x20>
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f001 f803 	bl	800b5ea <_ZN11UART_PC_COM16stopUpdatingDataEv>
	resetOnePulseMode(points_timer);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	689b      	ldr	r3, [r3, #8]
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f7ff ff73 	bl	800a4d6 <_ZN5Robot17resetOnePulseModeEP17TIM_HandleTypeDef>
	*points_timer_speed_register = TIME_BETWEEN_POINTS;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	68db      	ldr	r3, [r3, #12]
 800a5f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a5f8:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(points_timer);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	689b      	ldr	r3, [r3, #8]
 800a5fe:	4618      	mov	r0, r3
 800a600:	f7fe ffec 	bl	80095dc <HAL_TIM_Base_Start_IT>
}
 800a604:	bf00      	nop
 800a606:	3708      	adds	r7, #8
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}

0800a60c <_ZN5Robot8buttonITEh>:

void Robot::buttonIT(uint8_t button_state){
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b082      	sub	sp, #8
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
 800a614:	460b      	mov	r3, r1
 800a616:	70fb      	strb	r3, [r7, #3]
	if(button_state == 0){
 800a618:	78fb      	ldrb	r3, [r7, #3]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d10a      	bne.n	800a634 <_ZN5Robot8buttonITEh+0x28>
		*points_timer_speed_register = LONG_CLICK_TIME;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	68db      	ldr	r3, [r3, #12]
 800a622:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a626:	601a      	str	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(points_timer);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	689b      	ldr	r3, [r3, #8]
 800a62c:	4618      	mov	r0, r3
 800a62e:	f7fe ffd5 	bl	80095dc <HAL_TIM_Base_Start_IT>
	} else {
		if(saved_points_mode == false){
			shortClick();
		}
	}
}
 800a632:	e006      	b.n	800a642 <_ZN5Robot8buttonITEh+0x36>
		if(saved_points_mode == false){
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	795b      	ldrb	r3, [r3, #5]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d102      	bne.n	800a642 <_ZN5Robot8buttonITEh+0x36>
			shortClick();
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f7ff ffa6 	bl	800a58e <_ZN5Robot10shortClickEv>
}
 800a642:	bf00      	nop
 800a644:	3708      	adds	r7, #8
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}
	...

0800a64c <_ZN5Robot7timerITEv>:

void Robot::timerIT(){
 800a64c:	b590      	push	{r4, r7, lr}
 800a64e:	b083      	sub	sp, #12
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
	if(isSavedPointsMode()){
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	f7ff ff83 	bl	800a560 <_ZN5Robot17isSavedPointsModeEv>
 800a65a:	4603      	mov	r3, r0
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	bf14      	ite	ne
 800a660:	2301      	movne	r3, #1
 800a662:	2300      	moveq	r3, #0
 800a664:	b2db      	uxtb	r3, r3
 800a666:	2b00      	cmp	r3, #0
 800a668:	d046      	beq.n	800a6f8 <_ZN5Robot7timerITEv+0xac>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800a66a:	2120      	movs	r1, #32
 800a66c:	482c      	ldr	r0, [pc, #176]	; (800a720 <_ZN5Robot7timerITEv+0xd4>)
 800a66e:	f7fe fc26 	bl	8008ebe <HAL_GPIO_TogglePin>
		updatedData(saved_points_vector[current_saved_point]);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	88db      	ldrh	r3, [r3, #6]
 800a67c:	4619      	mov	r1, r3
 800a67e:	4610      	mov	r0, r2
 800a680:	f000 f881 	bl	800a786 <_ZNSt6vectorI14servoAngleDataSaIS0_EEixEj>
 800a684:	4603      	mov	r3, r0
 800a686:	681a      	ldr	r2, [r3, #0]
 800a688:	4611      	mov	r1, r2
 800a68a:	685b      	ldr	r3, [r3, #4]
 800a68c:	461a      	mov	r2, r3
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f7ff fe66 	bl	800a360 <_ZN5Robot11updatedDataE14servoAngleData>
		current_saved_point++;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	88db      	ldrh	r3, [r3, #6]
 800a698:	3301      	adds	r3, #1
 800a69a:	b29a      	uxth	r2, r3
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	80da      	strh	r2, [r3, #6]
		if(current_saved_point >= saved_points_vector.size()){
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	88db      	ldrh	r3, [r3, #6]
 800a6a4:	461c      	mov	r4, r3
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	3330      	adds	r3, #48	; 0x30
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	f000 f87a 	bl	800a7a4 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE4sizeEv>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	429c      	cmp	r4, r3
 800a6b4:	bf2c      	ite	cs
 800a6b6:	2301      	movcs	r3, #1
 800a6b8:	2300      	movcc	r3, #0
 800a6ba:	b2db      	uxtb	r3, r3
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d02b      	beq.n	800a718 <_ZN5Robot7timerITEv+0xcc>
			resetTimer(points_timer);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	689b      	ldr	r3, [r3, #8]
 800a6c4:	4619      	mov	r1, r3
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f7ff ff17 	bl	800a4fa <_ZN5Robot10resetTimerEP17TIM_HandleTypeDef>
			setOnePulseMode(points_timer);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	689b      	ldr	r3, [r3, #8]
 800a6d0:	4619      	mov	r1, r3
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f7ff feed 	bl	800a4b2 <_ZN5Robot15setOnePulseModeEP17TIM_HandleTypeDef>
			saved_points_mode = false;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2200      	movs	r2, #0
 800a6dc:	715a      	strb	r2, [r3, #5]
			if(pc != NULL) pc->startUpdatingData();
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d004      	beq.n	800a6f0 <_ZN5Robot7timerITEv+0xa4>
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	f000 ff71 	bl	800b5d2 <_ZN11UART_PC_COM17startUpdatingDataEv>
			current_saved_point = 0;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	80da      	strh	r2, [r3, #6]
		}
	} else if(	HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 0){
		longClick();
	}
}
 800a6f6:	e00f      	b.n	800a718 <_ZN5Robot7timerITEv+0xcc>
	} else if(	HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 0){
 800a6f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a6fc:	4809      	ldr	r0, [pc, #36]	; (800a724 <_ZN5Robot7timerITEv+0xd8>)
 800a6fe:	f7fe fbd3 	bl	8008ea8 <HAL_GPIO_ReadPin>
 800a702:	4603      	mov	r3, r0
 800a704:	2b00      	cmp	r3, #0
 800a706:	bf0c      	ite	eq
 800a708:	2301      	moveq	r3, #1
 800a70a:	2300      	movne	r3, #0
 800a70c:	b2db      	uxtb	r3, r3
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d002      	beq.n	800a718 <_ZN5Robot7timerITEv+0xcc>
		longClick();
 800a712:	6878      	ldr	r0, [r7, #4]
 800a714:	f7ff ff56 	bl	800a5c4 <_ZN5Robot9longClickEv>
}
 800a718:	bf00      	nop
 800a71a:	370c      	adds	r7, #12
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd90      	pop	{r4, r7, pc}
 800a720:	40010800 	.word	0x40010800
 800a724:	40011000 	.word	0x40011000

0800a728 <_ZNSt6vectorI14servoAngleDataSaIS0_EEC1Ev>:
      // (assign() and get_allocator() are also listed in this section)

      /**
       *  @brief  Creates a %vector with no elements.
       */
      vector()
 800a728:	b580      	push	{r7, lr}
 800a72a:	b082      	sub	sp, #8
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
#if __cplusplus >= 201103L
      noexcept(is_nothrow_default_constructible<_Alloc>::value)
#endif
      : _Base() { }
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	4618      	mov	r0, r3
 800a734:	f000 f8ae 	bl	800a894 <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EEC1Ev>
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	4618      	mov	r0, r3
 800a73c:	3708      	adds	r7, #8
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}

0800a742 <_ZNSt6vectorI14servoAngleDataSaIS0_EED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 800a742:	b5b0      	push	{r4, r5, r7, lr}
 800a744:	b082      	sub	sp, #8
 800a746:	af00      	add	r7, sp, #0
 800a748:	6078      	str	r0, [r7, #4]
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681c      	ldr	r4, [r3, #0]
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator()); }
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	4618      	mov	r0, r3
 800a756:	f000 f8cb 	bl	800a8f0 <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE19_M_get_Tp_allocatorEv>
 800a75a:	4603      	mov	r3, r0
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800a75c:	461a      	mov	r2, r3
 800a75e:	4629      	mov	r1, r5
 800a760:	4620      	mov	r0, r4
 800a762:	f000 f8cf 	bl	800a904 <_ZSt8_DestroyIP14servoAngleDataS0_EvT_S2_RSaIT0_E>
		      _M_get_Tp_allocator()); }
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	4618      	mov	r0, r3
 800a76a:	f000 f8a0 	bl	800a8ae <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EED1Ev>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	e005      	b.n	800a77e <_ZNSt6vectorI14servoAngleDataSaIS0_EED1Ev+0x3c>
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	4618      	mov	r0, r3
 800a776:	f000 f89a 	bl	800a8ae <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EED1Ev>
 800a77a:	f001 fffd 	bl	800c778 <__cxa_end_cleanup>
 800a77e:	4618      	mov	r0, r3
 800a780:	3708      	adds	r7, #8
 800a782:	46bd      	mov	sp, r7
 800a784:	bdb0      	pop	{r4, r5, r7, pc}

0800a786 <_ZNSt6vectorI14servoAngleDataSaIS0_EEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 800a786:	b480      	push	{r7}
 800a788:	b083      	sub	sp, #12
 800a78a:	af00      	add	r7, sp, #0
 800a78c:	6078      	str	r0, [r7, #4]
 800a78e:	6039      	str	r1, [r7, #0]
      { return *(this->_M_impl._M_start + __n); }
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681a      	ldr	r2, [r3, #0]
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	00db      	lsls	r3, r3, #3
 800a798:	4413      	add	r3, r2
 800a79a:	4618      	mov	r0, r3
 800a79c:	370c      	adds	r7, #12
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bc80      	pop	{r7}
 800a7a2:	4770      	bx	lr

0800a7a4 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 800a7a4:	b480      	push	{r7}
 800a7a6:	b083      	sub	sp, #12
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	461a      	mov	r2, r3
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	1ad3      	subs	r3, r2, r3
 800a7b8:	10db      	asrs	r3, r3, #3
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	370c      	adds	r7, #12
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bc80      	pop	{r7}
 800a7c2:	4770      	bx	lr

0800a7c4 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE5emptyEv>:
      empty() const _GLIBCXX_NOEXCEPT
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b084      	sub	sp, #16
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
      { return begin() == end(); }
 800a7cc:	6878      	ldr	r0, [r7, #4]
 800a7ce:	f000 f8a7 	bl	800a920 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE5beginEv>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	60bb      	str	r3, [r7, #8]
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	f000 f8b6 	bl	800a948 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE3endEv>
 800a7dc:	4603      	mov	r3, r0
 800a7de:	60fb      	str	r3, [r7, #12]
 800a7e0:	f107 020c 	add.w	r2, r7, #12
 800a7e4:	f107 0308 	add.w	r3, r7, #8
 800a7e8:	4611      	mov	r1, r2
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f000 f8c0 	bl	800a970 <_ZN9__gnu_cxxeqIPK14servoAngleDataSt6vectorIS1_SaIS1_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	3710      	adds	r7, #16
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}

0800a7fa <_ZNSt6vectorI14servoAngleDataSaIS0_EE9push_backERKS0_>:
       *  to it.  Due to the nature of a %vector this operation can be
       *  done in constant time if the %vector has preallocated space
       *  available.
       */
      void
      push_back(const value_type& __x)
 800a7fa:	b580      	push	{r7, lr}
 800a7fc:	b082      	sub	sp, #8
 800a7fe:	af00      	add	r7, sp, #0
 800a800:	6078      	str	r0, [r7, #4]
 800a802:	6039      	str	r1, [r7, #0]
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	685a      	ldr	r2, [r3, #4]
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	689b      	ldr	r3, [r3, #8]
 800a80c:	429a      	cmp	r2, r3
 800a80e:	d00d      	beq.n	800a82c <_ZNSt6vectorI14servoAngleDataSaIS0_EE9push_backERKS0_+0x32>
	  {
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 800a810:	6878      	ldr	r0, [r7, #4]
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	685b      	ldr	r3, [r3, #4]
 800a816:	683a      	ldr	r2, [r7, #0]
 800a818:	4619      	mov	r1, r3
 800a81a:	f000 f8c1 	bl	800a9a0 <_ZN9__gnu_cxx14__alloc_traitsISaI14servoAngleDataEE9constructIS1_EEvRS2_PS1_RKT_>
	                             __x);
	    ++this->_M_impl._M_finish;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	685b      	ldr	r3, [r3, #4]
 800a822:	f103 0208 	add.w	r2, r3, #8
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	605a      	str	r2, [r3, #4]
#if __cplusplus >= 201103L
	  _M_emplace_back_aux(__x);
#else
	  _M_insert_aux(end(), __x);
#endif
      }
 800a82a:	e008      	b.n	800a83e <_ZNSt6vectorI14servoAngleDataSaIS0_EE9push_backERKS0_+0x44>
	  _M_insert_aux(end(), __x);
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f000 f9b1 	bl	800ab94 <_ZNSt6vectorI14servoAngleDataSaIS0_EE3endEv>
 800a832:	4603      	mov	r3, r0
 800a834:	683a      	ldr	r2, [r7, #0]
 800a836:	4619      	mov	r1, r3
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f000 f8c1 	bl	800a9c0 <_ZNSt6vectorI14servoAngleDataSaIS0_EE13_M_insert_auxEN9__gnu_cxx17__normal_iteratorIPS0_S2_EERKS0_>
      }
 800a83e:	bf00      	nop
 800a840:	3708      	adds	r7, #8
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}

0800a846 <_ZNSt6vectorI14servoAngleDataSaIS0_EE4backEv>:
      back() _GLIBCXX_NOEXCEPT
 800a846:	b580      	push	{r7, lr}
 800a848:	b084      	sub	sp, #16
 800a84a:	af00      	add	r7, sp, #0
 800a84c:	6078      	str	r0, [r7, #4]
      { return *(end() - 1); }
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 f9a0 	bl	800ab94 <_ZNSt6vectorI14servoAngleDataSaIS0_EE3endEv>
 800a854:	4603      	mov	r3, r0
 800a856:	60fb      	str	r3, [r7, #12]
 800a858:	f107 030c 	add.w	r3, r7, #12
 800a85c:	2101      	movs	r1, #1
 800a85e:	4618      	mov	r0, r3
 800a860:	f000 f9a9 	bl	800abb6 <_ZNK9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEEmiEi>
 800a864:	4603      	mov	r3, r0
 800a866:	60bb      	str	r3, [r7, #8]
 800a868:	f107 0308 	add.w	r3, r7, #8
 800a86c:	4618      	mov	r0, r3
 800a86e:	f000 f9bb 	bl	800abe8 <_ZNK9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEEdeEv>
 800a872:	4603      	mov	r3, r0
 800a874:	4618      	mov	r0, r3
 800a876:	3710      	adds	r7, #16
 800a878:	46bd      	mov	sp, r7
 800a87a:	bd80      	pop	{r7, pc}

0800a87c <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE12_Vector_implD1Ev>:
      struct _Vector_impl 
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b082      	sub	sp, #8
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f000 f9cf 	bl	800ac28 <_ZNSaI14servoAngleDataED1Ev>
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	4618      	mov	r0, r3
 800a88e:	3708      	adds	r7, #8
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}

0800a894 <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EEC1Ev>:
      _Vector_base()
 800a894:	b580      	push	{r7, lr}
 800a896:	b082      	sub	sp, #8
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
      : _M_impl() { }
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f000 f9ad 	bl	800abfe <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE12_Vector_implC1Ev>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	3708      	adds	r7, #8
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}

0800a8ae <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 800a8ae:	b580      	push	{r7, lr}
 800a8b0:	b082      	sub	sp, #8
 800a8b2:	af00      	add	r7, sp, #0
 800a8b4:	6078      	str	r0, [r7, #4]
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6819      	ldr	r1, [r3, #0]
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	689b      	ldr	r3, [r3, #8]
		      - this->_M_impl._M_start); }
 800a8be:	461a      	mov	r2, r3
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	1ad3      	subs	r3, r2, r3
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 800a8c6:	10db      	asrs	r3, r3, #3
 800a8c8:	461a      	mov	r2, r3
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f000 f9b8 	bl	800ac40 <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE13_M_deallocateEPS0_j>
		      - this->_M_impl._M_start); }
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	f7ff ffd2 	bl	800a87c <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE12_Vector_implD1Ev>
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	e005      	b.n	800a8e8 <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EED1Ev+0x3a>
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	4618      	mov	r0, r3
 800a8e0:	f7ff ffcc 	bl	800a87c <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE12_Vector_implD1Ev>
 800a8e4:	f001 ff48 	bl	800c778 <__cxa_end_cleanup>
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	3708      	adds	r7, #8
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	bd80      	pop	{r7, pc}

0800a8f0 <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 800a8f0:	b480      	push	{r7}
 800a8f2:	b083      	sub	sp, #12
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	370c      	adds	r7, #12
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bc80      	pop	{r7}
 800a902:	4770      	bx	lr

0800a904 <_ZSt8_DestroyIP14servoAngleDataS0_EvT_S2_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 800a904:	b580      	push	{r7, lr}
 800a906:	b084      	sub	sp, #16
 800a908:	af00      	add	r7, sp, #0
 800a90a:	60f8      	str	r0, [r7, #12]
 800a90c:	60b9      	str	r1, [r7, #8]
 800a90e:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 800a910:	68b9      	ldr	r1, [r7, #8]
 800a912:	68f8      	ldr	r0, [r7, #12]
 800a914:	f000 f9a7 	bl	800ac66 <_ZSt8_DestroyIP14servoAngleDataEvT_S2_>
    }
 800a918:	bf00      	nop
 800a91a:	3710      	adds	r7, #16
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}

0800a920 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE5beginEv>:
      begin() const _GLIBCXX_NOEXCEPT
 800a920:	b580      	push	{r7, lr}
 800a922:	b084      	sub	sp, #16
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_start); }
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	60fb      	str	r3, [r7, #12]
 800a92e:	f107 020c 	add.w	r2, r7, #12
 800a932:	f107 0308 	add.w	r3, r7, #8
 800a936:	4611      	mov	r1, r2
 800a938:	4618      	mov	r0, r3
 800a93a:	f000 f9a1 	bl	800ac80 <_ZN9__gnu_cxx17__normal_iteratorIPK14servoAngleDataSt6vectorIS1_SaIS1_EEEC1ERKS3_>
 800a93e:	68bb      	ldr	r3, [r7, #8]
 800a940:	4618      	mov	r0, r3
 800a942:	3710      	adds	r7, #16
 800a944:	46bd      	mov	sp, r7
 800a946:	bd80      	pop	{r7, pc}

0800a948 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE3endEv>:
      end() const _GLIBCXX_NOEXCEPT
 800a948:	b580      	push	{r7, lr}
 800a94a:	b084      	sub	sp, #16
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_finish); }
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	685b      	ldr	r3, [r3, #4]
 800a954:	60fb      	str	r3, [r7, #12]
 800a956:	f107 020c 	add.w	r2, r7, #12
 800a95a:	f107 0308 	add.w	r3, r7, #8
 800a95e:	4611      	mov	r1, r2
 800a960:	4618      	mov	r0, r3
 800a962:	f000 f98d 	bl	800ac80 <_ZN9__gnu_cxx17__normal_iteratorIPK14servoAngleDataSt6vectorIS1_SaIS1_EEEC1ERKS3_>
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	4618      	mov	r0, r3
 800a96a:	3710      	adds	r7, #16
 800a96c:	46bd      	mov	sp, r7
 800a96e:	bd80      	pop	{r7, pc}

0800a970 <_ZN9__gnu_cxxeqIPK14servoAngleDataSt6vectorIS1_SaIS1_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>:
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() == __rhs.base(); }

  template<typename _Iterator, typename _Container>
    inline bool
    operator==(const __normal_iterator<_Iterator, _Container>& __lhs,
 800a970:	b590      	push	{r4, r7, lr}
 800a972:	b083      	sub	sp, #12
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
 800a978:	6039      	str	r1, [r7, #0]
	       const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() == __rhs.base(); }
 800a97a:	6878      	ldr	r0, [r7, #4]
 800a97c:	f000 f98f 	bl	800ac9e <_ZNK9__gnu_cxx17__normal_iteratorIPK14servoAngleDataSt6vectorIS1_SaIS1_EEE4baseEv>
 800a980:	4603      	mov	r3, r0
 800a982:	681c      	ldr	r4, [r3, #0]
 800a984:	6838      	ldr	r0, [r7, #0]
 800a986:	f000 f98a 	bl	800ac9e <_ZNK9__gnu_cxx17__normal_iteratorIPK14servoAngleDataSt6vectorIS1_SaIS1_EEE4baseEv>
 800a98a:	4603      	mov	r3, r0
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	429c      	cmp	r4, r3
 800a990:	bf0c      	ite	eq
 800a992:	2301      	moveq	r3, #1
 800a994:	2300      	movne	r3, #0
 800a996:	b2db      	uxtb	r3, r3
 800a998:	4618      	mov	r0, r3
 800a99a:	370c      	adds	r7, #12
 800a99c:	46bd      	mov	sp, r7
 800a99e:	bd90      	pop	{r4, r7, pc}

0800a9a0 <_ZN9__gnu_cxx14__alloc_traitsISaI14servoAngleDataEE9constructIS1_EEvRS2_PS1_RKT_>:

    static void deallocate(_Alloc& __a, pointer __p, size_type __n)
    { __a.deallocate(__p, __n); }

    template<typename _Tp>
      static void construct(_Alloc& __a, pointer __p, const _Tp& __arg)
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b084      	sub	sp, #16
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	60f8      	str	r0, [r7, #12]
 800a9a8:	60b9      	str	r1, [r7, #8]
 800a9aa:	607a      	str	r2, [r7, #4]
      { __a.construct(__p, __arg); }
 800a9ac:	687a      	ldr	r2, [r7, #4]
 800a9ae:	68b9      	ldr	r1, [r7, #8]
 800a9b0:	68f8      	ldr	r0, [r7, #12]
 800a9b2:	f000 f97e 	bl	800acb2 <_ZN9__gnu_cxx13new_allocatorI14servoAngleDataE9constructEPS1_RKS1_>
 800a9b6:	bf00      	nop
 800a9b8:	3710      	adds	r7, #16
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}
	...

0800a9c0 <_ZNSt6vectorI14servoAngleDataSaIS0_EE13_M_insert_auxEN9__gnu_cxx17__normal_iteratorIPS0_S2_EERKS0_>:
      vector<_Tp, _Alloc>::
      _M_insert_aux(iterator __position, _Args&&... __args)
#else
  template<typename _Tp, typename _Alloc>
    void
    vector<_Tp, _Alloc>::
 800a9c0:	b5b0      	push	{r4, r5, r7, lr}
 800a9c2:	b08c      	sub	sp, #48	; 0x30
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	60f8      	str	r0, [r7, #12]
 800a9c8:	60b9      	str	r1, [r7, #8]
 800a9ca:	607a      	str	r2, [r7, #4]
    _M_insert_aux(iterator __position, const _Tp& __x)
#endif
    {
      if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	685a      	ldr	r2, [r3, #4]
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	689b      	ldr	r3, [r3, #8]
 800a9d4:	429a      	cmp	r2, r3
 800a9d6:	d032      	beq.n	800aa3e <_ZNSt6vectorI14servoAngleDataSaIS0_EE13_M_insert_auxEN9__gnu_cxx17__normal_iteratorIPS0_S2_EERKS0_+0x7e>
	{
	  _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 800a9d8:	68f8      	ldr	r0, [r7, #12]
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	6859      	ldr	r1, [r3, #4]
			           _GLIBCXX_MOVE(*(this->_M_impl._M_finish
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	685b      	ldr	r3, [r3, #4]
 800a9e2:	3b08      	subs	r3, #8
	  _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 800a9e4:	461a      	mov	r2, r3
 800a9e6:	f7ff ffdb 	bl	800a9a0 <_ZN9__gnu_cxx14__alloc_traitsISaI14servoAngleDataEE9constructIS1_EEvRS2_PS1_RKT_>
				                   - 1)));
	  ++this->_M_impl._M_finish;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	685b      	ldr	r3, [r3, #4]
 800a9ee:	f103 0208 	add.w	r2, r3, #8
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	605a      	str	r2, [r3, #4]
#if __cplusplus < 201103L
	  _Tp __x_copy = __x;
 800a9f6:	687a      	ldr	r2, [r7, #4]
 800a9f8:	f107 0314 	add.w	r3, r7, #20
 800a9fc:	6810      	ldr	r0, [r2, #0]
 800a9fe:	6851      	ldr	r1, [r2, #4]
 800aa00:	c303      	stmia	r3!, {r0, r1}
#endif
	  _GLIBCXX_MOVE_BACKWARD3(__position.base(),
 800aa02:	f107 0308 	add.w	r3, r7, #8
 800aa06:	4618      	mov	r0, r3
 800aa08:	f000 f96a 	bl	800ace0 <_ZNK9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEE4baseEv>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	6818      	ldr	r0, [r3, #0]
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	685b      	ldr	r3, [r3, #4]
 800aa14:	f1a3 0110 	sub.w	r1, r3, #16
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	685b      	ldr	r3, [r3, #4]
 800aa1c:	3b08      	subs	r3, #8
 800aa1e:	461a      	mov	r2, r3
 800aa20:	f000 f968 	bl	800acf4 <_ZSt13copy_backwardIP14servoAngleDataS1_ET0_T_S3_S2_>
				  this->_M_impl._M_finish - 2,
				  this->_M_impl._M_finish - 1);
#if __cplusplus < 201103L
	  *__position = __x_copy;
 800aa24:	f107 0308 	add.w	r3, r7, #8
 800aa28:	4618      	mov	r0, r3
 800aa2a:	f000 f8dd 	bl	800abe8 <_ZNK9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEEdeEv>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	461a      	mov	r2, r3
 800aa32:	f107 0314 	add.w	r3, r7, #20
 800aa36:	cb03      	ldmia	r3!, {r0, r1}
 800aa38:	6010      	str	r0, [r2, #0]
 800aa3a:	6051      	str	r1, [r2, #4]
			- this->_M_impl._M_start);
	  this->_M_impl._M_start = __new_start;
	  this->_M_impl._M_finish = __new_finish;
	  this->_M_impl._M_end_of_storage = __new_start + __len;
	}
    }
 800aa3c:	e0a4      	b.n	800ab88 <_ZNSt6vectorI14servoAngleDataSaIS0_EE13_M_insert_auxEN9__gnu_cxx17__normal_iteratorIPS0_S2_EERKS0_+0x1c8>
	    _M_check_len(size_type(1), "vector::_M_insert_aux");
 800aa3e:	4a54      	ldr	r2, [pc, #336]	; (800ab90 <_ZNSt6vectorI14servoAngleDataSaIS0_EE13_M_insert_auxEN9__gnu_cxx17__normal_iteratorIPS0_S2_EERKS0_+0x1d0>)
 800aa40:	2101      	movs	r1, #1
 800aa42:	68f8      	ldr	r0, [r7, #12]
 800aa44:	f000 f96e 	bl	800ad24 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE12_M_check_lenEjPKc>
 800aa48:	4603      	mov	r3, r0
 800aa4a:	62bb      	str	r3, [r7, #40]	; 0x28
	  const size_type __elems_before = __position - begin();
 800aa4c:	68f8      	ldr	r0, [r7, #12]
 800aa4e:	f000 f9b0 	bl	800adb2 <_ZNSt6vectorI14servoAngleDataSaIS0_EE5beginEv>
 800aa52:	4603      	mov	r3, r0
 800aa54:	61fb      	str	r3, [r7, #28]
 800aa56:	f107 021c 	add.w	r2, r7, #28
 800aa5a:	f107 0308 	add.w	r3, r7, #8
 800aa5e:	4611      	mov	r1, r2
 800aa60:	4618      	mov	r0, r3
 800aa62:	f000 f9b6 	bl	800add2 <_ZN9__gnu_cxxmiIP14servoAngleDataSt6vectorIS1_SaIS1_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS9_SC_>
 800aa66:	4603      	mov	r3, r0
 800aa68:	627b      	str	r3, [r7, #36]	; 0x24
	  pointer __new_start(this->_M_allocate(__len));
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aa6e:	4618      	mov	r0, r3
 800aa70:	f000 f9c5 	bl	800adfe <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE11_M_allocateEj>
 800aa74:	4603      	mov	r3, r0
 800aa76:	623b      	str	r3, [r7, #32]
	  pointer __new_finish(__new_start);
 800aa78:	6a3b      	ldr	r3, [r7, #32]
 800aa7a:	62fb      	str	r3, [r7, #44]	; 0x2c
	      _Alloc_traits::construct(this->_M_impl,
 800aa7c:	68f8      	ldr	r0, [r7, #12]
		                       __new_start + __elems_before,
 800aa7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa80:	00db      	lsls	r3, r3, #3
	      _Alloc_traits::construct(this->_M_impl,
 800aa82:	6a3a      	ldr	r2, [r7, #32]
 800aa84:	4413      	add	r3, r2
 800aa86:	687a      	ldr	r2, [r7, #4]
 800aa88:	4619      	mov	r1, r3
 800aa8a:	f7ff ff89 	bl	800a9a0 <_ZN9__gnu_cxx14__alloc_traitsISaI14servoAngleDataEE9constructIS1_EEvRS2_PS1_RKT_>
	      __new_finish = pointer();
 800aa8e:	2300      	movs	r3, #0
 800aa90:	62fb      	str	r3, [r7, #44]	; 0x2c
		(this->_M_impl._M_start, __position.base(),
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	681c      	ldr	r4, [r3, #0]
 800aa96:	f107 0308 	add.w	r3, r7, #8
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	f000 f920 	bl	800ace0 <_ZNK9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEE4baseEv>
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	681d      	ldr	r5, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f7ff ff22 	bl	800a8f0 <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE19_M_get_Tp_allocatorEv>
 800aaac:	4603      	mov	r3, r0
	      __new_finish
 800aaae:	6a3a      	ldr	r2, [r7, #32]
 800aab0:	4629      	mov	r1, r5
 800aab2:	4620      	mov	r0, r4
 800aab4:	f000 f9b7 	bl	800ae26 <_ZSt34__uninitialized_move_if_noexcept_aIP14servoAngleDataS1_SaIS0_EET0_T_S4_S3_RT1_>
 800aab8:	4603      	mov	r3, r0
 800aaba:	62fb      	str	r3, [r7, #44]	; 0x2c
	      ++__new_finish;
 800aabc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aabe:	3308      	adds	r3, #8
 800aac0:	62fb      	str	r3, [r7, #44]	; 0x2c
		(__position.base(), this->_M_impl._M_finish,
 800aac2:	f107 0308 	add.w	r3, r7, #8
 800aac6:	4618      	mov	r0, r3
 800aac8:	f000 f90a 	bl	800ace0 <_ZNK9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEE4baseEv>
 800aacc:	4603      	mov	r3, r0
 800aace:	681c      	ldr	r4, [r3, #0]
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	685d      	ldr	r5, [r3, #4]
		 __new_finish, _M_get_Tp_allocator());
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	4618      	mov	r0, r3
 800aad8:	f7ff ff0a 	bl	800a8f0 <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE19_M_get_Tp_allocatorEv>
 800aadc:	4603      	mov	r3, r0
	      __new_finish
 800aade:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aae0:	4629      	mov	r1, r5
 800aae2:	4620      	mov	r0, r4
 800aae4:	f000 f99f 	bl	800ae26 <_ZSt34__uninitialized_move_if_noexcept_aIP14servoAngleDataS1_SaIS0_EET0_T_S4_S3_RT1_>
 800aae8:	4603      	mov	r3, r0
 800aaea:	62fb      	str	r3, [r7, #44]	; 0x2c
	  std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	681c      	ldr	r4, [r3, #0]
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	685d      	ldr	r5, [r3, #4]
			_M_get_Tp_allocator());
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f7ff fefa 	bl	800a8f0 <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE19_M_get_Tp_allocatorEv>
 800aafc:	4603      	mov	r3, r0
	  std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800aafe:	461a      	mov	r2, r3
 800ab00:	4629      	mov	r1, r5
 800ab02:	4620      	mov	r0, r4
 800ab04:	f7ff fefe 	bl	800a904 <_ZSt8_DestroyIP14servoAngleDataS0_EvT_S2_RSaIT0_E>
	  _M_deallocate(this->_M_impl._M_start,
 800ab08:	68f8      	ldr	r0, [r7, #12]
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	6819      	ldr	r1, [r3, #0]
			this->_M_impl._M_end_of_storage
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	689b      	ldr	r3, [r3, #8]
			- this->_M_impl._M_start);
 800ab12:	461a      	mov	r2, r3
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	1ad3      	subs	r3, r2, r3
	  _M_deallocate(this->_M_impl._M_start,
 800ab1a:	10db      	asrs	r3, r3, #3
 800ab1c:	461a      	mov	r2, r3
 800ab1e:	f000 f88f 	bl	800ac40 <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE13_M_deallocateEPS0_j>
	  this->_M_impl._M_start = __new_start;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	6a3a      	ldr	r2, [r7, #32]
 800ab26:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_finish = __new_finish;
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ab2c:	605a      	str	r2, [r3, #4]
	  this->_M_impl._M_end_of_storage = __new_start + __len;
 800ab2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab30:	00db      	lsls	r3, r3, #3
 800ab32:	6a3a      	ldr	r2, [r7, #32]
 800ab34:	441a      	add	r2, r3
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	609a      	str	r2, [r3, #8]
    }
 800ab3a:	e025      	b.n	800ab88 <_ZNSt6vectorI14servoAngleDataSaIS0_EE13_M_insert_auxEN9__gnu_cxx17__normal_iteratorIPS0_S2_EERKS0_+0x1c8>
 800ab3c:	4603      	mov	r3, r0
          __catch(...)
 800ab3e:	4618      	mov	r0, r3
 800ab40:	f001 fbce 	bl	800c2e0 <__cxa_begin_catch>
	      if (!__new_finish)
 800ab44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d108      	bne.n	800ab5c <_ZNSt6vectorI14servoAngleDataSaIS0_EE13_M_insert_auxEN9__gnu_cxx17__normal_iteratorIPS0_S2_EERKS0_+0x19c>
		_Alloc_traits::destroy(this->_M_impl,
 800ab4a:	68f8      	ldr	r0, [r7, #12]
		                       __new_start + __elems_before);
 800ab4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab4e:	00db      	lsls	r3, r3, #3
		_Alloc_traits::destroy(this->_M_impl,
 800ab50:	6a3a      	ldr	r2, [r7, #32]
 800ab52:	4413      	add	r3, r2
 800ab54:	4619      	mov	r1, r3
 800ab56:	f000 f978 	bl	800ae4a <_ZN9__gnu_cxx14__alloc_traitsISaI14servoAngleDataEE7destroyERS2_PS1_>
 800ab5a:	e009      	b.n	800ab70 <_ZNSt6vectorI14servoAngleDataSaIS0_EE13_M_insert_auxEN9__gnu_cxx17__normal_iteratorIPS0_S2_EERKS0_+0x1b0>
		std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	4618      	mov	r0, r3
 800ab60:	f7ff fec6 	bl	800a8f0 <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE19_M_get_Tp_allocatorEv>
 800ab64:	4603      	mov	r3, r0
 800ab66:	461a      	mov	r2, r3
 800ab68:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ab6a:	6a38      	ldr	r0, [r7, #32]
 800ab6c:	f7ff feca 	bl	800a904 <_ZSt8_DestroyIP14servoAngleDataS0_EvT_S2_RSaIT0_E>
	      _M_deallocate(__new_start, __len);
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab74:	6a39      	ldr	r1, [r7, #32]
 800ab76:	4618      	mov	r0, r3
 800ab78:	f000 f862 	bl	800ac40 <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE13_M_deallocateEPS0_j>
	      __throw_exception_again;
 800ab7c:	f001 fda0 	bl	800c6c0 <__cxa_rethrow>
          __catch(...)
 800ab80:	f001 fbee 	bl	800c360 <__cxa_end_catch>
 800ab84:	f001 fdf8 	bl	800c778 <__cxa_end_cleanup>
    }
 800ab88:	3730      	adds	r7, #48	; 0x30
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	bdb0      	pop	{r4, r5, r7, pc}
 800ab8e:	bf00      	nop
 800ab90:	08011d88 	.word	0x08011d88

0800ab94 <_ZNSt6vectorI14servoAngleDataSaIS0_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b084      	sub	sp, #16
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	1d1a      	adds	r2, r3, #4
 800aba0:	f107 030c 	add.w	r3, r7, #12
 800aba4:	4611      	mov	r1, r2
 800aba6:	4618      	mov	r0, r3
 800aba8:	f000 f95c 	bl	800ae64 <_ZN9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEEC1ERKS2_>
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	4618      	mov	r0, r3
 800abb0:	3710      	adds	r7, #16
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}

0800abb6 <_ZNK9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEEmiEi>:
      operator-(difference_type __n) const _GLIBCXX_NOEXCEPT
 800abb6:	b580      	push	{r7, lr}
 800abb8:	b084      	sub	sp, #16
 800abba:	af00      	add	r7, sp, #0
 800abbc:	6078      	str	r0, [r7, #4]
 800abbe:	6039      	str	r1, [r7, #0]
      { return __normal_iterator(_M_current - __n); }
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681a      	ldr	r2, [r3, #0]
 800abc4:	683b      	ldr	r3, [r7, #0]
 800abc6:	00db      	lsls	r3, r3, #3
 800abc8:	425b      	negs	r3, r3
 800abca:	4413      	add	r3, r2
 800abcc:	60fb      	str	r3, [r7, #12]
 800abce:	f107 020c 	add.w	r2, r7, #12
 800abd2:	f107 0308 	add.w	r3, r7, #8
 800abd6:	4611      	mov	r1, r2
 800abd8:	4618      	mov	r0, r3
 800abda:	f000 f943 	bl	800ae64 <_ZN9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEEC1ERKS2_>
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	4618      	mov	r0, r3
 800abe2:	3710      	adds	r7, #16
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}

0800abe8 <_ZNK9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 800abe8:	b480      	push	{r7}
 800abea:	b083      	sub	sp, #12
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	4618      	mov	r0, r3
 800abf6:	370c      	adds	r7, #12
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bc80      	pop	{r7}
 800abfc:	4770      	bx	lr

0800abfe <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE12_Vector_implC1Ev>:
	_Vector_impl()
 800abfe:	b580      	push	{r7, lr}
 800ac00:	b082      	sub	sp, #8
 800ac02:	af00      	add	r7, sp, #0
 800ac04:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	f000 f93b 	bl	800ae82 <_ZNSaI14servoAngleDataEC1Ev>
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2200      	movs	r2, #0
 800ac10:	601a      	str	r2, [r3, #0]
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	2200      	movs	r2, #0
 800ac16:	605a      	str	r2, [r3, #4]
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	609a      	str	r2, [r3, #8]
	{ }
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	4618      	mov	r0, r3
 800ac22:	3708      	adds	r7, #8
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd80      	pop	{r7, pc}

0800ac28 <_ZNSaI14servoAngleDataED1Ev>:
      : __allocator_base<_Tp>(__a) { }

      template<typename _Tp1>
        allocator(const allocator<_Tp1>&) throw() { }

      ~allocator() throw() { }
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b082      	sub	sp, #8
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f000 f932 	bl	800ae9a <_ZN9__gnu_cxx13new_allocatorI14servoAngleDataED1Ev>
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	4618      	mov	r0, r3
 800ac3a:	3708      	adds	r7, #8
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	bd80      	pop	{r7, pc}

0800ac40 <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE13_M_deallocateEPS0_j>:
      _M_deallocate(pointer __p, size_t __n)
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b084      	sub	sp, #16
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	60f8      	str	r0, [r7, #12]
 800ac48:	60b9      	str	r1, [r7, #8]
 800ac4a:	607a      	str	r2, [r7, #4]
	if (__p)
 800ac4c:	68bb      	ldr	r3, [r7, #8]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d005      	beq.n	800ac5e <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE13_M_deallocateEPS0_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	687a      	ldr	r2, [r7, #4]
 800ac56:	68b9      	ldr	r1, [r7, #8]
 800ac58:	4618      	mov	r0, r3
 800ac5a:	f000 f928 	bl	800aeae <_ZN9__gnu_cxx14__alloc_traitsISaI14servoAngleDataEE10deallocateERS2_PS1_j>
      }
 800ac5e:	bf00      	nop
 800ac60:	3710      	adds	r7, #16
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}

0800ac66 <_ZSt8_DestroyIP14servoAngleDataEvT_S2_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 800ac66:	b580      	push	{r7, lr}
 800ac68:	b082      	sub	sp, #8
 800ac6a:	af00      	add	r7, sp, #0
 800ac6c:	6078      	str	r0, [r7, #4]
 800ac6e:	6039      	str	r1, [r7, #0]
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
 800ac70:	6839      	ldr	r1, [r7, #0]
 800ac72:	6878      	ldr	r0, [r7, #4]
 800ac74:	f000 f92a 	bl	800aecc <_ZNSt12_Destroy_auxILb1EE9__destroyIP14servoAngleDataEEvT_S4_>
    }
 800ac78:	bf00      	nop
 800ac7a:	3708      	adds	r7, #8
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}

0800ac80 <_ZN9__gnu_cxx17__normal_iteratorIPK14servoAngleDataSt6vectorIS1_SaIS1_EEEC1ERKS3_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 800ac80:	b480      	push	{r7}
 800ac82:	b083      	sub	sp, #12
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
 800ac88:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	681a      	ldr	r2, [r3, #0]
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	601a      	str	r2, [r3, #0]
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	4618      	mov	r0, r3
 800ac96:	370c      	adds	r7, #12
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	bc80      	pop	{r7}
 800ac9c:	4770      	bx	lr

0800ac9e <_ZNK9__gnu_cxx17__normal_iteratorIPK14servoAngleDataSt6vectorIS1_SaIS1_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 800ac9e:	b480      	push	{r7}
 800aca0:	b083      	sub	sp, #12
 800aca2:	af00      	add	r7, sp, #0
 800aca4:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	4618      	mov	r0, r3
 800acaa:	370c      	adds	r7, #12
 800acac:	46bd      	mov	sp, r7
 800acae:	bc80      	pop	{r7}
 800acb0:	4770      	bx	lr

0800acb2 <_ZN9__gnu_cxx13new_allocatorI14servoAngleDataE9constructEPS1_RKS1_>:
        destroy(_Up* __p) { __p->~_Up(); }
#else
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 402. wrong new expression in [some_] allocator::construct
      void 
      construct(pointer __p, const _Tp& __val) 
 800acb2:	b580      	push	{r7, lr}
 800acb4:	b084      	sub	sp, #16
 800acb6:	af00      	add	r7, sp, #0
 800acb8:	60f8      	str	r0, [r7, #12]
 800acba:	60b9      	str	r1, [r7, #8]
 800acbc:	607a      	str	r2, [r7, #4]
      { ::new((void *)__p) _Tp(__val); }
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	4619      	mov	r1, r3
 800acc2:	2008      	movs	r0, #8
 800acc4:	f7ff fa18 	bl	800a0f8 <_ZnwjPv>
 800acc8:	4603      	mov	r3, r0
 800acca:	2b00      	cmp	r3, #0
 800accc:	d004      	beq.n	800acd8 <_ZN9__gnu_cxx13new_allocatorI14servoAngleDataE9constructEPS1_RKS1_+0x26>
 800acce:	687a      	ldr	r2, [r7, #4]
 800acd0:	6811      	ldr	r1, [r2, #0]
 800acd2:	6852      	ldr	r2, [r2, #4]
 800acd4:	6019      	str	r1, [r3, #0]
 800acd6:	605a      	str	r2, [r3, #4]
 800acd8:	bf00      	nop
 800acda:	3710      	adds	r7, #16
 800acdc:	46bd      	mov	sp, r7
 800acde:	bd80      	pop	{r7, pc}

0800ace0 <_ZNK9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 800ace0:	b480      	push	{r7}
 800ace2:	b083      	sub	sp, #12
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	4618      	mov	r0, r3
 800acec:	370c      	adds	r7, #12
 800acee:	46bd      	mov	sp, r7
 800acf0:	bc80      	pop	{r7}
 800acf2:	4770      	bx	lr

0800acf4 <_ZSt13copy_backwardIP14servoAngleDataS1_ET0_T_S3_S2_>:
   *  Result may not be in the range (first,last].  Use copy instead.  Note
   *  that the start of the output range may overlap [first,last).
  */
  template<typename _BI1, typename _BI2>
    inline _BI2
    copy_backward(_BI1 __first, _BI1 __last, _BI2 __result)
 800acf4:	b590      	push	{r4, r7, lr}
 800acf6:	b085      	sub	sp, #20
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	60f8      	str	r0, [r7, #12]
 800acfc:	60b9      	str	r1, [r7, #8]
 800acfe:	607a      	str	r2, [r7, #4]
	    typename iterator_traits<_BI1>::value_type,
	    typename iterator_traits<_BI2>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_backward_a2<__is_move_iterator<_BI1>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
 800ad00:	68f8      	ldr	r0, [r7, #12]
 800ad02:	f000 f8ed 	bl	800aee0 <_ZSt12__miter_baseIP14servoAngleDataET_S2_>
 800ad06:	4604      	mov	r4, r0
 800ad08:	68b8      	ldr	r0, [r7, #8]
 800ad0a:	f000 f8e9 	bl	800aee0 <_ZSt12__miter_baseIP14servoAngleDataET_S2_>
 800ad0e:	4603      	mov	r3, r0
	       __result));
 800ad10:	687a      	ldr	r2, [r7, #4]
 800ad12:	4619      	mov	r1, r3
 800ad14:	4620      	mov	r0, r4
 800ad16:	f000 f8ed 	bl	800aef4 <_ZSt23__copy_move_backward_a2ILb0EP14servoAngleDataS1_ET1_T0_S3_S2_>
 800ad1a:	4603      	mov	r3, r0
    }
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	3714      	adds	r7, #20
 800ad20:	46bd      	mov	sp, r7
 800ad22:	bd90      	pop	{r4, r7, pc}

0800ad24 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE12_M_check_lenEjPKc>:
        _M_emplace_back_aux(_Args&&... __args);
#endif

      // Called by the latter.
      size_type
      _M_check_len(size_type __n, const char* __s) const
 800ad24:	b590      	push	{r4, r7, lr}
 800ad26:	b087      	sub	sp, #28
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	60f8      	str	r0, [r7, #12]
 800ad2c:	60b9      	str	r1, [r7, #8]
 800ad2e:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 800ad30:	68f8      	ldr	r0, [r7, #12]
 800ad32:	f000 f8fb 	bl	800af2c <_ZNKSt6vectorI14servoAngleDataSaIS0_EE8max_sizeEv>
 800ad36:	4604      	mov	r4, r0
 800ad38:	68f8      	ldr	r0, [r7, #12]
 800ad3a:	f7ff fd33 	bl	800a7a4 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE4sizeEv>
 800ad3e:	4603      	mov	r3, r0
 800ad40:	1ae2      	subs	r2, r4, r3
 800ad42:	68bb      	ldr	r3, [r7, #8]
 800ad44:	429a      	cmp	r2, r3
 800ad46:	bf34      	ite	cc
 800ad48:	2301      	movcc	r3, #1
 800ad4a:	2300      	movcs	r3, #0
 800ad4c:	b2db      	uxtb	r3, r3
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d002      	beq.n	800ad58 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f002 f9cc 	bl	800d0f0 <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + std::max(size(), __n);
 800ad58:	68f8      	ldr	r0, [r7, #12]
 800ad5a:	f7ff fd23 	bl	800a7a4 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE4sizeEv>
 800ad5e:	4604      	mov	r4, r0
 800ad60:	68f8      	ldr	r0, [r7, #12]
 800ad62:	f7ff fd1f 	bl	800a7a4 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE4sizeEv>
 800ad66:	4603      	mov	r3, r0
 800ad68:	613b      	str	r3, [r7, #16]
 800ad6a:	f107 0208 	add.w	r2, r7, #8
 800ad6e:	f107 0310 	add.w	r3, r7, #16
 800ad72:	4611      	mov	r1, r2
 800ad74:	4618      	mov	r0, r3
 800ad76:	f000 f8ea 	bl	800af4e <_ZSt3maxIjERKT_S2_S2_>
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	4423      	add	r3, r4
 800ad80:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 800ad82:	68f8      	ldr	r0, [r7, #12]
 800ad84:	f7ff fd0e 	bl	800a7a4 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE4sizeEv>
 800ad88:	4602      	mov	r2, r0
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	429a      	cmp	r2, r3
 800ad8e:	d806      	bhi.n	800ad9e <_ZNKSt6vectorI14servoAngleDataSaIS0_EE12_M_check_lenEjPKc+0x7a>
 800ad90:	68f8      	ldr	r0, [r7, #12]
 800ad92:	f000 f8cb 	bl	800af2c <_ZNKSt6vectorI14servoAngleDataSaIS0_EE8max_sizeEv>
 800ad96:	4602      	mov	r2, r0
 800ad98:	697b      	ldr	r3, [r7, #20]
 800ad9a:	429a      	cmp	r2, r3
 800ad9c:	d204      	bcs.n	800ada8 <_ZNKSt6vectorI14servoAngleDataSaIS0_EE12_M_check_lenEjPKc+0x84>
 800ad9e:	68f8      	ldr	r0, [r7, #12]
 800ada0:	f000 f8c4 	bl	800af2c <_ZNKSt6vectorI14servoAngleDataSaIS0_EE8max_sizeEv>
 800ada4:	4603      	mov	r3, r0
 800ada6:	e000      	b.n	800adaa <_ZNKSt6vectorI14servoAngleDataSaIS0_EE12_M_check_lenEjPKc+0x86>
 800ada8:	697b      	ldr	r3, [r7, #20]
      }
 800adaa:	4618      	mov	r0, r3
 800adac:	371c      	adds	r7, #28
 800adae:	46bd      	mov	sp, r7
 800adb0:	bd90      	pop	{r4, r7, pc}

0800adb2 <_ZNSt6vectorI14servoAngleDataSaIS0_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 800adb2:	b580      	push	{r7, lr}
 800adb4:	b084      	sub	sp, #16
 800adb6:	af00      	add	r7, sp, #0
 800adb8:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 800adba:	687a      	ldr	r2, [r7, #4]
 800adbc:	f107 030c 	add.w	r3, r7, #12
 800adc0:	4611      	mov	r1, r2
 800adc2:	4618      	mov	r0, r3
 800adc4:	f000 f84e 	bl	800ae64 <_ZN9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEEC1ERKS2_>
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	4618      	mov	r0, r3
 800adcc:	3710      	adds	r7, #16
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}

0800add2 <_ZN9__gnu_cxxmiIP14servoAngleDataSt6vectorIS1_SaIS1_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS9_SC_>:
#endif
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 800add2:	b590      	push	{r4, r7, lr}
 800add4:	b083      	sub	sp, #12
 800add6:	af00      	add	r7, sp, #0
 800add8:	6078      	str	r0, [r7, #4]
 800adda:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 800addc:	6878      	ldr	r0, [r7, #4]
 800adde:	f7ff ff7f 	bl	800ace0 <_ZNK9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEE4baseEv>
 800ade2:	4603      	mov	r3, r0
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	461c      	mov	r4, r3
 800ade8:	6838      	ldr	r0, [r7, #0]
 800adea:	f7ff ff79 	bl	800ace0 <_ZNK9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEE4baseEv>
 800adee:	4603      	mov	r3, r0
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	1ae3      	subs	r3, r4, r3
 800adf4:	10db      	asrs	r3, r3, #3
 800adf6:	4618      	mov	r0, r3
 800adf8:	370c      	adds	r7, #12
 800adfa:	46bd      	mov	sp, r7
 800adfc:	bd90      	pop	{r4, r7, pc}

0800adfe <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 800adfe:	b580      	push	{r7, lr}
 800ae00:	b082      	sub	sp, #8
 800ae02:	af00      	add	r7, sp, #0
 800ae04:	6078      	str	r0, [r7, #4]
 800ae06:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d006      	beq.n	800ae1c <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE11_M_allocateEj+0x1e>
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6839      	ldr	r1, [r7, #0]
 800ae12:	4618      	mov	r0, r3
 800ae14:	f000 f8ae 	bl	800af74 <_ZN9__gnu_cxx14__alloc_traitsISaI14servoAngleDataEE8allocateERS2_j>
 800ae18:	4603      	mov	r3, r0
 800ae1a:	e000      	b.n	800ae1e <_ZNSt12_Vector_baseI14servoAngleDataSaIS0_EE11_M_allocateEj+0x20>
 800ae1c:	2300      	movs	r3, #0
      }
 800ae1e:	4618      	mov	r0, r3
 800ae20:	3708      	adds	r7, #8
 800ae22:	46bd      	mov	sp, r7
 800ae24:	bd80      	pop	{r7, pc}

0800ae26 <_ZSt34__uninitialized_move_if_noexcept_aIP14servoAngleDataS1_SaIS0_EET0_T_S4_S3_RT1_>:
    }

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 800ae26:	b580      	push	{r7, lr}
 800ae28:	b084      	sub	sp, #16
 800ae2a:	af00      	add	r7, sp, #0
 800ae2c:	60f8      	str	r0, [r7, #12]
 800ae2e:	60b9      	str	r1, [r7, #8]
 800ae30:	607a      	str	r2, [r7, #4]
 800ae32:	603b      	str	r3, [r7, #0]
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	687a      	ldr	r2, [r7, #4]
 800ae38:	68b9      	ldr	r1, [r7, #8]
 800ae3a:	68f8      	ldr	r0, [r7, #12]
 800ae3c:	f000 f8a9 	bl	800af92 <_ZSt22__uninitialized_copy_aIP14servoAngleDataS1_S0_ET0_T_S3_S2_RSaIT1_E>
 800ae40:	4603      	mov	r3, r0
    }
 800ae42:	4618      	mov	r0, r3
 800ae44:	3710      	adds	r7, #16
 800ae46:	46bd      	mov	sp, r7
 800ae48:	bd80      	pop	{r7, pc}

0800ae4a <_ZN9__gnu_cxx14__alloc_traitsISaI14servoAngleDataEE7destroyERS2_PS1_>:

    static void destroy(_Alloc& __a, pointer __p)
 800ae4a:	b580      	push	{r7, lr}
 800ae4c:	b082      	sub	sp, #8
 800ae4e:	af00      	add	r7, sp, #0
 800ae50:	6078      	str	r0, [r7, #4]
 800ae52:	6039      	str	r1, [r7, #0]
    { __a.destroy(__p); }
 800ae54:	6839      	ldr	r1, [r7, #0]
 800ae56:	6878      	ldr	r0, [r7, #4]
 800ae58:	f000 f8ac 	bl	800afb4 <_ZN9__gnu_cxx13new_allocatorI14servoAngleDataE7destroyEPS1_>
 800ae5c:	bf00      	nop
 800ae5e:	3708      	adds	r7, #8
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}

0800ae64 <_ZN9__gnu_cxx17__normal_iteratorIP14servoAngleDataSt6vectorIS1_SaIS1_EEEC1ERKS2_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 800ae64:	b480      	push	{r7}
 800ae66:	b083      	sub	sp, #12
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
 800ae6c:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	681a      	ldr	r2, [r3, #0]
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	601a      	str	r2, [r3, #0]
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	4618      	mov	r0, r3
 800ae7a:	370c      	adds	r7, #12
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bc80      	pop	{r7}
 800ae80:	4770      	bx	lr

0800ae82 <_ZNSaI14servoAngleDataEC1Ev>:
      allocator() throw() { }
 800ae82:	b580      	push	{r7, lr}
 800ae84:	b082      	sub	sp, #8
 800ae86:	af00      	add	r7, sp, #0
 800ae88:	6078      	str	r0, [r7, #4]
 800ae8a:	6878      	ldr	r0, [r7, #4]
 800ae8c:	f000 f89c 	bl	800afc8 <_ZN9__gnu_cxx13new_allocatorI14servoAngleDataEC1Ev>
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	4618      	mov	r0, r3
 800ae94:	3708      	adds	r7, #8
 800ae96:	46bd      	mov	sp, r7
 800ae98:	bd80      	pop	{r7, pc}

0800ae9a <_ZN9__gnu_cxx13new_allocatorI14servoAngleDataED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800ae9a:	b480      	push	{r7}
 800ae9c:	b083      	sub	sp, #12
 800ae9e:	af00      	add	r7, sp, #0
 800aea0:	6078      	str	r0, [r7, #4]
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	4618      	mov	r0, r3
 800aea6:	370c      	adds	r7, #12
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	bc80      	pop	{r7}
 800aeac:	4770      	bx	lr

0800aeae <_ZN9__gnu_cxx14__alloc_traitsISaI14servoAngleDataEE10deallocateERS2_PS1_j>:
    static void deallocate(_Alloc& __a, pointer __p, size_type __n)
 800aeae:	b580      	push	{r7, lr}
 800aeb0:	b084      	sub	sp, #16
 800aeb2:	af00      	add	r7, sp, #0
 800aeb4:	60f8      	str	r0, [r7, #12]
 800aeb6:	60b9      	str	r1, [r7, #8]
 800aeb8:	607a      	str	r2, [r7, #4]
    { __a.deallocate(__p, __n); }
 800aeba:	687a      	ldr	r2, [r7, #4]
 800aebc:	68b9      	ldr	r1, [r7, #8]
 800aebe:	68f8      	ldr	r0, [r7, #12]
 800aec0:	f000 f88c 	bl	800afdc <_ZN9__gnu_cxx13new_allocatorI14servoAngleDataE10deallocateEPS1_j>
 800aec4:	bf00      	nop
 800aec6:	3710      	adds	r7, #16
 800aec8:	46bd      	mov	sp, r7
 800aeca:	bd80      	pop	{r7, pc}

0800aecc <_ZNSt12_Destroy_auxILb1EE9__destroyIP14servoAngleDataEEvT_S4_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 800aecc:	b480      	push	{r7}
 800aece:	b083      	sub	sp, #12
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
 800aed4:	6039      	str	r1, [r7, #0]
 800aed6:	bf00      	nop
 800aed8:	370c      	adds	r7, #12
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bc80      	pop	{r7}
 800aede:	4770      	bx	lr

0800aee0 <_ZSt12__miter_baseIP14servoAngleDataET_S2_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 800aee0:	b480      	push	{r7}
 800aee2:	b083      	sub	sp, #12
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
    { return __it; }
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	4618      	mov	r0, r3
 800aeec:	370c      	adds	r7, #12
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bc80      	pop	{r7}
 800aef2:	4770      	bx	lr

0800aef4 <_ZSt23__copy_move_backward_a2ILb0EP14servoAngleDataS1_ET1_T0_S3_S2_>:
    __copy_move_backward_a2(_BI1 __first, _BI1 __last, _BI2 __result)
 800aef4:	b5b0      	push	{r4, r5, r7, lr}
 800aef6:	b084      	sub	sp, #16
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	60f8      	str	r0, [r7, #12]
 800aefc:	60b9      	str	r1, [r7, #8]
 800aefe:	607a      	str	r2, [r7, #4]
		  (std::__niter_base(__first), std::__niter_base(__last),
 800af00:	68f8      	ldr	r0, [r7, #12]
 800af02:	f000 f878 	bl	800aff6 <_ZSt12__niter_baseIP14servoAngleDataET_S2_>
 800af06:	4604      	mov	r4, r0
 800af08:	68b8      	ldr	r0, [r7, #8]
 800af0a:	f000 f874 	bl	800aff6 <_ZSt12__niter_baseIP14servoAngleDataET_S2_>
 800af0e:	4605      	mov	r5, r0
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f000 f870 	bl	800aff6 <_ZSt12__niter_baseIP14servoAngleDataET_S2_>
 800af16:	4603      	mov	r3, r0
		   std::__niter_base(__result)));
 800af18:	461a      	mov	r2, r3
 800af1a:	4629      	mov	r1, r5
 800af1c:	4620      	mov	r0, r4
 800af1e:	f000 f874 	bl	800b00a <_ZSt22__copy_move_backward_aILb0EP14servoAngleDataS1_ET1_T0_S3_S2_>
 800af22:	4603      	mov	r3, r0
    }
 800af24:	4618      	mov	r0, r3
 800af26:	3710      	adds	r7, #16
 800af28:	46bd      	mov	sp, r7
 800af2a:	bdb0      	pop	{r4, r5, r7, pc}

0800af2c <_ZNKSt6vectorI14servoAngleDataSaIS0_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b082      	sub	sp, #8
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
      { return _Alloc_traits::max_size(_M_get_Tp_allocator()); }
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	4618      	mov	r0, r3
 800af38:	f000 f885 	bl	800b046 <_ZNKSt12_Vector_baseI14servoAngleDataSaIS0_EE19_M_get_Tp_allocatorEv>
 800af3c:	4603      	mov	r3, r0
 800af3e:	4618      	mov	r0, r3
 800af40:	f000 f875 	bl	800b02e <_ZN9__gnu_cxx14__alloc_traitsISaI14servoAngleDataEE8max_sizeERKS2_>
 800af44:	4603      	mov	r3, r0
 800af46:	4618      	mov	r0, r3
 800af48:	3708      	adds	r7, #8
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bd80      	pop	{r7, pc}

0800af4e <_ZSt3maxIjERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 800af4e:	b480      	push	{r7}
 800af50:	b083      	sub	sp, #12
 800af52:	af00      	add	r7, sp, #0
 800af54:	6078      	str	r0, [r7, #4]
 800af56:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681a      	ldr	r2, [r3, #0]
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	429a      	cmp	r2, r3
 800af62:	d201      	bcs.n	800af68 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	e000      	b.n	800af6a <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 800af68:	687b      	ldr	r3, [r7, #4]
    }
 800af6a:	4618      	mov	r0, r3
 800af6c:	370c      	adds	r7, #12
 800af6e:	46bd      	mov	sp, r7
 800af70:	bc80      	pop	{r7}
 800af72:	4770      	bx	lr

0800af74 <_ZN9__gnu_cxx14__alloc_traitsISaI14servoAngleDataEE8allocateERS2_j>:
    allocate(_Alloc& __a, size_type __n)
 800af74:	b580      	push	{r7, lr}
 800af76:	b082      	sub	sp, #8
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
 800af7c:	6039      	str	r1, [r7, #0]
    { return __a.allocate(__n); }
 800af7e:	2200      	movs	r2, #0
 800af80:	6839      	ldr	r1, [r7, #0]
 800af82:	6878      	ldr	r0, [r7, #4]
 800af84:	f000 f869 	bl	800b05a <_ZN9__gnu_cxx13new_allocatorI14servoAngleDataE8allocateEjPKv>
 800af88:	4603      	mov	r3, r0
 800af8a:	4618      	mov	r0, r3
 800af8c:	3708      	adds	r7, #8
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}

0800af92 <_ZSt22__uninitialized_copy_aIP14servoAngleDataS1_S0_ET0_T_S3_S2_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 800af92:	b580      	push	{r7, lr}
 800af94:	b084      	sub	sp, #16
 800af96:	af00      	add	r7, sp, #0
 800af98:	60f8      	str	r0, [r7, #12]
 800af9a:	60b9      	str	r1, [r7, #8]
 800af9c:	607a      	str	r2, [r7, #4]
 800af9e:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 800afa0:	687a      	ldr	r2, [r7, #4]
 800afa2:	68b9      	ldr	r1, [r7, #8]
 800afa4:	68f8      	ldr	r0, [r7, #12]
 800afa6:	f000 f876 	bl	800b096 <_ZSt18uninitialized_copyIP14servoAngleDataS1_ET0_T_S3_S2_>
 800afaa:	4603      	mov	r3, r0
 800afac:	4618      	mov	r0, r3
 800afae:	3710      	adds	r7, #16
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}

0800afb4 <_ZN9__gnu_cxx13new_allocatorI14servoAngleDataE7destroyEPS1_>:

      void 
      destroy(pointer __p) { __p->~_Tp(); }
 800afb4:	b480      	push	{r7}
 800afb6:	b083      	sub	sp, #12
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
 800afbc:	6039      	str	r1, [r7, #0]
 800afbe:	bf00      	nop
 800afc0:	370c      	adds	r7, #12
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bc80      	pop	{r7}
 800afc6:	4770      	bx	lr

0800afc8 <_ZN9__gnu_cxx13new_allocatorI14servoAngleDataEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800afc8:	b480      	push	{r7}
 800afca:	b083      	sub	sp, #12
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	4618      	mov	r0, r3
 800afd4:	370c      	adds	r7, #12
 800afd6:	46bd      	mov	sp, r7
 800afd8:	bc80      	pop	{r7}
 800afda:	4770      	bx	lr

0800afdc <_ZN9__gnu_cxx13new_allocatorI14servoAngleDataE10deallocateEPS1_j>:
      deallocate(pointer __p, size_type)
 800afdc:	b580      	push	{r7, lr}
 800afde:	b084      	sub	sp, #16
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	60f8      	str	r0, [r7, #12]
 800afe4:	60b9      	str	r1, [r7, #8]
 800afe6:	607a      	str	r2, [r7, #4]
      { ::operator delete(__p); }
 800afe8:	68b8      	ldr	r0, [r7, #8]
 800afea:	f001 f977 	bl	800c2dc <_ZdlPv>
 800afee:	bf00      	nop
 800aff0:	3710      	adds	r7, #16
 800aff2:	46bd      	mov	sp, r7
 800aff4:	bd80      	pop	{r7, pc}

0800aff6 <_ZSt12__niter_baseIP14servoAngleDataET_S2_>:
    __niter_base(_Iterator __it)
 800aff6:	b480      	push	{r7}
 800aff8:	b083      	sub	sp, #12
 800affa:	af00      	add	r7, sp, #0
 800affc:	6078      	str	r0, [r7, #4]
    { return __it; }
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	4618      	mov	r0, r3
 800b002:	370c      	adds	r7, #12
 800b004:	46bd      	mov	sp, r7
 800b006:	bc80      	pop	{r7}
 800b008:	4770      	bx	lr

0800b00a <_ZSt22__copy_move_backward_aILb0EP14servoAngleDataS1_ET1_T0_S3_S2_>:
    __copy_move_backward_a(_BI1 __first, _BI1 __last, _BI2 __result)
 800b00a:	b580      	push	{r7, lr}
 800b00c:	b086      	sub	sp, #24
 800b00e:	af00      	add	r7, sp, #0
 800b010:	60f8      	str	r0, [r7, #12]
 800b012:	60b9      	str	r1, [r7, #8]
 800b014:	607a      	str	r2, [r7, #4]
			     && __are_same<_ValueType1, _ValueType2>::__value);
 800b016:	2301      	movs	r3, #1
 800b018:	75fb      	strb	r3, [r7, #23]
								 __result);
 800b01a:	687a      	ldr	r2, [r7, #4]
 800b01c:	68b9      	ldr	r1, [r7, #8]
 800b01e:	68f8      	ldr	r0, [r7, #12]
 800b020:	f000 f84b 	bl	800b0ba <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bI14servoAngleDataEEPT_PKS4_S7_S5_>
 800b024:	4603      	mov	r3, r0
    }
 800b026:	4618      	mov	r0, r3
 800b028:	3718      	adds	r7, #24
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}

0800b02e <_ZN9__gnu_cxx14__alloc_traitsISaI14servoAngleDataEE8max_sizeERKS2_>:

    static size_type max_size(const _Alloc& __a)
 800b02e:	b580      	push	{r7, lr}
 800b030:	b082      	sub	sp, #8
 800b032:	af00      	add	r7, sp, #0
 800b034:	6078      	str	r0, [r7, #4]
    { return __a.max_size(); }
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f000 f861 	bl	800b0fe <_ZNK9__gnu_cxx13new_allocatorI14servoAngleDataE8max_sizeEv>
 800b03c:	4603      	mov	r3, r0
 800b03e:	4618      	mov	r0, r3
 800b040:	3708      	adds	r7, #8
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}

0800b046 <_ZNKSt12_Vector_baseI14servoAngleDataSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 800b046:	b480      	push	{r7}
 800b048:	b083      	sub	sp, #12
 800b04a:	af00      	add	r7, sp, #0
 800b04c:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp_alloc_type*>(&this->_M_impl); }
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	4618      	mov	r0, r3
 800b052:	370c      	adds	r7, #12
 800b054:	46bd      	mov	sp, r7
 800b056:	bc80      	pop	{r7}
 800b058:	4770      	bx	lr

0800b05a <_ZN9__gnu_cxx13new_allocatorI14servoAngleDataE8allocateEjPKv>:
      allocate(size_type __n, const void* = 0)
 800b05a:	b580      	push	{r7, lr}
 800b05c:	b084      	sub	sp, #16
 800b05e:	af00      	add	r7, sp, #0
 800b060:	60f8      	str	r0, [r7, #12]
 800b062:	60b9      	str	r1, [r7, #8]
 800b064:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 800b066:	68f8      	ldr	r0, [r7, #12]
 800b068:	f000 f849 	bl	800b0fe <_ZNK9__gnu_cxx13new_allocatorI14servoAngleDataE8max_sizeEv>
 800b06c:	4602      	mov	r2, r0
 800b06e:	68bb      	ldr	r3, [r7, #8]
 800b070:	429a      	cmp	r2, r3
 800b072:	bf34      	ite	cc
 800b074:	2301      	movcc	r3, #1
 800b076:	2300      	movcs	r3, #0
 800b078:	b2db      	uxtb	r3, r3
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d001      	beq.n	800b082 <_ZN9__gnu_cxx13new_allocatorI14servoAngleDataE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 800b07e:	f002 f80f 	bl	800d0a0 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 800b082:	68bb      	ldr	r3, [r7, #8]
 800b084:	00db      	lsls	r3, r3, #3
 800b086:	4618      	mov	r0, r3
 800b088:	f001 f9ec 	bl	800c464 <_Znwj>
 800b08c:	4603      	mov	r3, r0
      }
 800b08e:	4618      	mov	r0, r3
 800b090:	3710      	adds	r7, #16
 800b092:	46bd      	mov	sp, r7
 800b094:	bd80      	pop	{r7, pc}

0800b096 <_ZSt18uninitialized_copyIP14servoAngleDataS1_ET0_T_S3_S2_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 800b096:	b580      	push	{r7, lr}
 800b098:	b086      	sub	sp, #24
 800b09a:	af00      	add	r7, sp, #0
 800b09c:	60f8      	str	r0, [r7, #12]
 800b09e:	60b9      	str	r1, [r7, #8]
 800b0a0:	607a      	str	r2, [r7, #4]
      const bool __assignable = true;
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 800b0a6:	687a      	ldr	r2, [r7, #4]
 800b0a8:	68b9      	ldr	r1, [r7, #8]
 800b0aa:	68f8      	ldr	r0, [r7, #12]
 800b0ac:	f000 f832 	bl	800b114 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIP14servoAngleDataS3_EET0_T_S5_S4_>
 800b0b0:	4603      	mov	r3, r0
    }
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	3718      	adds	r7, #24
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	bd80      	pop	{r7, pc}

0800b0ba <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bI14servoAngleDataEEPT_PKS4_S7_S5_>:
        __copy_move_b(const _Tp* __first, const _Tp* __last, _Tp* __result)
 800b0ba:	b580      	push	{r7, lr}
 800b0bc:	b086      	sub	sp, #24
 800b0be:	af00      	add	r7, sp, #0
 800b0c0:	60f8      	str	r0, [r7, #12]
 800b0c2:	60b9      	str	r1, [r7, #8]
 800b0c4:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800b0c6:	68ba      	ldr	r2, [r7, #8]
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	1ad3      	subs	r3, r2, r3
 800b0cc:	10db      	asrs	r3, r3, #3
 800b0ce:	617b      	str	r3, [r7, #20]
	  if (_Num)
 800b0d0:	697b      	ldr	r3, [r7, #20]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d00a      	beq.n	800b0ec <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bI14servoAngleDataEEPT_PKS4_S7_S5_+0x32>
	    __builtin_memmove(__result - _Num, __first, sizeof(_Tp) * _Num);
 800b0d6:	697b      	ldr	r3, [r7, #20]
 800b0d8:	00db      	lsls	r3, r3, #3
 800b0da:	425b      	negs	r3, r3
 800b0dc:	687a      	ldr	r2, [r7, #4]
 800b0de:	18d0      	adds	r0, r2, r3
 800b0e0:	697b      	ldr	r3, [r7, #20]
 800b0e2:	00db      	lsls	r3, r3, #3
 800b0e4:	461a      	mov	r2, r3
 800b0e6:	68f9      	ldr	r1, [r7, #12]
 800b0e8:	f003 fa82 	bl	800e5f0 <memmove>
	  return __result - _Num;
 800b0ec:	697b      	ldr	r3, [r7, #20]
 800b0ee:	00db      	lsls	r3, r3, #3
 800b0f0:	425b      	negs	r3, r3
 800b0f2:	687a      	ldr	r2, [r7, #4]
 800b0f4:	4413      	add	r3, r2
	}
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	3718      	adds	r7, #24
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	bd80      	pop	{r7, pc}

0800b0fe <_ZNK9__gnu_cxx13new_allocatorI14servoAngleDataE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 800b0fe:	b480      	push	{r7}
 800b100:	b083      	sub	sp, #12
 800b102:	af00      	add	r7, sp, #0
 800b104:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 800b106:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 800b10a:	4618      	mov	r0, r3
 800b10c:	370c      	adds	r7, #12
 800b10e:	46bd      	mov	sp, r7
 800b110:	bc80      	pop	{r7}
 800b112:	4770      	bx	lr

0800b114 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIP14servoAngleDataS3_EET0_T_S5_S4_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 800b114:	b580      	push	{r7, lr}
 800b116:	b084      	sub	sp, #16
 800b118:	af00      	add	r7, sp, #0
 800b11a:	60f8      	str	r0, [r7, #12]
 800b11c:	60b9      	str	r1, [r7, #8]
 800b11e:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 800b120:	687a      	ldr	r2, [r7, #4]
 800b122:	68b9      	ldr	r1, [r7, #8]
 800b124:	68f8      	ldr	r0, [r7, #12]
 800b126:	f000 f805 	bl	800b134 <_ZSt4copyIP14servoAngleDataS1_ET0_T_S3_S2_>
 800b12a:	4603      	mov	r3, r0
 800b12c:	4618      	mov	r0, r3
 800b12e:	3710      	adds	r7, #16
 800b130:	46bd      	mov	sp, r7
 800b132:	bd80      	pop	{r7, pc}

0800b134 <_ZSt4copyIP14servoAngleDataS1_ET0_T_S3_S2_>:
    copy(_II __first, _II __last, _OI __result)
 800b134:	b590      	push	{r4, r7, lr}
 800b136:	b085      	sub	sp, #20
 800b138:	af00      	add	r7, sp, #0
 800b13a:	60f8      	str	r0, [r7, #12]
 800b13c:	60b9      	str	r1, [r7, #8]
 800b13e:	607a      	str	r2, [r7, #4]
	      (std::__miter_base(__first), std::__miter_base(__last),
 800b140:	68f8      	ldr	r0, [r7, #12]
 800b142:	f7ff fecd 	bl	800aee0 <_ZSt12__miter_baseIP14servoAngleDataET_S2_>
 800b146:	4604      	mov	r4, r0
 800b148:	68b8      	ldr	r0, [r7, #8]
 800b14a:	f7ff fec9 	bl	800aee0 <_ZSt12__miter_baseIP14servoAngleDataET_S2_>
 800b14e:	4603      	mov	r3, r0
	       __result));
 800b150:	687a      	ldr	r2, [r7, #4]
 800b152:	4619      	mov	r1, r3
 800b154:	4620      	mov	r0, r4
 800b156:	f000 f805 	bl	800b164 <_ZSt14__copy_move_a2ILb0EP14servoAngleDataS1_ET1_T0_S3_S2_>
 800b15a:	4603      	mov	r3, r0
    }
 800b15c:	4618      	mov	r0, r3
 800b15e:	3714      	adds	r7, #20
 800b160:	46bd      	mov	sp, r7
 800b162:	bd90      	pop	{r4, r7, pc}

0800b164 <_ZSt14__copy_move_a2ILb0EP14servoAngleDataS1_ET1_T0_S3_S2_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800b164:	b5b0      	push	{r4, r5, r7, lr}
 800b166:	b084      	sub	sp, #16
 800b168:	af00      	add	r7, sp, #0
 800b16a:	60f8      	str	r0, [r7, #12]
 800b16c:	60b9      	str	r1, [r7, #8]
 800b16e:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 800b170:	68f8      	ldr	r0, [r7, #12]
 800b172:	f7ff ff40 	bl	800aff6 <_ZSt12__niter_baseIP14servoAngleDataET_S2_>
 800b176:	4604      	mov	r4, r0
 800b178:	68b8      	ldr	r0, [r7, #8]
 800b17a:	f7ff ff3c 	bl	800aff6 <_ZSt12__niter_baseIP14servoAngleDataET_S2_>
 800b17e:	4605      	mov	r5, r0
 800b180:	6878      	ldr	r0, [r7, #4]
 800b182:	f7ff ff38 	bl	800aff6 <_ZSt12__niter_baseIP14servoAngleDataET_S2_>
 800b186:	4603      	mov	r3, r0
					     std::__niter_base(__result)));
 800b188:	461a      	mov	r2, r3
 800b18a:	4629      	mov	r1, r5
 800b18c:	4620      	mov	r0, r4
 800b18e:	f000 f805 	bl	800b19c <_ZSt13__copy_move_aILb0EP14servoAngleDataS1_ET1_T0_S3_S2_>
 800b192:	4603      	mov	r3, r0
    }
 800b194:	4618      	mov	r0, r3
 800b196:	3710      	adds	r7, #16
 800b198:	46bd      	mov	sp, r7
 800b19a:	bdb0      	pop	{r4, r5, r7, pc}

0800b19c <_ZSt13__copy_move_aILb0EP14servoAngleDataS1_ET1_T0_S3_S2_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b086      	sub	sp, #24
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	60f8      	str	r0, [r7, #12]
 800b1a4:	60b9      	str	r1, [r7, #8]
 800b1a6:	607a      	str	r2, [r7, #4]
			     && __are_same<_ValueTypeI, _ValueTypeO>::__value);
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	75fb      	strb	r3, [r7, #23]
	                      _Category>::__copy_m(__first, __last, __result);
 800b1ac:	687a      	ldr	r2, [r7, #4]
 800b1ae:	68b9      	ldr	r1, [r7, #8]
 800b1b0:	68f8      	ldr	r0, [r7, #12]
 800b1b2:	f000 f805 	bl	800b1c0 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mI14servoAngleDataEEPT_PKS4_S7_S5_>
 800b1b6:	4603      	mov	r3, r0
    }
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	3718      	adds	r7, #24
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	bd80      	pop	{r7, pc}

0800b1c0 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mI14servoAngleDataEEPT_PKS4_S7_S5_>:
        __copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b086      	sub	sp, #24
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	60f8      	str	r0, [r7, #12]
 800b1c8:	60b9      	str	r1, [r7, #8]
 800b1ca:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800b1cc:	68ba      	ldr	r2, [r7, #8]
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	1ad3      	subs	r3, r2, r3
 800b1d2:	10db      	asrs	r3, r3, #3
 800b1d4:	617b      	str	r3, [r7, #20]
	  if (_Num)
 800b1d6:	697b      	ldr	r3, [r7, #20]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d006      	beq.n	800b1ea <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mI14servoAngleDataEEPT_PKS4_S7_S5_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800b1dc:	697b      	ldr	r3, [r7, #20]
 800b1de:	00db      	lsls	r3, r3, #3
 800b1e0:	461a      	mov	r2, r3
 800b1e2:	68f9      	ldr	r1, [r7, #12]
 800b1e4:	6878      	ldr	r0, [r7, #4]
 800b1e6:	f003 fa03 	bl	800e5f0 <memmove>
	  return __result + _Num;
 800b1ea:	697b      	ldr	r3, [r7, #20]
 800b1ec:	00db      	lsls	r3, r3, #3
 800b1ee:	687a      	ldr	r2, [r7, #4]
 800b1f0:	4413      	add	r3, r2
	}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3718      	adds	r7, #24
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}
	...

0800b1fc <_ZN5ServoC1EPVm>:
 *      Author: rvbc-
 */

#include "Servo.h"

Servo::Servo(volatile uint32_t* PWM_Register) {
 800b1fc:	b480      	push	{r7}
 800b1fe:	b083      	sub	sp, #12
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
 800b204:	6039      	str	r1, [r7, #0]
 800b206:	4a09      	ldr	r2, [pc, #36]	; (800b22c <_ZN5ServoC1EPVm+0x30>)
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	601a      	str	r2, [r3, #0]
	this->PWM_Register = PWM_Register;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	683a      	ldr	r2, [r7, #0]
 800b210:	605a      	str	r2, [r3, #4]
	this->max_angle = DEFAULT_MAX_ANGLE;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	22b4      	movs	r2, #180	; 0xb4
 800b216:	725a      	strb	r2, [r3, #9]
	this->min_angle = DEFAULT_MIN_ANGLE;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2200      	movs	r2, #0
 800b21c:	721a      	strb	r2, [r3, #8]
}
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	4618      	mov	r0, r3
 800b222:	370c      	adds	r7, #12
 800b224:	46bd      	mov	sp, r7
 800b226:	bc80      	pop	{r7}
 800b228:	4770      	bx	lr
 800b22a:	bf00      	nop
 800b22c:	08011dc8 	.word	0x08011dc8

0800b230 <_ZN5Servo8setPulseEt>:

void Servo::setPulse(uint16_t pulse){
 800b230:	b480      	push	{r7}
 800b232:	b083      	sub	sp, #12
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
 800b238:	460b      	mov	r3, r1
 800b23a:	807b      	strh	r3, [r7, #2]
	if(pulse < MIN_PULSE_WIDTH) pulse = MIN_PULSE_WIDTH;
 800b23c:	887b      	ldrh	r3, [r7, #2]
 800b23e:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800b242:	da02      	bge.n	800b24a <_ZN5Servo8setPulseEt+0x1a>
 800b244:	f44f 7348 	mov.w	r3, #800	; 0x320
 800b248:	807b      	strh	r3, [r7, #2]
	if(pulse > MAX_PULSE_WIDTH) pulse = MAX_PULSE_WIDTH;
 800b24a:	887b      	ldrh	r3, [r7, #2]
 800b24c:	f640 2228 	movw	r2, #2600	; 0xa28
 800b250:	4293      	cmp	r3, r2
 800b252:	dd02      	ble.n	800b25a <_ZN5Servo8setPulseEt+0x2a>
 800b254:	f640 2328 	movw	r3, #2600	; 0xa28
 800b258:	807b      	strh	r3, [r7, #2]
	*PWM_Register = pulse;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	685b      	ldr	r3, [r3, #4]
 800b25e:	887a      	ldrh	r2, [r7, #2]
 800b260:	601a      	str	r2, [r3, #0]
}
 800b262:	bf00      	nop
 800b264:	370c      	adds	r7, #12
 800b266:	46bd      	mov	sp, r7
 800b268:	bc80      	pop	{r7}
 800b26a:	4770      	bx	lr

0800b26c <_ZN5Servo8setAngleEh>:

void Servo::setAngle(uint8_t angle){
 800b26c:	b590      	push	{r4, r7, lr}
 800b26e:	b085      	sub	sp, #20
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
 800b274:	460b      	mov	r3, r1
 800b276:	70fb      	strb	r3, [r7, #3]
	if(angle < min_angle) angle = min_angle;
 800b278:	78fb      	ldrb	r3, [r7, #3]
 800b27a:	687a      	ldr	r2, [r7, #4]
 800b27c:	7a12      	ldrb	r2, [r2, #8]
 800b27e:	4293      	cmp	r3, r2
 800b280:	da02      	bge.n	800b288 <_ZN5Servo8setAngleEh+0x1c>
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	7a1b      	ldrb	r3, [r3, #8]
 800b286:	70fb      	strb	r3, [r7, #3]
	if(angle > max_angle) angle = max_angle;
 800b288:	78fb      	ldrb	r3, [r7, #3]
 800b28a:	687a      	ldr	r2, [r7, #4]
 800b28c:	7a52      	ldrb	r2, [r2, #9]
 800b28e:	4293      	cmp	r3, r2
 800b290:	dd02      	ble.n	800b298 <_ZN5Servo8setAngleEh+0x2c>
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	7a5b      	ldrb	r3, [r3, #9]
 800b296:	70fb      	strb	r3, [r7, #3]
	double pulse = (MAX_PULSE_WIDTH - MIN_PULSE_WIDTH) * (angle / 180.0) + MIN_PULSE_WIDTH;
 800b298:	78fb      	ldrb	r3, [r7, #3]
 800b29a:	4618      	mov	r0, r3
 800b29c:	f7fb fc08 	bl	8006ab0 <__aeabi_i2d>
 800b2a0:	f04f 0200 	mov.w	r2, #0
 800b2a4:	4b13      	ldr	r3, [pc, #76]	; (800b2f4 <_ZN5Servo8setAngleEh+0x88>)
 800b2a6:	f7fb fd93 	bl	8006dd0 <__aeabi_ddiv>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	460c      	mov	r4, r1
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	4621      	mov	r1, r4
 800b2b2:	f04f 0200 	mov.w	r2, #0
 800b2b6:	4b10      	ldr	r3, [pc, #64]	; (800b2f8 <_ZN5Servo8setAngleEh+0x8c>)
 800b2b8:	f7fb fc60 	bl	8006b7c <__aeabi_dmul>
 800b2bc:	4603      	mov	r3, r0
 800b2be:	460c      	mov	r4, r1
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	4621      	mov	r1, r4
 800b2c4:	f04f 0200 	mov.w	r2, #0
 800b2c8:	4b0c      	ldr	r3, [pc, #48]	; (800b2fc <_ZN5Servo8setAngleEh+0x90>)
 800b2ca:	f7fb faa5 	bl	8006818 <__adddf3>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	460c      	mov	r4, r1
 800b2d2:	e9c7 3402 	strd	r3, r4, [r7, #8]
	setPulse(pulse);
 800b2d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b2da:	f7fb ff27 	bl	800712c <__aeabi_d2uiz>
 800b2de:	4603      	mov	r3, r0
 800b2e0:	b29b      	uxth	r3, r3
 800b2e2:	4619      	mov	r1, r3
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f7ff ffa3 	bl	800b230 <_ZN5Servo8setPulseEt>
}
 800b2ea:	bf00      	nop
 800b2ec:	3714      	adds	r7, #20
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	bd90      	pop	{r4, r7, pc}
 800b2f2:	bf00      	nop
 800b2f4:	40668000 	.word	0x40668000
 800b2f8:	409c2000 	.word	0x409c2000
 800b2fc:	40890000 	.word	0x40890000

0800b300 <_ZN5ServoD1Ev>:

void Servo::setMaxAngle(uint8_t max_angle){
	this->max_angle = max_angle;
}

Servo::~Servo() {
 800b300:	b480      	push	{r7}
 800b302:	b083      	sub	sp, #12
 800b304:	af00      	add	r7, sp, #0
 800b306:	6078      	str	r0, [r7, #4]
 800b308:	4a04      	ldr	r2, [pc, #16]	; (800b31c <_ZN5ServoD1Ev+0x1c>)
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	4618      	mov	r0, r3
 800b312:	370c      	adds	r7, #12
 800b314:	46bd      	mov	sp, r7
 800b316:	bc80      	pop	{r7}
 800b318:	4770      	bx	lr
 800b31a:	bf00      	nop
 800b31c:	08011dc8 	.word	0x08011dc8

0800b320 <_ZN5ServoD0Ev>:
Servo::~Servo() {
 800b320:	b580      	push	{r7, lr}
 800b322:	b082      	sub	sp, #8
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
}
 800b328:	6878      	ldr	r0, [r7, #4]
 800b32a:	f7ff ffe9 	bl	800b300 <_ZN5ServoD1Ev>
 800b32e:	6878      	ldr	r0, [r7, #4]
 800b330:	f000 ffd4 	bl	800c2dc <_ZdlPv>
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	4618      	mov	r0, r3
 800b338:	3708      	adds	r7, #8
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}

0800b33e <_ZN11UART_PC_COM4initEP18UART_HandleTypeDefP5Robot>:
 *      Author: rvbc-
 */

#include "UARTPCCOM.h"

void UART_PC_COM::init(UART_HandleTypeDef *uart_handler, Robot *robot){
 800b33e:	b580      	push	{r7, lr}
 800b340:	b084      	sub	sp, #16
 800b342:	af00      	add	r7, sp, #0
 800b344:	60f8      	str	r0, [r7, #12]
 800b346:	60b9      	str	r1, [r7, #8]
 800b348:	607a      	str	r2, [r7, #4]
	this->uart_handler = uart_handler;
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	68ba      	ldr	r2, [r7, #8]
 800b34e:	61da      	str	r2, [r3, #28]

	this->robot = robot;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	687a      	ldr	r2, [r7, #4]
 800b354:	621a      	str	r2, [r3, #32]
	robot->addPC(this);
 800b356:	68f9      	ldr	r1, [r7, #12]
 800b358:	6878      	ldr	r0, [r7, #4]
 800b35a:	f7fe ffc4 	bl	800a2e6 <_ZN5Robot5addPCEP11UART_PC_COM>

	initFrameTX();
 800b35e:	68f8      	ldr	r0, [r7, #12]
 800b360:	f000 f909 	bl	800b576 <_ZN11UART_PC_COM11initFrameTXEv>
	startUpdatingData();
 800b364:	68f8      	ldr	r0, [r7, #12]
 800b366:	f000 f934 	bl	800b5d2 <_ZN11UART_PC_COM17startUpdatingDataEv>

	HAL_UART_Receive_DMA(uart_handler, frameRX.bytes, DATA_FRAME_RX_SIZE);
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	3304      	adds	r3, #4
 800b36e:	220b      	movs	r2, #11
 800b370:	4619      	mov	r1, r3
 800b372:	68b8      	ldr	r0, [r7, #8]
 800b374:	f7fe fd2c 	bl	8009dd0 <HAL_UART_Receive_DMA>
	sendData();
 800b378:	68f8      	ldr	r0, [r7, #12]
 800b37a:	f000 f83a 	bl	800b3f2 <_ZN11UART_PC_COM8sendDataEv>
}
 800b37e:	bf00      	nop
 800b380:	3710      	adds	r7, #16
 800b382:	46bd      	mov	sp, r7
 800b384:	bd80      	pop	{r7, pc}
	...

0800b388 <_ZN11UART_PC_COMC1EP18UART_HandleTypeDefP5Robot>:

UART_PC_COM::UART_PC_COM(UART_HandleTypeDef *uart_handler, Robot *robot) {
 800b388:	b580      	push	{r7, lr}
 800b38a:	b084      	sub	sp, #16
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	60f8      	str	r0, [r7, #12]
 800b390:	60b9      	str	r1, [r7, #8]
 800b392:	607a      	str	r2, [r7, #4]
 800b394:	4a06      	ldr	r2, [pc, #24]	; (800b3b0 <_ZN11UART_PC_COMC1EP18UART_HandleTypeDefP5Robot+0x28>)
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	601a      	str	r2, [r3, #0]
	init(uart_handler, robot);
 800b39a:	687a      	ldr	r2, [r7, #4]
 800b39c:	68b9      	ldr	r1, [r7, #8]
 800b39e:	68f8      	ldr	r0, [r7, #12]
 800b3a0:	f7ff ffcd 	bl	800b33e <_ZN11UART_PC_COM4initEP18UART_HandleTypeDefP5Robot>
}
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	3710      	adds	r7, #16
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd80      	pop	{r7, pc}
 800b3ae:	bf00      	nop
 800b3b0:	08011de8 	.word	0x08011de8

0800b3b4 <_ZN11UART_PC_COMD1Ev>:

UART_PC_COM::~UART_PC_COM() {
 800b3b4:	b480      	push	{r7}
 800b3b6:	b083      	sub	sp, #12
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	6078      	str	r0, [r7, #4]
 800b3bc:	4a04      	ldr	r2, [pc, #16]	; (800b3d0 <_ZN11UART_PC_COMD1Ev+0x1c>)
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	370c      	adds	r7, #12
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	bc80      	pop	{r7}
 800b3cc:	4770      	bx	lr
 800b3ce:	bf00      	nop
 800b3d0:	08011de8 	.word	0x08011de8

0800b3d4 <_ZN11UART_PC_COMD0Ev>:
UART_PC_COM::~UART_PC_COM() {
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b082      	sub	sp, #8
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
}
 800b3dc:	6878      	ldr	r0, [r7, #4]
 800b3de:	f7ff ffe9 	bl	800b3b4 <_ZN11UART_PC_COMD1Ev>
 800b3e2:	6878      	ldr	r0, [r7, #4]
 800b3e4:	f000 ff7a 	bl	800c2dc <_ZdlPv>
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	3708      	adds	r7, #8
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	bd80      	pop	{r7, pc}

0800b3f2 <_ZN11UART_PC_COM8sendDataEv>:

void UART_PC_COM::sendData(){
 800b3f2:	b580      	push	{r7, lr}
 800b3f4:	b082      	sub	sp, #8
 800b3f6:	af00      	add	r7, sp, #0
 800b3f8:	6078      	str	r0, [r7, #4]
	updateFrameTX();
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	f000 f8ca 	bl	800b594 <_ZN11UART_PC_COM13updateFrameTXEv>
	HAL_UART_Transmit_DMA(uart_handler, frameTX.bytes, DATA_FRAME_TX_SIZE);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	69d8      	ldr	r0, [r3, #28]
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	330f      	adds	r3, #15
 800b408:	220a      	movs	r2, #10
 800b40a:	4619      	mov	r1, r3
 800b40c:	f7fe fca6 	bl	8009d5c <HAL_UART_Transmit_DMA>
}
 800b410:	bf00      	nop
 800b412:	3708      	adds	r7, #8
 800b414:	46bd      	mov	sp, r7
 800b416:	bd80      	pop	{r7, pc}

0800b418 <_ZN11UART_PC_COM15recieveNextDataEv>:

void UART_PC_COM::recieveNextData(){
 800b418:	b580      	push	{r7, lr}
 800b41a:	b084      	sub	sp, #16
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
	if((frameRX.data.start_code == START_CODE) && (frameRX.data.end_code == END_CODE)){
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	791b      	ldrb	r3, [r3, #4]
 800b424:	2b40      	cmp	r3, #64	; 0x40
 800b426:	d10f      	bne.n	800b448 <_ZN11UART_PC_COM15recieveNextDataEv+0x30>
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	7b9b      	ldrb	r3, [r3, #14]
 800b42c:	2b80      	cmp	r3, #128	; 0x80
 800b42e:	d10b      	bne.n	800b448 <_ZN11UART_PC_COM15recieveNextDataEv+0x30>
		goodDataLoad();
 800b430:	6878      	ldr	r0, [r7, #4]
 800b432:	f000 f84e 	bl	800b4d2 <_ZN11UART_PC_COM12goodDataLoadEv>
		HAL_UART_Receive_DMA(uart_handler, frameRX.bytes, DATA_FRAME_RX_SIZE);
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	69d8      	ldr	r0, [r3, #28]
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	3304      	adds	r3, #4
 800b43e:	220b      	movs	r2, #11
 800b440:	4619      	mov	r1, r3
 800b442:	f7fe fcc5 	bl	8009dd0 <HAL_UART_Receive_DMA>
 800b446:	e040      	b.n	800b4ca <_ZN11UART_PC_COM15recieveNextDataEv+0xb2>
	} else {
		badDataLoad();
 800b448:	6878      	ldr	r0, [r7, #4]
 800b44a:	f000 f880 	bl	800b54e <_ZN11UART_PC_COM11badDataLoadEv>
		for(int i = 1; i < DATA_FRAME_RX_SIZE; i++){
 800b44e:	2301      	movs	r3, #1
 800b450:	60fb      	str	r3, [r7, #12]
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	2b0a      	cmp	r3, #10
 800b456:	dc30      	bgt.n	800b4ba <_ZN11UART_PC_COM15recieveNextDataEv+0xa2>
			if(frameRX.bytes[i] == START_CODE){
 800b458:	687a      	ldr	r2, [r7, #4]
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	4413      	add	r3, r2
 800b45e:	3304      	adds	r3, #4
 800b460:	781b      	ldrb	r3, [r3, #0]
 800b462:	2b40      	cmp	r3, #64	; 0x40
 800b464:	d125      	bne.n	800b4b2 <_ZN11UART_PC_COM15recieveNextDataEv+0x9a>
				for(int j = 0; j < DATA_FRAME_RX_SIZE - i; j++){
 800b466:	2300      	movs	r3, #0
 800b468:	60bb      	str	r3, [r7, #8]
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	f1c3 020b 	rsb	r2, r3, #11
 800b470:	68bb      	ldr	r3, [r7, #8]
 800b472:	429a      	cmp	r2, r3
 800b474:	dd0f      	ble.n	800b496 <_ZN11UART_PC_COM15recieveNextDataEv+0x7e>
					frameRX.bytes[j] = frameRX.bytes[j + i];
 800b476:	68ba      	ldr	r2, [r7, #8]
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	4413      	add	r3, r2
 800b47c:	687a      	ldr	r2, [r7, #4]
 800b47e:	4413      	add	r3, r2
 800b480:	7919      	ldrb	r1, [r3, #4]
 800b482:	687a      	ldr	r2, [r7, #4]
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	4413      	add	r3, r2
 800b488:	3304      	adds	r3, #4
 800b48a:	460a      	mov	r2, r1
 800b48c:	701a      	strb	r2, [r3, #0]
				for(int j = 0; j < DATA_FRAME_RX_SIZE - i; j++){
 800b48e:	68bb      	ldr	r3, [r7, #8]
 800b490:	3301      	adds	r3, #1
 800b492:	60bb      	str	r3, [r7, #8]
 800b494:	e7e9      	b.n	800b46a <_ZN11UART_PC_COM15recieveNextDataEv+0x52>
				}
				HAL_UART_Receive_DMA(uart_handler, frameRX.bytes + DATA_FRAME_RX_SIZE - i, i);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	69d8      	ldr	r0, [r3, #28]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	1d1a      	adds	r2, r3, #4
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	f1c3 030b 	rsb	r3, r3, #11
 800b4a4:	4413      	add	r3, r2
 800b4a6:	68fa      	ldr	r2, [r7, #12]
 800b4a8:	b292      	uxth	r2, r2
 800b4aa:	4619      	mov	r1, r3
 800b4ac:	f7fe fc90 	bl	8009dd0 <HAL_UART_Receive_DMA>
				goto loop_end;
 800b4b0:	e00b      	b.n	800b4ca <_ZN11UART_PC_COM15recieveNextDataEv+0xb2>
		for(int i = 1; i < DATA_FRAME_RX_SIZE; i++){
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	3301      	adds	r3, #1
 800b4b6:	60fb      	str	r3, [r7, #12]
 800b4b8:	e7cb      	b.n	800b452 <_ZN11UART_PC_COM15recieveNextDataEv+0x3a>
			}
		}
		HAL_UART_Receive_DMA(uart_handler, frameRX.bytes, DATA_FRAME_RX_SIZE);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	69d8      	ldr	r0, [r3, #28]
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	3304      	adds	r3, #4
 800b4c2:	220b      	movs	r2, #11
 800b4c4:	4619      	mov	r1, r3
 800b4c6:	f7fe fc83 	bl	8009dd0 <HAL_UART_Receive_DMA>
	}
	loop_end:;
}
 800b4ca:	bf00      	nop
 800b4cc:	3710      	adds	r7, #16
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bd80      	pop	{r7, pc}

0800b4d2 <_ZN11UART_PC_COM12goodDataLoadEv>:

void UART_PC_COM::goodDataLoad(){
 800b4d2:	b590      	push	{r4, r7, lr}
 800b4d4:	b083      	sub	sp, #12
 800b4d6:	af00      	add	r7, sp, #0
 800b4d8:	6078      	str	r0, [r7, #4]
	if (getRecievedData()->pc_mode == PC_MODE_ON){
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f000 f840 	bl	800b560 <_ZN11UART_PC_COM15getRecievedDataEv>
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	785b      	ldrb	r3, [r3, #1]
 800b4e4:	2b50      	cmp	r3, #80	; 0x50
 800b4e6:	bf0c      	ite	eq
 800b4e8:	2301      	moveq	r3, #1
 800b4ea:	2300      	movne	r3, #0
 800b4ec:	b2db      	uxtb	r3, r3
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d018      	beq.n	800b524 <_ZN11UART_PC_COM12goodDataLoadEv+0x52>
		robot->setPCPointsMode();
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	6a1b      	ldr	r3, [r3, #32]
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	f7ff f81a 	bl	800a530 <_ZN5Robot15setPCPointsModeEv>
		if(is_updating_data) robot->updatedData(this->getRecievedData()->servo);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	7e9b      	ldrb	r3, [r3, #26]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d020      	beq.n	800b546 <_ZN11UART_PC_COM12goodDataLoadEv+0x74>
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6a1c      	ldr	r4, [r3, #32]
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f000 f829 	bl	800b560 <_ZN11UART_PC_COM15getRecievedDataEv>
 800b50e:	4603      	mov	r3, r0
 800b510:	f8d3 2002 	ldr.w	r2, [r3, #2]
 800b514:	4611      	mov	r1, r2
 800b516:	f8d3 3006 	ldr.w	r3, [r3, #6]
 800b51a:	461a      	mov	r2, r3
 800b51c:	4620      	mov	r0, r4
 800b51e:	f7fe ff1f 	bl	800a360 <_ZN5Robot11updatedDataE14servoAngleData>
	}
	else if (getRecievedData()->pc_mode == PC_MODE_OFF)	robot->resetPCPointsMode();
}
 800b522:	e010      	b.n	800b546 <_ZN11UART_PC_COM12goodDataLoadEv+0x74>
	else if (getRecievedData()->pc_mode == PC_MODE_OFF)	robot->resetPCPointsMode();
 800b524:	6878      	ldr	r0, [r7, #4]
 800b526:	f000 f81b 	bl	800b560 <_ZN11UART_PC_COM15getRecievedDataEv>
 800b52a:	4603      	mov	r3, r0
 800b52c:	785b      	ldrb	r3, [r3, #1]
 800b52e:	2b60      	cmp	r3, #96	; 0x60
 800b530:	bf0c      	ite	eq
 800b532:	2301      	moveq	r3, #1
 800b534:	2300      	movne	r3, #0
 800b536:	b2db      	uxtb	r3, r3
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d004      	beq.n	800b546 <_ZN11UART_PC_COM12goodDataLoadEv+0x74>
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	6a1b      	ldr	r3, [r3, #32]
 800b540:	4618      	mov	r0, r3
 800b542:	f7ff f801 	bl	800a548 <_ZN5Robot17resetPCPointsModeEv>
}
 800b546:	bf00      	nop
 800b548:	370c      	adds	r7, #12
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bd90      	pop	{r4, r7, pc}

0800b54e <_ZN11UART_PC_COM11badDataLoadEv>:
void UART_PC_COM::badDataLoad(){
 800b54e:	b480      	push	{r7}
 800b550:	b083      	sub	sp, #12
 800b552:	af00      	add	r7, sp, #0
 800b554:	6078      	str	r0, [r7, #4]

}
 800b556:	bf00      	nop
 800b558:	370c      	adds	r7, #12
 800b55a:	46bd      	mov	sp, r7
 800b55c:	bc80      	pop	{r7}
 800b55e:	4770      	bx	lr

0800b560 <_ZN11UART_PC_COM15getRecievedDataEv>:
		return true;
	}
	return false;
}

dataFrameRX * UART_PC_COM::getRecievedData(){
 800b560:	b480      	push	{r7}
 800b562:	b083      	sub	sp, #12
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
	return &frameRX.data;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	3304      	adds	r3, #4
}
 800b56c:	4618      	mov	r0, r3
 800b56e:	370c      	adds	r7, #12
 800b570:	46bd      	mov	sp, r7
 800b572:	bc80      	pop	{r7}
 800b574:	4770      	bx	lr

0800b576 <_ZN11UART_PC_COM11initFrameTXEv>:

UART_HandleTypeDef * UART_PC_COM::getUartHandler(){
	return uart_handler;
}

void UART_PC_COM::initFrameTX(){
 800b576:	b480      	push	{r7}
 800b578:	b083      	sub	sp, #12
 800b57a:	af00      	add	r7, sp, #0
 800b57c:	6078      	str	r0, [r7, #4]
	frameTX.data.start_code = START_CODE;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	2240      	movs	r2, #64	; 0x40
 800b582:	73da      	strb	r2, [r3, #15]
	frameTX.data.end_code = END_CODE;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2280      	movs	r2, #128	; 0x80
 800b588:	761a      	strb	r2, [r3, #24]
}
 800b58a:	bf00      	nop
 800b58c:	370c      	adds	r7, #12
 800b58e:	46bd      	mov	sp, r7
 800b590:	bc80      	pop	{r7}
 800b592:	4770      	bx	lr

0800b594 <_ZN11UART_PC_COM13updateFrameTXEv>:

void UART_PC_COM::updateFrameTX(){
 800b594:	b590      	push	{r4, r7, lr}
 800b596:	b087      	sub	sp, #28
 800b598:	af00      	add	r7, sp, #0
 800b59a:	60f8      	str	r0, [r7, #12]
	for(uint16_t i = 0; i < AMOUNT_OF_SERVO; i++){
 800b59c:	2300      	movs	r3, #0
 800b59e:	82fb      	strh	r3, [r7, #22]
 800b5a0:	8afb      	ldrh	r3, [r7, #22]
 800b5a2:	2b03      	cmp	r3, #3
 800b5a4:	dc11      	bgt.n	800b5ca <_ZN11UART_PC_COM13updateFrameTXEv+0x36>
		frameTX.data.servo = robot->getCurrentServoData();
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	6a1a      	ldr	r2, [r3, #32]
 800b5aa:	68fc      	ldr	r4, [r7, #12]
 800b5ac:	463b      	mov	r3, r7
 800b5ae:	4611      	mov	r1, r2
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	f7fe ff63 	bl	800a47c <_ZN5Robot19getCurrentServoDataEv>
 800b5b6:	f104 0310 	add.w	r3, r4, #16
 800b5ba:	463a      	mov	r2, r7
 800b5bc:	6810      	ldr	r0, [r2, #0]
 800b5be:	6851      	ldr	r1, [r2, #4]
 800b5c0:	c303      	stmia	r3!, {r0, r1}
	for(uint16_t i = 0; i < AMOUNT_OF_SERVO; i++){
 800b5c2:	8afb      	ldrh	r3, [r7, #22]
 800b5c4:	3301      	adds	r3, #1
 800b5c6:	82fb      	strh	r3, [r7, #22]
 800b5c8:	e7ea      	b.n	800b5a0 <_ZN11UART_PC_COM13updateFrameTXEv+0xc>
	}
}
 800b5ca:	bf00      	nop
 800b5cc:	371c      	adds	r7, #28
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	bd90      	pop	{r4, r7, pc}

0800b5d2 <_ZN11UART_PC_COM17startUpdatingDataEv>:

void UART_PC_COM::stopSendingData(){
	is_sending_data = false;
}

void UART_PC_COM::startUpdatingData(){
 800b5d2:	b480      	push	{r7}
 800b5d4:	b083      	sub	sp, #12
 800b5d6:	af00      	add	r7, sp, #0
 800b5d8:	6078      	str	r0, [r7, #4]
	is_updating_data = true;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2201      	movs	r2, #1
 800b5de:	769a      	strb	r2, [r3, #26]
}
 800b5e0:	bf00      	nop
 800b5e2:	370c      	adds	r7, #12
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	bc80      	pop	{r7}
 800b5e8:	4770      	bx	lr

0800b5ea <_ZN11UART_PC_COM16stopUpdatingDataEv>:

void UART_PC_COM::stopUpdatingData(){
 800b5ea:	b480      	push	{r7}
 800b5ec:	b083      	sub	sp, #12
 800b5ee:	af00      	add	r7, sp, #0
 800b5f0:	6078      	str	r0, [r7, #4]
	is_updating_data = false;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	769a      	strb	r2, [r3, #26]
}
 800b5f8:	bf00      	nop
 800b5fa:	370c      	adds	r7, #12
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	bc80      	pop	{r7}
 800b600:	4770      	bx	lr
	...

0800b604 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/
extern "C" void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800b604:	b580      	push	{r7, lr}
 800b606:	b082      	sub	sp, #8
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
	if(pc != NULL) pc->recieveNextData();
 800b60c:	4b06      	ldr	r3, [pc, #24]	; (800b628 <HAL_UART_RxCpltCallback+0x24>)
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d004      	beq.n	800b61e <HAL_UART_RxCpltCallback+0x1a>
 800b614:	4b04      	ldr	r3, [pc, #16]	; (800b628 <HAL_UART_RxCpltCallback+0x24>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	4618      	mov	r0, r3
 800b61a:	f7ff fefd 	bl	800b418 <_ZN11UART_PC_COM15recieveNextDataEv>
}
 800b61e:	bf00      	nop
 800b620:	3708      	adds	r7, #8
 800b622:	46bd      	mov	sp, r7
 800b624:	bd80      	pop	{r7, pc}
 800b626:	bf00      	nop
 800b628:	20000938 	.word	0x20000938

0800b62c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b082      	sub	sp, #8
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
	if(pc != NULL) pc->sendData();
 800b634:	4b06      	ldr	r3, [pc, #24]	; (800b650 <HAL_UART_TxCpltCallback+0x24>)
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d004      	beq.n	800b646 <HAL_UART_TxCpltCallback+0x1a>
 800b63c:	4b04      	ldr	r3, [pc, #16]	; (800b650 <HAL_UART_TxCpltCallback+0x24>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	4618      	mov	r0, r3
 800b642:	f7ff fed6 	bl	800b3f2 <_ZN11UART_PC_COM8sendDataEv>
}
 800b646:	bf00      	nop
 800b648:	3708      	adds	r7, #8
 800b64a:	46bd      	mov	sp, r7
 800b64c:	bd80      	pop	{r7, pc}
 800b64e:	bf00      	nop
 800b650:	20000938 	.word	0x20000938

0800b654 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800b654:	b590      	push	{r4, r7, lr}
 800b656:	b083      	sub	sp, #12
 800b658:	af00      	add	r7, sp, #0
 800b65a:	4603      	mov	r3, r0
 800b65c:	80fb      	strh	r3, [r7, #6]
	if(robot != NULL) robot->buttonIT(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin));
 800b65e:	4b0a      	ldr	r3, [pc, #40]	; (800b688 <HAL_GPIO_EXTI_Callback+0x34>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d00b      	beq.n	800b67e <HAL_GPIO_EXTI_Callback+0x2a>
 800b666:	4b08      	ldr	r3, [pc, #32]	; (800b688 <HAL_GPIO_EXTI_Callback+0x34>)
 800b668:	681c      	ldr	r4, [r3, #0]
 800b66a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b66e:	4807      	ldr	r0, [pc, #28]	; (800b68c <HAL_GPIO_EXTI_Callback+0x38>)
 800b670:	f7fd fc1a 	bl	8008ea8 <HAL_GPIO_ReadPin>
 800b674:	4603      	mov	r3, r0
 800b676:	4619      	mov	r1, r3
 800b678:	4620      	mov	r0, r4
 800b67a:	f7fe ffc7 	bl	800a60c <_ZN5Robot8buttonITEh>
}
 800b67e:	bf00      	nop
 800b680:	370c      	adds	r7, #12
 800b682:	46bd      	mov	sp, r7
 800b684:	bd90      	pop	{r4, r7, pc}
 800b686:	bf00      	nop
 800b688:	20000934 	.word	0x20000934
 800b68c:	40011000 	.word	0x40011000

0800b690 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800b690:	b580      	push	{r7, lr}
 800b692:	b082      	sub	sp, #8
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
	if(robot != NULL) robot->timerIT();
 800b698:	4b06      	ldr	r3, [pc, #24]	; (800b6b4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d004      	beq.n	800b6aa <HAL_TIM_PeriodElapsedCallback+0x1a>
 800b6a0:	4b04      	ldr	r3, [pc, #16]	; (800b6b4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	f7fe ffd1 	bl	800a64c <_ZN5Robot7timerITEv>
}
 800b6aa:	bf00      	nop
 800b6ac:	3708      	adds	r7, #8
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bd80      	pop	{r7, pc}
 800b6b2:	bf00      	nop
 800b6b4:	20000934 	.word	0x20000934

0800b6b8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b082      	sub	sp, #8
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
	if(robot != NULL) robot->updatedDataADC();
 800b6c0:	4b06      	ldr	r3, [pc, #24]	; (800b6dc <HAL_ADC_ConvCpltCallback+0x24>)
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d004      	beq.n	800b6d2 <HAL_ADC_ConvCpltCallback+0x1a>
 800b6c8:	4b04      	ldr	r3, [pc, #16]	; (800b6dc <HAL_ADC_ConvCpltCallback+0x24>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	f7fe fe73 	bl	800a3b8 <_ZN5Robot14updatedDataADCEv>
}
 800b6d2:	bf00      	nop
 800b6d4:	3708      	adds	r7, #8
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
 800b6da:	bf00      	nop
 800b6dc:	20000934 	.word	0x20000934

0800b6e0 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 800b6e0:	b590      	push	{r4, r7, lr}
 800b6e2:	b083      	sub	sp, #12
 800b6e4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800b6e6:	f7fc fe73 	bl	80083d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800b6ea:	f000 f867 	bl	800b7bc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800b6ee:	f000 fb3d 	bl	800bd6c <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 800b6f2:	f000 fafd 	bl	800bcf0 <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 800b6f6:	f000 fa93 	bl	800bc20 <_ZL19MX_USART2_UART_Initv>
  MX_TIM4_Init();
 800b6fa:	f000 f9c9 	bl	800ba90 <_ZL12MX_TIM4_Initv>
  MX_USART3_UART_Init();
 800b6fe:	f000 fac3 	bl	800bc88 <_ZL19MX_USART3_UART_Initv>
  MX_TIM2_Init();
 800b702:	f000 f957 	bl	800b9b4 <_ZL12MX_TIM2_Initv>
  MX_ADC1_Init();
 800b706:	f000 f8c7 	bl	800b898 <_ZL12MX_ADC1_Initv>
  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800b70a:	2100      	movs	r1, #0
 800b70c:	4821      	ldr	r0, [pc, #132]	; (800b794 <main+0xb4>)
 800b70e:	f7fe fa11 	bl	8009b34 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800b712:	2104      	movs	r1, #4
 800b714:	481f      	ldr	r0, [pc, #124]	; (800b794 <main+0xb4>)
 800b716:	f7fe fa0d 	bl	8009b34 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800b71a:	2108      	movs	r1, #8
 800b71c:	481d      	ldr	r0, [pc, #116]	; (800b794 <main+0xb4>)
 800b71e:	f7fe fa09 	bl	8009b34 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800b722:	210c      	movs	r1, #12
 800b724:	481b      	ldr	r0, [pc, #108]	; (800b794 <main+0xb4>)
 800b726:	f7fe fa05 	bl	8009b34 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	robot = new Robot(&TIM4->CCR1, &TIM4->CCR2, &TIM4->CCR3, &TIM4->CCR4, &htim2);
 800b72a:	2040      	movs	r0, #64	; 0x40
 800b72c:	f000 fe9a 	bl	800c464 <_Znwj>
 800b730:	4603      	mov	r3, r0
 800b732:	461c      	mov	r4, r3
 800b734:	4b18      	ldr	r3, [pc, #96]	; (800b798 <main+0xb8>)
 800b736:	9301      	str	r3, [sp, #4]
 800b738:	4b18      	ldr	r3, [pc, #96]	; (800b79c <main+0xbc>)
 800b73a:	9300      	str	r3, [sp, #0]
 800b73c:	4b18      	ldr	r3, [pc, #96]	; (800b7a0 <main+0xc0>)
 800b73e:	4a19      	ldr	r2, [pc, #100]	; (800b7a4 <main+0xc4>)
 800b740:	4919      	ldr	r1, [pc, #100]	; (800b7a8 <main+0xc8>)
 800b742:	4620      	mov	r0, r4
 800b744:	f7fe fd84 	bl	800a250 <_ZN5RobotC1EPVmS1_S1_S1_P17TIM_HandleTypeDef>
 800b748:	4b18      	ldr	r3, [pc, #96]	; (800b7ac <main+0xcc>)
 800b74a:	601c      	str	r4, [r3, #0]
	pc = new UART_PC_COM(&huart3, robot);
 800b74c:	2030      	movs	r0, #48	; 0x30
 800b74e:	f000 fe89 	bl	800c464 <_Znwj>
 800b752:	4603      	mov	r3, r0
 800b754:	461c      	mov	r4, r3
 800b756:	4b15      	ldr	r3, [pc, #84]	; (800b7ac <main+0xcc>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	461a      	mov	r2, r3
 800b75c:	4914      	ldr	r1, [pc, #80]	; (800b7b0 <main+0xd0>)
 800b75e:	4620      	mov	r0, r4
 800b760:	f7ff fe12 	bl	800b388 <_ZN11UART_PC_COMC1EP18UART_HandleTypeDefP5Robot>
 800b764:	4b13      	ldr	r3, [pc, #76]	; (800b7b4 <main+0xd4>)
 800b766:	601c      	str	r4, [r3, #0]

	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)robot->getRawADCBufferHandler()->angle, AMOUNT_OF_SERVO);
 800b768:	4b10      	ldr	r3, [pc, #64]	; (800b7ac <main+0xcc>)
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	4618      	mov	r0, r3
 800b76e:	f7fe fe95 	bl	800a49c <_ZN5Robot22getRawADCBufferHandlerEv>
 800b772:	4603      	mov	r3, r0
 800b774:	2204      	movs	r2, #4
 800b776:	4619      	mov	r1, r3
 800b778:	480f      	ldr	r0, [pc, #60]	; (800b7b8 <main+0xd8>)
 800b77a:	f7fc ffbb 	bl	80086f4 <HAL_ADC_Start_DMA>

	while (1){
 800b77e:	e7fe      	b.n	800b77e <main+0x9e>
	robot = new Robot(&TIM4->CCR1, &TIM4->CCR2, &TIM4->CCR3, &TIM4->CCR4, &htim2);
 800b780:	4620      	mov	r0, r4
 800b782:	f000 fdab 	bl	800c2dc <_ZdlPv>
 800b786:	f000 fff7 	bl	800c778 <__cxa_end_cleanup>
	pc = new UART_PC_COM(&huart3, robot);
 800b78a:	4620      	mov	r0, r4
 800b78c:	f000 fda6 	bl	800c2dc <_ZdlPv>
 800b790:	f000 fff2 	bl	800c778 <__cxa_end_cleanup>
 800b794:	20000764 	.word	0x20000764
 800b798:	20000724 	.word	0x20000724
 800b79c:	40000840 	.word	0x40000840
 800b7a0:	4000083c 	.word	0x4000083c
 800b7a4:	40000838 	.word	0x40000838
 800b7a8:	40000834 	.word	0x40000834
 800b7ac:	20000934 	.word	0x20000934
 800b7b0:	200007e4 	.word	0x200007e4
 800b7b4:	20000938 	.word	0x20000938
 800b7b8:	200006b0 	.word	0x200006b0

0800b7bc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800b7bc:	b580      	push	{r7, lr}
 800b7be:	b094      	sub	sp, #80	; 0x50
 800b7c0:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800b7c2:	2302      	movs	r3, #2
 800b7c4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800b7c6:	2301      	movs	r3, #1
 800b7c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800b7ca:	2310      	movs	r3, #16
 800b7cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b7ce:	2302      	movs	r3, #2
 800b7d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800b7d6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800b7da:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b7dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	f7fd fb7d 	bl	8008ee0 <HAL_RCC_OscConfig>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	bf14      	ite	ne
 800b7ec:	2301      	movne	r3, #1
 800b7ee:	2300      	moveq	r3, #0
 800b7f0:	b2db      	uxtb	r3, r3
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d003      	beq.n	800b7fe <_Z18SystemClock_Configv+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 800b7f6:	21d0      	movs	r1, #208	; 0xd0
 800b7f8:	4825      	ldr	r0, [pc, #148]	; (800b890 <_Z18SystemClock_Configv+0xd4>)
 800b7fa:	f000 fb1f 	bl	800be3c <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b7fe:	230f      	movs	r3, #15
 800b800:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b802:	2302      	movs	r3, #2
 800b804:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b806:	2300      	movs	r3, #0
 800b808:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800b80a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b80e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800b810:	2300      	movs	r3, #0
 800b812:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800b814:	f107 0314 	add.w	r3, r7, #20
 800b818:	2102      	movs	r1, #2
 800b81a:	4618      	mov	r0, r3
 800b81c:	f7fd fd28 	bl	8009270 <HAL_RCC_ClockConfig>
 800b820:	4603      	mov	r3, r0
 800b822:	2b00      	cmp	r3, #0
 800b824:	bf14      	ite	ne
 800b826:	2301      	movne	r3, #1
 800b828:	2300      	moveq	r3, #0
 800b82a:	b2db      	uxtb	r3, r3
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d003      	beq.n	800b838 <_Z18SystemClock_Configv+0x7c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800b830:	21de      	movs	r1, #222	; 0xde
 800b832:	4817      	ldr	r0, [pc, #92]	; (800b890 <_Z18SystemClock_Configv+0xd4>)
 800b834:	f000 fb02 	bl	800be3c <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800b838:	2302      	movs	r3, #2
 800b83a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800b83c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b840:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b842:	1d3b      	adds	r3, r7, #4
 800b844:	4618      	mov	r0, r3
 800b846:	f7fd fddd 	bl	8009404 <HAL_RCCEx_PeriphCLKConfig>
 800b84a:	4603      	mov	r3, r0
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	bf14      	ite	ne
 800b850:	2301      	movne	r3, #1
 800b852:	2300      	moveq	r3, #0
 800b854:	b2db      	uxtb	r3, r3
 800b856:	2b00      	cmp	r3, #0
 800b858:	d003      	beq.n	800b862 <_Z18SystemClock_Configv+0xa6>
  {
    _Error_Handler(__FILE__, __LINE__);
 800b85a:	21e5      	movs	r1, #229	; 0xe5
 800b85c:	480c      	ldr	r0, [pc, #48]	; (800b890 <_Z18SystemClock_Configv+0xd4>)
 800b85e:	f000 faed 	bl	800be3c <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800b862:	f7fd fda9 	bl	80093b8 <HAL_RCC_GetHCLKFreq>
 800b866:	4602      	mov	r2, r0
 800b868:	4b0a      	ldr	r3, [pc, #40]	; (800b894 <_Z18SystemClock_Configv+0xd8>)
 800b86a:	fba3 2302 	umull	r2, r3, r3, r2
 800b86e:	099b      	lsrs	r3, r3, #6
 800b870:	4618      	mov	r0, r3
 800b872:	f7fd f8c3 	bl	80089fc <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800b876:	2004      	movs	r0, #4
 800b878:	f7fd f8d6 	bl	8008a28 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800b87c:	2200      	movs	r2, #0
 800b87e:	2100      	movs	r1, #0
 800b880:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b884:	f7fd f87a 	bl	800897c <HAL_NVIC_SetPriority>
}
 800b888:	bf00      	nop
 800b88a:	3750      	adds	r7, #80	; 0x50
 800b88c:	46bd      	mov	sp, r7
 800b88e:	bd80      	pop	{r7, pc}
 800b890:	08011e08 	.word	0x08011e08
 800b894:	10624dd3 	.word	0x10624dd3

0800b898 <_ZL12MX_ADC1_Initv>:

/* ADC1 init function */
static void MX_ADC1_Init(void)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b084      	sub	sp, #16
 800b89c:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 800b89e:	4b42      	ldr	r3, [pc, #264]	; (800b9a8 <_ZL12MX_ADC1_Initv+0x110>)
 800b8a0:	4a42      	ldr	r2, [pc, #264]	; (800b9ac <_ZL12MX_ADC1_Initv+0x114>)
 800b8a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800b8a4:	4b40      	ldr	r3, [pc, #256]	; (800b9a8 <_ZL12MX_ADC1_Initv+0x110>)
 800b8a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b8aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800b8ac:	4b3e      	ldr	r3, [pc, #248]	; (800b9a8 <_ZL12MX_ADC1_Initv+0x110>)
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800b8b2:	4b3d      	ldr	r3, [pc, #244]	; (800b9a8 <_ZL12MX_ADC1_Initv+0x110>)
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800b8b8:	4b3b      	ldr	r3, [pc, #236]	; (800b9a8 <_ZL12MX_ADC1_Initv+0x110>)
 800b8ba:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800b8be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b8c0:	4b39      	ldr	r3, [pc, #228]	; (800b9a8 <_ZL12MX_ADC1_Initv+0x110>)
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 800b8c6:	4b38      	ldr	r3, [pc, #224]	; (800b9a8 <_ZL12MX_ADC1_Initv+0x110>)
 800b8c8:	2204      	movs	r2, #4
 800b8ca:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800b8cc:	4836      	ldr	r0, [pc, #216]	; (800b9a8 <_ZL12MX_ADC1_Initv+0x110>)
 800b8ce:	f7fc ffc1 	bl	8008854 <HAL_ADC_Init>
 800b8d2:	4603      	mov	r3, r0
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	bf14      	ite	ne
 800b8d8:	2301      	movne	r3, #1
 800b8da:	2300      	moveq	r3, #0
 800b8dc:	b2db      	uxtb	r3, r3
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d004      	beq.n	800b8ec <_ZL12MX_ADC1_Initv+0x54>
  {
    _Error_Handler(__FILE__, __LINE__);
 800b8e2:	f240 1105 	movw	r1, #261	; 0x105
 800b8e6:	4832      	ldr	r0, [pc, #200]	; (800b9b0 <_ZL12MX_ADC1_Initv+0x118>)
 800b8e8:	f000 faa8 	bl	800be3c <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_0;
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800b8f0:	2301      	movs	r3, #1
 800b8f2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800b8f8:	1d3b      	adds	r3, r7, #4
 800b8fa:	4619      	mov	r1, r3
 800b8fc:	482a      	ldr	r0, [pc, #168]	; (800b9a8 <_ZL12MX_ADC1_Initv+0x110>)
 800b8fe:	f7fc fe3d 	bl	800857c <HAL_ADC_ConfigChannel>
 800b902:	4603      	mov	r3, r0
 800b904:	2b00      	cmp	r3, #0
 800b906:	bf14      	ite	ne
 800b908:	2301      	movne	r3, #1
 800b90a:	2300      	moveq	r3, #0
 800b90c:	b2db      	uxtb	r3, r3
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d004      	beq.n	800b91c <_ZL12MX_ADC1_Initv+0x84>
  {
    _Error_Handler(__FILE__, __LINE__);
 800b912:	f240 110f 	movw	r1, #271	; 0x10f
 800b916:	4826      	ldr	r0, [pc, #152]	; (800b9b0 <_ZL12MX_ADC1_Initv+0x118>)
 800b918:	f000 fa90 	bl	800be3c <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_1;
 800b91c:	2301      	movs	r3, #1
 800b91e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800b920:	2302      	movs	r3, #2
 800b922:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800b924:	1d3b      	adds	r3, r7, #4
 800b926:	4619      	mov	r1, r3
 800b928:	481f      	ldr	r0, [pc, #124]	; (800b9a8 <_ZL12MX_ADC1_Initv+0x110>)
 800b92a:	f7fc fe27 	bl	800857c <HAL_ADC_ConfigChannel>
 800b92e:	4603      	mov	r3, r0
 800b930:	2b00      	cmp	r3, #0
 800b932:	bf14      	ite	ne
 800b934:	2301      	movne	r3, #1
 800b936:	2300      	moveq	r3, #0
 800b938:	b2db      	uxtb	r3, r3
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d004      	beq.n	800b948 <_ZL12MX_ADC1_Initv+0xb0>
  {
    _Error_Handler(__FILE__, __LINE__);
 800b93e:	f44f 718c 	mov.w	r1, #280	; 0x118
 800b942:	481b      	ldr	r0, [pc, #108]	; (800b9b0 <_ZL12MX_ADC1_Initv+0x118>)
 800b944:	f000 fa7a 	bl	800be3c <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_4;
 800b948:	2304      	movs	r3, #4
 800b94a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800b94c:	2303      	movs	r3, #3
 800b94e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800b950:	1d3b      	adds	r3, r7, #4
 800b952:	4619      	mov	r1, r3
 800b954:	4814      	ldr	r0, [pc, #80]	; (800b9a8 <_ZL12MX_ADC1_Initv+0x110>)
 800b956:	f7fc fe11 	bl	800857c <HAL_ADC_ConfigChannel>
 800b95a:	4603      	mov	r3, r0
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	bf14      	ite	ne
 800b960:	2301      	movne	r3, #1
 800b962:	2300      	moveq	r3, #0
 800b964:	b2db      	uxtb	r3, r3
 800b966:	2b00      	cmp	r3, #0
 800b968:	d004      	beq.n	800b974 <_ZL12MX_ADC1_Initv+0xdc>
  {
    _Error_Handler(__FILE__, __LINE__);
 800b96a:	f240 1121 	movw	r1, #289	; 0x121
 800b96e:	4810      	ldr	r0, [pc, #64]	; (800b9b0 <_ZL12MX_ADC1_Initv+0x118>)
 800b970:	f000 fa64 	bl	800be3c <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_8;
 800b974:	2308      	movs	r3, #8
 800b976:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800b978:	2304      	movs	r3, #4
 800b97a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800b97c:	1d3b      	adds	r3, r7, #4
 800b97e:	4619      	mov	r1, r3
 800b980:	4809      	ldr	r0, [pc, #36]	; (800b9a8 <_ZL12MX_ADC1_Initv+0x110>)
 800b982:	f7fc fdfb 	bl	800857c <HAL_ADC_ConfigChannel>
 800b986:	4603      	mov	r3, r0
 800b988:	2b00      	cmp	r3, #0
 800b98a:	bf14      	ite	ne
 800b98c:	2301      	movne	r3, #1
 800b98e:	2300      	moveq	r3, #0
 800b990:	b2db      	uxtb	r3, r3
 800b992:	2b00      	cmp	r3, #0
 800b994:	d004      	beq.n	800b9a0 <_ZL12MX_ADC1_Initv+0x108>
  {
    _Error_Handler(__FILE__, __LINE__);
 800b996:	f44f 7195 	mov.w	r1, #298	; 0x12a
 800b99a:	4805      	ldr	r0, [pc, #20]	; (800b9b0 <_ZL12MX_ADC1_Initv+0x118>)
 800b99c:	f000 fa4e 	bl	800be3c <_Error_Handler>
  }

}
 800b9a0:	bf00      	nop
 800b9a2:	3710      	adds	r7, #16
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	bd80      	pop	{r7, pc}
 800b9a8:	200006b0 	.word	0x200006b0
 800b9ac:	40012400 	.word	0x40012400
 800b9b0:	08011e08 	.word	0x08011e08

0800b9b4 <_ZL12MX_TIM2_Initv>:

/* TIM2 init function */
static void MX_TIM2_Init(void)
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b086      	sub	sp, #24
 800b9b8:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 800b9ba:	4b33      	ldr	r3, [pc, #204]	; (800ba88 <_ZL12MX_TIM2_Initv+0xd4>)
 800b9bc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b9c0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64000 - 1;
 800b9c2:	4b31      	ldr	r3, [pc, #196]	; (800ba88 <_ZL12MX_TIM2_Initv+0xd4>)
 800b9c4:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 800b9c8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b9ca:	4b2f      	ldr	r3, [pc, #188]	; (800ba88 <_ZL12MX_TIM2_Initv+0xd4>)
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 800b9d0:	4b2d      	ldr	r3, [pc, #180]	; (800ba88 <_ZL12MX_TIM2_Initv+0xd4>)
 800b9d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b9d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b9d8:	4b2b      	ldr	r3, [pc, #172]	; (800ba88 <_ZL12MX_TIM2_Initv+0xd4>)
 800b9da:	2200      	movs	r2, #0
 800b9dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800b9de:	4b2a      	ldr	r3, [pc, #168]	; (800ba88 <_ZL12MX_TIM2_Initv+0xd4>)
 800b9e0:	2280      	movs	r2, #128	; 0x80
 800b9e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800b9e4:	4828      	ldr	r0, [pc, #160]	; (800ba88 <_ZL12MX_TIM2_Initv+0xd4>)
 800b9e6:	f7fd ffb3 	bl	8009950 <HAL_TIM_Base_Init>
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	bf14      	ite	ne
 800b9f0:	2301      	movne	r3, #1
 800b9f2:	2300      	moveq	r3, #0
 800b9f4:	b2db      	uxtb	r3, r3
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d004      	beq.n	800ba04 <_ZL12MX_TIM2_Initv+0x50>
  {
    _Error_Handler(__FILE__, __LINE__);
 800b9fa:	f44f 719f 	mov.w	r1, #318	; 0x13e
 800b9fe:	4823      	ldr	r0, [pc, #140]	; (800ba8c <_ZL12MX_TIM2_Initv+0xd8>)
 800ba00:	f000 fa1c 	bl	800be3c <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800ba04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ba08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800ba0a:	f107 0308 	add.w	r3, r7, #8
 800ba0e:	4619      	mov	r1, r3
 800ba10:	481d      	ldr	r0, [pc, #116]	; (800ba88 <_ZL12MX_TIM2_Initv+0xd4>)
 800ba12:	f7fd fe05 	bl	8009620 <HAL_TIM_ConfigClockSource>
 800ba16:	4603      	mov	r3, r0
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	bf14      	ite	ne
 800ba1c:	2301      	movne	r3, #1
 800ba1e:	2300      	moveq	r3, #0
 800ba20:	b2db      	uxtb	r3, r3
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d004      	beq.n	800ba30 <_ZL12MX_TIM2_Initv+0x7c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800ba26:	f44f 71a2 	mov.w	r1, #324	; 0x144
 800ba2a:	4818      	ldr	r0, [pc, #96]	; (800ba8c <_ZL12MX_TIM2_Initv+0xd8>)
 800ba2c:	f000 fa06 	bl	800be3c <_Error_Handler>
  }

  if (HAL_TIM_OnePulse_Init(&htim2, TIM_OPMODE_SINGLE) != HAL_OK)
 800ba30:	2108      	movs	r1, #8
 800ba32:	4815      	ldr	r0, [pc, #84]	; (800ba88 <_ZL12MX_TIM2_Initv+0xd4>)
 800ba34:	f7fd ffc0 	bl	80099b8 <HAL_TIM_OnePulse_Init>
 800ba38:	4603      	mov	r3, r0
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	bf14      	ite	ne
 800ba3e:	2301      	movne	r3, #1
 800ba40:	2300      	moveq	r3, #0
 800ba42:	b2db      	uxtb	r3, r3
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d004      	beq.n	800ba52 <_ZL12MX_TIM2_Initv+0x9e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800ba48:	f240 1149 	movw	r1, #329	; 0x149
 800ba4c:	480f      	ldr	r0, [pc, #60]	; (800ba8c <_ZL12MX_TIM2_Initv+0xd8>)
 800ba4e:	f000 f9f5 	bl	800be3c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ba52:	2300      	movs	r3, #0
 800ba54:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ba56:	2300      	movs	r3, #0
 800ba58:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800ba5a:	463b      	mov	r3, r7
 800ba5c:	4619      	mov	r1, r3
 800ba5e:	480a      	ldr	r0, [pc, #40]	; (800ba88 <_ZL12MX_TIM2_Initv+0xd4>)
 800ba60:	f7fe f87e 	bl	8009b60 <HAL_TIMEx_MasterConfigSynchronization>
 800ba64:	4603      	mov	r3, r0
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	bf14      	ite	ne
 800ba6a:	2301      	movne	r3, #1
 800ba6c:	2300      	moveq	r3, #0
 800ba6e:	b2db      	uxtb	r3, r3
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d004      	beq.n	800ba7e <_ZL12MX_TIM2_Initv+0xca>
  {
    _Error_Handler(__FILE__, __LINE__);
 800ba74:	f44f 71a8 	mov.w	r1, #336	; 0x150
 800ba78:	4804      	ldr	r0, [pc, #16]	; (800ba8c <_ZL12MX_TIM2_Initv+0xd8>)
 800ba7a:	f000 f9df 	bl	800be3c <_Error_Handler>
  }

}
 800ba7e:	bf00      	nop
 800ba80:	3718      	adds	r7, #24
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}
 800ba86:	bf00      	nop
 800ba88:	20000724 	.word	0x20000724
 800ba8c:	08011e08 	.word	0x08011e08

0800ba90 <_ZL12MX_TIM4_Initv>:

/* TIM4 init function */
static void MX_TIM4_Init(void)
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b08e      	sub	sp, #56	; 0x38
 800ba94:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim4.Instance = TIM4;
 800ba96:	4b5f      	ldr	r3, [pc, #380]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800ba98:	4a5f      	ldr	r2, [pc, #380]	; (800bc18 <_ZL12MX_TIM4_Initv+0x188>)
 800ba9a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64 - 1;
 800ba9c:	4b5d      	ldr	r3, [pc, #372]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800ba9e:	223f      	movs	r2, #63	; 0x3f
 800baa0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800baa2:	4b5c      	ldr	r3, [pc, #368]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800baa4:	2200      	movs	r2, #0
 800baa6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000 - 1;
 800baa8:	4b5a      	ldr	r3, [pc, #360]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800baaa:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800baae:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800bab0:	4b58      	ldr	r3, [pc, #352]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800bab2:	2200      	movs	r2, #0
 800bab4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800bab6:	4b57      	ldr	r3, [pc, #348]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800bab8:	2280      	movs	r2, #128	; 0x80
 800baba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800babc:	4855      	ldr	r0, [pc, #340]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800babe:	f7fd ff47 	bl	8009950 <HAL_TIM_Base_Init>
 800bac2:	4603      	mov	r3, r0
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	bf14      	ite	ne
 800bac8:	2301      	movne	r3, #1
 800baca:	2300      	moveq	r3, #0
 800bacc:	b2db      	uxtb	r3, r3
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d004      	beq.n	800badc <_ZL12MX_TIM4_Initv+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800bad2:	f240 1165 	movw	r1, #357	; 0x165
 800bad6:	4851      	ldr	r0, [pc, #324]	; (800bc1c <_ZL12MX_TIM4_Initv+0x18c>)
 800bad8:	f000 f9b0 	bl	800be3c <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800badc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bae0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800bae2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800bae6:	4619      	mov	r1, r3
 800bae8:	484a      	ldr	r0, [pc, #296]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800baea:	f7fd fd99 	bl	8009620 <HAL_TIM_ConfigClockSource>
 800baee:	4603      	mov	r3, r0
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	bf14      	ite	ne
 800baf4:	2301      	movne	r3, #1
 800baf6:	2300      	moveq	r3, #0
 800baf8:	b2db      	uxtb	r3, r3
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d004      	beq.n	800bb08 <_ZL12MX_TIM4_Initv+0x78>
  {
    _Error_Handler(__FILE__, __LINE__);
 800bafe:	f240 116b 	movw	r1, #363	; 0x16b
 800bb02:	4846      	ldr	r0, [pc, #280]	; (800bc1c <_ZL12MX_TIM4_Initv+0x18c>)
 800bb04:	f000 f99a 	bl	800be3c <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800bb08:	4842      	ldr	r0, [pc, #264]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800bb0a:	f7fd ff3b 	bl	8009984 <HAL_TIM_PWM_Init>
 800bb0e:	4603      	mov	r3, r0
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	bf14      	ite	ne
 800bb14:	2301      	movne	r3, #1
 800bb16:	2300      	moveq	r3, #0
 800bb18:	b2db      	uxtb	r3, r3
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d004      	beq.n	800bb28 <_ZL12MX_TIM4_Initv+0x98>
  {
    _Error_Handler(__FILE__, __LINE__);
 800bb1e:	f44f 71b8 	mov.w	r1, #368	; 0x170
 800bb22:	483e      	ldr	r0, [pc, #248]	; (800bc1c <_ZL12MX_TIM4_Initv+0x18c>)
 800bb24:	f000 f98a 	bl	800be3c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800bb28:	2300      	movs	r3, #0
 800bb2a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800bb30:	f107 0320 	add.w	r3, r7, #32
 800bb34:	4619      	mov	r1, r3
 800bb36:	4837      	ldr	r0, [pc, #220]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800bb38:	f7fe f812 	bl	8009b60 <HAL_TIMEx_MasterConfigSynchronization>
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	bf14      	ite	ne
 800bb42:	2301      	movne	r3, #1
 800bb44:	2300      	moveq	r3, #0
 800bb46:	b2db      	uxtb	r3, r3
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d004      	beq.n	800bb56 <_ZL12MX_TIM4_Initv+0xc6>
  {
    _Error_Handler(__FILE__, __LINE__);
 800bb4c:	f240 1177 	movw	r1, #375	; 0x177
 800bb50:	4832      	ldr	r0, [pc, #200]	; (800bc1c <_ZL12MX_TIM4_Initv+0x18c>)
 800bb52:	f000 f973 	bl	800be3c <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800bb56:	2360      	movs	r3, #96	; 0x60
 800bb58:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 800bb5a:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800bb5e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800bb60:	2300      	movs	r3, #0
 800bb62:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800bb64:	2300      	movs	r3, #0
 800bb66:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800bb68:	1d3b      	adds	r3, r7, #4
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	4619      	mov	r1, r3
 800bb6e:	4829      	ldr	r0, [pc, #164]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800bb70:	f7fd ff72 	bl	8009a58 <HAL_TIM_PWM_ConfigChannel>
 800bb74:	4603      	mov	r3, r0
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	bf14      	ite	ne
 800bb7a:	2301      	movne	r3, #1
 800bb7c:	2300      	moveq	r3, #0
 800bb7e:	b2db      	uxtb	r3, r3
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d004      	beq.n	800bb8e <_ZL12MX_TIM4_Initv+0xfe>
  {
    _Error_Handler(__FILE__, __LINE__);
 800bb84:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800bb88:	4824      	ldr	r0, [pc, #144]	; (800bc1c <_ZL12MX_TIM4_Initv+0x18c>)
 800bb8a:	f000 f957 	bl	800be3c <_Error_Handler>
  }

  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800bb8e:	2304      	movs	r3, #4
 800bb90:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800bb92:	1d3b      	adds	r3, r7, #4
 800bb94:	2204      	movs	r2, #4
 800bb96:	4619      	mov	r1, r3
 800bb98:	481e      	ldr	r0, [pc, #120]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800bb9a:	f7fd ff5d 	bl	8009a58 <HAL_TIM_PWM_ConfigChannel>
 800bb9e:	4603      	mov	r3, r0
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	bf14      	ite	ne
 800bba4:	2301      	movne	r3, #1
 800bba6:	2300      	moveq	r3, #0
 800bba8:	b2db      	uxtb	r3, r3
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d004      	beq.n	800bbb8 <_ZL12MX_TIM4_Initv+0x128>
  {
    _Error_Handler(__FILE__, __LINE__);
 800bbae:	f44f 71c3 	mov.w	r1, #390	; 0x186
 800bbb2:	481a      	ldr	r0, [pc, #104]	; (800bc1c <_ZL12MX_TIM4_Initv+0x18c>)
 800bbb4:	f000 f942 	bl	800be3c <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800bbb8:	1d3b      	adds	r3, r7, #4
 800bbba:	2208      	movs	r2, #8
 800bbbc:	4619      	mov	r1, r3
 800bbbe:	4815      	ldr	r0, [pc, #84]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800bbc0:	f7fd ff4a 	bl	8009a58 <HAL_TIM_PWM_ConfigChannel>
 800bbc4:	4603      	mov	r3, r0
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	bf14      	ite	ne
 800bbca:	2301      	movne	r3, #1
 800bbcc:	2300      	moveq	r3, #0
 800bbce:	b2db      	uxtb	r3, r3
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d004      	beq.n	800bbde <_ZL12MX_TIM4_Initv+0x14e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800bbd4:	f240 118b 	movw	r1, #395	; 0x18b
 800bbd8:	4810      	ldr	r0, [pc, #64]	; (800bc1c <_ZL12MX_TIM4_Initv+0x18c>)
 800bbda:	f000 f92f 	bl	800be3c <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800bbde:	1d3b      	adds	r3, r7, #4
 800bbe0:	220c      	movs	r2, #12
 800bbe2:	4619      	mov	r1, r3
 800bbe4:	480b      	ldr	r0, [pc, #44]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800bbe6:	f7fd ff37 	bl	8009a58 <HAL_TIM_PWM_ConfigChannel>
 800bbea:	4603      	mov	r3, r0
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	bf14      	ite	ne
 800bbf0:	2301      	movne	r3, #1
 800bbf2:	2300      	moveq	r3, #0
 800bbf4:	b2db      	uxtb	r3, r3
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d004      	beq.n	800bc04 <_ZL12MX_TIM4_Initv+0x174>
  {
    _Error_Handler(__FILE__, __LINE__);
 800bbfa:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800bbfe:	4807      	ldr	r0, [pc, #28]	; (800bc1c <_ZL12MX_TIM4_Initv+0x18c>)
 800bc00:	f000 f91c 	bl	800be3c <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim4);
 800bc04:	4803      	ldr	r0, [pc, #12]	; (800bc14 <_ZL12MX_TIM4_Initv+0x184>)
 800bc06:	f000 f9ef 	bl	800bfe8 <HAL_TIM_MspPostInit>

}
 800bc0a:	bf00      	nop
 800bc0c:	3738      	adds	r7, #56	; 0x38
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	bd80      	pop	{r7, pc}
 800bc12:	bf00      	nop
 800bc14:	20000764 	.word	0x20000764
 800bc18:	40000800 	.word	0x40000800
 800bc1c:	08011e08 	.word	0x08011e08

0800bc20 <_ZL19MX_USART2_UART_Initv>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800bc24:	4b15      	ldr	r3, [pc, #84]	; (800bc7c <_ZL19MX_USART2_UART_Initv+0x5c>)
 800bc26:	4a16      	ldr	r2, [pc, #88]	; (800bc80 <_ZL19MX_USART2_UART_Initv+0x60>)
 800bc28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800bc2a:	4b14      	ldr	r3, [pc, #80]	; (800bc7c <_ZL19MX_USART2_UART_Initv+0x5c>)
 800bc2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800bc30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800bc32:	4b12      	ldr	r3, [pc, #72]	; (800bc7c <_ZL19MX_USART2_UART_Initv+0x5c>)
 800bc34:	2200      	movs	r2, #0
 800bc36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800bc38:	4b10      	ldr	r3, [pc, #64]	; (800bc7c <_ZL19MX_USART2_UART_Initv+0x5c>)
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800bc3e:	4b0f      	ldr	r3, [pc, #60]	; (800bc7c <_ZL19MX_USART2_UART_Initv+0x5c>)
 800bc40:	2200      	movs	r2, #0
 800bc42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800bc44:	4b0d      	ldr	r3, [pc, #52]	; (800bc7c <_ZL19MX_USART2_UART_Initv+0x5c>)
 800bc46:	220c      	movs	r2, #12
 800bc48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800bc4a:	4b0c      	ldr	r3, [pc, #48]	; (800bc7c <_ZL19MX_USART2_UART_Initv+0x5c>)
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800bc50:	4b0a      	ldr	r3, [pc, #40]	; (800bc7c <_ZL19MX_USART2_UART_Initv+0x5c>)
 800bc52:	2200      	movs	r2, #0
 800bc54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800bc56:	4809      	ldr	r0, [pc, #36]	; (800bc7c <_ZL19MX_USART2_UART_Initv+0x5c>)
 800bc58:	f7fe f852 	bl	8009d00 <HAL_UART_Init>
 800bc5c:	4603      	mov	r3, r0
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	bf14      	ite	ne
 800bc62:	2301      	movne	r3, #1
 800bc64:	2300      	moveq	r3, #0
 800bc66:	b2db      	uxtb	r3, r3
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d004      	beq.n	800bc76 <_ZL19MX_USART2_UART_Initv+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 800bc6c:	f240 11a5 	movw	r1, #421	; 0x1a5
 800bc70:	4804      	ldr	r0, [pc, #16]	; (800bc84 <_ZL19MX_USART2_UART_Initv+0x64>)
 800bc72:	f000 f8e3 	bl	800be3c <_Error_Handler>
  }

}
 800bc76:	bf00      	nop
 800bc78:	bd80      	pop	{r7, pc}
 800bc7a:	bf00      	nop
 800bc7c:	200007a4 	.word	0x200007a4
 800bc80:	40004400 	.word	0x40004400
 800bc84:	08011e08 	.word	0x08011e08

0800bc88 <_ZL19MX_USART3_UART_Initv>:

/* USART3 init function */
static void MX_USART3_UART_Init(void)
{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 800bc8c:	4b15      	ldr	r3, [pc, #84]	; (800bce4 <_ZL19MX_USART3_UART_Initv+0x5c>)
 800bc8e:	4a16      	ldr	r2, [pc, #88]	; (800bce8 <_ZL19MX_USART3_UART_Initv+0x60>)
 800bc90:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800bc92:	4b14      	ldr	r3, [pc, #80]	; (800bce4 <_ZL19MX_USART3_UART_Initv+0x5c>)
 800bc94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800bc98:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800bc9a:	4b12      	ldr	r3, [pc, #72]	; (800bce4 <_ZL19MX_USART3_UART_Initv+0x5c>)
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800bca0:	4b10      	ldr	r3, [pc, #64]	; (800bce4 <_ZL19MX_USART3_UART_Initv+0x5c>)
 800bca2:	2200      	movs	r2, #0
 800bca4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800bca6:	4b0f      	ldr	r3, [pc, #60]	; (800bce4 <_ZL19MX_USART3_UART_Initv+0x5c>)
 800bca8:	2200      	movs	r2, #0
 800bcaa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800bcac:	4b0d      	ldr	r3, [pc, #52]	; (800bce4 <_ZL19MX_USART3_UART_Initv+0x5c>)
 800bcae:	220c      	movs	r2, #12
 800bcb0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800bcb2:	4b0c      	ldr	r3, [pc, #48]	; (800bce4 <_ZL19MX_USART3_UART_Initv+0x5c>)
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800bcb8:	4b0a      	ldr	r3, [pc, #40]	; (800bce4 <_ZL19MX_USART3_UART_Initv+0x5c>)
 800bcba:	2200      	movs	r2, #0
 800bcbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800bcbe:	4809      	ldr	r0, [pc, #36]	; (800bce4 <_ZL19MX_USART3_UART_Initv+0x5c>)
 800bcc0:	f7fe f81e 	bl	8009d00 <HAL_UART_Init>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	bf14      	ite	ne
 800bcca:	2301      	movne	r3, #1
 800bccc:	2300      	moveq	r3, #0
 800bcce:	b2db      	uxtb	r3, r3
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d004      	beq.n	800bcde <_ZL19MX_USART3_UART_Initv+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 800bcd4:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 800bcd8:	4804      	ldr	r0, [pc, #16]	; (800bcec <_ZL19MX_USART3_UART_Initv+0x64>)
 800bcda:	f000 f8af 	bl	800be3c <_Error_Handler>
  }

}
 800bcde:	bf00      	nop
 800bce0:	bd80      	pop	{r7, pc}
 800bce2:	bf00      	nop
 800bce4:	200007e4 	.word	0x200007e4
 800bce8:	40004800 	.word	0x40004800
 800bcec:	08011e08 	.word	0x08011e08

0800bcf0 <_ZL11MX_DMA_Initv>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	b082      	sub	sp, #8
 800bcf4:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800bcf6:	4a1c      	ldr	r2, [pc, #112]	; (800bd68 <_ZL11MX_DMA_Initv+0x78>)
 800bcf8:	4b1b      	ldr	r3, [pc, #108]	; (800bd68 <_ZL11MX_DMA_Initv+0x78>)
 800bcfa:	695b      	ldr	r3, [r3, #20]
 800bcfc:	f043 0301 	orr.w	r3, r3, #1
 800bd00:	6153      	str	r3, [r2, #20]
 800bd02:	4b19      	ldr	r3, [pc, #100]	; (800bd68 <_ZL11MX_DMA_Initv+0x78>)
 800bd04:	695b      	ldr	r3, [r3, #20]
 800bd06:	f003 0301 	and.w	r3, r3, #1
 800bd0a:	607b      	str	r3, [r7, #4]
 800bd0c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800bd0e:	2200      	movs	r2, #0
 800bd10:	2100      	movs	r1, #0
 800bd12:	200b      	movs	r0, #11
 800bd14:	f7fc fe32 	bl	800897c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800bd18:	200b      	movs	r0, #11
 800bd1a:	f7fc fe63 	bl	80089e4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800bd1e:	2200      	movs	r2, #0
 800bd20:	2100      	movs	r1, #0
 800bd22:	200c      	movs	r0, #12
 800bd24:	f7fc fe2a 	bl	800897c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800bd28:	200c      	movs	r0, #12
 800bd2a:	f7fc fe5b 	bl	80089e4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800bd2e:	2200      	movs	r2, #0
 800bd30:	2100      	movs	r1, #0
 800bd32:	200d      	movs	r0, #13
 800bd34:	f7fc fe22 	bl	800897c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800bd38:	200d      	movs	r0, #13
 800bd3a:	f7fc fe53 	bl	80089e4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800bd3e:	2200      	movs	r2, #0
 800bd40:	2100      	movs	r1, #0
 800bd42:	2010      	movs	r0, #16
 800bd44:	f7fc fe1a 	bl	800897c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800bd48:	2010      	movs	r0, #16
 800bd4a:	f7fc fe4b 	bl	80089e4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800bd4e:	2200      	movs	r2, #0
 800bd50:	2100      	movs	r1, #0
 800bd52:	2011      	movs	r0, #17
 800bd54:	f7fc fe12 	bl	800897c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800bd58:	2011      	movs	r0, #17
 800bd5a:	f7fc fe43 	bl	80089e4 <HAL_NVIC_EnableIRQ>

}
 800bd5e:	bf00      	nop
 800bd60:	3708      	adds	r7, #8
 800bd62:	46bd      	mov	sp, r7
 800bd64:	bd80      	pop	{r7, pc}
 800bd66:	bf00      	nop
 800bd68:	40021000 	.word	0x40021000

0800bd6c <_ZL12MX_GPIO_Initv>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b088      	sub	sp, #32
 800bd70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800bd72:	4a2e      	ldr	r2, [pc, #184]	; (800be2c <_ZL12MX_GPIO_Initv+0xc0>)
 800bd74:	4b2d      	ldr	r3, [pc, #180]	; (800be2c <_ZL12MX_GPIO_Initv+0xc0>)
 800bd76:	699b      	ldr	r3, [r3, #24]
 800bd78:	f043 0310 	orr.w	r3, r3, #16
 800bd7c:	6193      	str	r3, [r2, #24]
 800bd7e:	4b2b      	ldr	r3, [pc, #172]	; (800be2c <_ZL12MX_GPIO_Initv+0xc0>)
 800bd80:	699b      	ldr	r3, [r3, #24]
 800bd82:	f003 0310 	and.w	r3, r3, #16
 800bd86:	60fb      	str	r3, [r7, #12]
 800bd88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800bd8a:	4a28      	ldr	r2, [pc, #160]	; (800be2c <_ZL12MX_GPIO_Initv+0xc0>)
 800bd8c:	4b27      	ldr	r3, [pc, #156]	; (800be2c <_ZL12MX_GPIO_Initv+0xc0>)
 800bd8e:	699b      	ldr	r3, [r3, #24]
 800bd90:	f043 0320 	orr.w	r3, r3, #32
 800bd94:	6193      	str	r3, [r2, #24]
 800bd96:	4b25      	ldr	r3, [pc, #148]	; (800be2c <_ZL12MX_GPIO_Initv+0xc0>)
 800bd98:	699b      	ldr	r3, [r3, #24]
 800bd9a:	f003 0320 	and.w	r3, r3, #32
 800bd9e:	60bb      	str	r3, [r7, #8]
 800bda0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800bda2:	4a22      	ldr	r2, [pc, #136]	; (800be2c <_ZL12MX_GPIO_Initv+0xc0>)
 800bda4:	4b21      	ldr	r3, [pc, #132]	; (800be2c <_ZL12MX_GPIO_Initv+0xc0>)
 800bda6:	699b      	ldr	r3, [r3, #24]
 800bda8:	f043 0304 	orr.w	r3, r3, #4
 800bdac:	6193      	str	r3, [r2, #24]
 800bdae:	4b1f      	ldr	r3, [pc, #124]	; (800be2c <_ZL12MX_GPIO_Initv+0xc0>)
 800bdb0:	699b      	ldr	r3, [r3, #24]
 800bdb2:	f003 0304 	and.w	r3, r3, #4
 800bdb6:	607b      	str	r3, [r7, #4]
 800bdb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800bdba:	4a1c      	ldr	r2, [pc, #112]	; (800be2c <_ZL12MX_GPIO_Initv+0xc0>)
 800bdbc:	4b1b      	ldr	r3, [pc, #108]	; (800be2c <_ZL12MX_GPIO_Initv+0xc0>)
 800bdbe:	699b      	ldr	r3, [r3, #24]
 800bdc0:	f043 0308 	orr.w	r3, r3, #8
 800bdc4:	6193      	str	r3, [r2, #24]
 800bdc6:	4b19      	ldr	r3, [pc, #100]	; (800be2c <_ZL12MX_GPIO_Initv+0xc0>)
 800bdc8:	699b      	ldr	r3, [r3, #24]
 800bdca:	f003 0308 	and.w	r3, r3, #8
 800bdce:	603b      	str	r3, [r7, #0]
 800bdd0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	2120      	movs	r1, #32
 800bdd6:	4816      	ldr	r0, [pc, #88]	; (800be30 <_ZL12MX_GPIO_Initv+0xc4>)
 800bdd8:	f7fd f86c 	bl	8008eb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800bddc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bde0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800bde2:	4b14      	ldr	r3, [pc, #80]	; (800be34 <_ZL12MX_GPIO_Initv+0xc8>)
 800bde4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800bde6:	2302      	movs	r3, #2
 800bde8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800bdea:	f107 0310 	add.w	r3, r7, #16
 800bdee:	4619      	mov	r1, r3
 800bdf0:	4811      	ldr	r0, [pc, #68]	; (800be38 <_ZL12MX_GPIO_Initv+0xcc>)
 800bdf2:	f7fc ff79 	bl	8008ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800bdf6:	2320      	movs	r3, #32
 800bdf8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bdfe:	2300      	movs	r3, #0
 800be00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800be02:	2302      	movs	r3, #2
 800be04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800be06:	f107 0310 	add.w	r3, r7, #16
 800be0a:	4619      	mov	r1, r3
 800be0c:	4808      	ldr	r0, [pc, #32]	; (800be30 <_ZL12MX_GPIO_Initv+0xc4>)
 800be0e:	f7fc ff6b 	bl	8008ce8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800be12:	2200      	movs	r2, #0
 800be14:	2100      	movs	r1, #0
 800be16:	2028      	movs	r0, #40	; 0x28
 800be18:	f7fc fdb0 	bl	800897c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800be1c:	2028      	movs	r0, #40	; 0x28
 800be1e:	f7fc fde1 	bl	80089e4 <HAL_NVIC_EnableIRQ>

}
 800be22:	bf00      	nop
 800be24:	3720      	adds	r7, #32
 800be26:	46bd      	mov	sp, r7
 800be28:	bd80      	pop	{r7, pc}
 800be2a:	bf00      	nop
 800be2c:	40021000 	.word	0x40021000
 800be30:	40010800 	.word	0x40010800
 800be34:	10310000 	.word	0x10310000
 800be38:	40011000 	.word	0x40011000

0800be3c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800be3c:	b480      	push	{r7}
 800be3e:	b083      	sub	sp, #12
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
 800be44:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while(1)
 800be46:	e7fe      	b.n	800be46 <_Error_Handler+0xa>

0800be48 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800be48:	4b25      	ldr	r3, [pc, #148]	; (800bee0 <HAL_MspInit+0x98>)
{
 800be4a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 800be4c:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800be4e:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 800be50:	f042 0201 	orr.w	r2, r2, #1
 800be54:	619a      	str	r2, [r3, #24]
 800be56:	699a      	ldr	r2, [r3, #24]
 800be58:	f002 0201 	and.w	r2, r2, #1
 800be5c:	9200      	str	r2, [sp, #0]
 800be5e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800be60:	69da      	ldr	r2, [r3, #28]
 800be62:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800be66:	61da      	str	r2, [r3, #28]
 800be68:	69db      	ldr	r3, [r3, #28]
 800be6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be6e:	9301      	str	r3, [sp, #4]
 800be70:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800be72:	f7fc fd71 	bl	8008958 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800be76:	2200      	movs	r2, #0
 800be78:	f06f 000b 	mvn.w	r0, #11
 800be7c:	4611      	mov	r1, r2
 800be7e:	f7fc fd7d 	bl	800897c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800be82:	2200      	movs	r2, #0
 800be84:	f06f 000a 	mvn.w	r0, #10
 800be88:	4611      	mov	r1, r2
 800be8a:	f7fc fd77 	bl	800897c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800be8e:	2200      	movs	r2, #0
 800be90:	f06f 0009 	mvn.w	r0, #9
 800be94:	4611      	mov	r1, r2
 800be96:	f7fc fd71 	bl	800897c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800be9a:	2200      	movs	r2, #0
 800be9c:	f06f 0004 	mvn.w	r0, #4
 800bea0:	4611      	mov	r1, r2
 800bea2:	f7fc fd6b 	bl	800897c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800bea6:	2200      	movs	r2, #0
 800bea8:	f06f 0003 	mvn.w	r0, #3
 800beac:	4611      	mov	r1, r2
 800beae:	f7fc fd65 	bl	800897c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800beb2:	2200      	movs	r2, #0
 800beb4:	f06f 0001 	mvn.w	r0, #1
 800beb8:	4611      	mov	r1, r2
 800beba:	f7fc fd5f 	bl	800897c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800bebe:	2200      	movs	r2, #0
 800bec0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bec4:	4611      	mov	r1, r2
 800bec6:	f7fc fd59 	bl	800897c <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800beca:	4a06      	ldr	r2, [pc, #24]	; (800bee4 <HAL_MspInit+0x9c>)
 800becc:	6853      	ldr	r3, [r2, #4]
 800bece:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800bed2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800bed6:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800bed8:	b003      	add	sp, #12
 800beda:	f85d fb04 	ldr.w	pc, [sp], #4
 800bede:	bf00      	nop
 800bee0:	40021000 	.word	0x40021000
 800bee4:	40010000 	.word	0x40010000

0800bee8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800bee8:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 800beea:	6802      	ldr	r2, [r0, #0]
 800beec:	4b21      	ldr	r3, [pc, #132]	; (800bf74 <HAL_ADC_MspInit+0x8c>)
{
 800beee:	b087      	sub	sp, #28
  if(hadc->Instance==ADC1)
 800bef0:	429a      	cmp	r2, r3
{
 800bef2:	4605      	mov	r5, r0
  if(hadc->Instance==ADC1)
 800bef4:	d13c      	bne.n	800bf70 <HAL_ADC_MspInit+0x88>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800bef6:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 800befa:	699a      	ldr	r2, [r3, #24]
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800befc:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 800befe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bf02:	619a      	str	r2, [r3, #24]
 800bf04:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bf06:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 800bf08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bf0c:	9301      	str	r3, [sp, #4]
 800bf0e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 800bf10:	2313      	movs	r3, #19
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bf12:	4819      	ldr	r0, [pc, #100]	; (800bf78 <HAL_ADC_MspInit+0x90>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 800bf14:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bf16:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bf18:	f7fc fee6 	bl	8008ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800bf1c:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bf1e:	4817      	ldr	r0, [pc, #92]	; (800bf7c <HAL_ADC_MspInit+0x94>)
 800bf20:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800bf22:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bf24:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bf26:	f7fc fedf 	bl	8008ce8 <HAL_GPIO_Init>
    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800bf2a:	2280      	movs	r2, #128	; 0x80
    hdma_adc1.Instance = DMA1_Channel1;
 800bf2c:	4c14      	ldr	r4, [pc, #80]	; (800bf80 <HAL_ADC_MspInit+0x98>)
 800bf2e:	4b15      	ldr	r3, [pc, #84]	; (800bf84 <HAL_ADC_MspInit+0x9c>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800bf30:	60e2      	str	r2, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800bf32:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bf36:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800bf38:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Instance = DMA1_Channel1;
 800bf3c:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800bf3e:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800bf40:	2300      	movs	r3, #0
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800bf42:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800bf44:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800bf46:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800bf48:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800bf4a:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800bf4c:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800bf4e:	f7fc fd7d 	bl	8008a4c <HAL_DMA_Init>
 800bf52:	b118      	cbz	r0, 800bf5c <HAL_ADC_MspInit+0x74>
    {
      _Error_Handler(__FILE__, __LINE__);
 800bf54:	2186      	movs	r1, #134	; 0x86
 800bf56:	480c      	ldr	r0, [pc, #48]	; (800bf88 <HAL_ADC_MspInit+0xa0>)
 800bf58:	f7ff ff70 	bl	800be3c <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800bf5c:	2200      	movs	r2, #0
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800bf5e:	622c      	str	r4, [r5, #32]
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800bf60:	2012      	movs	r0, #18
 800bf62:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800bf64:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800bf66:	f7fc fd09 	bl	800897c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800bf6a:	2012      	movs	r0, #18
 800bf6c:	f7fc fd3a 	bl	80089e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800bf70:	b007      	add	sp, #28
 800bf72:	bd30      	pop	{r4, r5, pc}
 800bf74:	40012400 	.word	0x40012400
 800bf78:	40010800 	.word	0x40010800
 800bf7c:	40010c00 	.word	0x40010c00
 800bf80:	200006e0 	.word	0x200006e0
 800bf84:	40020008 	.word	0x40020008
 800bf88:	080125b0 	.word	0x080125b0

0800bf8c <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 800bf8c:	6803      	ldr	r3, [r0, #0]
{
 800bf8e:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 800bf90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bf94:	d115      	bne.n	800bfc2 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800bf96:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800bf9a:	69da      	ldr	r2, [r3, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800bf9c:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 800bf9e:	f042 0201 	orr.w	r2, r2, #1
 800bfa2:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800bfa4:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 800bfa6:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800bfa8:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 800bfaa:	f003 0301 	and.w	r3, r3, #1
 800bfae:	9300      	str	r3, [sp, #0]
 800bfb0:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800bfb2:	f7fc fce3 	bl	800897c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800bfb6:	201c      	movs	r0, #28
 800bfb8:	f7fc fd14 	bl	80089e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800bfbc:	b003      	add	sp, #12
 800bfbe:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM4)
 800bfc2:	4a07      	ldr	r2, [pc, #28]	; (800bfe0 <HAL_TIM_Base_MspInit+0x54>)
 800bfc4:	4293      	cmp	r3, r2
 800bfc6:	d1f9      	bne.n	800bfbc <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800bfc8:	4b06      	ldr	r3, [pc, #24]	; (800bfe4 <HAL_TIM_Base_MspInit+0x58>)
 800bfca:	69da      	ldr	r2, [r3, #28]
 800bfcc:	f042 0204 	orr.w	r2, r2, #4
 800bfd0:	61da      	str	r2, [r3, #28]
 800bfd2:	69db      	ldr	r3, [r3, #28]
 800bfd4:	f003 0304 	and.w	r3, r3, #4
 800bfd8:	9301      	str	r3, [sp, #4]
 800bfda:	9b01      	ldr	r3, [sp, #4]
}
 800bfdc:	e7ee      	b.n	800bfbc <HAL_TIM_Base_MspInit+0x30>
 800bfde:	bf00      	nop
 800bfe0:	40000800 	.word	0x40000800
 800bfe4:	40021000 	.word	0x40021000

0800bfe8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800bfe8:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM4)
 800bfea:	6802      	ldr	r2, [r0, #0]
 800bfec:	4b08      	ldr	r3, [pc, #32]	; (800c010 <HAL_TIM_MspPostInit+0x28>)
 800bfee:	429a      	cmp	r2, r3
 800bff0:	d10a      	bne.n	800c008 <HAL_TIM_MspPostInit+0x20>
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bff2:	2302      	movs	r3, #2
 800bff4:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 800bff8:	e88d 000c 	stmia.w	sp, {r2, r3}
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800bffc:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bffe:	4669      	mov	r1, sp
 800c000:	4804      	ldr	r0, [pc, #16]	; (800c014 <HAL_TIM_MspPostInit+0x2c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c002:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c004:	f7fc fe70 	bl	8008ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800c008:	b005      	add	sp, #20
 800c00a:	f85d fb04 	ldr.w	pc, [sp], #4
 800c00e:	bf00      	nop
 800c010:	40000800 	.word	0x40000800
 800c014:	40010c00 	.word	0x40010c00

0800c018 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800c018:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800c01a:	6803      	ldr	r3, [r0, #0]
 800c01c:	4a59      	ldr	r2, [pc, #356]	; (800c184 <HAL_UART_MspInit+0x16c>)
{
 800c01e:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 800c020:	4293      	cmp	r3, r2
{
 800c022:	4605      	mov	r5, r0
  if(huart->Instance==USART2)
 800c024:	d14c      	bne.n	800c0c0 <HAL_UART_MspInit+0xa8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800c026:	4b58      	ldr	r3, [pc, #352]	; (800c188 <HAL_UART_MspInit+0x170>)
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c028:	4858      	ldr	r0, [pc, #352]	; (800c18c <HAL_UART_MspInit+0x174>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800c02a:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c02c:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 800c02e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800c032:	61da      	str	r2, [r3, #28]
 800c034:	69db      	ldr	r3, [r3, #28]

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800c036:	4c56      	ldr	r4, [pc, #344]	; (800c190 <HAL_UART_MspInit+0x178>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800c038:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c03c:	9300      	str	r3, [sp, #0]
 800c03e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800c040:	230c      	movs	r3, #12
 800c042:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c044:	2302      	movs	r3, #2
 800c046:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c048:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c04a:	f7fc fe4d 	bl	8008ce8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800c04e:	4b51      	ldr	r3, [pc, #324]	; (800c194 <HAL_UART_MspInit+0x17c>)
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c050:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800c052:	6023      	str	r3, [r4, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c054:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800c056:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c058:	6063      	str	r3, [r4, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c05a:	60a3      	str	r3, [r4, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c05c:	60e2      	str	r2, [r4, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c05e:	6123      	str	r3, [r4, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c060:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800c062:	61a3      	str	r3, [r4, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800c064:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800c066:	f7fc fcf1 	bl	8008a4c <HAL_DMA_Init>
 800c06a:	b120      	cbz	r0, 800c076 <HAL_UART_MspInit+0x5e>
    {
      _Error_Handler(__FILE__, __LINE__);
 800c06c:	f240 1131 	movw	r1, #305	; 0x131
 800c070:	4849      	ldr	r0, [pc, #292]	; (800c198 <HAL_UART_MspInit+0x180>)
 800c072:	f7ff fee3 	bl	800be3c <_Error_Handler>

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c076:	f04f 0c10 	mov.w	ip, #16
 800c07a:	4b48      	ldr	r3, [pc, #288]	; (800c19c <HAL_UART_MspInit+0x184>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800c07c:	636c      	str	r4, [r5, #52]	; 0x34
 800c07e:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 800c080:	4c47      	ldr	r4, [pc, #284]	; (800c1a0 <HAL_UART_MspInit+0x188>)
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c082:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c084:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c088:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800c08a:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c08c:	60a3      	str	r3, [r4, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c08e:	60e2      	str	r2, [r4, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c090:	6123      	str	r3, [r4, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c092:	6163      	str	r3, [r4, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800c094:	61a3      	str	r3, [r4, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800c096:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800c098:	f7fc fcd8 	bl	8008a4c <HAL_DMA_Init>
 800c09c:	b120      	cbz	r0, 800c0a8 <HAL_UART_MspInit+0x90>
    {
      _Error_Handler(__FILE__, __LINE__);
 800c09e:	f240 1141 	movw	r1, #321	; 0x141
 800c0a2:	483d      	ldr	r0, [pc, #244]	; (800c198 <HAL_UART_MspInit+0x180>)
 800c0a4:	f7ff feca 	bl	800be3c <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800c0ac:	632c      	str	r4, [r5, #48]	; 0x30
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800c0ae:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800c0b0:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800c0b2:	f7fc fc63 	bl	800897c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800c0b6:	2026      	movs	r0, #38	; 0x26

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800c0b8:	f7fc fc94 	bl	80089e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800c0bc:	b006      	add	sp, #24
 800c0be:	bd70      	pop	{r4, r5, r6, pc}
  else if(huart->Instance==USART3)
 800c0c0:	4a38      	ldr	r2, [pc, #224]	; (800c1a4 <HAL_UART_MspInit+0x18c>)
 800c0c2:	4293      	cmp	r3, r2
 800c0c4:	d1fa      	bne.n	800c0bc <HAL_UART_MspInit+0xa4>
    __HAL_RCC_USART3_CLK_ENABLE();
 800c0c6:	4b30      	ldr	r3, [pc, #192]	; (800c188 <HAL_UART_MspInit+0x170>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c0c8:	a902      	add	r1, sp, #8
    __HAL_RCC_USART3_CLK_ENABLE();
 800c0ca:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c0cc:	4836      	ldr	r0, [pc, #216]	; (800c1a8 <HAL_UART_MspInit+0x190>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800c0ce:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800c0d2:	61da      	str	r2, [r3, #28]
 800c0d4:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c0d6:	2600      	movs	r6, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 800c0d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c0dc:	9301      	str	r3, [sp, #4]
 800c0de:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800c0e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c0e4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c0e6:	2302      	movs	r3, #2
 800c0e8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c0ea:	2303      	movs	r3, #3
 800c0ec:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c0ee:	f7fc fdfb 	bl	8008ce8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800c0f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c0f6:	482c      	ldr	r0, [pc, #176]	; (800c1a8 <HAL_UART_MspInit+0x190>)
 800c0f8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800c0fa:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c0fc:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c0fe:	9604      	str	r6, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c100:	f7fc fdf2 	bl	8008ce8 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 800c104:	4a29      	ldr	r2, [pc, #164]	; (800c1ac <HAL_UART_MspInit+0x194>)
    hdma_usart3_rx.Instance = DMA1_Channel3;
 800c106:	4c2a      	ldr	r4, [pc, #168]	; (800c1b0 <HAL_UART_MspInit+0x198>)
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 800c108:	6853      	ldr	r3, [r2, #4]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800c10a:	4620      	mov	r0, r4
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 800c10c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800c110:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800c114:	f043 0310 	orr.w	r3, r3, #16
 800c118:	6053      	str	r3, [r2, #4]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 800c11a:	4b26      	ldr	r3, [pc, #152]	; (800c1b4 <HAL_UART_MspInit+0x19c>)
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c11c:	60a6      	str	r6, [r4, #8]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c11e:	e884 0048 	stmia.w	r4, {r3, r6}
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c122:	2380      	movs	r3, #128	; 0x80
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c124:	6126      	str	r6, [r4, #16]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c126:	60e3      	str	r3, [r4, #12]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c128:	6166      	str	r6, [r4, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800c12a:	61a6      	str	r6, [r4, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800c12c:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800c12e:	f7fc fc8d 	bl	8008a4c <HAL_DMA_Init>
 800c132:	b120      	cbz	r0, 800c13e <HAL_UART_MspInit+0x126>
      _Error_Handler(__FILE__, __LINE__);
 800c134:	f240 1171 	movw	r1, #369	; 0x171
 800c138:	4817      	ldr	r0, [pc, #92]	; (800c198 <HAL_UART_MspInit+0x180>)
 800c13a:	f7ff fe7f 	bl	800be3c <_Error_Handler>
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c13e:	f04f 0c10 	mov.w	ip, #16
 800c142:	4b1d      	ldr	r3, [pc, #116]	; (800c1b8 <HAL_UART_MspInit+0x1a0>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800c144:	636c      	str	r4, [r5, #52]	; 0x34
 800c146:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 800c148:	4c1c      	ldr	r4, [pc, #112]	; (800c1bc <HAL_UART_MspInit+0x1a4>)
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c14a:	2280      	movs	r2, #128	; 0x80
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c14c:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c150:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800c152:	4620      	mov	r0, r4
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c154:	60a3      	str	r3, [r4, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c156:	60e2      	str	r2, [r4, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c158:	6123      	str	r3, [r4, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c15a:	6163      	str	r3, [r4, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800c15c:	61a3      	str	r3, [r4, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800c15e:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800c160:	f7fc fc74 	bl	8008a4c <HAL_DMA_Init>
 800c164:	b120      	cbz	r0, 800c170 <HAL_UART_MspInit+0x158>
      _Error_Handler(__FILE__, __LINE__);
 800c166:	f240 1181 	movw	r1, #385	; 0x181
 800c16a:	480b      	ldr	r0, [pc, #44]	; (800c198 <HAL_UART_MspInit+0x180>)
 800c16c:	f7ff fe66 	bl	800be3c <_Error_Handler>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800c170:	2200      	movs	r2, #0
 800c172:	2027      	movs	r0, #39	; 0x27
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800c174:	632c      	str	r4, [r5, #48]	; 0x30
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800c176:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800c178:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800c17a:	f7fc fbff 	bl	800897c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800c17e:	2027      	movs	r0, #39	; 0x27
 800c180:	e79a      	b.n	800c0b8 <HAL_UART_MspInit+0xa0>
 800c182:	bf00      	nop
 800c184:	40004400 	.word	0x40004400
 800c188:	40021000 	.word	0x40021000
 800c18c:	40010800 	.word	0x40010800
 800c190:	20000824 	.word	0x20000824
 800c194:	4002006c 	.word	0x4002006c
 800c198:	080125b0 	.word	0x080125b0
 800c19c:	40020080 	.word	0x40020080
 800c1a0:	20000868 	.word	0x20000868
 800c1a4:	40004800 	.word	0x40004800
 800c1a8:	40011000 	.word	0x40011000
 800c1ac:	40010000 	.word	0x40010000
 800c1b0:	200008ac 	.word	0x200008ac
 800c1b4:	40020030 	.word	0x40020030
 800c1b8:	4002001c 	.word	0x4002001c
 800c1bc:	200008f0 	.word	0x200008f0

0800c1c0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800c1c0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800c1c2:	f7fc f917 	bl	80083f4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800c1c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800c1ca:	f7fc bc3a 	b.w	8008a42 <HAL_SYSTICK_IRQHandler>
	...

0800c1d0 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800c1d0:	4801      	ldr	r0, [pc, #4]	; (800c1d8 <DMA1_Channel1_IRQHandler+0x8>)
 800c1d2:	f7fc bcf5 	b.w	8008bc0 <HAL_DMA_IRQHandler>
 800c1d6:	bf00      	nop
 800c1d8:	200006e0 	.word	0x200006e0

0800c1dc <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800c1dc:	4801      	ldr	r0, [pc, #4]	; (800c1e4 <DMA1_Channel2_IRQHandler+0x8>)
 800c1de:	f7fc bcef 	b.w	8008bc0 <HAL_DMA_IRQHandler>
 800c1e2:	bf00      	nop
 800c1e4:	200008f0 	.word	0x200008f0

0800c1e8 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800c1e8:	4801      	ldr	r0, [pc, #4]	; (800c1f0 <DMA1_Channel3_IRQHandler+0x8>)
 800c1ea:	f7fc bce9 	b.w	8008bc0 <HAL_DMA_IRQHandler>
 800c1ee:	bf00      	nop
 800c1f0:	200008ac 	.word	0x200008ac

0800c1f4 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800c1f4:	4801      	ldr	r0, [pc, #4]	; (800c1fc <DMA1_Channel6_IRQHandler+0x8>)
 800c1f6:	f7fc bce3 	b.w	8008bc0 <HAL_DMA_IRQHandler>
 800c1fa:	bf00      	nop
 800c1fc:	20000824 	.word	0x20000824

0800c200 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800c200:	4801      	ldr	r0, [pc, #4]	; (800c208 <DMA1_Channel7_IRQHandler+0x8>)
 800c202:	f7fc bcdd 	b.w	8008bc0 <HAL_DMA_IRQHandler>
 800c206:	bf00      	nop
 800c208:	20000868 	.word	0x20000868

0800c20c <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800c20c:	4801      	ldr	r0, [pc, #4]	; (800c214 <ADC1_2_IRQHandler+0x8>)
 800c20e:	f7fc b931 	b.w	8008474 <HAL_ADC_IRQHandler>
 800c212:	bf00      	nop
 800c214:	200006b0 	.word	0x200006b0

0800c218 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800c218:	4801      	ldr	r0, [pc, #4]	; (800c220 <TIM2_IRQHandler+0x8>)
 800c21a:	f7fd babe 	b.w	800979a <HAL_TIM_IRQHandler>
 800c21e:	bf00      	nop
 800c220:	20000724 	.word	0x20000724

0800c224 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800c224:	4801      	ldr	r0, [pc, #4]	; (800c22c <USART2_IRQHandler+0x8>)
 800c226:	f7fd bebf 	b.w	8009fa8 <HAL_UART_IRQHandler>
 800c22a:	bf00      	nop
 800c22c:	200007a4 	.word	0x200007a4

0800c230 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800c230:	4801      	ldr	r0, [pc, #4]	; (800c238 <USART3_IRQHandler+0x8>)
 800c232:	f7fd beb9 	b.w	8009fa8 <HAL_UART_IRQHandler>
 800c236:	bf00      	nop
 800c238:	200007e4 	.word	0x200007e4

0800c23c <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800c23c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800c240:	f7fc be42 	b.w	8008ec8 <HAL_GPIO_EXTI_IRQHandler>

0800c244 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800c244:	4b0f      	ldr	r3, [pc, #60]	; (800c284 <SystemInit+0x40>)
 800c246:	681a      	ldr	r2, [r3, #0]
 800c248:	f042 0201 	orr.w	r2, r2, #1
 800c24c:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800c24e:	6859      	ldr	r1, [r3, #4]
 800c250:	4a0d      	ldr	r2, [pc, #52]	; (800c288 <SystemInit+0x44>)
 800c252:	400a      	ands	r2, r1
 800c254:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800c256:	681a      	ldr	r2, [r3, #0]
 800c258:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800c25c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800c260:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800c262:	681a      	ldr	r2, [r3, #0]
 800c264:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c268:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800c26a:	685a      	ldr	r2, [r3, #4]
 800c26c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800c270:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800c272:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800c276:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800c278:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c27c:	4b03      	ldr	r3, [pc, #12]	; (800c28c <SystemInit+0x48>)
 800c27e:	609a      	str	r2, [r3, #8]
 800c280:	4770      	bx	lr
 800c282:	bf00      	nop
 800c284:	40021000 	.word	0x40021000
 800c288:	f8ff0000 	.word	0xf8ff0000
 800c28c:	e000ed00 	.word	0xe000ed00

0800c290 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800c290:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800c292:	e003      	b.n	800c29c <LoopCopyDataInit>

0800c294 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800c294:	4b0b      	ldr	r3, [pc, #44]	; (800c2c4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800c296:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800c298:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800c29a:	3104      	adds	r1, #4

0800c29c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800c29c:	480a      	ldr	r0, [pc, #40]	; (800c2c8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800c29e:	4b0b      	ldr	r3, [pc, #44]	; (800c2cc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800c2a0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800c2a2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800c2a4:	d3f6      	bcc.n	800c294 <CopyDataInit>
  ldr r2, =_sbss
 800c2a6:	4a0a      	ldr	r2, [pc, #40]	; (800c2d0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800c2a8:	e002      	b.n	800c2b0 <LoopFillZerobss>

0800c2aa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800c2aa:	2300      	movs	r3, #0
  str r3, [r2], #4
 800c2ac:	f842 3b04 	str.w	r3, [r2], #4

0800c2b0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800c2b0:	4b08      	ldr	r3, [pc, #32]	; (800c2d4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800c2b2:	429a      	cmp	r2, r3
  bcc FillZerobss
 800c2b4:	d3f9      	bcc.n	800c2aa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800c2b6:	f7ff ffc5 	bl	800c244 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c2ba:	f001 feaf 	bl	800e01c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800c2be:	f7ff fa0f 	bl	800b6e0 <main>
  bx lr
 800c2c2:	4770      	bx	lr
  ldr r3, =_sidata
 800c2c4:	080144d0 	.word	0x080144d0
  ldr r0, =_sdata
 800c2c8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800c2cc:	20000694 	.word	0x20000694
  ldr r2, =_sbss
 800c2d0:	20000694 	.word	0x20000694
  ldr r3, = _ebss
 800c2d4:	20000b64 	.word	0x20000b64

0800c2d8 <BusFault_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800c2d8:	e7fe      	b.n	800c2d8 <BusFault_Handler>
	...

0800c2dc <_ZdlPv>:
 800c2dc:	f001 bf3a 	b.w	800e154 <free>

0800c2e0 <__cxa_begin_catch>:
 800c2e0:	b538      	push	{r3, r4, r5, lr}
 800c2e2:	4604      	mov	r4, r0
 800c2e4:	f000 fa44 	bl	800c770 <__cxa_get_globals>
 800c2e8:	7822      	ldrb	r2, [r4, #0]
 800c2ea:	6803      	ldr	r3, [r0, #0]
 800c2ec:	2a47      	cmp	r2, #71	; 0x47
 800c2ee:	f1a4 0120 	sub.w	r1, r4, #32
 800c2f2:	d005      	beq.n	800c300 <__cxa_begin_catch+0x20>
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d131      	bne.n	800c35c <__cxa_begin_catch+0x7c>
 800c2f8:	461c      	mov	r4, r3
 800c2fa:	6001      	str	r1, [r0, #0]
 800c2fc:	4620      	mov	r0, r4
 800c2fe:	bd38      	pop	{r3, r4, r5, pc}
 800c300:	7862      	ldrb	r2, [r4, #1]
 800c302:	2a4e      	cmp	r2, #78	; 0x4e
 800c304:	d1f6      	bne.n	800c2f4 <__cxa_begin_catch+0x14>
 800c306:	78a2      	ldrb	r2, [r4, #2]
 800c308:	2a55      	cmp	r2, #85	; 0x55
 800c30a:	d1f3      	bne.n	800c2f4 <__cxa_begin_catch+0x14>
 800c30c:	78e2      	ldrb	r2, [r4, #3]
 800c30e:	2a43      	cmp	r2, #67	; 0x43
 800c310:	d1f0      	bne.n	800c2f4 <__cxa_begin_catch+0x14>
 800c312:	7922      	ldrb	r2, [r4, #4]
 800c314:	2a43      	cmp	r2, #67	; 0x43
 800c316:	d1ed      	bne.n	800c2f4 <__cxa_begin_catch+0x14>
 800c318:	7962      	ldrb	r2, [r4, #5]
 800c31a:	2a2b      	cmp	r2, #43	; 0x2b
 800c31c:	d1ea      	bne.n	800c2f4 <__cxa_begin_catch+0x14>
 800c31e:	79a2      	ldrb	r2, [r4, #6]
 800c320:	2a2b      	cmp	r2, #43	; 0x2b
 800c322:	d1e7      	bne.n	800c2f4 <__cxa_begin_catch+0x14>
 800c324:	79e2      	ldrb	r2, [r4, #7]
 800c326:	2a01      	cmp	r2, #1
 800c328:	d8e4      	bhi.n	800c2f4 <__cxa_begin_catch+0x14>
 800c32a:	f854 2c0c 	ldr.w	r2, [r4, #-12]
 800c32e:	2a00      	cmp	r2, #0
 800c330:	db11      	blt.n	800c356 <__cxa_begin_catch+0x76>
 800c332:	3201      	adds	r2, #1
 800c334:	6845      	ldr	r5, [r0, #4]
 800c336:	428b      	cmp	r3, r1
 800c338:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 800c33c:	f844 2c0c 	str.w	r2, [r4, #-12]
 800c340:	6045      	str	r5, [r0, #4]
 800c342:	bf1c      	itt	ne
 800c344:	f844 3c10 	strne.w	r3, [r4, #-16]
 800c348:	6001      	strne	r1, [r0, #0]
 800c34a:	4620      	mov	r0, r4
 800c34c:	6a64      	ldr	r4, [r4, #36]	; 0x24
 800c34e:	f7fb fa5d 	bl	800780c <_Unwind_Complete>
 800c352:	4620      	mov	r0, r4
 800c354:	bd38      	pop	{r3, r4, r5, pc}
 800c356:	f1c2 0201 	rsb	r2, r2, #1
 800c35a:	e7eb      	b.n	800c334 <__cxa_begin_catch+0x54>
 800c35c:	f000 f85a 	bl	800c414 <_ZSt9terminatev>

0800c360 <__cxa_end_catch>:
 800c360:	b508      	push	{r3, lr}
 800c362:	f000 fa01 	bl	800c768 <__cxa_get_globals_fast>
 800c366:	4602      	mov	r2, r0
 800c368:	6800      	ldr	r0, [r0, #0]
 800c36a:	2800      	cmp	r0, #0
 800c36c:	d03d      	beq.n	800c3ea <__cxa_end_catch+0x8a>
 800c36e:	f890 3020 	ldrb.w	r3, [r0, #32]
 800c372:	2b47      	cmp	r3, #71	; 0x47
 800c374:	d006      	beq.n	800c384 <__cxa_end_catch+0x24>
 800c376:	2300      	movs	r3, #0
 800c378:	3020      	adds	r0, #32
 800c37a:	6013      	str	r3, [r2, #0]
 800c37c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800c380:	f7fb ba46 	b.w	8007810 <_Unwind_DeleteException>
 800c384:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800c388:	2b4e      	cmp	r3, #78	; 0x4e
 800c38a:	d1f4      	bne.n	800c376 <__cxa_end_catch+0x16>
 800c38c:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
 800c390:	2b55      	cmp	r3, #85	; 0x55
 800c392:	d1f0      	bne.n	800c376 <__cxa_end_catch+0x16>
 800c394:	f890 3023 	ldrb.w	r3, [r0, #35]	; 0x23
 800c398:	2b43      	cmp	r3, #67	; 0x43
 800c39a:	d1ec      	bne.n	800c376 <__cxa_end_catch+0x16>
 800c39c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800c3a0:	2b43      	cmp	r3, #67	; 0x43
 800c3a2:	d1e8      	bne.n	800c376 <__cxa_end_catch+0x16>
 800c3a4:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 800c3a8:	2b2b      	cmp	r3, #43	; 0x2b
 800c3aa:	d1e4      	bne.n	800c376 <__cxa_end_catch+0x16>
 800c3ac:	f890 3026 	ldrb.w	r3, [r0, #38]	; 0x26
 800c3b0:	2b2b      	cmp	r3, #43	; 0x2b
 800c3b2:	d1e0      	bne.n	800c376 <__cxa_end_catch+0x16>
 800c3b4:	f890 3027 	ldrb.w	r3, [r0, #39]	; 0x27
 800c3b8:	2b01      	cmp	r3, #1
 800c3ba:	d8dc      	bhi.n	800c376 <__cxa_end_catch+0x16>
 800c3bc:	6943      	ldr	r3, [r0, #20]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	db05      	blt.n	800c3ce <__cxa_end_catch+0x6e>
 800c3c2:	3b01      	subs	r3, #1
 800c3c4:	d008      	beq.n	800c3d8 <__cxa_end_catch+0x78>
 800c3c6:	1c5a      	adds	r2, r3, #1
 800c3c8:	d00d      	beq.n	800c3e6 <__cxa_end_catch+0x86>
 800c3ca:	6143      	str	r3, [r0, #20]
 800c3cc:	bd08      	pop	{r3, pc}
 800c3ce:	3301      	adds	r3, #1
 800c3d0:	d1fb      	bne.n	800c3ca <__cxa_end_catch+0x6a>
 800c3d2:	6901      	ldr	r1, [r0, #16]
 800c3d4:	6011      	str	r1, [r2, #0]
 800c3d6:	e7f8      	b.n	800c3ca <__cxa_end_catch+0x6a>
 800c3d8:	6903      	ldr	r3, [r0, #16]
 800c3da:	3020      	adds	r0, #32
 800c3dc:	6013      	str	r3, [r2, #0]
 800c3de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800c3e2:	f7fb ba15 	b.w	8007810 <_Unwind_DeleteException>
 800c3e6:	f000 f815 	bl	800c414 <_ZSt9terminatev>
 800c3ea:	bd08      	pop	{r3, pc}

0800c3ec <_ZN10__cxxabiv111__terminateEPFvvE>:
 800c3ec:	b508      	push	{r3, lr}
 800c3ee:	4780      	blx	r0
 800c3f0:	f001 fba4 	bl	800db3c <abort>
 800c3f4:	f7ff ff74 	bl	800c2e0 <__cxa_begin_catch>
 800c3f8:	f001 fba0 	bl	800db3c <abort>
 800c3fc:	460d      	mov	r5, r1
 800c3fe:	4604      	mov	r4, r0
 800c400:	f7ff ffae 	bl	800c360 <__cxa_end_catch>
 800c404:	3501      	adds	r5, #1
 800c406:	d001      	beq.n	800c40c <_ZN10__cxxabiv111__terminateEPFvvE+0x20>
 800c408:	f000 f9b6 	bl	800c778 <__cxa_end_cleanup>
 800c40c:	4620      	mov	r0, r4
 800c40e:	f000 ffe5 	bl	800d3dc <__cxa_call_unexpected>
 800c412:	bf00      	nop

0800c414 <_ZSt9terminatev>:
 800c414:	b508      	push	{r3, lr}
 800c416:	4b03      	ldr	r3, [pc, #12]	; (800c424 <_ZSt9terminatev+0x10>)
 800c418:	6818      	ldr	r0, [r3, #0]
 800c41a:	f3bf 8f5b 	dmb	ish
 800c41e:	f7ff ffe5 	bl	800c3ec <_ZN10__cxxabiv111__terminateEPFvvE>
 800c422:	bf00      	nop
 800c424:	20000010 	.word	0x20000010

0800c428 <_ZN10__cxxabiv112__unexpectedEPFvvE>:
 800c428:	b508      	push	{r3, lr}
 800c42a:	4780      	blx	r0
 800c42c:	f7ff fff2 	bl	800c414 <_ZSt9terminatev>

0800c430 <_ZSt10unexpectedv>:
 800c430:	b508      	push	{r3, lr}
 800c432:	4b03      	ldr	r3, [pc, #12]	; (800c440 <_ZSt10unexpectedv+0x10>)
 800c434:	6818      	ldr	r0, [r3, #0]
 800c436:	f3bf 8f5b 	dmb	ish
 800c43a:	f7ff fff5 	bl	800c428 <_ZN10__cxxabiv112__unexpectedEPFvvE>
 800c43e:	bf00      	nop
 800c440:	20000014 	.word	0x20000014

0800c444 <_ZSt13get_terminatev>:
 800c444:	4b02      	ldr	r3, [pc, #8]	; (800c450 <_ZSt13get_terminatev+0xc>)
 800c446:	6818      	ldr	r0, [r3, #0]
 800c448:	f3bf 8f5b 	dmb	ish
 800c44c:	4770      	bx	lr
 800c44e:	bf00      	nop
 800c450:	20000010 	.word	0x20000010

0800c454 <_ZSt14get_unexpectedv>:
 800c454:	4b02      	ldr	r3, [pc, #8]	; (800c460 <_ZSt14get_unexpectedv+0xc>)
 800c456:	6818      	ldr	r0, [r3, #0]
 800c458:	f3bf 8f5b 	dmb	ish
 800c45c:	4770      	bx	lr
 800c45e:	bf00      	nop
 800c460:	20000014 	.word	0x20000014

0800c464 <_Znwj>:
 800c464:	b510      	push	{r4, lr}
 800c466:	2800      	cmp	r0, #0
 800c468:	bf14      	ite	ne
 800c46a:	4604      	movne	r4, r0
 800c46c:	2401      	moveq	r4, #1
 800c46e:	4620      	mov	r0, r4
 800c470:	f001 fe68 	bl	800e144 <malloc>
 800c474:	b100      	cbz	r0, 800c478 <_Znwj+0x14>
 800c476:	bd10      	pop	{r4, pc}
 800c478:	f000 fd74 	bl	800cf64 <_ZSt15get_new_handlerv>
 800c47c:	b108      	cbz	r0, 800c482 <_Znwj+0x1e>
 800c47e:	4780      	blx	r0
 800c480:	e7f5      	b.n	800c46e <_Znwj+0xa>
 800c482:	2004      	movs	r0, #4
 800c484:	f000 f87e 	bl	800c584 <__cxa_allocate_exception>
 800c488:	4b02      	ldr	r3, [pc, #8]	; (800c494 <_Znwj+0x30>)
 800c48a:	4a03      	ldr	r2, [pc, #12]	; (800c498 <_Znwj+0x34>)
 800c48c:	6003      	str	r3, [r0, #0]
 800c48e:	4903      	ldr	r1, [pc, #12]	; (800c49c <_Znwj+0x38>)
 800c490:	f000 f8d6 	bl	800c640 <__cxa_throw>
 800c494:	08012618 	.word	0x08012618
 800c498:	0800c739 	.word	0x0800c739
 800c49c:	080125f4 	.word	0x080125f4

0800c4a0 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4>:
 800c4a0:	b4f0      	push	{r4, r5, r6, r7}
 800c4a2:	4c1d      	ldr	r4, [pc, #116]	; (800c518 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x78>)
 800c4a4:	f1a0 0608 	sub.w	r6, r0, #8
 800c4a8:	6861      	ldr	r1, [r4, #4]
 800c4aa:	f850 7c08 	ldr.w	r7, [r0, #-8]
 800c4ae:	b1c9      	cbz	r1, 800c4e4 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x44>
 800c4b0:	19f5      	adds	r5, r6, r7
 800c4b2:	42a9      	cmp	r1, r5
 800c4b4:	d01b      	beq.n	800c4ee <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x4e>
 800c4b6:	684a      	ldr	r2, [r1, #4]
 800c4b8:	b32a      	cbz	r2, 800c506 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x66>
 800c4ba:	4295      	cmp	r5, r2
 800c4bc:	d304      	bcc.n	800c4c8 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x28>
 800c4be:	e026      	b.n	800c50e <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x6e>
 800c4c0:	429d      	cmp	r5, r3
 800c4c2:	4611      	mov	r1, r2
 800c4c4:	d204      	bcs.n	800c4d0 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x30>
 800c4c6:	461a      	mov	r2, r3
 800c4c8:	6853      	ldr	r3, [r2, #4]
 800c4ca:	1d0c      	adds	r4, r1, #4
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d1f7      	bne.n	800c4c0 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x20>
 800c4d0:	6811      	ldr	r1, [r2, #0]
 800c4d2:	1855      	adds	r5, r2, r1
 800c4d4:	42ae      	cmp	r6, r5
 800c4d6:	d013      	beq.n	800c500 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x60>
 800c4d8:	f840 3c04 	str.w	r3, [r0, #-4]
 800c4dc:	6823      	ldr	r3, [r4, #0]
 800c4de:	605e      	str	r6, [r3, #4]
 800c4e0:	bcf0      	pop	{r4, r5, r6, r7}
 800c4e2:	4770      	bx	lr
 800c4e4:	f840 1c04 	str.w	r1, [r0, #-4]
 800c4e8:	6066      	str	r6, [r4, #4]
 800c4ea:	bcf0      	pop	{r4, r5, r6, r7}
 800c4ec:	4770      	bx	lr
 800c4ee:	680b      	ldr	r3, [r1, #0]
 800c4f0:	684a      	ldr	r2, [r1, #4]
 800c4f2:	441f      	add	r7, r3
 800c4f4:	f840 7c08 	str.w	r7, [r0, #-8]
 800c4f8:	f840 2c04 	str.w	r2, [r0, #-4]
 800c4fc:	6066      	str	r6, [r4, #4]
 800c4fe:	e7ef      	b.n	800c4e0 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x40>
 800c500:	440f      	add	r7, r1
 800c502:	6017      	str	r7, [r2, #0]
 800c504:	e7ec      	b.n	800c4e0 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x40>
 800c506:	4613      	mov	r3, r2
 800c508:	3404      	adds	r4, #4
 800c50a:	460a      	mov	r2, r1
 800c50c:	e7e0      	b.n	800c4d0 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x30>
 800c50e:	4613      	mov	r3, r2
 800c510:	3404      	adds	r4, #4
 800c512:	460a      	mov	r2, r1
 800c514:	e7dc      	b.n	800c4d0 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x30>
 800c516:	bf00      	nop
 800c518:	2000093c 	.word	0x2000093c

0800c51c <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5>:
 800c51c:	b430      	push	{r4, r5}
 800c51e:	4c18      	ldr	r4, [pc, #96]	; (800c580 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x64>)
 800c520:	f100 0108 	add.w	r1, r0, #8
 800c524:	6863      	ldr	r3, [r4, #4]
 800c526:	2908      	cmp	r1, #8
 800c528:	bf38      	it	cc
 800c52a:	2108      	movcc	r1, #8
 800c52c:	b313      	cbz	r3, 800c574 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x58>
 800c52e:	3107      	adds	r1, #7
 800c530:	681a      	ldr	r2, [r3, #0]
 800c532:	f021 0107 	bic.w	r1, r1, #7
 800c536:	4291      	cmp	r1, r2
 800c538:	d804      	bhi.n	800c544 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x28>
 800c53a:	e01d      	b.n	800c578 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x5c>
 800c53c:	6802      	ldr	r2, [r0, #0]
 800c53e:	4291      	cmp	r1, r2
 800c540:	d905      	bls.n	800c54e <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x32>
 800c542:	4603      	mov	r3, r0
 800c544:	6858      	ldr	r0, [r3, #4]
 800c546:	2800      	cmp	r0, #0
 800c548:	d1f8      	bne.n	800c53c <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x20>
 800c54a:	bc30      	pop	{r4, r5}
 800c54c:	4770      	bx	lr
 800c54e:	3304      	adds	r3, #4
 800c550:	1a52      	subs	r2, r2, r1
 800c552:	2a07      	cmp	r2, #7
 800c554:	d90a      	bls.n	800c56c <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x50>
 800c556:	6844      	ldr	r4, [r0, #4]
 800c558:	1845      	adds	r5, r0, r1
 800c55a:	606c      	str	r4, [r5, #4]
 800c55c:	681c      	ldr	r4, [r3, #0]
 800c55e:	5042      	str	r2, [r0, r1]
 800c560:	6021      	str	r1, [r4, #0]
 800c562:	601d      	str	r5, [r3, #0]
 800c564:	f104 0008 	add.w	r0, r4, #8
 800c568:	bc30      	pop	{r4, r5}
 800c56a:	4770      	bx	lr
 800c56c:	6842      	ldr	r2, [r0, #4]
 800c56e:	4604      	mov	r4, r0
 800c570:	601a      	str	r2, [r3, #0]
 800c572:	e7f7      	b.n	800c564 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x48>
 800c574:	4618      	mov	r0, r3
 800c576:	e7e8      	b.n	800c54a <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x2e>
 800c578:	4618      	mov	r0, r3
 800c57a:	1d23      	adds	r3, r4, #4
 800c57c:	e7e8      	b.n	800c550 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x34>
 800c57e:	bf00      	nop
 800c580:	2000093c 	.word	0x2000093c

0800c584 <__cxa_allocate_exception>:
 800c584:	b538      	push	{r3, r4, r5, lr}
 800c586:	f100 0580 	add.w	r5, r0, #128	; 0x80
 800c58a:	4628      	mov	r0, r5
 800c58c:	f001 fdda 	bl	800e144 <malloc>
 800c590:	4604      	mov	r4, r0
 800c592:	b138      	cbz	r0, 800c5a4 <__cxa_allocate_exception+0x20>
 800c594:	2280      	movs	r2, #128	; 0x80
 800c596:	2100      	movs	r1, #0
 800c598:	4620      	mov	r0, r4
 800c59a:	f002 f843 	bl	800e624 <memset>
 800c59e:	f104 0080 	add.w	r0, r4, #128	; 0x80
 800c5a2:	bd38      	pop	{r3, r4, r5, pc}
 800c5a4:	4628      	mov	r0, r5
 800c5a6:	f7ff ffb9 	bl	800c51c <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5>
 800c5aa:	4604      	mov	r4, r0
 800c5ac:	2800      	cmp	r0, #0
 800c5ae:	d1f1      	bne.n	800c594 <__cxa_allocate_exception+0x10>
 800c5b0:	f7ff ff30 	bl	800c414 <_ZSt9terminatev>

0800c5b4 <__cxa_free_exception>:
 800c5b4:	4a06      	ldr	r2, [pc, #24]	; (800c5d0 <__cxa_free_exception+0x1c>)
 800c5b6:	3880      	subs	r0, #128	; 0x80
 800c5b8:	6893      	ldr	r3, [r2, #8]
 800c5ba:	4298      	cmp	r0, r3
 800c5bc:	d905      	bls.n	800c5ca <__cxa_free_exception+0x16>
 800c5be:	68d2      	ldr	r2, [r2, #12]
 800c5c0:	4413      	add	r3, r2
 800c5c2:	4298      	cmp	r0, r3
 800c5c4:	d201      	bcs.n	800c5ca <__cxa_free_exception+0x16>
 800c5c6:	f7ff bf6b 	b.w	800c4a0 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4>
 800c5ca:	f001 bdc3 	b.w	800e154 <free>
 800c5ce:	bf00      	nop
 800c5d0:	2000093c 	.word	0x2000093c

0800c5d4 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv>:
 800c5d4:	b538      	push	{r3, r4, r5, lr}
 800c5d6:	f44f 651e 	mov.w	r5, #2528	; 0x9e0
 800c5da:	4c07      	ldr	r4, [pc, #28]	; (800c5f8 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x24>)
 800c5dc:	4628      	mov	r0, r5
 800c5de:	60e5      	str	r5, [r4, #12]
 800c5e0:	f001 fdb0 	bl	800e144 <malloc>
 800c5e4:	60a0      	str	r0, [r4, #8]
 800c5e6:	b120      	cbz	r0, 800c5f2 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x1e>
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	6060      	str	r0, [r4, #4]
 800c5ec:	6005      	str	r5, [r0, #0]
 800c5ee:	6043      	str	r3, [r0, #4]
 800c5f0:	bd38      	pop	{r3, r4, r5, pc}
 800c5f2:	60e0      	str	r0, [r4, #12]
 800c5f4:	6060      	str	r0, [r4, #4]
 800c5f6:	bd38      	pop	{r3, r4, r5, pc}
 800c5f8:	2000093c 	.word	0x2000093c

0800c5fc <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block>:
 800c5fc:	2801      	cmp	r0, #1
 800c5fe:	b510      	push	{r4, lr}
 800c600:	d81a      	bhi.n	800c638 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x3c>
 800c602:	f3bf 8f5b 	dmb	ish
 800c606:	f1a1 0328 	sub.w	r3, r1, #40	; 0x28
 800c60a:	e853 2f00 	ldrex	r2, [r3]
 800c60e:	3a01      	subs	r2, #1
 800c610:	e843 2000 	strex	r0, r2, [r3]
 800c614:	2800      	cmp	r0, #0
 800c616:	d1f8      	bne.n	800c60a <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0xe>
 800c618:	f3bf 8f5b 	dmb	ish
 800c61c:	b95a      	cbnz	r2, 800c636 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x3a>
 800c61e:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 800c622:	f101 0458 	add.w	r4, r1, #88	; 0x58
 800c626:	b10b      	cbz	r3, 800c62c <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x30>
 800c628:	4620      	mov	r0, r4
 800c62a:	4798      	blx	r3
 800c62c:	4620      	mov	r0, r4
 800c62e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c632:	f7ff bfbf 	b.w	800c5b4 <__cxa_free_exception>
 800c636:	bd10      	pop	{r4, pc}
 800c638:	f851 0c14 	ldr.w	r0, [r1, #-20]
 800c63c:	f7ff fed6 	bl	800c3ec <_ZN10__cxxabiv111__terminateEPFvvE>

0800c640 <__cxa_throw>:
 800c640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c644:	4604      	mov	r4, r0
 800c646:	4617      	mov	r7, r2
 800c648:	4688      	mov	r8, r1
 800c64a:	f000 f891 	bl	800c770 <__cxa_get_globals>
 800c64e:	2601      	movs	r6, #1
 800c650:	6843      	ldr	r3, [r0, #4]
 800c652:	f1a4 0558 	sub.w	r5, r4, #88	; 0x58
 800c656:	4433      	add	r3, r6
 800c658:	6043      	str	r3, [r0, #4]
 800c65a:	f844 7c74 	str.w	r7, [r4, #-116]
 800c65e:	f844 6c80 	str.w	r6, [r4, #-128]
 800c662:	f844 8c78 	str.w	r8, [r4, #-120]
 800c666:	f7ff fef5 	bl	800c454 <_ZSt14get_unexpectedv>
 800c66a:	f844 0c70 	str.w	r0, [r4, #-112]
 800c66e:	f7ff fee9 	bl	800c444 <_ZSt13get_terminatev>
 800c672:	2147      	movs	r1, #71	; 0x47
 800c674:	2243      	movs	r2, #67	; 0x43
 800c676:	232b      	movs	r3, #43	; 0x2b
 800c678:	f04f 0e4e 	mov.w	lr, #78	; 0x4e
 800c67c:	2755      	movs	r7, #85	; 0x55
 800c67e:	2600      	movs	r6, #0
 800c680:	f804 1c58 	strb.w	r1, [r4, #-88]
 800c684:	490d      	ldr	r1, [pc, #52]	; (800c6bc <__cxa_throw+0x7c>)
 800c686:	f844 0c6c 	str.w	r0, [r4, #-108]
 800c68a:	f804 ec57 	strb.w	lr, [r4, #-87]
 800c68e:	f844 1c50 	str.w	r1, [r4, #-80]
 800c692:	f804 2c55 	strb.w	r2, [r4, #-85]
 800c696:	f804 2c54 	strb.w	r2, [r4, #-84]
 800c69a:	f804 3c53 	strb.w	r3, [r4, #-83]
 800c69e:	f804 3c52 	strb.w	r3, [r4, #-82]
 800c6a2:	f804 7c56 	strb.w	r7, [r4, #-86]
 800c6a6:	f804 6c51 	strb.w	r6, [r4, #-81]
 800c6aa:	4628      	mov	r0, r5
 800c6ac:	f7fb fc4e 	bl	8007f4c <_Unwind_RaiseException>
 800c6b0:	4628      	mov	r0, r5
 800c6b2:	f7ff fe15 	bl	800c2e0 <__cxa_begin_catch>
 800c6b6:	f7ff fead 	bl	800c414 <_ZSt9terminatev>
 800c6ba:	bf00      	nop
 800c6bc:	0800c5fd 	.word	0x0800c5fd

0800c6c0 <__cxa_rethrow>:
 800c6c0:	b510      	push	{r4, lr}
 800c6c2:	f000 f855 	bl	800c770 <__cxa_get_globals>
 800c6c6:	6842      	ldr	r2, [r0, #4]
 800c6c8:	6804      	ldr	r4, [r0, #0]
 800c6ca:	3201      	adds	r2, #1
 800c6cc:	6042      	str	r2, [r0, #4]
 800c6ce:	b164      	cbz	r4, 800c6ea <__cxa_rethrow+0x2a>
 800c6d0:	f894 2020 	ldrb.w	r2, [r4, #32]
 800c6d4:	2a47      	cmp	r2, #71	; 0x47
 800c6d6:	d00a      	beq.n	800c6ee <__cxa_rethrow+0x2e>
 800c6d8:	2200      	movs	r2, #0
 800c6da:	6002      	str	r2, [r0, #0]
 800c6dc:	3420      	adds	r4, #32
 800c6de:	4620      	mov	r0, r4
 800c6e0:	f7fb fc58 	bl	8007f94 <_Unwind_Resume_or_Rethrow>
 800c6e4:	4620      	mov	r0, r4
 800c6e6:	f7ff fdfb 	bl	800c2e0 <__cxa_begin_catch>
 800c6ea:	f7ff fe93 	bl	800c414 <_ZSt9terminatev>
 800c6ee:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
 800c6f2:	2a4e      	cmp	r2, #78	; 0x4e
 800c6f4:	d1f0      	bne.n	800c6d8 <__cxa_rethrow+0x18>
 800c6f6:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
 800c6fa:	2a55      	cmp	r2, #85	; 0x55
 800c6fc:	d1ec      	bne.n	800c6d8 <__cxa_rethrow+0x18>
 800c6fe:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 800c702:	2a43      	cmp	r2, #67	; 0x43
 800c704:	d1e8      	bne.n	800c6d8 <__cxa_rethrow+0x18>
 800c706:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 800c70a:	2a43      	cmp	r2, #67	; 0x43
 800c70c:	d1e4      	bne.n	800c6d8 <__cxa_rethrow+0x18>
 800c70e:	f894 2025 	ldrb.w	r2, [r4, #37]	; 0x25
 800c712:	2a2b      	cmp	r2, #43	; 0x2b
 800c714:	d1e0      	bne.n	800c6d8 <__cxa_rethrow+0x18>
 800c716:	f894 2026 	ldrb.w	r2, [r4, #38]	; 0x26
 800c71a:	2a2b      	cmp	r2, #43	; 0x2b
 800c71c:	d1dc      	bne.n	800c6d8 <__cxa_rethrow+0x18>
 800c71e:	f894 2027 	ldrb.w	r2, [r4, #39]	; 0x27
 800c722:	2a01      	cmp	r2, #1
 800c724:	d8d8      	bhi.n	800c6d8 <__cxa_rethrow+0x18>
 800c726:	6962      	ldr	r2, [r4, #20]
 800c728:	4252      	negs	r2, r2
 800c72a:	6162      	str	r2, [r4, #20]
 800c72c:	e7d6      	b.n	800c6dc <__cxa_rethrow+0x1c>
 800c72e:	bf00      	nop

0800c730 <_ZNKSt9bad_alloc4whatEv>:
 800c730:	4800      	ldr	r0, [pc, #0]	; (800c734 <_ZNKSt9bad_alloc4whatEv+0x4>)
 800c732:	4770      	bx	lr
 800c734:	080125e4 	.word	0x080125e4

0800c738 <_ZNSt9bad_allocD1Ev>:
 800c738:	b510      	push	{r4, lr}
 800c73a:	4604      	mov	r4, r0
 800c73c:	4b02      	ldr	r3, [pc, #8]	; (800c748 <_ZNSt9bad_allocD1Ev+0x10>)
 800c73e:	6003      	str	r3, [r0, #0]
 800c740:	f000 fcee 	bl	800d120 <_ZNSt9exceptionD1Ev>
 800c744:	4620      	mov	r0, r4
 800c746:	bd10      	pop	{r4, pc}
 800c748:	08012618 	.word	0x08012618

0800c74c <_ZNSt9bad_allocD0Ev>:
 800c74c:	b510      	push	{r4, lr}
 800c74e:	4604      	mov	r4, r0
 800c750:	4b04      	ldr	r3, [pc, #16]	; (800c764 <_ZNSt9bad_allocD0Ev+0x18>)
 800c752:	6003      	str	r3, [r0, #0]
 800c754:	f000 fce4 	bl	800d120 <_ZNSt9exceptionD1Ev>
 800c758:	4620      	mov	r0, r4
 800c75a:	2104      	movs	r1, #4
 800c75c:	f000 fc00 	bl	800cf60 <_ZdlPvj>
 800c760:	4620      	mov	r0, r4
 800c762:	bd10      	pop	{r4, pc}
 800c764:	08012618 	.word	0x08012618

0800c768 <__cxa_get_globals_fast>:
 800c768:	4800      	ldr	r0, [pc, #0]	; (800c76c <__cxa_get_globals_fast+0x4>)
 800c76a:	4770      	bx	lr
 800c76c:	2000094c 	.word	0x2000094c

0800c770 <__cxa_get_globals>:
 800c770:	4800      	ldr	r0, [pc, #0]	; (800c774 <__cxa_get_globals+0x4>)
 800c772:	4770      	bx	lr
 800c774:	2000094c 	.word	0x2000094c

0800c778 <__cxa_end_cleanup>:
 800c778:	b41e      	push	{r1, r2, r3, r4}
 800c77a:	f000 f891 	bl	800c8a0 <__gnu_end_cleanup>
 800c77e:	bc1e      	pop	{r1, r2, r3, r4}
 800c780:	f7fb fbf6 	bl	8007f70 <_Unwind_Resume>

0800c784 <__cxa_type_match>:
 800c784:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c786:	7802      	ldrb	r2, [r0, #0]
 800c788:	b083      	sub	sp, #12
 800c78a:	2a47      	cmp	r2, #71	; 0x47
 800c78c:	460d      	mov	r5, r1
 800c78e:	461f      	mov	r7, r3
 800c790:	d01e      	beq.n	800c7d0 <__cxa_type_match+0x4c>
 800c792:	2300      	movs	r3, #0
 800c794:	4c27      	ldr	r4, [pc, #156]	; (800c834 <__cxa_type_match+0xb0>)
 800c796:	9301      	str	r3, [sp, #4]
 800c798:	6823      	ldr	r3, [r4, #0]
 800c79a:	4620      	mov	r0, r4
 800c79c:	689b      	ldr	r3, [r3, #8]
 800c79e:	4798      	blx	r3
 800c7a0:	b180      	cbz	r0, 800c7c4 <__cxa_type_match+0x40>
 800c7a2:	2602      	movs	r6, #2
 800c7a4:	9b01      	ldr	r3, [sp, #4]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	9301      	str	r3, [sp, #4]
 800c7aa:	682b      	ldr	r3, [r5, #0]
 800c7ac:	4621      	mov	r1, r4
 800c7ae:	4628      	mov	r0, r5
 800c7b0:	691c      	ldr	r4, [r3, #16]
 800c7b2:	aa01      	add	r2, sp, #4
 800c7b4:	2301      	movs	r3, #1
 800c7b6:	47a0      	blx	r4
 800c7b8:	b130      	cbz	r0, 800c7c8 <__cxa_type_match+0x44>
 800c7ba:	4630      	mov	r0, r6
 800c7bc:	9b01      	ldr	r3, [sp, #4]
 800c7be:	603b      	str	r3, [r7, #0]
 800c7c0:	b003      	add	sp, #12
 800c7c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7c4:	2601      	movs	r6, #1
 800c7c6:	e7f0      	b.n	800c7aa <__cxa_type_match+0x26>
 800c7c8:	4606      	mov	r6, r0
 800c7ca:	4630      	mov	r0, r6
 800c7cc:	b003      	add	sp, #12
 800c7ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7d0:	7843      	ldrb	r3, [r0, #1]
 800c7d2:	2b4e      	cmp	r3, #78	; 0x4e
 800c7d4:	d1dd      	bne.n	800c792 <__cxa_type_match+0xe>
 800c7d6:	7883      	ldrb	r3, [r0, #2]
 800c7d8:	2b55      	cmp	r3, #85	; 0x55
 800c7da:	d1da      	bne.n	800c792 <__cxa_type_match+0xe>
 800c7dc:	78c3      	ldrb	r3, [r0, #3]
 800c7de:	2b43      	cmp	r3, #67	; 0x43
 800c7e0:	d019      	beq.n	800c816 <__cxa_type_match+0x92>
 800c7e2:	78c3      	ldrb	r3, [r0, #3]
 800c7e4:	2b43      	cmp	r3, #67	; 0x43
 800c7e6:	d1d4      	bne.n	800c792 <__cxa_type_match+0xe>
 800c7e8:	7903      	ldrb	r3, [r0, #4]
 800c7ea:	2b43      	cmp	r3, #67	; 0x43
 800c7ec:	d1d1      	bne.n	800c792 <__cxa_type_match+0xe>
 800c7ee:	7943      	ldrb	r3, [r0, #5]
 800c7f0:	2b2b      	cmp	r3, #43	; 0x2b
 800c7f2:	d1ce      	bne.n	800c792 <__cxa_type_match+0xe>
 800c7f4:	7983      	ldrb	r3, [r0, #6]
 800c7f6:	2b2b      	cmp	r3, #43	; 0x2b
 800c7f8:	d1cb      	bne.n	800c792 <__cxa_type_match+0xe>
 800c7fa:	79c3      	ldrb	r3, [r0, #7]
 800c7fc:	2b01      	cmp	r3, #1
 800c7fe:	d8c8      	bhi.n	800c792 <__cxa_type_match+0xe>
 800c800:	d004      	beq.n	800c80c <__cxa_type_match+0x88>
 800c802:	f850 4c20 	ldr.w	r4, [r0, #-32]
 800c806:	3058      	adds	r0, #88	; 0x58
 800c808:	9001      	str	r0, [sp, #4]
 800c80a:	e7c5      	b.n	800c798 <__cxa_type_match+0x14>
 800c80c:	f850 0c20 	ldr.w	r0, [r0, #-32]
 800c810:	f850 4c78 	ldr.w	r4, [r0, #-120]
 800c814:	e7f8      	b.n	800c808 <__cxa_type_match+0x84>
 800c816:	7903      	ldrb	r3, [r0, #4]
 800c818:	2b46      	cmp	r3, #70	; 0x46
 800c81a:	d1e2      	bne.n	800c7e2 <__cxa_type_match+0x5e>
 800c81c:	7943      	ldrb	r3, [r0, #5]
 800c81e:	2b4f      	cmp	r3, #79	; 0x4f
 800c820:	d1df      	bne.n	800c7e2 <__cxa_type_match+0x5e>
 800c822:	7983      	ldrb	r3, [r0, #6]
 800c824:	2b52      	cmp	r3, #82	; 0x52
 800c826:	d1dc      	bne.n	800c7e2 <__cxa_type_match+0x5e>
 800c828:	79c3      	ldrb	r3, [r0, #7]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d1d9      	bne.n	800c7e2 <__cxa_type_match+0x5e>
 800c82e:	9301      	str	r3, [sp, #4]
 800c830:	4c01      	ldr	r4, [pc, #4]	; (800c838 <__cxa_type_match+0xb4>)
 800c832:	e7b1      	b.n	800c798 <__cxa_type_match+0x14>
 800c834:	080126b4 	.word	0x080126b4
 800c838:	080126ac 	.word	0x080126ac

0800c83c <__cxa_begin_cleanup>:
 800c83c:	b510      	push	{r4, lr}
 800c83e:	4604      	mov	r4, r0
 800c840:	f7ff ff96 	bl	800c770 <__cxa_get_globals>
 800c844:	7823      	ldrb	r3, [r4, #0]
 800c846:	f1a4 0220 	sub.w	r2, r4, #32
 800c84a:	2b47      	cmp	r3, #71	; 0x47
 800c84c:	d004      	beq.n	800c858 <__cxa_begin_cleanup+0x1c>
 800c84e:	6883      	ldr	r3, [r0, #8]
 800c850:	bb23      	cbnz	r3, 800c89c <__cxa_begin_cleanup+0x60>
 800c852:	6082      	str	r2, [r0, #8]
 800c854:	2001      	movs	r0, #1
 800c856:	bd10      	pop	{r4, pc}
 800c858:	7863      	ldrb	r3, [r4, #1]
 800c85a:	2b4e      	cmp	r3, #78	; 0x4e
 800c85c:	d1f7      	bne.n	800c84e <__cxa_begin_cleanup+0x12>
 800c85e:	78a3      	ldrb	r3, [r4, #2]
 800c860:	2b55      	cmp	r3, #85	; 0x55
 800c862:	d1f4      	bne.n	800c84e <__cxa_begin_cleanup+0x12>
 800c864:	78e3      	ldrb	r3, [r4, #3]
 800c866:	2b43      	cmp	r3, #67	; 0x43
 800c868:	d1f1      	bne.n	800c84e <__cxa_begin_cleanup+0x12>
 800c86a:	7923      	ldrb	r3, [r4, #4]
 800c86c:	2b43      	cmp	r3, #67	; 0x43
 800c86e:	d1ee      	bne.n	800c84e <__cxa_begin_cleanup+0x12>
 800c870:	7963      	ldrb	r3, [r4, #5]
 800c872:	2b2b      	cmp	r3, #43	; 0x2b
 800c874:	d1eb      	bne.n	800c84e <__cxa_begin_cleanup+0x12>
 800c876:	79a3      	ldrb	r3, [r4, #6]
 800c878:	2b2b      	cmp	r3, #43	; 0x2b
 800c87a:	d1e8      	bne.n	800c84e <__cxa_begin_cleanup+0x12>
 800c87c:	79e3      	ldrb	r3, [r4, #7]
 800c87e:	2b01      	cmp	r3, #1
 800c880:	d8e5      	bhi.n	800c84e <__cxa_begin_cleanup+0x12>
 800c882:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c886:	3301      	adds	r3, #1
 800c888:	2b01      	cmp	r3, #1
 800c88a:	f844 3c04 	str.w	r3, [r4, #-4]
 800c88e:	d1e1      	bne.n	800c854 <__cxa_begin_cleanup+0x18>
 800c890:	6883      	ldr	r3, [r0, #8]
 800c892:	f844 3c08 	str.w	r3, [r4, #-8]
 800c896:	6082      	str	r2, [r0, #8]
 800c898:	2001      	movs	r0, #1
 800c89a:	bd10      	pop	{r4, pc}
 800c89c:	f7ff fdba 	bl	800c414 <_ZSt9terminatev>

0800c8a0 <__gnu_end_cleanup>:
 800c8a0:	b508      	push	{r3, lr}
 800c8a2:	f7ff ff65 	bl	800c770 <__cxa_get_globals>
 800c8a6:	6883      	ldr	r3, [r0, #8]
 800c8a8:	b383      	cbz	r3, 800c90c <__gnu_end_cleanup+0x6c>
 800c8aa:	f893 2020 	ldrb.w	r2, [r3, #32]
 800c8ae:	2a47      	cmp	r2, #71	; 0x47
 800c8b0:	d004      	beq.n	800c8bc <__gnu_end_cleanup+0x1c>
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	6082      	str	r2, [r0, #8]
 800c8b6:	f103 0020 	add.w	r0, r3, #32
 800c8ba:	bd08      	pop	{r3, pc}
 800c8bc:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800c8c0:	2a4e      	cmp	r2, #78	; 0x4e
 800c8c2:	d1f6      	bne.n	800c8b2 <__gnu_end_cleanup+0x12>
 800c8c4:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800c8c8:	2a55      	cmp	r2, #85	; 0x55
 800c8ca:	d1f2      	bne.n	800c8b2 <__gnu_end_cleanup+0x12>
 800c8cc:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800c8d0:	2a43      	cmp	r2, #67	; 0x43
 800c8d2:	d1ee      	bne.n	800c8b2 <__gnu_end_cleanup+0x12>
 800c8d4:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800c8d8:	2a43      	cmp	r2, #67	; 0x43
 800c8da:	d1ea      	bne.n	800c8b2 <__gnu_end_cleanup+0x12>
 800c8dc:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800c8e0:	2a2b      	cmp	r2, #43	; 0x2b
 800c8e2:	d1e6      	bne.n	800c8b2 <__gnu_end_cleanup+0x12>
 800c8e4:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800c8e8:	2a2b      	cmp	r2, #43	; 0x2b
 800c8ea:	d1e2      	bne.n	800c8b2 <__gnu_end_cleanup+0x12>
 800c8ec:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800c8f0:	2a01      	cmp	r2, #1
 800c8f2:	d8de      	bhi.n	800c8b2 <__gnu_end_cleanup+0x12>
 800c8f4:	69da      	ldr	r2, [r3, #28]
 800c8f6:	3a01      	subs	r2, #1
 800c8f8:	61da      	str	r2, [r3, #28]
 800c8fa:	2a00      	cmp	r2, #0
 800c8fc:	d1db      	bne.n	800c8b6 <__gnu_end_cleanup+0x16>
 800c8fe:	2200      	movs	r2, #0
 800c900:	6999      	ldr	r1, [r3, #24]
 800c902:	6081      	str	r1, [r0, #8]
 800c904:	619a      	str	r2, [r3, #24]
 800c906:	f103 0020 	add.w	r0, r3, #32
 800c90a:	bd08      	pop	{r3, pc}
 800c90c:	f7ff fd82 	bl	800c414 <_ZSt9terminatev>

0800c910 <_ZL28read_encoded_value_with_basehjPKhPj>:
 800c910:	2850      	cmp	r0, #80	; 0x50
 800c912:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c914:	d054      	beq.n	800c9c0 <_ZL28read_encoded_value_with_basehjPKhPj+0xb0>
 800c916:	f000 040f 	and.w	r4, r0, #15
 800c91a:	2c0c      	cmp	r4, #12
 800c91c:	d84e      	bhi.n	800c9bc <_ZL28read_encoded_value_with_basehjPKhPj+0xac>
 800c91e:	e8df f004 	tbb	[pc, r4]
 800c922:	3907      	.short	0x3907
 800c924:	4d170749 	.word	0x4d170749
 800c928:	1f4d4d4d 	.word	0x1f4d4d4d
 800c92c:	071b      	.short	0x071b
 800c92e:	17          	.byte	0x17
 800c92f:	00          	.byte	0x00
 800c930:	4615      	mov	r5, r2
 800c932:	f855 4b04 	ldr.w	r4, [r5], #4
 800c936:	b144      	cbz	r4, 800c94a <_ZL28read_encoded_value_with_basehjPKhPj+0x3a>
 800c938:	f000 0670 	and.w	r6, r0, #112	; 0x70
 800c93c:	2e10      	cmp	r6, #16
 800c93e:	bf08      	it	eq
 800c940:	4611      	moveq	r1, r2
 800c942:	0602      	lsls	r2, r0, #24
 800c944:	440c      	add	r4, r1
 800c946:	bf48      	it	mi
 800c948:	6824      	ldrmi	r4, [r4, #0]
 800c94a:	601c      	str	r4, [r3, #0]
 800c94c:	4628      	mov	r0, r5
 800c94e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c950:	4615      	mov	r5, r2
 800c952:	f855 4b08 	ldr.w	r4, [r5], #8
 800c956:	e7ee      	b.n	800c936 <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 800c958:	4615      	mov	r5, r2
 800c95a:	f935 4b02 	ldrsh.w	r4, [r5], #2
 800c95e:	e7ea      	b.n	800c936 <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 800c960:	2400      	movs	r4, #0
 800c962:	4615      	mov	r5, r2
 800c964:	4627      	mov	r7, r4
 800c966:	f815 eb01 	ldrb.w	lr, [r5], #1
 800c96a:	f00e 067f 	and.w	r6, lr, #127	; 0x7f
 800c96e:	40be      	lsls	r6, r7
 800c970:	f01e 0f80 	tst.w	lr, #128	; 0x80
 800c974:	ea44 0406 	orr.w	r4, r4, r6
 800c978:	f107 0707 	add.w	r7, r7, #7
 800c97c:	d1f3      	bne.n	800c966 <_ZL28read_encoded_value_with_basehjPKhPj+0x56>
 800c97e:	2f1f      	cmp	r7, #31
 800c980:	d8d9      	bhi.n	800c936 <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 800c982:	f01e 0f40 	tst.w	lr, #64	; 0x40
 800c986:	d0d6      	beq.n	800c936 <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 800c988:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800c98c:	fa06 f707 	lsl.w	r7, r6, r7
 800c990:	433c      	orrs	r4, r7
 800c992:	e7d1      	b.n	800c938 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 800c994:	2400      	movs	r4, #0
 800c996:	4615      	mov	r5, r2
 800c998:	4627      	mov	r7, r4
 800c99a:	f815 eb01 	ldrb.w	lr, [r5], #1
 800c99e:	f00e 067f 	and.w	r6, lr, #127	; 0x7f
 800c9a2:	40be      	lsls	r6, r7
 800c9a4:	f01e 0f80 	tst.w	lr, #128	; 0x80
 800c9a8:	ea44 0406 	orr.w	r4, r4, r6
 800c9ac:	f107 0707 	add.w	r7, r7, #7
 800c9b0:	d1f3      	bne.n	800c99a <_ZL28read_encoded_value_with_basehjPKhPj+0x8a>
 800c9b2:	e7c0      	b.n	800c936 <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 800c9b4:	4615      	mov	r5, r2
 800c9b6:	f835 4b02 	ldrh.w	r4, [r5], #2
 800c9ba:	e7bc      	b.n	800c936 <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 800c9bc:	f001 f8be 	bl	800db3c <abort>
 800c9c0:	3203      	adds	r2, #3
 800c9c2:	f022 0503 	bic.w	r5, r2, #3
 800c9c6:	f855 4b04 	ldr.w	r4, [r5], #4
 800c9ca:	601c      	str	r4, [r3, #0]
 800c9cc:	4628      	mov	r0, r5
 800c9ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c9d0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>:
 800c9d0:	28ff      	cmp	r0, #255	; 0xff
 800c9d2:	d00d      	beq.n	800c9f0 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x20>
 800c9d4:	f000 0070 	and.w	r0, r0, #112	; 0x70
 800c9d8:	2820      	cmp	r0, #32
 800c9da:	d015      	beq.n	800ca08 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x38>
 800c9dc:	d90a      	bls.n	800c9f4 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x24>
 800c9de:	2840      	cmp	r0, #64	; 0x40
 800c9e0:	d00f      	beq.n	800ca02 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x32>
 800c9e2:	2850      	cmp	r0, #80	; 0x50
 800c9e4:	d004      	beq.n	800c9f0 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x20>
 800c9e6:	2830      	cmp	r0, #48	; 0x30
 800c9e8:	d108      	bne.n	800c9fc <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2c>
 800c9ea:	4608      	mov	r0, r1
 800c9ec:	f7fb bcc6 	b.w	800837c <_Unwind_GetDataRelBase>
 800c9f0:	2000      	movs	r0, #0
 800c9f2:	4770      	bx	lr
 800c9f4:	2800      	cmp	r0, #0
 800c9f6:	d0fb      	beq.n	800c9f0 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x20>
 800c9f8:	2810      	cmp	r0, #16
 800c9fa:	d0f9      	beq.n	800c9f0 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x20>
 800c9fc:	b508      	push	{r3, lr}
 800c9fe:	f001 f89d 	bl	800db3c <abort>
 800ca02:	4608      	mov	r0, r1
 800ca04:	f7fb bca6 	b.w	8008354 <_Unwind_GetRegionStart>
 800ca08:	4608      	mov	r0, r1
 800ca0a:	f7fb bcb3 	b.w	8008374 <_Unwind_GetTextRelBase>
 800ca0e:	bf00      	nop

0800ca10 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>:
 800ca10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca12:	460c      	mov	r4, r1
 800ca14:	4615      	mov	r5, r2
 800ca16:	4607      	mov	r7, r0
 800ca18:	2800      	cmp	r0, #0
 800ca1a:	d042      	beq.n	800caa2 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x92>
 800ca1c:	f7fb fc9a 	bl	8008354 <_Unwind_GetRegionStart>
 800ca20:	6028      	str	r0, [r5, #0]
 800ca22:	7826      	ldrb	r6, [r4, #0]
 800ca24:	3401      	adds	r4, #1
 800ca26:	2eff      	cmp	r6, #255	; 0xff
 800ca28:	d032      	beq.n	800ca90 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x80>
 800ca2a:	4639      	mov	r1, r7
 800ca2c:	4630      	mov	r0, r6
 800ca2e:	f7ff ffcf 	bl	800c9d0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800ca32:	4622      	mov	r2, r4
 800ca34:	4601      	mov	r1, r0
 800ca36:	1d2b      	adds	r3, r5, #4
 800ca38:	4630      	mov	r0, r6
 800ca3a:	f7ff ff69 	bl	800c910 <_ZL28read_encoded_value_with_basehjPKhPj>
 800ca3e:	4604      	mov	r4, r0
 800ca40:	7823      	ldrb	r3, [r4, #0]
 800ca42:	1c60      	adds	r0, r4, #1
 800ca44:	2bff      	cmp	r3, #255	; 0xff
 800ca46:	752b      	strb	r3, [r5, #20]
 800ca48:	d028      	beq.n	800ca9c <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x8c>
 800ca4a:	2400      	movs	r4, #0
 800ca4c:	2310      	movs	r3, #16
 800ca4e:	4622      	mov	r2, r4
 800ca50:	752b      	strb	r3, [r5, #20]
 800ca52:	f810 1b01 	ldrb.w	r1, [r0], #1
 800ca56:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800ca5a:	4093      	lsls	r3, r2
 800ca5c:	0609      	lsls	r1, r1, #24
 800ca5e:	ea44 0403 	orr.w	r4, r4, r3
 800ca62:	f102 0207 	add.w	r2, r2, #7
 800ca66:	d4f4      	bmi.n	800ca52 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x42>
 800ca68:	4404      	add	r4, r0
 800ca6a:	60ec      	str	r4, [r5, #12]
 800ca6c:	2400      	movs	r4, #0
 800ca6e:	4622      	mov	r2, r4
 800ca70:	7803      	ldrb	r3, [r0, #0]
 800ca72:	3001      	adds	r0, #1
 800ca74:	756b      	strb	r3, [r5, #21]
 800ca76:	f810 1b01 	ldrb.w	r1, [r0], #1
 800ca7a:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800ca7e:	4093      	lsls	r3, r2
 800ca80:	431c      	orrs	r4, r3
 800ca82:	060b      	lsls	r3, r1, #24
 800ca84:	f102 0207 	add.w	r2, r2, #7
 800ca88:	d4f5      	bmi.n	800ca76 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x66>
 800ca8a:	4404      	add	r4, r0
 800ca8c:	612c      	str	r4, [r5, #16]
 800ca8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca90:	6068      	str	r0, [r5, #4]
 800ca92:	7823      	ldrb	r3, [r4, #0]
 800ca94:	1c60      	adds	r0, r4, #1
 800ca96:	2bff      	cmp	r3, #255	; 0xff
 800ca98:	752b      	strb	r3, [r5, #20]
 800ca9a:	d1d6      	bne.n	800ca4a <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x3a>
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	60eb      	str	r3, [r5, #12]
 800caa0:	e7e4      	b.n	800ca6c <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x5c>
 800caa2:	e7bd      	b.n	800ca20 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x10>

0800caa4 <__gxx_personality_v0>:
 800caa4:	2300      	movs	r3, #0
 800caa6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caaa:	f000 0403 	and.w	r4, r0, #3
 800caae:	b097      	sub	sp, #92	; 0x5c
 800cab0:	2c01      	cmp	r4, #1
 800cab2:	4689      	mov	r9, r1
 800cab4:	4617      	mov	r7, r2
 800cab6:	930a      	str	r3, [sp, #40]	; 0x28
 800cab8:	d01e      	beq.n	800caf8 <__gxx_personality_v0+0x54>
 800caba:	d30e      	bcc.n	800cada <__gxx_personality_v0+0x36>
 800cabc:	2c02      	cmp	r4, #2
 800cabe:	d10a      	bne.n	800cad6 <__gxx_personality_v0+0x32>
 800cac0:	4639      	mov	r1, r7
 800cac2:	4648      	mov	r0, r9
 800cac4:	f7fb fc30 	bl	8008328 <__gnu_unwind_frame>
 800cac8:	2800      	cmp	r0, #0
 800caca:	f000 80a5 	beq.w	800cc18 <__gxx_personality_v0+0x174>
 800cace:	2009      	movs	r0, #9
 800cad0:	b017      	add	sp, #92	; 0x5c
 800cad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cad6:	f001 f831 	bl	800db3c <abort>
 800cada:	0700      	lsls	r0, r0, #28
 800cadc:	d4f0      	bmi.n	800cac0 <__gxx_personality_v0+0x1c>
 800cade:	2301      	movs	r3, #1
 800cae0:	9303      	str	r3, [sp, #12]
 800cae2:	2300      	movs	r3, #0
 800cae4:	aa16      	add	r2, sp, #88	; 0x58
 800cae6:	f842 9d2c 	str.w	r9, [r2, #-44]!
 800caea:	9200      	str	r2, [sp, #0]
 800caec:	4619      	mov	r1, r3
 800caee:	220c      	movs	r2, #12
 800caf0:	4638      	mov	r0, r7
 800caf2:	f7fa feb9 	bl	8007868 <_Unwind_VRS_Set>
 800caf6:	e00f      	b.n	800cb18 <__gxx_personality_v0+0x74>
 800caf8:	f010 0408 	ands.w	r4, r0, #8
 800cafc:	f000 8090 	beq.w	800cc20 <__gxx_personality_v0+0x17c>
 800cb00:	aa16      	add	r2, sp, #88	; 0x58
 800cb02:	f842 1d2c 	str.w	r1, [r2, #-44]!
 800cb06:	9200      	str	r2, [sp, #0]
 800cb08:	f044 0402 	orr.w	r4, r4, #2
 800cb0c:	4619      	mov	r1, r3
 800cb0e:	220c      	movs	r2, #12
 800cb10:	4638      	mov	r0, r7
 800cb12:	9403      	str	r4, [sp, #12]
 800cb14:	f7fa fea8 	bl	8007868 <_Unwind_VRS_Set>
 800cb18:	4638      	mov	r0, r7
 800cb1a:	f7fb fc21 	bl	8008360 <_Unwind_GetLanguageSpecificData>
 800cb1e:	9005      	str	r0, [sp, #20]
 800cb20:	2800      	cmp	r0, #0
 800cb22:	d0cd      	beq.n	800cac0 <__gxx_personality_v0+0x1c>
 800cb24:	ab10      	add	r3, sp, #64	; 0x40
 800cb26:	461a      	mov	r2, r3
 800cb28:	9905      	ldr	r1, [sp, #20]
 800cb2a:	4638      	mov	r0, r7
 800cb2c:	9306      	str	r3, [sp, #24]
 800cb2e:	f7ff ff6f 	bl	800ca10 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 800cb32:	4639      	mov	r1, r7
 800cb34:	4604      	mov	r4, r0
 800cb36:	f89d 0054 	ldrb.w	r0, [sp, #84]	; 0x54
 800cb3a:	f7ff ff49 	bl	800c9d0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800cb3e:	2300      	movs	r3, #0
 800cb40:	f10d 0b3c 	add.w	fp, sp, #60	; 0x3c
 800cb44:	9012      	str	r0, [sp, #72]	; 0x48
 800cb46:	4619      	mov	r1, r3
 800cb48:	220f      	movs	r2, #15
 800cb4a:	f8cd b000 	str.w	fp, [sp]
 800cb4e:	4638      	mov	r0, r7
 800cb50:	f7fa fe64 	bl	800781c <_Unwind_VRS_Get>
 800cb54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cb56:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cb58:	f023 0301 	bic.w	r3, r3, #1
 800cb5c:	42a2      	cmp	r2, r4
 800cb5e:	f103 36ff 	add.w	r6, r3, #4294967295	; 0xffffffff
 800cb62:	d975      	bls.n	800cc50 <__gxx_personality_v0+0x1ac>
 800cb64:	f10d 0a34 	add.w	sl, sp, #52	; 0x34
 800cb68:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800cb6c:	f89d 5055 	ldrb.w	r5, [sp, #85]	; 0x55
 800cb70:	2100      	movs	r1, #0
 800cb72:	4628      	mov	r0, r5
 800cb74:	f7ff ff2c 	bl	800c9d0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800cb78:	4622      	mov	r2, r4
 800cb7a:	4653      	mov	r3, sl
 800cb7c:	4601      	mov	r1, r0
 800cb7e:	4628      	mov	r0, r5
 800cb80:	f7ff fec6 	bl	800c910 <_ZL28read_encoded_value_with_basehjPKhPj>
 800cb84:	f89d 4055 	ldrb.w	r4, [sp, #85]	; 0x55
 800cb88:	4605      	mov	r5, r0
 800cb8a:	2100      	movs	r1, #0
 800cb8c:	4620      	mov	r0, r4
 800cb8e:	f7ff ff1f 	bl	800c9d0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800cb92:	462a      	mov	r2, r5
 800cb94:	4643      	mov	r3, r8
 800cb96:	4601      	mov	r1, r0
 800cb98:	4620      	mov	r0, r4
 800cb9a:	f7ff feb9 	bl	800c910 <_ZL28read_encoded_value_with_basehjPKhPj>
 800cb9e:	f89d 4055 	ldrb.w	r4, [sp, #85]	; 0x55
 800cba2:	4605      	mov	r5, r0
 800cba4:	2100      	movs	r1, #0
 800cba6:	4620      	mov	r0, r4
 800cba8:	f7ff ff12 	bl	800c9d0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800cbac:	462a      	mov	r2, r5
 800cbae:	4601      	mov	r1, r0
 800cbb0:	465b      	mov	r3, fp
 800cbb2:	4620      	mov	r0, r4
 800cbb4:	f7ff feac 	bl	800c910 <_ZL28read_encoded_value_with_basehjPKhPj>
 800cbb8:	4604      	mov	r4, r0
 800cbba:	2000      	movs	r0, #0
 800cbbc:	4602      	mov	r2, r0
 800cbbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbc2:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800cbc6:	4093      	lsls	r3, r2
 800cbc8:	0609      	lsls	r1, r1, #24
 800cbca:	ea40 0003 	orr.w	r0, r0, r3
 800cbce:	f102 0207 	add.w	r2, r2, #7
 800cbd2:	d4f4      	bmi.n	800cbbe <__gxx_personality_v0+0x11a>
 800cbd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cbd6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cbd8:	4413      	add	r3, r2
 800cbda:	429e      	cmp	r6, r3
 800cbdc:	d231      	bcs.n	800cc42 <__gxx_personality_v0+0x19e>
 800cbde:	9b03      	ldr	r3, [sp, #12]
 800cbe0:	07db      	lsls	r3, r3, #31
 800cbe2:	d539      	bpl.n	800cc58 <__gxx_personality_v0+0x1b4>
 800cbe4:	2500      	movs	r5, #0
 800cbe6:	9504      	str	r5, [sp, #16]
 800cbe8:	2300      	movs	r3, #0
 800cbea:	220d      	movs	r2, #13
 800cbec:	4619      	mov	r1, r3
 800cbee:	f8cd 8000 	str.w	r8, [sp]
 800cbf2:	4638      	mov	r0, r7
 800cbf4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800cbf6:	f7fa fe11 	bl	800781c <_Unwind_VRS_Get>
 800cbfa:	9a05      	ldr	r2, [sp, #20]
 800cbfc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cbfe:	f8c9 202c 	str.w	r2, [r9, #44]	; 0x2c
 800cc02:	9a04      	ldr	r2, [sp, #16]
 800cc04:	f8c9 4024 	str.w	r4, [r9, #36]	; 0x24
 800cc08:	f8c9 5028 	str.w	r5, [r9, #40]	; 0x28
 800cc0c:	f8c9 2030 	str.w	r2, [r9, #48]	; 0x30
 800cc10:	f8c9 3020 	str.w	r3, [r9, #32]
 800cc14:	2006      	movs	r0, #6
 800cc16:	e75b      	b.n	800cad0 <__gxx_personality_v0+0x2c>
 800cc18:	2008      	movs	r0, #8
 800cc1a:	b017      	add	sp, #92	; 0x5c
 800cc1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc20:	ab10      	add	r3, sp, #64	; 0x40
 800cc22:	9300      	str	r3, [sp, #0]
 800cc24:	9306      	str	r3, [sp, #24]
 800cc26:	220d      	movs	r2, #13
 800cc28:	4623      	mov	r3, r4
 800cc2a:	4621      	mov	r1, r4
 800cc2c:	4638      	mov	r0, r7
 800cc2e:	f8d9 5020 	ldr.w	r5, [r9, #32]
 800cc32:	f7fa fdf3 	bl	800781c <_Unwind_VRS_Get>
 800cc36:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cc38:	429d      	cmp	r5, r3
 800cc3a:	d012      	beq.n	800cc62 <__gxx_personality_v0+0x1be>
 800cc3c:	2302      	movs	r3, #2
 800cc3e:	9303      	str	r3, [sp, #12]
 800cc40:	e74f      	b.n	800cae2 <__gxx_personality_v0+0x3e>
 800cc42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cc44:	4413      	add	r3, r2
 800cc46:	429e      	cmp	r6, r3
 800cc48:	d359      	bcc.n	800ccfe <__gxx_personality_v0+0x25a>
 800cc4a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cc4c:	42a3      	cmp	r3, r4
 800cc4e:	d88d      	bhi.n	800cb6c <__gxx_personality_v0+0xc8>
 800cc50:	2500      	movs	r5, #0
 800cc52:	2401      	movs	r4, #1
 800cc54:	9504      	str	r5, [sp, #16]
 800cc56:	e107      	b.n	800ce68 <__gxx_personality_v0+0x3c4>
 800cc58:	9b03      	ldr	r3, [sp, #12]
 800cc5a:	071b      	lsls	r3, r3, #28
 800cc5c:	d54c      	bpl.n	800ccf8 <__gxx_personality_v0+0x254>
 800cc5e:	f7ff fbd9 	bl	800c414 <_ZSt9terminatev>
 800cc62:	ab16      	add	r3, sp, #88	; 0x58
 800cc64:	f843 9d2c 	str.w	r9, [r3, #-44]!
 800cc68:	9300      	str	r3, [sp, #0]
 800cc6a:	4621      	mov	r1, r4
 800cc6c:	4623      	mov	r3, r4
 800cc6e:	220c      	movs	r2, #12
 800cc70:	4638      	mov	r0, r7
 800cc72:	f7fa fdf9 	bl	8007868 <_Unwind_VRS_Set>
 800cc76:	f8d9 3030 	ldr.w	r3, [r9, #48]	; 0x30
 800cc7a:	9304      	str	r3, [sp, #16]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d03b      	beq.n	800ccf8 <__gxx_personality_v0+0x254>
 800cc80:	2403      	movs	r4, #3
 800cc82:	f8d9 5028 	ldr.w	r5, [r9, #40]	; 0x28
 800cc86:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 800cc8a:	2d00      	cmp	r5, #0
 800cc8c:	f2c0 8108 	blt.w	800cea0 <__gxx_personality_v0+0x3fc>
 800cc90:	f10d 0a34 	add.w	sl, sp, #52	; 0x34
 800cc94:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800cc98:	2300      	movs	r3, #0
 800cc9a:	aa16      	add	r2, sp, #88	; 0x58
 800cc9c:	f842 9d28 	str.w	r9, [r2, #-40]!
 800cca0:	4619      	mov	r1, r3
 800cca2:	9200      	str	r2, [sp, #0]
 800cca4:	4638      	mov	r0, r7
 800cca6:	461a      	mov	r2, r3
 800cca8:	f7fa fdde 	bl	8007868 <_Unwind_VRS_Set>
 800ccac:	2300      	movs	r3, #0
 800ccae:	2201      	movs	r2, #1
 800ccb0:	4619      	mov	r1, r3
 800ccb2:	f8cd a000 	str.w	sl, [sp]
 800ccb6:	4638      	mov	r0, r7
 800ccb8:	950d      	str	r5, [sp, #52]	; 0x34
 800ccba:	f7fa fdd5 	bl	8007868 <_Unwind_VRS_Set>
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	220f      	movs	r2, #15
 800ccc2:	4619      	mov	r1, r3
 800ccc4:	f8cd 8000 	str.w	r8, [sp]
 800ccc8:	4638      	mov	r0, r7
 800ccca:	f7fa fda7 	bl	800781c <_Unwind_VRS_Get>
 800ccce:	2300      	movs	r3, #0
 800ccd0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ccd2:	9d04      	ldr	r5, [sp, #16]
 800ccd4:	f002 0201 	and.w	r2, r2, #1
 800ccd8:	4315      	orrs	r5, r2
 800ccda:	f8cd 8000 	str.w	r8, [sp]
 800ccde:	4638      	mov	r0, r7
 800cce0:	4619      	mov	r1, r3
 800cce2:	220f      	movs	r2, #15
 800cce4:	950e      	str	r5, [sp, #56]	; 0x38
 800cce6:	f7fa fdbf 	bl	8007868 <_Unwind_VRS_Set>
 800ccea:	2c02      	cmp	r4, #2
 800ccec:	f000 8082 	beq.w	800cdf4 <__gxx_personality_v0+0x350>
 800ccf0:	2007      	movs	r0, #7
 800ccf2:	b017      	add	sp, #92	; 0x5c
 800ccf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccf8:	4648      	mov	r0, r9
 800ccfa:	f000 fb5f 	bl	800d3bc <__cxa_call_terminate>
 800ccfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cd00:	461a      	mov	r2, r3
 800cd02:	9304      	str	r3, [sp, #16]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d17a      	bne.n	800cdfe <__gxx_personality_v0+0x35a>
 800cd08:	2800      	cmp	r0, #0
 800cd0a:	f43f aed9 	beq.w	800cac0 <__gxx_personality_v0+0x1c>
 800cd0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cd10:	9a04      	ldr	r2, [sp, #16]
 800cd12:	3801      	subs	r0, #1
 800cd14:	4403      	add	r3, r0
 800cd16:	2a00      	cmp	r2, #0
 800cd18:	f43f aed2 	beq.w	800cac0 <__gxx_personality_v0+0x1c>
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d077      	beq.n	800ce10 <__gxx_personality_v0+0x36c>
 800cd20:	9a03      	ldr	r2, [sp, #12]
 800cd22:	f012 0208 	ands.w	r2, r2, #8
 800cd26:	9209      	str	r2, [sp, #36]	; 0x24
 800cd28:	f000 80f8 	beq.w	800cf1c <__gxx_personality_v0+0x478>
 800cd2c:	2547      	movs	r5, #71	; 0x47
 800cd2e:	244e      	movs	r4, #78	; 0x4e
 800cd30:	2055      	movs	r0, #85	; 0x55
 800cd32:	2143      	movs	r1, #67	; 0x43
 800cd34:	2246      	movs	r2, #70	; 0x46
 800cd36:	264f      	movs	r6, #79	; 0x4f
 800cd38:	f04f 0e52 	mov.w	lr, #82	; 0x52
 800cd3c:	f04f 0c00 	mov.w	ip, #0
 800cd40:	f889 5000 	strb.w	r5, [r9]
 800cd44:	f889 4001 	strb.w	r4, [r9, #1]
 800cd48:	f889 0002 	strb.w	r0, [r9, #2]
 800cd4c:	f889 1003 	strb.w	r1, [r9, #3]
 800cd50:	f889 2004 	strb.w	r2, [r9, #4]
 800cd54:	f889 6005 	strb.w	r6, [r9, #5]
 800cd58:	f889 e006 	strb.w	lr, [r9, #6]
 800cd5c:	f889 c007 	strb.w	ip, [r9, #7]
 800cd60:	2200      	movs	r2, #0
 800cd62:	9707      	str	r7, [sp, #28]
 800cd64:	9208      	str	r2, [sp, #32]
 800cd66:	2500      	movs	r5, #0
 800cd68:	4629      	mov	r1, r5
 800cd6a:	e000      	b.n	800cd6e <__gxx_personality_v0+0x2ca>
 800cd6c:	4623      	mov	r3, r4
 800cd6e:	461c      	mov	r4, r3
 800cd70:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cd74:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 800cd78:	408a      	lsls	r2, r1
 800cd7a:	0606      	lsls	r6, r0, #24
 800cd7c:	ea45 0502 	orr.w	r5, r5, r2
 800cd80:	f101 0107 	add.w	r1, r1, #7
 800cd84:	d4f2      	bmi.n	800cd6c <__gxx_personality_v0+0x2c8>
 800cd86:	291f      	cmp	r1, #31
 800cd88:	d805      	bhi.n	800cd96 <__gxx_personality_v0+0x2f2>
 800cd8a:	0642      	lsls	r2, r0, #25
 800cd8c:	d503      	bpl.n	800cd96 <__gxx_personality_v0+0x2f2>
 800cd8e:	2201      	movs	r2, #1
 800cd90:	408a      	lsls	r2, r1
 800cd92:	4252      	negs	r2, r2
 800cd94:	4315      	orrs	r5, r2
 800cd96:	2600      	movs	r6, #0
 800cd98:	4631      	mov	r1, r6
 800cd9a:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 800cd9e:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 800cda2:	408a      	lsls	r2, r1
 800cda4:	0607      	lsls	r7, r0, #24
 800cda6:	ea46 0602 	orr.w	r6, r6, r2
 800cdaa:	f101 0107 	add.w	r1, r1, #7
 800cdae:	d4f4      	bmi.n	800cd9a <__gxx_personality_v0+0x2f6>
 800cdb0:	291f      	cmp	r1, #31
 800cdb2:	d805      	bhi.n	800cdc0 <__gxx_personality_v0+0x31c>
 800cdb4:	0640      	lsls	r0, r0, #25
 800cdb6:	d503      	bpl.n	800cdc0 <__gxx_personality_v0+0x31c>
 800cdb8:	2301      	movs	r3, #1
 800cdba:	408b      	lsls	r3, r1
 800cdbc:	425b      	negs	r3, r3
 800cdbe:	431e      	orrs	r6, r3
 800cdc0:	2d00      	cmp	r5, #0
 800cdc2:	d05c      	beq.n	800ce7e <__gxx_personality_v0+0x3da>
 800cdc4:	dd5e      	ble.n	800ce84 <__gxx_personality_v0+0x3e0>
 800cdc6:	f89d 0054 	ldrb.w	r0, [sp, #84]	; 0x54
 800cdca:	28ff      	cmp	r0, #255	; 0xff
 800cdcc:	f000 80a4 	beq.w	800cf18 <__gxx_personality_v0+0x474>
 800cdd0:	f000 0307 	and.w	r3, r0, #7
 800cdd4:	2b04      	cmp	r3, #4
 800cdd6:	f63f ae7e 	bhi.w	800cad6 <__gxx_personality_v0+0x32>
 800cdda:	a201      	add	r2, pc, #4	; (adr r2, 800cde0 <__gxx_personality_v0+0x33c>)
 800cddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cde0:	0800ce4b 	.word	0x0800ce4b
 800cde4:	0800cad7 	.word	0x0800cad7
 800cde8:	0800ce51 	.word	0x0800ce51
 800cdec:	0800ce4b 	.word	0x0800ce4b
 800cdf0:	0800ce29 	.word	0x0800ce29
 800cdf4:	4648      	mov	r0, r9
 800cdf6:	f7ff fd21 	bl	800c83c <__cxa_begin_cleanup>
 800cdfa:	2007      	movs	r0, #7
 800cdfc:	e668      	b.n	800cad0 <__gxx_personality_v0+0x2c>
 800cdfe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ce00:	441a      	add	r2, r3
 800ce02:	9204      	str	r2, [sp, #16]
 800ce04:	2800      	cmp	r0, #0
 800ce06:	d182      	bne.n	800cd0e <__gxx_personality_v0+0x26a>
 800ce08:	9b04      	ldr	r3, [sp, #16]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	f43f ae58 	beq.w	800cac0 <__gxx_personality_v0+0x1c>
 800ce10:	9b03      	ldr	r3, [sp, #12]
 800ce12:	f013 0301 	ands.w	r3, r3, #1
 800ce16:	f47f ae53 	bne.w	800cac0 <__gxx_personality_v0+0x1c>
 800ce1a:	9a03      	ldr	r2, [sp, #12]
 800ce1c:	f012 0508 	ands.w	r5, r2, #8
 800ce20:	f040 8097 	bne.w	800cf52 <__gxx_personality_v0+0x4ae>
 800ce24:	2402      	movs	r4, #2
 800ce26:	e737      	b.n	800cc98 <__gxx_personality_v0+0x1f4>
 800ce28:	00eb      	lsls	r3, r5, #3
 800ce2a:	425b      	negs	r3, r3
 800ce2c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ce2e:	9912      	ldr	r1, [sp, #72]	; 0x48
 800ce30:	441a      	add	r2, r3
 800ce32:	4643      	mov	r3, r8
 800ce34:	f7ff fd6c 	bl	800c910 <_ZL28read_encoded_value_with_basehjPKhPj>
 800ce38:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ce3a:	b199      	cbz	r1, 800ce64 <__gxx_personality_v0+0x3c0>
 800ce3c:	f1b9 0f00 	cmp.w	r9, #0
 800ce40:	d109      	bne.n	800ce56 <__gxx_personality_v0+0x3b2>
 800ce42:	2e00      	cmp	r6, #0
 800ce44:	d077      	beq.n	800cf36 <__gxx_personality_v0+0x492>
 800ce46:	19a3      	adds	r3, r4, r6
 800ce48:	e78d      	b.n	800cd66 <__gxx_personality_v0+0x2c2>
 800ce4a:	00ab      	lsls	r3, r5, #2
 800ce4c:	425b      	negs	r3, r3
 800ce4e:	e7ed      	b.n	800ce2c <__gxx_personality_v0+0x388>
 800ce50:	006b      	lsls	r3, r5, #1
 800ce52:	425b      	negs	r3, r3
 800ce54:	e7ea      	b.n	800ce2c <__gxx_personality_v0+0x388>
 800ce56:	ab0a      	add	r3, sp, #40	; 0x28
 800ce58:	2200      	movs	r2, #0
 800ce5a:	4648      	mov	r0, r9
 800ce5c:	f7ff fc92 	bl	800c784 <__cxa_type_match>
 800ce60:	2800      	cmp	r0, #0
 800ce62:	d0ee      	beq.n	800ce42 <__gxx_personality_v0+0x39e>
 800ce64:	2403      	movs	r4, #3
 800ce66:	9f07      	ldr	r7, [sp, #28]
 800ce68:	9b03      	ldr	r3, [sp, #12]
 800ce6a:	07da      	lsls	r2, r3, #31
 800ce6c:	d460      	bmi.n	800cf30 <__gxx_personality_v0+0x48c>
 800ce6e:	9b03      	ldr	r3, [sp, #12]
 800ce70:	0719      	lsls	r1, r3, #28
 800ce72:	d466      	bmi.n	800cf42 <__gxx_personality_v0+0x49e>
 800ce74:	2c01      	cmp	r4, #1
 800ce76:	f43f af3f 	beq.w	800ccf8 <__gxx_personality_v0+0x254>
 800ce7a:	9905      	ldr	r1, [sp, #20]
 800ce7c:	e705      	b.n	800cc8a <__gxx_personality_v0+0x1e6>
 800ce7e:	2301      	movs	r3, #1
 800ce80:	9308      	str	r3, [sp, #32]
 800ce82:	e7de      	b.n	800ce42 <__gxx_personality_v0+0x39e>
 800ce84:	f1b9 0f00 	cmp.w	r9, #0
 800ce88:	d001      	beq.n	800ce8e <__gxx_personality_v0+0x3ea>
 800ce8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce8c:	b35b      	cbz	r3, 800cee6 <__gxx_personality_v0+0x442>
 800ce8e:	1c6b      	adds	r3, r5, #1
 800ce90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ce92:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
 800ce96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d1d1      	bne.n	800ce42 <__gxx_personality_v0+0x39e>
 800ce9e:	e7e1      	b.n	800ce64 <__gxx_personality_v0+0x3c0>
 800cea0:	9a06      	ldr	r2, [sp, #24]
 800cea2:	4638      	mov	r0, r7
 800cea4:	f7ff fdb4 	bl	800ca10 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 800cea8:	4639      	mov	r1, r7
 800ceaa:	f89d 0054 	ldrb.w	r0, [sp, #84]	; 0x54
 800ceae:	f7ff fd8f 	bl	800c9d0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800ceb2:	00aa      	lsls	r2, r5, #2
 800ceb4:	f082 0203 	eor.w	r2, r2, #3
 800ceb8:	43d2      	mvns	r2, r2
 800ceba:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800cebc:	9012      	str	r0, [sp, #72]	; 0x48
 800cebe:	58b3      	ldr	r3, [r6, r2]
 800cec0:	4416      	add	r6, r2
 800cec2:	b133      	cbz	r3, 800ced2 <__gxx_personality_v0+0x42e>
 800cec4:	4632      	mov	r2, r6
 800cec6:	2300      	movs	r3, #0
 800cec8:	f852 1f04 	ldr.w	r1, [r2, #4]!
 800cecc:	3301      	adds	r3, #1
 800cece:	2900      	cmp	r1, #0
 800ced0:	d1fa      	bne.n	800cec8 <__gxx_personality_v0+0x424>
 800ced2:	2204      	movs	r2, #4
 800ced4:	f8c9 3028 	str.w	r3, [r9, #40]	; 0x28
 800ced8:	f8c9 002c 	str.w	r0, [r9, #44]	; 0x2c
 800cedc:	f8c9 6034 	str.w	r6, [r9, #52]	; 0x34
 800cee0:	f8c9 2030 	str.w	r2, [r9, #48]	; 0x30
 800cee4:	e6d4      	b.n	800cc90 <__gxx_personality_v0+0x1ec>
 800cee6:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800cee8:	1c6b      	adds	r3, r5, #1
 800ceea:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
 800ceee:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 800cef2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cef4:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 800cef8:	920f      	str	r2, [sp, #60]	; 0x3c
 800cefa:	b921      	cbnz	r1, 800cf06 <__gxx_personality_v0+0x462>
 800cefc:	e7b2      	b.n	800ce64 <__gxx_personality_v0+0x3c0>
 800cefe:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800cf02:	2900      	cmp	r1, #0
 800cf04:	d0ae      	beq.n	800ce64 <__gxx_personality_v0+0x3c0>
 800cf06:	4439      	add	r1, r7
 800cf08:	465b      	mov	r3, fp
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	4648      	mov	r0, r9
 800cf0e:	f7ff fc39 	bl	800c784 <__cxa_type_match>
 800cf12:	2800      	cmp	r0, #0
 800cf14:	d0f3      	beq.n	800cefe <__gxx_personality_v0+0x45a>
 800cf16:	e794      	b.n	800ce42 <__gxx_personality_v0+0x39e>
 800cf18:	2300      	movs	r3, #0
 800cf1a:	e787      	b.n	800ce2c <__gxx_personality_v0+0x388>
 800cf1c:	f899 2007 	ldrb.w	r2, [r9, #7]
 800cf20:	2a01      	cmp	r2, #1
 800cf22:	bf0c      	ite	eq
 800cf24:	f859 2c20 	ldreq.w	r2, [r9, #-32]
 800cf28:	f109 0258 	addne.w	r2, r9, #88	; 0x58
 800cf2c:	920a      	str	r2, [sp, #40]	; 0x28
 800cf2e:	e717      	b.n	800cd60 <__gxx_personality_v0+0x2bc>
 800cf30:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800cf34:	e658      	b.n	800cbe8 <__gxx_personality_v0+0x144>
 800cf36:	9b08      	ldr	r3, [sp, #32]
 800cf38:	9f07      	ldr	r7, [sp, #28]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	f47f af68 	bne.w	800ce10 <__gxx_personality_v0+0x36c>
 800cf40:	e5be      	b.n	800cac0 <__gxx_personality_v0+0x1c>
 800cf42:	2c01      	cmp	r4, #1
 800cf44:	f43f ae8b 	beq.w	800cc5e <__gxx_personality_v0+0x1ba>
 800cf48:	2d00      	cmp	r5, #0
 800cf4a:	f6bf aea1 	bge.w	800cc90 <__gxx_personality_v0+0x1ec>
 800cf4e:	f7ff fa6f 	bl	800c430 <_ZSt10unexpectedv>
 800cf52:	461d      	mov	r5, r3
 800cf54:	2402      	movs	r4, #2
 800cf56:	e69f      	b.n	800cc98 <__gxx_personality_v0+0x1f4>
 800cf58:	f7ff f9c2 	bl	800c2e0 <__cxa_begin_catch>
 800cf5c:	e67f      	b.n	800cc5e <__gxx_personality_v0+0x1ba>
 800cf5e:	bf00      	nop

0800cf60 <_ZdlPvj>:
 800cf60:	f7ff b9bc 	b.w	800c2dc <_ZdlPv>

0800cf64 <_ZSt15get_new_handlerv>:
 800cf64:	4b02      	ldr	r3, [pc, #8]	; (800cf70 <_ZSt15get_new_handlerv+0xc>)
 800cf66:	6818      	ldr	r0, [r3, #0]
 800cf68:	f3bf 8f5b 	dmb	ish
 800cf6c:	4770      	bx	lr
 800cf6e:	bf00      	nop
 800cf70:	20000958 	.word	0x20000958

0800cf74 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 800cf74:	b570      	push	{r4, r5, r6, lr}
 800cf76:	2400      	movs	r4, #0
 800cf78:	2610      	movs	r6, #16
 800cf7a:	6803      	ldr	r3, [r0, #0]
 800cf7c:	b084      	sub	sp, #16
 800cf7e:	4615      	mov	r5, r2
 800cf80:	9602      	str	r6, [sp, #8]
 800cf82:	6812      	ldr	r2, [r2, #0]
 800cf84:	699e      	ldr	r6, [r3, #24]
 800cf86:	9400      	str	r4, [sp, #0]
 800cf88:	466b      	mov	r3, sp
 800cf8a:	f88d 4004 	strb.w	r4, [sp, #4]
 800cf8e:	9403      	str	r4, [sp, #12]
 800cf90:	47b0      	blx	r6
 800cf92:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800cf96:	f003 0306 	and.w	r3, r3, #6
 800cf9a:	2b06      	cmp	r3, #6
 800cf9c:	bf09      	itett	eq
 800cf9e:	2001      	moveq	r0, #1
 800cfa0:	4620      	movne	r0, r4
 800cfa2:	9b00      	ldreq	r3, [sp, #0]
 800cfa4:	602b      	streq	r3, [r5, #0]
 800cfa6:	b004      	add	sp, #16
 800cfa8:	bd70      	pop	{r4, r5, r6, pc}
 800cfaa:	bf00      	nop

0800cfac <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 800cfac:	9800      	ldr	r0, [sp, #0]
 800cfae:	4290      	cmp	r0, r2
 800cfb0:	bf0c      	ite	eq
 800cfb2:	2006      	moveq	r0, #6
 800cfb4:	2001      	movne	r0, #1
 800cfb6:	4770      	bx	lr

0800cfb8 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 800cfb8:	b510      	push	{r4, lr}
 800cfba:	4604      	mov	r4, r0
 800cfbc:	4b02      	ldr	r3, [pc, #8]	; (800cfc8 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 800cfbe:	6003      	str	r3, [r0, #0]
 800cfc0:	f000 f854 	bl	800d06c <_ZNSt9type_infoD1Ev>
 800cfc4:	4620      	mov	r0, r4
 800cfc6:	bd10      	pop	{r4, pc}
 800cfc8:	0801265c 	.word	0x0801265c

0800cfcc <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 800cfcc:	b510      	push	{r4, lr}
 800cfce:	4604      	mov	r4, r0
 800cfd0:	4b04      	ldr	r3, [pc, #16]	; (800cfe4 <_ZN10__cxxabiv117__class_type_infoD0Ev+0x18>)
 800cfd2:	6003      	str	r3, [r0, #0]
 800cfd4:	f000 f84a 	bl	800d06c <_ZNSt9type_infoD1Ev>
 800cfd8:	4620      	mov	r0, r4
 800cfda:	2108      	movs	r1, #8
 800cfdc:	f7ff ffc0 	bl	800cf60 <_ZdlPvj>
 800cfe0:	4620      	mov	r0, r4
 800cfe2:	bd10      	pop	{r4, pc}
 800cfe4:	0801265c 	.word	0x0801265c

0800cfe8 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 800cfe8:	b538      	push	{r3, r4, r5, lr}
 800cfea:	4615      	mov	r5, r2
 800cfec:	461c      	mov	r4, r3
 800cfee:	f000 f841 	bl	800d074 <_ZNKSt9type_infoeqERKS_>
 800cff2:	b120      	cbz	r0, 800cffe <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 800cff4:	2208      	movs	r2, #8
 800cff6:	2306      	movs	r3, #6
 800cff8:	6025      	str	r5, [r4, #0]
 800cffa:	60e2      	str	r2, [r4, #12]
 800cffc:	7123      	strb	r3, [r4, #4]
 800cffe:	bd38      	pop	{r3, r4, r5, pc}

0800d000 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 800d000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d004:	4617      	mov	r7, r2
 800d006:	461c      	mov	r4, r3
 800d008:	4606      	mov	r6, r0
 800d00a:	460d      	mov	r5, r1
 800d00c:	f000 f832 	bl	800d074 <_ZNKSt9type_infoeqERKS_>
 800d010:	b908      	cbnz	r0, 800d016 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x16>
 800d012:	2c03      	cmp	r4, #3
 800d014:	d901      	bls.n	800d01a <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x1a>
 800d016:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d01a:	682b      	ldr	r3, [r5, #0]
 800d01c:	463a      	mov	r2, r7
 800d01e:	4631      	mov	r1, r6
 800d020:	4628      	mov	r0, r5
 800d022:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d026:	695b      	ldr	r3, [r3, #20]
 800d028:	4718      	bx	r3
 800d02a:	bf00      	nop

0800d02c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 800d02c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d02e:	b083      	sub	sp, #12
 800d030:	9d08      	ldr	r5, [sp, #32]
 800d032:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d034:	4617      	mov	r7, r2
 800d036:	428d      	cmp	r5, r1
 800d038:	4606      	mov	r6, r0
 800d03a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d03c:	d00b      	beq.n	800d056 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2a>
 800d03e:	4619      	mov	r1, r3
 800d040:	4630      	mov	r0, r6
 800d042:	f000 f817 	bl	800d074 <_ZNKSt9type_infoeqERKS_>
 800d046:	b118      	cbz	r0, 800d050 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x24>
 800d048:	2301      	movs	r3, #1
 800d04a:	6025      	str	r5, [r4, #0]
 800d04c:	7127      	strb	r7, [r4, #4]
 800d04e:	71a3      	strb	r3, [r4, #6]
 800d050:	2000      	movs	r0, #0
 800d052:	b003      	add	sp, #12
 800d054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d056:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d058:	9301      	str	r3, [sp, #4]
 800d05a:	f000 f80b 	bl	800d074 <_ZNKSt9type_infoeqERKS_>
 800d05e:	b118      	cbz	r0, 800d068 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x3c>
 800d060:	2000      	movs	r0, #0
 800d062:	7167      	strb	r7, [r4, #5]
 800d064:	b003      	add	sp, #12
 800d066:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d068:	9b01      	ldr	r3, [sp, #4]
 800d06a:	e7e8      	b.n	800d03e <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x12>

0800d06c <_ZNSt9type_infoD1Ev>:
 800d06c:	4770      	bx	lr
 800d06e:	bf00      	nop

0800d070 <_ZNKSt9type_info14__is_pointer_pEv>:
 800d070:	2000      	movs	r0, #0
 800d072:	4770      	bx	lr

0800d074 <_ZNKSt9type_infoeqERKS_>:
 800d074:	4281      	cmp	r1, r0
 800d076:	d011      	beq.n	800d09c <_ZNKSt9type_infoeqERKS_+0x28>
 800d078:	b508      	push	{r3, lr}
 800d07a:	6840      	ldr	r0, [r0, #4]
 800d07c:	7803      	ldrb	r3, [r0, #0]
 800d07e:	2b2a      	cmp	r3, #42	; 0x2a
 800d080:	d00a      	beq.n	800d098 <_ZNKSt9type_infoeqERKS_+0x24>
 800d082:	6849      	ldr	r1, [r1, #4]
 800d084:	780b      	ldrb	r3, [r1, #0]
 800d086:	2b2a      	cmp	r3, #42	; 0x2a
 800d088:	bf08      	it	eq
 800d08a:	3101      	addeq	r1, #1
 800d08c:	f7f9 fbac 	bl	80067e8 <strcmp>
 800d090:	fab0 f080 	clz	r0, r0
 800d094:	0940      	lsrs	r0, r0, #5
 800d096:	bd08      	pop	{r3, pc}
 800d098:	2000      	movs	r0, #0
 800d09a:	bd08      	pop	{r3, pc}
 800d09c:	2001      	movs	r0, #1
 800d09e:	4770      	bx	lr

0800d0a0 <_ZSt17__throw_bad_allocv>:
 800d0a0:	b508      	push	{r3, lr}
 800d0a2:	2004      	movs	r0, #4
 800d0a4:	f7ff fa6e 	bl	800c584 <__cxa_allocate_exception>
 800d0a8:	4b02      	ldr	r3, [pc, #8]	; (800d0b4 <_ZSt17__throw_bad_allocv+0x14>)
 800d0aa:	4a03      	ldr	r2, [pc, #12]	; (800d0b8 <_ZSt17__throw_bad_allocv+0x18>)
 800d0ac:	6003      	str	r3, [r0, #0]
 800d0ae:	4903      	ldr	r1, [pc, #12]	; (800d0bc <_ZSt17__throw_bad_allocv+0x1c>)
 800d0b0:	f7ff fac6 	bl	800c640 <__cxa_throw>
 800d0b4:	08012618 	.word	0x08012618
 800d0b8:	0800c739 	.word	0x0800c739
 800d0bc:	080125f4 	.word	0x080125f4

0800d0c0 <_ZSt19__throw_logic_errorPKc>:
 800d0c0:	b538      	push	{r3, r4, r5, lr}
 800d0c2:	4605      	mov	r5, r0
 800d0c4:	2008      	movs	r0, #8
 800d0c6:	f7ff fa5d 	bl	800c584 <__cxa_allocate_exception>
 800d0ca:	4629      	mov	r1, r5
 800d0cc:	4604      	mov	r4, r0
 800d0ce:	f000 fc21 	bl	800d914 <_ZNSt11logic_errorC1EPKc>
 800d0d2:	4620      	mov	r0, r4
 800d0d4:	4a04      	ldr	r2, [pc, #16]	; (800d0e8 <_ZSt19__throw_logic_errorPKc+0x28>)
 800d0d6:	4905      	ldr	r1, [pc, #20]	; (800d0ec <_ZSt19__throw_logic_errorPKc+0x2c>)
 800d0d8:	f7ff fab2 	bl	800c640 <__cxa_throw>
 800d0dc:	4620      	mov	r0, r4
 800d0de:	f7ff fa69 	bl	800c5b4 <__cxa_free_exception>
 800d0e2:	f7ff fb49 	bl	800c778 <__cxa_end_cleanup>
 800d0e6:	bf00      	nop
 800d0e8:	0800d4e1 	.word	0x0800d4e1
 800d0ec:	08013090 	.word	0x08013090

0800d0f0 <_ZSt20__throw_length_errorPKc>:
 800d0f0:	b538      	push	{r3, r4, r5, lr}
 800d0f2:	4605      	mov	r5, r0
 800d0f4:	2008      	movs	r0, #8
 800d0f6:	f7ff fa45 	bl	800c584 <__cxa_allocate_exception>
 800d0fa:	4629      	mov	r1, r5
 800d0fc:	4604      	mov	r4, r0
 800d0fe:	f000 fc1d 	bl	800d93c <_ZNSt12length_errorC1EPKc>
 800d102:	4620      	mov	r0, r4
 800d104:	4a04      	ldr	r2, [pc, #16]	; (800d118 <_ZSt20__throw_length_errorPKc+0x28>)
 800d106:	4905      	ldr	r1, [pc, #20]	; (800d11c <_ZSt20__throw_length_errorPKc+0x2c>)
 800d108:	f7ff fa9a 	bl	800c640 <__cxa_throw>
 800d10c:	4620      	mov	r0, r4
 800d10e:	f7ff fa51 	bl	800c5b4 <__cxa_free_exception>
 800d112:	f7ff fb31 	bl	800c778 <__cxa_end_cleanup>
 800d116:	bf00      	nop
 800d118:	0800d535 	.word	0x0800d535
 800d11c:	0801309c 	.word	0x0801309c

0800d120 <_ZNSt9exceptionD1Ev>:
 800d120:	4770      	bx	lr
 800d122:	bf00      	nop

0800d124 <_ZNSt13bad_exceptionD1Ev>:
 800d124:	4770      	bx	lr
 800d126:	bf00      	nop

0800d128 <_ZGTtNKSt13bad_exception4whatEv>:
 800d128:	4800      	ldr	r0, [pc, #0]	; (800d12c <_ZGTtNKSt13bad_exception4whatEv+0x4>)
 800d12a:	4770      	bx	lr
 800d12c:	08012698 	.word	0x08012698

0800d130 <_ZNSt13bad_exceptionD0Ev>:
 800d130:	b510      	push	{r4, lr}
 800d132:	4604      	mov	r4, r0
 800d134:	2104      	movs	r1, #4
 800d136:	f7ff ff13 	bl	800cf60 <_ZdlPvj>
 800d13a:	4620      	mov	r0, r4
 800d13c:	bd10      	pop	{r4, pc}
 800d13e:	bf00      	nop

0800d140 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 800d140:	b510      	push	{r4, lr}
 800d142:	4604      	mov	r4, r0
 800d144:	4b02      	ldr	r3, [pc, #8]	; (800d150 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 800d146:	6003      	str	r3, [r0, #0]
 800d148:	f7ff ff36 	bl	800cfb8 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 800d14c:	4620      	mov	r0, r4
 800d14e:	bd10      	pop	{r4, pc}
 800d150:	08012788 	.word	0x08012788

0800d154 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 800d154:	b510      	push	{r4, lr}
 800d156:	4604      	mov	r4, r0
 800d158:	4b04      	ldr	r3, [pc, #16]	; (800d16c <_ZN10__cxxabiv120__si_class_type_infoD0Ev+0x18>)
 800d15a:	6003      	str	r3, [r0, #0]
 800d15c:	f7ff ff2c 	bl	800cfb8 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 800d160:	4620      	mov	r0, r4
 800d162:	210c      	movs	r1, #12
 800d164:	f7ff fefc 	bl	800cf60 <_ZdlPvj>
 800d168:	4620      	mov	r0, r4
 800d16a:	bd10      	pop	{r4, pc}
 800d16c:	08012788 	.word	0x08012788

0800d170 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 800d170:	b570      	push	{r4, r5, r6, lr}
 800d172:	b082      	sub	sp, #8
 800d174:	9c06      	ldr	r4, [sp, #24]
 800d176:	460d      	mov	r5, r1
 800d178:	4294      	cmp	r4, r2
 800d17a:	4606      	mov	r6, r0
 800d17c:	d009      	beq.n	800d192 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x22>
 800d17e:	68b0      	ldr	r0, [r6, #8]
 800d180:	4629      	mov	r1, r5
 800d182:	6806      	ldr	r6, [r0, #0]
 800d184:	9406      	str	r4, [sp, #24]
 800d186:	6a34      	ldr	r4, [r6, #32]
 800d188:	46a4      	mov	ip, r4
 800d18a:	b002      	add	sp, #8
 800d18c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d190:	4760      	bx	ip
 800d192:	4619      	mov	r1, r3
 800d194:	9201      	str	r2, [sp, #4]
 800d196:	9300      	str	r3, [sp, #0]
 800d198:	f7ff ff6c 	bl	800d074 <_ZNKSt9type_infoeqERKS_>
 800d19c:	9b00      	ldr	r3, [sp, #0]
 800d19e:	9a01      	ldr	r2, [sp, #4]
 800d1a0:	2800      	cmp	r0, #0
 800d1a2:	d0ec      	beq.n	800d17e <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0xe>
 800d1a4:	2006      	movs	r0, #6
 800d1a6:	b002      	add	sp, #8
 800d1a8:	bd70      	pop	{r4, r5, r6, pc}
 800d1aa:	bf00      	nop

0800d1ac <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 800d1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1b0:	4689      	mov	r9, r1
 800d1b2:	b081      	sub	sp, #4
 800d1b4:	4619      	mov	r1, r3
 800d1b6:	461d      	mov	r5, r3
 800d1b8:	4616      	mov	r6, r2
 800d1ba:	4607      	mov	r7, r0
 800d1bc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d1be:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800d1c2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d1c6:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800d1ca:	f7ff ff53 	bl	800d074 <_ZNKSt9type_infoeqERKS_>
 800d1ce:	b188      	cbz	r0, 800d1f4 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x48>
 800d1d0:	f1b9 0f00 	cmp.w	r9, #0
 800d1d4:	f8c8 4000 	str.w	r4, [r8]
 800d1d8:	f888 6004 	strb.w	r6, [r8, #4]
 800d1dc:	db1e      	blt.n	800d21c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x70>
 800d1de:	444c      	add	r4, r9
 800d1e0:	45a2      	cmp	sl, r4
 800d1e2:	bf0c      	ite	eq
 800d1e4:	2406      	moveq	r4, #6
 800d1e6:	2401      	movne	r4, #1
 800d1e8:	f888 4006 	strb.w	r4, [r8, #6]
 800d1ec:	2000      	movs	r0, #0
 800d1ee:	b001      	add	sp, #4
 800d1f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1f4:	4554      	cmp	r4, sl
 800d1f6:	d018      	beq.n	800d22a <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x7e>
 800d1f8:	68b8      	ldr	r0, [r7, #8]
 800d1fa:	462b      	mov	r3, r5
 800d1fc:	6805      	ldr	r5, [r0, #0]
 800d1fe:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 800d202:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800d206:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800d20a:	940a      	str	r4, [sp, #40]	; 0x28
 800d20c:	69ec      	ldr	r4, [r5, #28]
 800d20e:	4632      	mov	r2, r6
 800d210:	4649      	mov	r1, r9
 800d212:	46a4      	mov	ip, r4
 800d214:	b001      	add	sp, #4
 800d216:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d21a:	4760      	bx	ip
 800d21c:	f119 0f02 	cmn.w	r9, #2
 800d220:	d1e4      	bne.n	800d1ec <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x40>
 800d222:	2301      	movs	r3, #1
 800d224:	f888 3006 	strb.w	r3, [r8, #6]
 800d228:	e7e0      	b.n	800d1ec <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x40>
 800d22a:	4659      	mov	r1, fp
 800d22c:	4638      	mov	r0, r7
 800d22e:	f7ff ff21 	bl	800d074 <_ZNKSt9type_infoeqERKS_>
 800d232:	2800      	cmp	r0, #0
 800d234:	d0e0      	beq.n	800d1f8 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x4c>
 800d236:	2000      	movs	r0, #0
 800d238:	f888 6005 	strb.w	r6, [r8, #5]
 800d23c:	b001      	add	sp, #4
 800d23e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d242:	bf00      	nop

0800d244 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 800d244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d248:	4607      	mov	r7, r0
 800d24a:	460c      	mov	r4, r1
 800d24c:	4615      	mov	r5, r2
 800d24e:	461e      	mov	r6, r3
 800d250:	f7ff feca 	bl	800cfe8 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 800d254:	b108      	cbz	r0, 800d25a <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x16>
 800d256:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d25a:	68b8      	ldr	r0, [r7, #8]
 800d25c:	4633      	mov	r3, r6
 800d25e:	6806      	ldr	r6, [r0, #0]
 800d260:	4621      	mov	r1, r4
 800d262:	69b4      	ldr	r4, [r6, #24]
 800d264:	462a      	mov	r2, r5
 800d266:	46a4      	mov	ip, r4
 800d268:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d26c:	4760      	bx	ip
 800d26e:	bf00      	nop

0800d270 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv>:
 800d270:	b570      	push	{r4, r5, r6, lr}
 800d272:	4b3c      	ldr	r3, [pc, #240]	; (800d364 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf4>)
 800d274:	b082      	sub	sp, #8
 800d276:	781a      	ldrb	r2, [r3, #0]
 800d278:	2a00      	cmp	r2, #0
 800d27a:	d135      	bne.n	800d2e8 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x78>
 800d27c:	2401      	movs	r4, #1
 800d27e:	701c      	strb	r4, [r3, #0]
 800d280:	f000 f91e 	bl	800d4c0 <__cxa_current_exception_type>
 800d284:	2800      	cmp	r0, #0
 800d286:	d05b      	beq.n	800d340 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xd0>
 800d288:	2200      	movs	r2, #0
 800d28a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800d28e:	6844      	ldr	r4, [r0, #4]
 800d290:	4d35      	ldr	r5, [pc, #212]	; (800d368 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf8>)
 800d292:	7823      	ldrb	r3, [r4, #0]
 800d294:	2b2a      	cmp	r3, #42	; 0x2a
 800d296:	bf08      	it	eq
 800d298:	3401      	addeq	r4, #1
 800d29a:	ab02      	add	r3, sp, #8
 800d29c:	f843 1d04 	str.w	r1, [r3, #-4]!
 800d2a0:	4620      	mov	r0, r4
 800d2a2:	4611      	mov	r1, r2
 800d2a4:	f7f9 fa32 	bl	800670c <__cxa_demangle>
 800d2a8:	682b      	ldr	r3, [r5, #0]
 800d2aa:	4606      	mov	r6, r0
 800d2ac:	68db      	ldr	r3, [r3, #12]
 800d2ae:	2230      	movs	r2, #48	; 0x30
 800d2b0:	2101      	movs	r1, #1
 800d2b2:	482e      	ldr	r0, [pc, #184]	; (800d36c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xfc>)
 800d2b4:	f000 fea4 	bl	800e000 <fwrite>
 800d2b8:	9b01      	ldr	r3, [sp, #4]
 800d2ba:	b17b      	cbz	r3, 800d2dc <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x6c>
 800d2bc:	682b      	ldr	r3, [r5, #0]
 800d2be:	4620      	mov	r0, r4
 800d2c0:	68d9      	ldr	r1, [r3, #12]
 800d2c2:	f000 fcd7 	bl	800dc74 <fputs>
 800d2c6:	682b      	ldr	r3, [r5, #0]
 800d2c8:	2202      	movs	r2, #2
 800d2ca:	68db      	ldr	r3, [r3, #12]
 800d2cc:	2101      	movs	r1, #1
 800d2ce:	4828      	ldr	r0, [pc, #160]	; (800d370 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x100>)
 800d2d0:	f000 fe96 	bl	800e000 <fwrite>
 800d2d4:	9b01      	ldr	r3, [sp, #4]
 800d2d6:	b18b      	cbz	r3, 800d2fc <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x8c>
 800d2d8:	f7ff f9f2 	bl	800c6c0 <__cxa_rethrow>
 800d2dc:	682b      	ldr	r3, [r5, #0]
 800d2de:	4630      	mov	r0, r6
 800d2e0:	68d9      	ldr	r1, [r3, #12]
 800d2e2:	f000 fcc7 	bl	800dc74 <fputs>
 800d2e6:	e7ee      	b.n	800d2c6 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x56>
 800d2e8:	4b1f      	ldr	r3, [pc, #124]	; (800d368 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf8>)
 800d2ea:	221d      	movs	r2, #29
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	2101      	movs	r1, #1
 800d2f0:	68db      	ldr	r3, [r3, #12]
 800d2f2:	4820      	ldr	r0, [pc, #128]	; (800d374 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x104>)
 800d2f4:	f000 fe84 	bl	800e000 <fwrite>
 800d2f8:	f000 fc20 	bl	800db3c <abort>
 800d2fc:	4630      	mov	r0, r6
 800d2fe:	f000 ff29 	bl	800e154 <free>
 800d302:	e7e9      	b.n	800d2d8 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x68>
 800d304:	2901      	cmp	r1, #1
 800d306:	460c      	mov	r4, r1
 800d308:	d127      	bne.n	800d35a <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xea>
 800d30a:	f7fe ffe9 	bl	800c2e0 <__cxa_begin_catch>
 800d30e:	6803      	ldr	r3, [r0, #0]
 800d310:	689b      	ldr	r3, [r3, #8]
 800d312:	4798      	blx	r3
 800d314:	682b      	ldr	r3, [r5, #0]
 800d316:	4606      	mov	r6, r0
 800d318:	4621      	mov	r1, r4
 800d31a:	68db      	ldr	r3, [r3, #12]
 800d31c:	220b      	movs	r2, #11
 800d31e:	4816      	ldr	r0, [pc, #88]	; (800d378 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x108>)
 800d320:	f000 fe6e 	bl	800e000 <fwrite>
 800d324:	682b      	ldr	r3, [r5, #0]
 800d326:	4630      	mov	r0, r6
 800d328:	68d9      	ldr	r1, [r3, #12]
 800d32a:	f000 fca3 	bl	800dc74 <fputs>
 800d32e:	682b      	ldr	r3, [r5, #0]
 800d330:	200a      	movs	r0, #10
 800d332:	68d9      	ldr	r1, [r3, #12]
 800d334:	f000 fc48 	bl	800dbc8 <fputc>
 800d338:	f7ff f812 	bl	800c360 <__cxa_end_catch>
 800d33c:	f000 fbfe 	bl	800db3c <abort>
 800d340:	4b09      	ldr	r3, [pc, #36]	; (800d368 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf8>)
 800d342:	4621      	mov	r1, r4
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	222d      	movs	r2, #45	; 0x2d
 800d348:	68db      	ldr	r3, [r3, #12]
 800d34a:	480c      	ldr	r0, [pc, #48]	; (800d37c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x10c>)
 800d34c:	f000 fe58 	bl	800e000 <fwrite>
 800d350:	e7f4      	b.n	800d33c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xcc>
 800d352:	f7ff f805 	bl	800c360 <__cxa_end_catch>
 800d356:	f7ff fa0f 	bl	800c778 <__cxa_end_cleanup>
 800d35a:	f7fe ffc1 	bl	800c2e0 <__cxa_begin_catch>
 800d35e:	f7fe ffff 	bl	800c360 <__cxa_end_catch>
 800d362:	e7eb      	b.n	800d33c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xcc>
 800d364:	2000095c 	.word	0x2000095c
 800d368:	20000020 	.word	0x20000020
 800d36c:	080127cc 	.word	0x080127cc
 800d370:	08012800 	.word	0x08012800
 800d374:	080127ac 	.word	0x080127ac
 800d378:	08012834 	.word	0x08012834
 800d37c:	08012804 	.word	0x08012804

0800d380 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 800d380:	7803      	ldrb	r3, [r0, #0]
 800d382:	2b47      	cmp	r3, #71	; 0x47
 800d384:	d001      	beq.n	800d38a <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0xa>
 800d386:	2000      	movs	r0, #0
 800d388:	4770      	bx	lr
 800d38a:	7843      	ldrb	r3, [r0, #1]
 800d38c:	2b4e      	cmp	r3, #78	; 0x4e
 800d38e:	d1fa      	bne.n	800d386 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800d390:	7883      	ldrb	r3, [r0, #2]
 800d392:	2b55      	cmp	r3, #85	; 0x55
 800d394:	d1f7      	bne.n	800d386 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800d396:	78c3      	ldrb	r3, [r0, #3]
 800d398:	2b43      	cmp	r3, #67	; 0x43
 800d39a:	d1f4      	bne.n	800d386 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800d39c:	7903      	ldrb	r3, [r0, #4]
 800d39e:	2b43      	cmp	r3, #67	; 0x43
 800d3a0:	d1f1      	bne.n	800d386 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800d3a2:	7943      	ldrb	r3, [r0, #5]
 800d3a4:	2b2b      	cmp	r3, #43	; 0x2b
 800d3a6:	d1ee      	bne.n	800d386 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800d3a8:	7983      	ldrb	r3, [r0, #6]
 800d3aa:	2b2b      	cmp	r3, #43	; 0x2b
 800d3ac:	d1eb      	bne.n	800d386 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800d3ae:	79c0      	ldrb	r0, [r0, #7]
 800d3b0:	2801      	cmp	r0, #1
 800d3b2:	bf8c      	ite	hi
 800d3b4:	2000      	movhi	r0, #0
 800d3b6:	2001      	movls	r0, #1
 800d3b8:	4770      	bx	lr
 800d3ba:	bf00      	nop

0800d3bc <__cxa_call_terminate>:
 800d3bc:	b510      	push	{r4, lr}
 800d3be:	b130      	cbz	r0, 800d3ce <__cxa_call_terminate+0x12>
 800d3c0:	4604      	mov	r4, r0
 800d3c2:	f7fe ff8d 	bl	800c2e0 <__cxa_begin_catch>
 800d3c6:	4620      	mov	r0, r4
 800d3c8:	f7ff ffda 	bl	800d380 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 800d3cc:	b908      	cbnz	r0, 800d3d2 <__cxa_call_terminate+0x16>
 800d3ce:	f7ff f821 	bl	800c414 <_ZSt9terminatev>
 800d3d2:	f854 0c14 	ldr.w	r0, [r4, #-20]
 800d3d6:	f7ff f809 	bl	800c3ec <_ZN10__cxxabiv111__terminateEPFvvE>
 800d3da:	bf00      	nop

0800d3dc <__cxa_call_unexpected>:
 800d3dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3e0:	b085      	sub	sp, #20
 800d3e2:	4602      	mov	r2, r0
 800d3e4:	f7ff ffcc 	bl	800d380 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 800d3e8:	b168      	cbz	r0, 800d406 <__cxa_call_unexpected+0x2a>
 800d3ea:	f852 4c18 	ldr.w	r4, [r2, #-24]
 800d3ee:	4610      	mov	r0, r2
 800d3f0:	f852 5c14 	ldr.w	r5, [r2, #-20]
 800d3f4:	6a96      	ldr	r6, [r2, #40]	; 0x28
 800d3f6:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800d3f8:	f8d2 9034 	ldr.w	r9, [r2, #52]	; 0x34
 800d3fc:	f7fe ff70 	bl	800c2e0 <__cxa_begin_catch>
 800d400:	4620      	mov	r0, r4
 800d402:	f7ff f811 	bl	800c428 <_ZN10__cxxabiv112__unexpectedEPFvvE>
 800d406:	4610      	mov	r0, r2
 800d408:	f7fe ff6a 	bl	800c2e0 <__cxa_begin_catch>
 800d40c:	f7ff f810 	bl	800c430 <_ZSt10unexpectedv>
 800d410:	f7fe ff66 	bl	800c2e0 <__cxa_begin_catch>
 800d414:	f7fe fffe 	bl	800c414 <_ZSt9terminatev>
 800d418:	f7fe ff62 	bl	800c2e0 <__cxa_begin_catch>
 800d41c:	f7ff f9a4 	bl	800c768 <__cxa_get_globals_fast>
 800d420:	6803      	ldr	r3, [r0, #0]
 800d422:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800d426:	2a01      	cmp	r2, #1
 800d428:	d037      	beq.n	800d49a <__cxa_call_unexpected+0xbe>
 800d42a:	f103 0278 	add.w	r2, r3, #120	; 0x78
 800d42e:	f04f 0800 	mov.w	r8, #0
 800d432:	464c      	mov	r4, r9
 800d434:	46c1      	mov	r9, r8
 800d436:	f10d 0a10 	add.w	sl, sp, #16
 800d43a:	3320      	adds	r3, #32
 800d43c:	f027 0b03 	bic.w	fp, r7, #3
 800d440:	9301      	str	r3, [sp, #4]
 800d442:	f84a 2d08 	str.w	r2, [sl, #-8]!
 800d446:	45b1      	cmp	r9, r6
 800d448:	da1b      	bge.n	800d482 <__cxa_call_unexpected+0xa6>
 800d44a:	6827      	ldr	r7, [r4, #0]
 800d44c:	b107      	cbz	r7, 800d450 <__cxa_call_unexpected+0x74>
 800d44e:	4427      	add	r7, r4
 800d450:	4653      	mov	r3, sl
 800d452:	2200      	movs	r2, #0
 800d454:	4639      	mov	r1, r7
 800d456:	9801      	ldr	r0, [sp, #4]
 800d458:	f7ff f994 	bl	800c784 <__cxa_type_match>
 800d45c:	bb10      	cbnz	r0, 800d4a4 <__cxa_call_unexpected+0xc8>
 800d45e:	683b      	ldr	r3, [r7, #0]
 800d460:	aa04      	add	r2, sp, #16
 800d462:	691b      	ldr	r3, [r3, #16]
 800d464:	f842 0d04 	str.w	r0, [r2, #-4]!
 800d468:	9300      	str	r3, [sp, #0]
 800d46a:	4638      	mov	r0, r7
 800d46c:	2301      	movs	r3, #1
 800d46e:	4911      	ldr	r1, [pc, #68]	; (800d4b4 <__cxa_call_unexpected+0xd8>)
 800d470:	9f00      	ldr	r7, [sp, #0]
 800d472:	47b8      	blx	r7
 800d474:	2800      	cmp	r0, #0
 800d476:	bf18      	it	ne
 800d478:	4680      	movne	r8, r0
 800d47a:	f109 0901 	add.w	r9, r9, #1
 800d47e:	445c      	add	r4, fp
 800d480:	e7e1      	b.n	800d446 <__cxa_call_unexpected+0x6a>
 800d482:	f1b8 0f00 	cmp.w	r8, #0
 800d486:	d00a      	beq.n	800d49e <__cxa_call_unexpected+0xc2>
 800d488:	2004      	movs	r0, #4
 800d48a:	f7ff f87b 	bl	800c584 <__cxa_allocate_exception>
 800d48e:	4b0a      	ldr	r3, [pc, #40]	; (800d4b8 <__cxa_call_unexpected+0xdc>)
 800d490:	4a0a      	ldr	r2, [pc, #40]	; (800d4bc <__cxa_call_unexpected+0xe0>)
 800d492:	6003      	str	r3, [r0, #0]
 800d494:	4907      	ldr	r1, [pc, #28]	; (800d4b4 <__cxa_call_unexpected+0xd8>)
 800d496:	f7ff f8d3 	bl	800c640 <__cxa_throw>
 800d49a:	681a      	ldr	r2, [r3, #0]
 800d49c:	e7c7      	b.n	800d42e <__cxa_call_unexpected+0x52>
 800d49e:	4628      	mov	r0, r5
 800d4a0:	f7fe ffa4 	bl	800c3ec <_ZN10__cxxabiv111__terminateEPFvvE>
 800d4a4:	f7ff f90c 	bl	800c6c0 <__cxa_rethrow>
 800d4a8:	f7fe ff5a 	bl	800c360 <__cxa_end_catch>
 800d4ac:	f7fe ff58 	bl	800c360 <__cxa_end_catch>
 800d4b0:	f7ff f962 	bl	800c778 <__cxa_end_cleanup>
 800d4b4:	080126bc 	.word	0x080126bc
 800d4b8:	08012740 	.word	0x08012740
 800d4bc:	0800d125 	.word	0x0800d125

0800d4c0 <__cxa_current_exception_type>:
 800d4c0:	b508      	push	{r3, lr}
 800d4c2:	f7ff f955 	bl	800c770 <__cxa_get_globals>
 800d4c6:	6800      	ldr	r0, [r0, #0]
 800d4c8:	b130      	cbz	r0, 800d4d8 <__cxa_current_exception_type+0x18>
 800d4ca:	f890 3027 	ldrb.w	r3, [r0, #39]	; 0x27
 800d4ce:	2b01      	cmp	r3, #1
 800d4d0:	bf04      	itt	eq
 800d4d2:	6800      	ldreq	r0, [r0, #0]
 800d4d4:	3878      	subeq	r0, #120	; 0x78
 800d4d6:	6800      	ldr	r0, [r0, #0]
 800d4d8:	bd08      	pop	{r3, pc}
 800d4da:	bf00      	nop

0800d4dc <_ZNKSt11logic_error4whatEv>:
 800d4dc:	6840      	ldr	r0, [r0, #4]
 800d4de:	4770      	bx	lr

0800d4e0 <_ZNSt11logic_errorD1Ev>:
 800d4e0:	b510      	push	{r4, lr}
 800d4e2:	4604      	mov	r4, r0
 800d4e4:	6843      	ldr	r3, [r0, #4]
 800d4e6:	4a0c      	ldr	r2, [pc, #48]	; (800d518 <_ZNSt11logic_errorD1Ev+0x38>)
 800d4e8:	490c      	ldr	r1, [pc, #48]	; (800d51c <_ZNSt11logic_errorD1Ev+0x3c>)
 800d4ea:	f1a3 000c 	sub.w	r0, r3, #12
 800d4ee:	4290      	cmp	r0, r2
 800d4f0:	b082      	sub	sp, #8
 800d4f2:	6021      	str	r1, [r4, #0]
 800d4f4:	d105      	bne.n	800d502 <_ZNSt11logic_errorD1Ev+0x22>
 800d4f6:	4620      	mov	r0, r4
 800d4f8:	f7ff fe12 	bl	800d120 <_ZNSt9exceptionD1Ev>
 800d4fc:	4620      	mov	r0, r4
 800d4fe:	b002      	add	sp, #8
 800d500:	bd10      	pop	{r4, pc}
 800d502:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800d506:	1e51      	subs	r1, r2, #1
 800d508:	2a00      	cmp	r2, #0
 800d50a:	f843 1c04 	str.w	r1, [r3, #-4]
 800d50e:	dcf2      	bgt.n	800d4f6 <_ZNSt11logic_errorD1Ev+0x16>
 800d510:	a901      	add	r1, sp, #4
 800d512:	f000 f9c7 	bl	800d8a4 <_ZNSs4_Rep10_M_destroyERKSaIcE>
 800d516:	e7ee      	b.n	800d4f6 <_ZNSt11logic_errorD1Ev+0x16>
 800d518:	20000990 	.word	0x20000990
 800d51c:	080130d4 	.word	0x080130d4

0800d520 <_ZNSt11logic_errorD0Ev>:
 800d520:	b510      	push	{r4, lr}
 800d522:	4604      	mov	r4, r0
 800d524:	f7ff ffdc 	bl	800d4e0 <_ZNSt11logic_errorD1Ev>
 800d528:	4620      	mov	r0, r4
 800d52a:	f7fe fed7 	bl	800c2dc <_ZdlPv>
 800d52e:	4620      	mov	r0, r4
 800d530:	bd10      	pop	{r4, pc}
 800d532:	bf00      	nop

0800d534 <_ZNSt12length_errorD1Ev>:
 800d534:	b510      	push	{r4, lr}
 800d536:	4604      	mov	r4, r0
 800d538:	4b02      	ldr	r3, [pc, #8]	; (800d544 <_ZNSt12length_errorD1Ev+0x10>)
 800d53a:	6003      	str	r3, [r0, #0]
 800d53c:	f7ff ffd0 	bl	800d4e0 <_ZNSt11logic_errorD1Ev>
 800d540:	4620      	mov	r0, r4
 800d542:	bd10      	pop	{r4, pc}
 800d544:	080130e8 	.word	0x080130e8

0800d548 <_ZNSt12length_errorD0Ev>:
 800d548:	b510      	push	{r4, lr}
 800d54a:	4604      	mov	r4, r0
 800d54c:	4b04      	ldr	r3, [pc, #16]	; (800d560 <_ZNSt12length_errorD0Ev+0x18>)
 800d54e:	6003      	str	r3, [r0, #0]
 800d550:	f7ff ffc6 	bl	800d4e0 <_ZNSt11logic_errorD1Ev>
 800d554:	4620      	mov	r0, r4
 800d556:	f7fe fec1 	bl	800c2dc <_ZdlPv>
 800d55a:	4620      	mov	r0, r4
 800d55c:	bd10      	pop	{r4, pc}
 800d55e:	bf00      	nop
 800d560:	080130e8 	.word	0x080130e8

0800d564 <_ZNK12_GLOBAL__N_122generic_error_category4nameEv>:
 800d564:	4800      	ldr	r0, [pc, #0]	; (800d568 <_ZNK12_GLOBAL__N_122generic_error_category4nameEv+0x4>)
 800d566:	4770      	bx	lr
 800d568:	080130fc 	.word	0x080130fc

0800d56c <_ZNK12_GLOBAL__N_121system_error_category4nameEv>:
 800d56c:	4800      	ldr	r0, [pc, #0]	; (800d570 <_ZNK12_GLOBAL__N_121system_error_category4nameEv+0x4>)
 800d56e:	4770      	bx	lr
 800d570:	080130f4 	.word	0x080130f4

0800d574 <_ZNKSt3_V214error_category23default_error_conditionEi>:
 800d574:	6002      	str	r2, [r0, #0]
 800d576:	6041      	str	r1, [r0, #4]
 800d578:	4770      	bx	lr
 800d57a:	bf00      	nop

0800d57c <_ZNKSt3_V214error_category10equivalentERKSt10error_codei>:
 800d57c:	684b      	ldr	r3, [r1, #4]
 800d57e:	4283      	cmp	r3, r0
 800d580:	d001      	beq.n	800d586 <_ZNKSt3_V214error_category10equivalentERKSt10error_codei+0xa>
 800d582:	2000      	movs	r0, #0
 800d584:	4770      	bx	lr
 800d586:	6808      	ldr	r0, [r1, #0]
 800d588:	1a80      	subs	r0, r0, r2
 800d58a:	fab0 f080 	clz	r0, r0
 800d58e:	0940      	lsrs	r0, r0, #5
 800d590:	4770      	bx	lr
 800d592:	bf00      	nop

0800d594 <_ZN12_GLOBAL__N_121system_error_categoryD1Ev>:
 800d594:	4770      	bx	lr
 800d596:	bf00      	nop

0800d598 <_ZN12_GLOBAL__N_122generic_error_categoryD1Ev>:
 800d598:	4770      	bx	lr
 800d59a:	bf00      	nop

0800d59c <_ZN12_GLOBAL__N_121system_error_categoryD0Ev>:
 800d59c:	b510      	push	{r4, lr}
 800d59e:	4604      	mov	r4, r0
 800d5a0:	f7fe fe9c 	bl	800c2dc <_ZdlPv>
 800d5a4:	4620      	mov	r0, r4
 800d5a6:	bd10      	pop	{r4, pc}

0800d5a8 <_ZN12_GLOBAL__N_122generic_error_categoryD0Ev>:
 800d5a8:	b510      	push	{r4, lr}
 800d5aa:	4604      	mov	r4, r0
 800d5ac:	f7fe fe96 	bl	800c2dc <_ZdlPv>
 800d5b0:	4620      	mov	r0, r4
 800d5b2:	bd10      	pop	{r4, pc}

0800d5b4 <_ZNKSt3_V214error_category10_M_messageB5cxx11Ei>:
 800d5b4:	b510      	push	{r4, lr}
 800d5b6:	4604      	mov	r4, r0
 800d5b8:	680b      	ldr	r3, [r1, #0]
 800d5ba:	b086      	sub	sp, #24
 800d5bc:	4668      	mov	r0, sp
 800d5be:	691b      	ldr	r3, [r3, #16]
 800d5c0:	4798      	blx	r3
 800d5c2:	e89d 0006 	ldmia.w	sp, {r1, r2}
 800d5c6:	4620      	mov	r0, r4
 800d5c8:	f000 f9c2 	bl	800d950 <_ZNSt12__cow_stringC1EPKcj>
 800d5cc:	9800      	ldr	r0, [sp, #0]
 800d5ce:	ab02      	add	r3, sp, #8
 800d5d0:	4298      	cmp	r0, r3
 800d5d2:	d001      	beq.n	800d5d8 <_ZNKSt3_V214error_category10_M_messageB5cxx11Ei+0x24>
 800d5d4:	f7fe fe82 	bl	800c2dc <_ZdlPv>
 800d5d8:	4620      	mov	r0, r4
 800d5da:	b006      	add	sp, #24
 800d5dc:	bd10      	pop	{r4, pc}
 800d5de:	9800      	ldr	r0, [sp, #0]
 800d5e0:	ab02      	add	r3, sp, #8
 800d5e2:	4298      	cmp	r0, r3
 800d5e4:	d001      	beq.n	800d5ea <_ZNKSt3_V214error_category10_M_messageB5cxx11Ei+0x36>
 800d5e6:	f7fe fe79 	bl	800c2dc <_ZdlPv>
 800d5ea:	f7ff f8c5 	bl	800c778 <__cxa_end_cleanup>
 800d5ee:	bf00      	nop

0800d5f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag.isra.27>:
 800d5f0:	b570      	push	{r4, r5, r6, lr}
 800d5f2:	4605      	mov	r5, r0
 800d5f4:	b082      	sub	sp, #8
 800d5f6:	b301      	cbz	r1, 800d63a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag.isra.27+0x4a>
 800d5f8:	1a54      	subs	r4, r2, r1
 800d5fa:	2c0f      	cmp	r4, #15
 800d5fc:	460e      	mov	r6, r1
 800d5fe:	9401      	str	r4, [sp, #4]
 800d600:	d80a      	bhi.n	800d618 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag.isra.27+0x28>
 800d602:	682b      	ldr	r3, [r5, #0]
 800d604:	2c01      	cmp	r4, #1
 800d606:	4618      	mov	r0, r3
 800d608:	d013      	beq.n	800d632 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag.isra.27+0x42>
 800d60a:	b964      	cbnz	r4, 800d626 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag.isra.27+0x36>
 800d60c:	2100      	movs	r1, #0
 800d60e:	9a01      	ldr	r2, [sp, #4]
 800d610:	606a      	str	r2, [r5, #4]
 800d612:	5499      	strb	r1, [r3, r2]
 800d614:	b002      	add	sp, #8
 800d616:	bd70      	pop	{r4, r5, r6, pc}
 800d618:	2200      	movs	r2, #0
 800d61a:	a901      	add	r1, sp, #4
 800d61c:	f000 f868 	bl	800d6f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800d620:	9b01      	ldr	r3, [sp, #4]
 800d622:	6028      	str	r0, [r5, #0]
 800d624:	60ab      	str	r3, [r5, #8]
 800d626:	4622      	mov	r2, r4
 800d628:	4631      	mov	r1, r6
 800d62a:	f000 ffd6 	bl	800e5da <memcpy>
 800d62e:	682b      	ldr	r3, [r5, #0]
 800d630:	e7ec      	b.n	800d60c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag.isra.27+0x1c>
 800d632:	7832      	ldrb	r2, [r6, #0]
 800d634:	701a      	strb	r2, [r3, #0]
 800d636:	682b      	ldr	r3, [r5, #0]
 800d638:	e7e8      	b.n	800d60c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag.isra.27+0x1c>
 800d63a:	b112      	cbz	r2, 800d642 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag.isra.27+0x52>
 800d63c:	4802      	ldr	r0, [pc, #8]	; (800d648 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag.isra.27+0x58>)
 800d63e:	f7ff fd3f 	bl	800d0c0 <_ZSt19__throw_logic_errorPKc>
 800d642:	9201      	str	r2, [sp, #4]
 800d644:	6803      	ldr	r3, [r0, #0]
 800d646:	e7e1      	b.n	800d60c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag.isra.27+0x1c>
 800d648:	08013104 	.word	0x08013104

0800d64c <_ZNK12_GLOBAL__N_121system_error_category7messageB5cxx11Ei>:
 800d64c:	b538      	push	{r3, r4, r5, lr}
 800d64e:	4604      	mov	r4, r0
 800d650:	4610      	mov	r0, r2
 800d652:	f001 fc6f 	bl	800ef34 <strerror>
 800d656:	f104 0308 	add.w	r3, r4, #8
 800d65a:	6023      	str	r3, [r4, #0]
 800d65c:	4605      	mov	r5, r0
 800d65e:	b140      	cbz	r0, 800d672 <_ZNK12_GLOBAL__N_121system_error_category7messageB5cxx11Ei+0x26>
 800d660:	f7f9 f8cc 	bl	80067fc <strlen>
 800d664:	4629      	mov	r1, r5
 800d666:	182a      	adds	r2, r5, r0
 800d668:	4620      	mov	r0, r4
 800d66a:	f7ff ffc1 	bl	800d5f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag.isra.27>
 800d66e:	4620      	mov	r0, r4
 800d670:	bd38      	pop	{r3, r4, r5, pc}
 800d672:	4620      	mov	r0, r4
 800d674:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d678:	4629      	mov	r1, r5
 800d67a:	f7ff ffb9 	bl	800d5f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag.isra.27>
 800d67e:	4620      	mov	r0, r4
 800d680:	bd38      	pop	{r3, r4, r5, pc}
 800d682:	bf00      	nop

0800d684 <_ZNKSt3_V214error_category10equivalentEiRKSt15error_condition>:
 800d684:	b530      	push	{r4, r5, lr}
 800d686:	6803      	ldr	r3, [r0, #0]
 800d688:	4d0c      	ldr	r5, [pc, #48]	; (800d6bc <_ZNKSt3_V214error_category10equivalentEiRKSt15error_condition+0x38>)
 800d68a:	695b      	ldr	r3, [r3, #20]
 800d68c:	b083      	sub	sp, #12
 800d68e:	42ab      	cmp	r3, r5
 800d690:	4614      	mov	r4, r2
 800d692:	d10c      	bne.n	800d6ae <_ZNKSt3_V214error_category10equivalentEiRKSt15error_condition+0x2a>
 800d694:	6863      	ldr	r3, [r4, #4]
 800d696:	4283      	cmp	r3, r0
 800d698:	d002      	beq.n	800d6a0 <_ZNKSt3_V214error_category10equivalentEiRKSt15error_condition+0x1c>
 800d69a:	2000      	movs	r0, #0
 800d69c:	b003      	add	sp, #12
 800d69e:	bd30      	pop	{r4, r5, pc}
 800d6a0:	6820      	ldr	r0, [r4, #0]
 800d6a2:	1a40      	subs	r0, r0, r1
 800d6a4:	fab0 f080 	clz	r0, r0
 800d6a8:	0940      	lsrs	r0, r0, #5
 800d6aa:	b003      	add	sp, #12
 800d6ac:	bd30      	pop	{r4, r5, pc}
 800d6ae:	460a      	mov	r2, r1
 800d6b0:	4601      	mov	r1, r0
 800d6b2:	4668      	mov	r0, sp
 800d6b4:	4798      	blx	r3
 800d6b6:	9900      	ldr	r1, [sp, #0]
 800d6b8:	9801      	ldr	r0, [sp, #4]
 800d6ba:	e7eb      	b.n	800d694 <_ZNKSt3_V214error_category10equivalentEiRKSt15error_condition+0x10>
 800d6bc:	0800d575 	.word	0x0800d575

0800d6c0 <_GLOBAL__sub_I__ZNSt3_V214error_categoryD2Ev>:
 800d6c0:	b510      	push	{r4, lr}
 800d6c2:	4c06      	ldr	r4, [pc, #24]	; (800d6dc <_GLOBAL__sub_I__ZNSt3_V214error_categoryD2Ev+0x1c>)
 800d6c4:	4906      	ldr	r1, [pc, #24]	; (800d6e0 <_GLOBAL__sub_I__ZNSt3_V214error_categoryD2Ev+0x20>)
 800d6c6:	4622      	mov	r2, r4
 800d6c8:	4806      	ldr	r0, [pc, #24]	; (800d6e4 <_GLOBAL__sub_I__ZNSt3_V214error_categoryD2Ev+0x24>)
 800d6ca:	f000 f94b 	bl	800d964 <__aeabi_atexit>
 800d6ce:	4622      	mov	r2, r4
 800d6d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6d4:	4904      	ldr	r1, [pc, #16]	; (800d6e8 <_GLOBAL__sub_I__ZNSt3_V214error_categoryD2Ev+0x28>)
 800d6d6:	4805      	ldr	r0, [pc, #20]	; (800d6ec <_GLOBAL__sub_I__ZNSt3_V214error_categoryD2Ev+0x2c>)
 800d6d8:	f000 b944 	b.w	800d964 <__aeabi_atexit>
 800d6dc:	20000000 	.word	0x20000000
 800d6e0:	0800d599 	.word	0x0800d599
 800d6e4:	2000001c 	.word	0x2000001c
 800d6e8:	0800d595 	.word	0x0800d595
 800d6ec:	20000018 	.word	0x20000018

0800d6f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800d6f0:	6808      	ldr	r0, [r1, #0]
 800d6f2:	b508      	push	{r3, lr}
 800d6f4:	2800      	cmp	r0, #0
 800d6f6:	db1a      	blt.n	800d72e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x3e>
 800d6f8:	4290      	cmp	r0, r2
 800d6fa:	d90a      	bls.n	800d712 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x22>
 800d6fc:	0052      	lsls	r2, r2, #1
 800d6fe:	4290      	cmp	r0, r2
 800d700:	d207      	bcs.n	800d712 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x22>
 800d702:	2a00      	cmp	r2, #0
 800d704:	db0a      	blt.n	800d71c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800d706:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800d70a:	600a      	str	r2, [r1, #0]
 800d70c:	1c50      	adds	r0, r2, #1
 800d70e:	f7fe bea9 	b.w	800c464 <_Znwj>
 800d712:	3001      	adds	r0, #1
 800d714:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800d718:	f7fe bea4 	b.w	800c464 <_Znwj>
 800d71c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800d720:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800d724:	600b      	str	r3, [r1, #0]
 800d726:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800d72a:	f7fe be9b 	b.w	800c464 <_Znwj>
 800d72e:	4801      	ldr	r0, [pc, #4]	; (800d734 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x44>)
 800d730:	f7ff fcde 	bl	800d0f0 <_ZSt20__throw_length_errorPKc>
 800d734:	08013214 	.word	0x08013214

0800d738 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj>:
 800d738:	4b24      	ldr	r3, [pc, #144]	; (800d7cc <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x94>)
 800d73a:	681a      	ldr	r2, [r3, #0]
 800d73c:	07d0      	lsls	r0, r2, #31
 800d73e:	bf5c      	itt	pl
 800d740:	2201      	movpl	r2, #1
 800d742:	601a      	strpl	r2, [r3, #0]
 800d744:	4b22      	ldr	r3, [pc, #136]	; (800d7d0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x98>)
 800d746:	681a      	ldr	r2, [r3, #0]
 800d748:	07d1      	lsls	r1, r2, #31
 800d74a:	bf5c      	itt	pl
 800d74c:	2201      	movpl	r2, #1
 800d74e:	601a      	strpl	r2, [r3, #0]
 800d750:	4b20      	ldr	r3, [pc, #128]	; (800d7d4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x9c>)
 800d752:	681a      	ldr	r2, [r3, #0]
 800d754:	07d2      	lsls	r2, r2, #31
 800d756:	bf5c      	itt	pl
 800d758:	2201      	movpl	r2, #1
 800d75a:	601a      	strpl	r2, [r3, #0]
 800d75c:	4b1e      	ldr	r3, [pc, #120]	; (800d7d8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa0>)
 800d75e:	681a      	ldr	r2, [r3, #0]
 800d760:	07d0      	lsls	r0, r2, #31
 800d762:	bf5c      	itt	pl
 800d764:	2201      	movpl	r2, #1
 800d766:	601a      	strpl	r2, [r3, #0]
 800d768:	4b1c      	ldr	r3, [pc, #112]	; (800d7dc <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa4>)
 800d76a:	681a      	ldr	r2, [r3, #0]
 800d76c:	07d1      	lsls	r1, r2, #31
 800d76e:	bf5c      	itt	pl
 800d770:	2201      	movpl	r2, #1
 800d772:	601a      	strpl	r2, [r3, #0]
 800d774:	4b1a      	ldr	r3, [pc, #104]	; (800d7e0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa8>)
 800d776:	681a      	ldr	r2, [r3, #0]
 800d778:	07d2      	lsls	r2, r2, #31
 800d77a:	bf5c      	itt	pl
 800d77c:	2201      	movpl	r2, #1
 800d77e:	601a      	strpl	r2, [r3, #0]
 800d780:	4b18      	ldr	r3, [pc, #96]	; (800d7e4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xac>)
 800d782:	681a      	ldr	r2, [r3, #0]
 800d784:	07d0      	lsls	r0, r2, #31
 800d786:	bf5c      	itt	pl
 800d788:	2201      	movpl	r2, #1
 800d78a:	601a      	strpl	r2, [r3, #0]
 800d78c:	4b16      	ldr	r3, [pc, #88]	; (800d7e8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb0>)
 800d78e:	681a      	ldr	r2, [r3, #0]
 800d790:	07d1      	lsls	r1, r2, #31
 800d792:	bf5c      	itt	pl
 800d794:	2201      	movpl	r2, #1
 800d796:	601a      	strpl	r2, [r3, #0]
 800d798:	4b14      	ldr	r3, [pc, #80]	; (800d7ec <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb4>)
 800d79a:	681a      	ldr	r2, [r3, #0]
 800d79c:	07d2      	lsls	r2, r2, #31
 800d79e:	bf5c      	itt	pl
 800d7a0:	2201      	movpl	r2, #1
 800d7a2:	601a      	strpl	r2, [r3, #0]
 800d7a4:	4b12      	ldr	r3, [pc, #72]	; (800d7f0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb8>)
 800d7a6:	681a      	ldr	r2, [r3, #0]
 800d7a8:	07d0      	lsls	r0, r2, #31
 800d7aa:	bf5c      	itt	pl
 800d7ac:	2201      	movpl	r2, #1
 800d7ae:	601a      	strpl	r2, [r3, #0]
 800d7b0:	4b10      	ldr	r3, [pc, #64]	; (800d7f4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xbc>)
 800d7b2:	681a      	ldr	r2, [r3, #0]
 800d7b4:	07d1      	lsls	r1, r2, #31
 800d7b6:	bf5c      	itt	pl
 800d7b8:	2201      	movpl	r2, #1
 800d7ba:	601a      	strpl	r2, [r3, #0]
 800d7bc:	4b0e      	ldr	r3, [pc, #56]	; (800d7f8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xc0>)
 800d7be:	681a      	ldr	r2, [r3, #0]
 800d7c0:	07d2      	lsls	r2, r2, #31
 800d7c2:	bf5c      	itt	pl
 800d7c4:	2201      	movpl	r2, #1
 800d7c6:	601a      	strpl	r2, [r3, #0]
 800d7c8:	4770      	bx	lr
 800d7ca:	bf00      	nop
 800d7cc:	2000098c 	.word	0x2000098c
 800d7d0:	20000988 	.word	0x20000988
 800d7d4:	20000984 	.word	0x20000984
 800d7d8:	20000980 	.word	0x20000980
 800d7dc:	2000097c 	.word	0x2000097c
 800d7e0:	20000978 	.word	0x20000978
 800d7e4:	20000974 	.word	0x20000974
 800d7e8:	20000970 	.word	0x20000970
 800d7ec:	2000096c 	.word	0x2000096c
 800d7f0:	20000968 	.word	0x20000968
 800d7f4:	20000964 	.word	0x20000964
 800d7f8:	20000960 	.word	0x20000960

0800d7fc <_ZNSs4_Rep9_S_createEjjRKSaIcE>:
 800d7fc:	4b13      	ldr	r3, [pc, #76]	; (800d84c <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x50>)
 800d7fe:	b510      	push	{r4, lr}
 800d800:	4298      	cmp	r0, r3
 800d802:	d81f      	bhi.n	800d844 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x48>
 800d804:	4288      	cmp	r0, r1
 800d806:	4604      	mov	r4, r0
 800d808:	d914      	bls.n	800d834 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x38>
 800d80a:	004a      	lsls	r2, r1, #1
 800d80c:	4290      	cmp	r0, r2
 800d80e:	bf38      	it	cc
 800d810:	4614      	movcc	r4, r2
 800d812:	f104 021d 	add.w	r2, r4, #29
 800d816:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800d81a:	f104 000d 	add.w	r0, r4, #13
 800d81e:	d90b      	bls.n	800d838 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x3c>
 800d820:	42a1      	cmp	r1, r4
 800d822:	d209      	bcs.n	800d838 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x3c>
 800d824:	f504 5480 	add.w	r4, r4, #4096	; 0x1000
 800d828:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800d82c:	1aa4      	subs	r4, r4, r2
 800d82e:	429c      	cmp	r4, r3
 800d830:	bf28      	it	cs
 800d832:	461c      	movcs	r4, r3
 800d834:	f104 000d 	add.w	r0, r4, #13
 800d838:	f7fe fe14 	bl	800c464 <_Znwj>
 800d83c:	2200      	movs	r2, #0
 800d83e:	6044      	str	r4, [r0, #4]
 800d840:	6082      	str	r2, [r0, #8]
 800d842:	bd10      	pop	{r4, pc}
 800d844:	4802      	ldr	r0, [pc, #8]	; (800d850 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x54>)
 800d846:	f7ff fc53 	bl	800d0f0 <_ZSt20__throw_length_errorPKc>
 800d84a:	bf00      	nop
 800d84c:	3ffffffc 	.word	0x3ffffffc
 800d850:	08013258 	.word	0x08013258

0800d854 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.part.27>:
 800d854:	b570      	push	{r4, r5, r6, lr}
 800d856:	1a0c      	subs	r4, r1, r0
 800d858:	4606      	mov	r6, r0
 800d85a:	2100      	movs	r1, #0
 800d85c:	4620      	mov	r0, r4
 800d85e:	f7ff ffcd 	bl	800d7fc <_ZNSs4_Rep9_S_createEjjRKSaIcE>
 800d862:	2c01      	cmp	r4, #1
 800d864:	4605      	mov	r5, r0
 800d866:	f100 030c 	add.w	r3, r0, #12
 800d86a:	d005      	beq.n	800d878 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.part.27+0x24>
 800d86c:	b984      	cbnz	r4, 800d890 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.part.27+0x3c>
 800d86e:	4a0c      	ldr	r2, [pc, #48]	; (800d8a0 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.part.27+0x4c>)
 800d870:	4295      	cmp	r5, r2
 800d872:	d106      	bne.n	800d882 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.part.27+0x2e>
 800d874:	4618      	mov	r0, r3
 800d876:	bd70      	pop	{r4, r5, r6, pc}
 800d878:	7832      	ldrb	r2, [r6, #0]
 800d87a:	7302      	strb	r2, [r0, #12]
 800d87c:	4a08      	ldr	r2, [pc, #32]	; (800d8a0 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.part.27+0x4c>)
 800d87e:	4295      	cmp	r5, r2
 800d880:	d0f8      	beq.n	800d874 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.part.27+0x20>
 800d882:	2200      	movs	r2, #0
 800d884:	1929      	adds	r1, r5, r4
 800d886:	602c      	str	r4, [r5, #0]
 800d888:	60aa      	str	r2, [r5, #8]
 800d88a:	730a      	strb	r2, [r1, #12]
 800d88c:	4618      	mov	r0, r3
 800d88e:	bd70      	pop	{r4, r5, r6, pc}
 800d890:	4618      	mov	r0, r3
 800d892:	4631      	mov	r1, r6
 800d894:	4622      	mov	r2, r4
 800d896:	f000 fea0 	bl	800e5da <memcpy>
 800d89a:	4603      	mov	r3, r0
 800d89c:	e7e7      	b.n	800d86e <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.part.27+0x1a>
 800d89e:	bf00      	nop
 800d8a0:	20000990 	.word	0x20000990

0800d8a4 <_ZNSs4_Rep10_M_destroyERKSaIcE>:
 800d8a4:	f7fe bd1a 	b.w	800c2dc <_ZdlPv>

0800d8a8 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag>:
 800d8a8:	4288      	cmp	r0, r1
 800d8aa:	d002      	beq.n	800d8b2 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag+0xa>
 800d8ac:	b118      	cbz	r0, 800d8b6 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag+0xe>
 800d8ae:	f7ff bfd1 	b.w	800d854 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.part.27>
 800d8b2:	4804      	ldr	r0, [pc, #16]	; (800d8c4 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag+0x1c>)
 800d8b4:	4770      	bx	lr
 800d8b6:	2900      	cmp	r1, #0
 800d8b8:	d0f9      	beq.n	800d8ae <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag+0x6>
 800d8ba:	b508      	push	{r3, lr}
 800d8bc:	4802      	ldr	r0, [pc, #8]	; (800d8c8 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag+0x20>)
 800d8be:	f7ff fbff 	bl	800d0c0 <_ZSt19__throw_logic_errorPKc>
 800d8c2:	bf00      	nop
 800d8c4:	2000099c 	.word	0x2000099c
 800d8c8:	0801322c 	.word	0x0801322c

0800d8cc <_ZNSsC1EPKcjRKSaIcE>:
 800d8cc:	b538      	push	{r3, r4, r5, lr}
 800d8ce:	460d      	mov	r5, r1
 800d8d0:	4604      	mov	r4, r0
 800d8d2:	4411      	add	r1, r2
 800d8d4:	4628      	mov	r0, r5
 800d8d6:	461a      	mov	r2, r3
 800d8d8:	f04f 0300 	mov.w	r3, #0
 800d8dc:	f7ff ffe4 	bl	800d8a8 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag>
 800d8e0:	6020      	str	r0, [r4, #0]
 800d8e2:	4620      	mov	r0, r4
 800d8e4:	bd38      	pop	{r3, r4, r5, pc}
 800d8e6:	bf00      	nop

0800d8e8 <_ZNSsC1EPKcRKSaIcE>:
 800d8e8:	b570      	push	{r4, r5, r6, lr}
 800d8ea:	4605      	mov	r5, r0
 800d8ec:	4616      	mov	r6, r2
 800d8ee:	460c      	mov	r4, r1
 800d8f0:	b161      	cbz	r1, 800d90c <_ZNSsC1EPKcRKSaIcE+0x24>
 800d8f2:	4608      	mov	r0, r1
 800d8f4:	f7f8 ff82 	bl	80067fc <strlen>
 800d8f8:	1821      	adds	r1, r4, r0
 800d8fa:	4632      	mov	r2, r6
 800d8fc:	4620      	mov	r0, r4
 800d8fe:	f04f 0300 	mov.w	r3, #0
 800d902:	f7ff ffd1 	bl	800d8a8 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag>
 800d906:	6028      	str	r0, [r5, #0]
 800d908:	4628      	mov	r0, r5
 800d90a:	bd70      	pop	{r4, r5, r6, pc}
 800d90c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800d910:	e7f3      	b.n	800d8fa <_ZNSsC1EPKcRKSaIcE+0x12>
 800d912:	bf00      	nop

0800d914 <_ZNSt11logic_errorC1EPKc>:
 800d914:	b510      	push	{r4, lr}
 800d916:	4b08      	ldr	r3, [pc, #32]	; (800d938 <_ZNSt11logic_errorC1EPKc+0x24>)
 800d918:	b082      	sub	sp, #8
 800d91a:	4604      	mov	r4, r0
 800d91c:	aa01      	add	r2, sp, #4
 800d91e:	f840 3b04 	str.w	r3, [r0], #4
 800d922:	f7ff ffe1 	bl	800d8e8 <_ZNSsC1EPKcRKSaIcE>
 800d926:	4620      	mov	r0, r4
 800d928:	b002      	add	sp, #8
 800d92a:	bd10      	pop	{r4, pc}
 800d92c:	4620      	mov	r0, r4
 800d92e:	f7ff fbf7 	bl	800d120 <_ZNSt9exceptionD1Ev>
 800d932:	f7fe ff21 	bl	800c778 <__cxa_end_cleanup>
 800d936:	bf00      	nop
 800d938:	080130d4 	.word	0x080130d4

0800d93c <_ZNSt12length_errorC1EPKc>:
 800d93c:	b510      	push	{r4, lr}
 800d93e:	4604      	mov	r4, r0
 800d940:	f7ff ffe8 	bl	800d914 <_ZNSt11logic_errorC1EPKc>
 800d944:	4b01      	ldr	r3, [pc, #4]	; (800d94c <_ZNSt12length_errorC1EPKc+0x10>)
 800d946:	4620      	mov	r0, r4
 800d948:	6023      	str	r3, [r4, #0]
 800d94a:	bd10      	pop	{r4, pc}
 800d94c:	080130e8 	.word	0x080130e8

0800d950 <_ZNSt12__cow_stringC1EPKcj>:
 800d950:	b510      	push	{r4, lr}
 800d952:	4604      	mov	r4, r0
 800d954:	b082      	sub	sp, #8
 800d956:	ab01      	add	r3, sp, #4
 800d958:	f7ff ffb8 	bl	800d8cc <_ZNSsC1EPKcjRKSaIcE>
 800d95c:	4620      	mov	r0, r4
 800d95e:	b002      	add	sp, #8
 800d960:	bd10      	pop	{r4, pc}
 800d962:	bf00      	nop

0800d964 <__aeabi_atexit>:
 800d964:	460b      	mov	r3, r1
 800d966:	4601      	mov	r1, r0
 800d968:	4618      	mov	r0, r3
 800d96a:	f000 b8ee 	b.w	800db4a <__cxa_atexit>
 800d96e:	bf00      	nop

0800d970 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 800d970:	4b18      	ldr	r3, [pc, #96]	; (800d9d4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 800d972:	681a      	ldr	r2, [r3, #0]
 800d974:	07d1      	lsls	r1, r2, #31
 800d976:	bf5c      	itt	pl
 800d978:	2201      	movpl	r2, #1
 800d97a:	601a      	strpl	r2, [r3, #0]
 800d97c:	4b16      	ldr	r3, [pc, #88]	; (800d9d8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 800d97e:	681a      	ldr	r2, [r3, #0]
 800d980:	07d2      	lsls	r2, r2, #31
 800d982:	bf5c      	itt	pl
 800d984:	2201      	movpl	r2, #1
 800d986:	601a      	strpl	r2, [r3, #0]
 800d988:	4b14      	ldr	r3, [pc, #80]	; (800d9dc <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 800d98a:	681a      	ldr	r2, [r3, #0]
 800d98c:	07d0      	lsls	r0, r2, #31
 800d98e:	bf5c      	itt	pl
 800d990:	2201      	movpl	r2, #1
 800d992:	601a      	strpl	r2, [r3, #0]
 800d994:	4b12      	ldr	r3, [pc, #72]	; (800d9e0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 800d996:	681a      	ldr	r2, [r3, #0]
 800d998:	07d1      	lsls	r1, r2, #31
 800d99a:	bf5c      	itt	pl
 800d99c:	2201      	movpl	r2, #1
 800d99e:	601a      	strpl	r2, [r3, #0]
 800d9a0:	4b10      	ldr	r3, [pc, #64]	; (800d9e4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 800d9a2:	681a      	ldr	r2, [r3, #0]
 800d9a4:	07d2      	lsls	r2, r2, #31
 800d9a6:	bf5c      	itt	pl
 800d9a8:	2201      	movpl	r2, #1
 800d9aa:	601a      	strpl	r2, [r3, #0]
 800d9ac:	4b0e      	ldr	r3, [pc, #56]	; (800d9e8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 800d9ae:	681a      	ldr	r2, [r3, #0]
 800d9b0:	07d0      	lsls	r0, r2, #31
 800d9b2:	bf5c      	itt	pl
 800d9b4:	2201      	movpl	r2, #1
 800d9b6:	601a      	strpl	r2, [r3, #0]
 800d9b8:	4b0c      	ldr	r3, [pc, #48]	; (800d9ec <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 800d9ba:	681a      	ldr	r2, [r3, #0]
 800d9bc:	07d1      	lsls	r1, r2, #31
 800d9be:	bf5c      	itt	pl
 800d9c0:	2201      	movpl	r2, #1
 800d9c2:	601a      	strpl	r2, [r3, #0]
 800d9c4:	4b0a      	ldr	r3, [pc, #40]	; (800d9f0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 800d9c6:	681a      	ldr	r2, [r3, #0]
 800d9c8:	07d2      	lsls	r2, r2, #31
 800d9ca:	bf5c      	itt	pl
 800d9cc:	2201      	movpl	r2, #1
 800d9ce:	601a      	strpl	r2, [r3, #0]
 800d9d0:	4770      	bx	lr
 800d9d2:	bf00      	nop
 800d9d4:	200009bc 	.word	0x200009bc
 800d9d8:	200009b8 	.word	0x200009b8
 800d9dc:	200009b4 	.word	0x200009b4
 800d9e0:	200009b0 	.word	0x200009b0
 800d9e4:	200009ac 	.word	0x200009ac
 800d9e8:	200009a8 	.word	0x200009a8
 800d9ec:	200009a4 	.word	0x200009a4
 800d9f0:	200009a0 	.word	0x200009a0

0800d9f4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj>:
 800d9f4:	4b24      	ldr	r3, [pc, #144]	; (800da88 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x94>)
 800d9f6:	681a      	ldr	r2, [r3, #0]
 800d9f8:	07d0      	lsls	r0, r2, #31
 800d9fa:	bf5c      	itt	pl
 800d9fc:	2201      	movpl	r2, #1
 800d9fe:	601a      	strpl	r2, [r3, #0]
 800da00:	4b22      	ldr	r3, [pc, #136]	; (800da8c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x98>)
 800da02:	681a      	ldr	r2, [r3, #0]
 800da04:	07d1      	lsls	r1, r2, #31
 800da06:	bf5c      	itt	pl
 800da08:	2201      	movpl	r2, #1
 800da0a:	601a      	strpl	r2, [r3, #0]
 800da0c:	4b20      	ldr	r3, [pc, #128]	; (800da90 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x9c>)
 800da0e:	681a      	ldr	r2, [r3, #0]
 800da10:	07d2      	lsls	r2, r2, #31
 800da12:	bf5c      	itt	pl
 800da14:	2201      	movpl	r2, #1
 800da16:	601a      	strpl	r2, [r3, #0]
 800da18:	4b1e      	ldr	r3, [pc, #120]	; (800da94 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa0>)
 800da1a:	681a      	ldr	r2, [r3, #0]
 800da1c:	07d0      	lsls	r0, r2, #31
 800da1e:	bf5c      	itt	pl
 800da20:	2201      	movpl	r2, #1
 800da22:	601a      	strpl	r2, [r3, #0]
 800da24:	4b1c      	ldr	r3, [pc, #112]	; (800da98 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa4>)
 800da26:	681a      	ldr	r2, [r3, #0]
 800da28:	07d1      	lsls	r1, r2, #31
 800da2a:	bf5c      	itt	pl
 800da2c:	2201      	movpl	r2, #1
 800da2e:	601a      	strpl	r2, [r3, #0]
 800da30:	4b1a      	ldr	r3, [pc, #104]	; (800da9c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa8>)
 800da32:	681a      	ldr	r2, [r3, #0]
 800da34:	07d2      	lsls	r2, r2, #31
 800da36:	bf5c      	itt	pl
 800da38:	2201      	movpl	r2, #1
 800da3a:	601a      	strpl	r2, [r3, #0]
 800da3c:	4b18      	ldr	r3, [pc, #96]	; (800daa0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xac>)
 800da3e:	681a      	ldr	r2, [r3, #0]
 800da40:	07d0      	lsls	r0, r2, #31
 800da42:	bf5c      	itt	pl
 800da44:	2201      	movpl	r2, #1
 800da46:	601a      	strpl	r2, [r3, #0]
 800da48:	4b16      	ldr	r3, [pc, #88]	; (800daa4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb0>)
 800da4a:	681a      	ldr	r2, [r3, #0]
 800da4c:	07d1      	lsls	r1, r2, #31
 800da4e:	bf5c      	itt	pl
 800da50:	2201      	movpl	r2, #1
 800da52:	601a      	strpl	r2, [r3, #0]
 800da54:	4b14      	ldr	r3, [pc, #80]	; (800daa8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb4>)
 800da56:	681a      	ldr	r2, [r3, #0]
 800da58:	07d2      	lsls	r2, r2, #31
 800da5a:	bf5c      	itt	pl
 800da5c:	2201      	movpl	r2, #1
 800da5e:	601a      	strpl	r2, [r3, #0]
 800da60:	4b12      	ldr	r3, [pc, #72]	; (800daac <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb8>)
 800da62:	681a      	ldr	r2, [r3, #0]
 800da64:	07d0      	lsls	r0, r2, #31
 800da66:	bf5c      	itt	pl
 800da68:	2201      	movpl	r2, #1
 800da6a:	601a      	strpl	r2, [r3, #0]
 800da6c:	4b10      	ldr	r3, [pc, #64]	; (800dab0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xbc>)
 800da6e:	681a      	ldr	r2, [r3, #0]
 800da70:	07d1      	lsls	r1, r2, #31
 800da72:	bf5c      	itt	pl
 800da74:	2201      	movpl	r2, #1
 800da76:	601a      	strpl	r2, [r3, #0]
 800da78:	4b0e      	ldr	r3, [pc, #56]	; (800dab4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xc0>)
 800da7a:	681a      	ldr	r2, [r3, #0]
 800da7c:	07d2      	lsls	r2, r2, #31
 800da7e:	bf5c      	itt	pl
 800da80:	2201      	movpl	r2, #1
 800da82:	601a      	strpl	r2, [r3, #0]
 800da84:	4770      	bx	lr
 800da86:	bf00      	nop
 800da88:	200009ec 	.word	0x200009ec
 800da8c:	200009e8 	.word	0x200009e8
 800da90:	200009e4 	.word	0x200009e4
 800da94:	200009e0 	.word	0x200009e0
 800da98:	200009dc 	.word	0x200009dc
 800da9c:	200009d8 	.word	0x200009d8
 800daa0:	200009d4 	.word	0x200009d4
 800daa4:	200009d0 	.word	0x200009d0
 800daa8:	200009cc 	.word	0x200009cc
 800daac:	200009c8 	.word	0x200009c8
 800dab0:	200009c4 	.word	0x200009c4
 800dab4:	200009c0 	.word	0x200009c0

0800dab8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 800dab8:	4b18      	ldr	r3, [pc, #96]	; (800db1c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 800daba:	681a      	ldr	r2, [r3, #0]
 800dabc:	07d1      	lsls	r1, r2, #31
 800dabe:	bf5c      	itt	pl
 800dac0:	2201      	movpl	r2, #1
 800dac2:	601a      	strpl	r2, [r3, #0]
 800dac4:	4b16      	ldr	r3, [pc, #88]	; (800db20 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 800dac6:	681a      	ldr	r2, [r3, #0]
 800dac8:	07d2      	lsls	r2, r2, #31
 800daca:	bf5c      	itt	pl
 800dacc:	2201      	movpl	r2, #1
 800dace:	601a      	strpl	r2, [r3, #0]
 800dad0:	4b14      	ldr	r3, [pc, #80]	; (800db24 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 800dad2:	681a      	ldr	r2, [r3, #0]
 800dad4:	07d0      	lsls	r0, r2, #31
 800dad6:	bf5c      	itt	pl
 800dad8:	2201      	movpl	r2, #1
 800dada:	601a      	strpl	r2, [r3, #0]
 800dadc:	4b12      	ldr	r3, [pc, #72]	; (800db28 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 800dade:	681a      	ldr	r2, [r3, #0]
 800dae0:	07d1      	lsls	r1, r2, #31
 800dae2:	bf5c      	itt	pl
 800dae4:	2201      	movpl	r2, #1
 800dae6:	601a      	strpl	r2, [r3, #0]
 800dae8:	4b10      	ldr	r3, [pc, #64]	; (800db2c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 800daea:	681a      	ldr	r2, [r3, #0]
 800daec:	07d2      	lsls	r2, r2, #31
 800daee:	bf5c      	itt	pl
 800daf0:	2201      	movpl	r2, #1
 800daf2:	601a      	strpl	r2, [r3, #0]
 800daf4:	4b0e      	ldr	r3, [pc, #56]	; (800db30 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 800daf6:	681a      	ldr	r2, [r3, #0]
 800daf8:	07d0      	lsls	r0, r2, #31
 800dafa:	bf5c      	itt	pl
 800dafc:	2201      	movpl	r2, #1
 800dafe:	601a      	strpl	r2, [r3, #0]
 800db00:	4b0c      	ldr	r3, [pc, #48]	; (800db34 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 800db02:	681a      	ldr	r2, [r3, #0]
 800db04:	07d1      	lsls	r1, r2, #31
 800db06:	bf5c      	itt	pl
 800db08:	2201      	movpl	r2, #1
 800db0a:	601a      	strpl	r2, [r3, #0]
 800db0c:	4b0a      	ldr	r3, [pc, #40]	; (800db38 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 800db0e:	681a      	ldr	r2, [r3, #0]
 800db10:	07d2      	lsls	r2, r2, #31
 800db12:	bf5c      	itt	pl
 800db14:	2201      	movpl	r2, #1
 800db16:	601a      	strpl	r2, [r3, #0]
 800db18:	4770      	bx	lr
 800db1a:	bf00      	nop
 800db1c:	20000a0c 	.word	0x20000a0c
 800db20:	20000a08 	.word	0x20000a08
 800db24:	20000a04 	.word	0x20000a04
 800db28:	20000a00 	.word	0x20000a00
 800db2c:	200009fc 	.word	0x200009fc
 800db30:	200009f8 	.word	0x200009f8
 800db34:	200009f4 	.word	0x200009f4
 800db38:	200009f0 	.word	0x200009f0

0800db3c <abort>:
 800db3c:	b508      	push	{r3, lr}
 800db3e:	2006      	movs	r0, #6
 800db40:	f000 ff8e 	bl	800ea60 <raise>
 800db44:	2001      	movs	r0, #1
 800db46:	f004 f909 	bl	8011d5c <_exit>

0800db4a <__cxa_atexit>:
 800db4a:	4613      	mov	r3, r2
 800db4c:	460a      	mov	r2, r1
 800db4e:	4601      	mov	r1, r0
 800db50:	2002      	movs	r0, #2
 800db52:	f002 bac9 	b.w	80100e8 <__register_exitproc>
	...

0800db58 <_fputc_r>:
 800db58:	b570      	push	{r4, r5, r6, lr}
 800db5a:	460e      	mov	r6, r1
 800db5c:	4614      	mov	r4, r2
 800db5e:	4605      	mov	r5, r0
 800db60:	b118      	cbz	r0, 800db6a <_fputc_r+0x12>
 800db62:	6983      	ldr	r3, [r0, #24]
 800db64:	b90b      	cbnz	r3, 800db6a <_fputc_r+0x12>
 800db66:	f003 fad1 	bl	801110c <__sinit>
 800db6a:	4b14      	ldr	r3, [pc, #80]	; (800dbbc <_fputc_r+0x64>)
 800db6c:	429c      	cmp	r4, r3
 800db6e:	d11a      	bne.n	800dba6 <_fputc_r+0x4e>
 800db70:	686c      	ldr	r4, [r5, #4]
 800db72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800db74:	07d8      	lsls	r0, r3, #31
 800db76:	d405      	bmi.n	800db84 <_fputc_r+0x2c>
 800db78:	89a3      	ldrh	r3, [r4, #12]
 800db7a:	0599      	lsls	r1, r3, #22
 800db7c:	d402      	bmi.n	800db84 <_fputc_r+0x2c>
 800db7e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db80:	f000 fa72 	bl	800e068 <__retarget_lock_acquire_recursive>
 800db84:	4622      	mov	r2, r4
 800db86:	4628      	mov	r0, r5
 800db88:	4631      	mov	r1, r6
 800db8a:	f000 fd5f 	bl	800e64c <_putc_r>
 800db8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800db90:	4605      	mov	r5, r0
 800db92:	07da      	lsls	r2, r3, #31
 800db94:	d405      	bmi.n	800dba2 <_fputc_r+0x4a>
 800db96:	89a3      	ldrh	r3, [r4, #12]
 800db98:	059b      	lsls	r3, r3, #22
 800db9a:	d402      	bmi.n	800dba2 <_fputc_r+0x4a>
 800db9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db9e:	f000 fa65 	bl	800e06c <__retarget_lock_release_recursive>
 800dba2:	4628      	mov	r0, r5
 800dba4:	bd70      	pop	{r4, r5, r6, pc}
 800dba6:	4b06      	ldr	r3, [pc, #24]	; (800dbc0 <_fputc_r+0x68>)
 800dba8:	429c      	cmp	r4, r3
 800dbaa:	d101      	bne.n	800dbb0 <_fputc_r+0x58>
 800dbac:	68ac      	ldr	r4, [r5, #8]
 800dbae:	e7e0      	b.n	800db72 <_fputc_r+0x1a>
 800dbb0:	4b04      	ldr	r3, [pc, #16]	; (800dbc4 <_fputc_r+0x6c>)
 800dbb2:	429c      	cmp	r4, r3
 800dbb4:	bf08      	it	eq
 800dbb6:	68ec      	ldreq	r4, [r5, #12]
 800dbb8:	e7db      	b.n	800db72 <_fputc_r+0x1a>
 800dbba:	bf00      	nop
 800dbbc:	08013aa0 	.word	0x08013aa0
 800dbc0:	08013ac0 	.word	0x08013ac0
 800dbc4:	08013a80 	.word	0x08013a80

0800dbc8 <fputc>:
 800dbc8:	4b02      	ldr	r3, [pc, #8]	; (800dbd4 <fputc+0xc>)
 800dbca:	460a      	mov	r2, r1
 800dbcc:	4601      	mov	r1, r0
 800dbce:	6818      	ldr	r0, [r3, #0]
 800dbd0:	f7ff bfc2 	b.w	800db58 <_fputc_r>
 800dbd4:	20000020 	.word	0x20000020

0800dbd8 <_fputs_r>:
 800dbd8:	b530      	push	{r4, r5, lr}
 800dbda:	4605      	mov	r5, r0
 800dbdc:	b087      	sub	sp, #28
 800dbde:	4608      	mov	r0, r1
 800dbe0:	4614      	mov	r4, r2
 800dbe2:	9101      	str	r1, [sp, #4]
 800dbe4:	f7f8 fe0a 	bl	80067fc <strlen>
 800dbe8:	ab01      	add	r3, sp, #4
 800dbea:	9303      	str	r3, [sp, #12]
 800dbec:	2301      	movs	r3, #1
 800dbee:	9005      	str	r0, [sp, #20]
 800dbf0:	9002      	str	r0, [sp, #8]
 800dbf2:	9304      	str	r3, [sp, #16]
 800dbf4:	b125      	cbz	r5, 800dc00 <_fputs_r+0x28>
 800dbf6:	69ab      	ldr	r3, [r5, #24]
 800dbf8:	b913      	cbnz	r3, 800dc00 <_fputs_r+0x28>
 800dbfa:	4628      	mov	r0, r5
 800dbfc:	f003 fa86 	bl	801110c <__sinit>
 800dc00:	4b19      	ldr	r3, [pc, #100]	; (800dc68 <_fputs_r+0x90>)
 800dc02:	429c      	cmp	r4, r3
 800dc04:	d126      	bne.n	800dc54 <_fputs_r+0x7c>
 800dc06:	686c      	ldr	r4, [r5, #4]
 800dc08:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dc0a:	07db      	lsls	r3, r3, #31
 800dc0c:	d405      	bmi.n	800dc1a <_fputs_r+0x42>
 800dc0e:	89a3      	ldrh	r3, [r4, #12]
 800dc10:	0598      	lsls	r0, r3, #22
 800dc12:	d402      	bmi.n	800dc1a <_fputs_r+0x42>
 800dc14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dc16:	f000 fa27 	bl	800e068 <__retarget_lock_acquire_recursive>
 800dc1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc1e:	0499      	lsls	r1, r3, #18
 800dc20:	d406      	bmi.n	800dc30 <_fputs_r+0x58>
 800dc22:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800dc26:	81a3      	strh	r3, [r4, #12]
 800dc28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dc2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dc2e:	6663      	str	r3, [r4, #100]	; 0x64
 800dc30:	aa03      	add	r2, sp, #12
 800dc32:	4628      	mov	r0, r5
 800dc34:	4621      	mov	r1, r4
 800dc36:	f000 f837 	bl	800dca8 <__sfvwrite_r>
 800dc3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dc3c:	4605      	mov	r5, r0
 800dc3e:	07da      	lsls	r2, r3, #31
 800dc40:	d405      	bmi.n	800dc4e <_fputs_r+0x76>
 800dc42:	89a3      	ldrh	r3, [r4, #12]
 800dc44:	059b      	lsls	r3, r3, #22
 800dc46:	d402      	bmi.n	800dc4e <_fputs_r+0x76>
 800dc48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dc4a:	f000 fa0f 	bl	800e06c <__retarget_lock_release_recursive>
 800dc4e:	4628      	mov	r0, r5
 800dc50:	b007      	add	sp, #28
 800dc52:	bd30      	pop	{r4, r5, pc}
 800dc54:	4b05      	ldr	r3, [pc, #20]	; (800dc6c <_fputs_r+0x94>)
 800dc56:	429c      	cmp	r4, r3
 800dc58:	d101      	bne.n	800dc5e <_fputs_r+0x86>
 800dc5a:	68ac      	ldr	r4, [r5, #8]
 800dc5c:	e7d4      	b.n	800dc08 <_fputs_r+0x30>
 800dc5e:	4b04      	ldr	r3, [pc, #16]	; (800dc70 <_fputs_r+0x98>)
 800dc60:	429c      	cmp	r4, r3
 800dc62:	bf08      	it	eq
 800dc64:	68ec      	ldreq	r4, [r5, #12]
 800dc66:	e7cf      	b.n	800dc08 <_fputs_r+0x30>
 800dc68:	08013aa0 	.word	0x08013aa0
 800dc6c:	08013ac0 	.word	0x08013ac0
 800dc70:	08013a80 	.word	0x08013a80

0800dc74 <fputs>:
 800dc74:	4b02      	ldr	r3, [pc, #8]	; (800dc80 <fputs+0xc>)
 800dc76:	460a      	mov	r2, r1
 800dc78:	4601      	mov	r1, r0
 800dc7a:	6818      	ldr	r0, [r3, #0]
 800dc7c:	f7ff bfac 	b.w	800dbd8 <_fputs_r>
 800dc80:	20000020 	.word	0x20000020

0800dc84 <_fstat_r>:
 800dc84:	b538      	push	{r3, r4, r5, lr}
 800dc86:	2300      	movs	r3, #0
 800dc88:	4c06      	ldr	r4, [pc, #24]	; (800dca4 <_fstat_r+0x20>)
 800dc8a:	4605      	mov	r5, r0
 800dc8c:	4608      	mov	r0, r1
 800dc8e:	4611      	mov	r1, r2
 800dc90:	6023      	str	r3, [r4, #0]
 800dc92:	f004 f81d 	bl	8011cd0 <_fstat>
 800dc96:	1c43      	adds	r3, r0, #1
 800dc98:	d102      	bne.n	800dca0 <_fstat_r+0x1c>
 800dc9a:	6823      	ldr	r3, [r4, #0]
 800dc9c:	b103      	cbz	r3, 800dca0 <_fstat_r+0x1c>
 800dc9e:	602b      	str	r3, [r5, #0]
 800dca0:	bd38      	pop	{r3, r4, r5, pc}
 800dca2:	bf00      	nop
 800dca4:	20000b60 	.word	0x20000b60

0800dca8 <__sfvwrite_r>:
 800dca8:	6893      	ldr	r3, [r2, #8]
 800dcaa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcae:	4607      	mov	r7, r0
 800dcb0:	460c      	mov	r4, r1
 800dcb2:	4690      	mov	r8, r2
 800dcb4:	b91b      	cbnz	r3, 800dcbe <__sfvwrite_r+0x16>
 800dcb6:	2000      	movs	r0, #0
 800dcb8:	b003      	add	sp, #12
 800dcba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcbe:	898b      	ldrh	r3, [r1, #12]
 800dcc0:	0718      	lsls	r0, r3, #28
 800dcc2:	d526      	bpl.n	800dd12 <__sfvwrite_r+0x6a>
 800dcc4:	690b      	ldr	r3, [r1, #16]
 800dcc6:	b323      	cbz	r3, 800dd12 <__sfvwrite_r+0x6a>
 800dcc8:	89a3      	ldrh	r3, [r4, #12]
 800dcca:	f8d8 6000 	ldr.w	r6, [r8]
 800dcce:	f013 0902 	ands.w	r9, r3, #2
 800dcd2:	d02d      	beq.n	800dd30 <__sfvwrite_r+0x88>
 800dcd4:	f04f 0a00 	mov.w	sl, #0
 800dcd8:	46d1      	mov	r9, sl
 800dcda:	f8df b264 	ldr.w	fp, [pc, #612]	; 800df40 <__sfvwrite_r+0x298>
 800dcde:	f1b9 0f00 	cmp.w	r9, #0
 800dce2:	d01f      	beq.n	800dd24 <__sfvwrite_r+0x7c>
 800dce4:	45d9      	cmp	r9, fp
 800dce6:	464b      	mov	r3, r9
 800dce8:	4652      	mov	r2, sl
 800dcea:	bf28      	it	cs
 800dcec:	465b      	movcs	r3, fp
 800dcee:	6a21      	ldr	r1, [r4, #32]
 800dcf0:	4638      	mov	r0, r7
 800dcf2:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800dcf4:	47a8      	blx	r5
 800dcf6:	2800      	cmp	r0, #0
 800dcf8:	f340 8089 	ble.w	800de0e <__sfvwrite_r+0x166>
 800dcfc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dd00:	4482      	add	sl, r0
 800dd02:	eba9 0900 	sub.w	r9, r9, r0
 800dd06:	1a18      	subs	r0, r3, r0
 800dd08:	f8c8 0008 	str.w	r0, [r8, #8]
 800dd0c:	2800      	cmp	r0, #0
 800dd0e:	d1e6      	bne.n	800dcde <__sfvwrite_r+0x36>
 800dd10:	e7d1      	b.n	800dcb6 <__sfvwrite_r+0xe>
 800dd12:	4621      	mov	r1, r4
 800dd14:	4638      	mov	r0, r7
 800dd16:	f002 f979 	bl	801000c <__swsetup_r>
 800dd1a:	2800      	cmp	r0, #0
 800dd1c:	d0d4      	beq.n	800dcc8 <__sfvwrite_r+0x20>
 800dd1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dd22:	e7c9      	b.n	800dcb8 <__sfvwrite_r+0x10>
 800dd24:	f8d6 a000 	ldr.w	sl, [r6]
 800dd28:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800dd2c:	3608      	adds	r6, #8
 800dd2e:	e7d6      	b.n	800dcde <__sfvwrite_r+0x36>
 800dd30:	f013 0301 	ands.w	r3, r3, #1
 800dd34:	d043      	beq.n	800ddbe <__sfvwrite_r+0x116>
 800dd36:	4648      	mov	r0, r9
 800dd38:	46ca      	mov	sl, r9
 800dd3a:	46cb      	mov	fp, r9
 800dd3c:	f1bb 0f00 	cmp.w	fp, #0
 800dd40:	f000 80d9 	beq.w	800def6 <__sfvwrite_r+0x24e>
 800dd44:	b950      	cbnz	r0, 800dd5c <__sfvwrite_r+0xb4>
 800dd46:	465a      	mov	r2, fp
 800dd48:	210a      	movs	r1, #10
 800dd4a:	4650      	mov	r0, sl
 800dd4c:	f000 fc28 	bl	800e5a0 <memchr>
 800dd50:	2800      	cmp	r0, #0
 800dd52:	f000 80d5 	beq.w	800df00 <__sfvwrite_r+0x258>
 800dd56:	3001      	adds	r0, #1
 800dd58:	eba0 090a 	sub.w	r9, r0, sl
 800dd5c:	6820      	ldr	r0, [r4, #0]
 800dd5e:	6921      	ldr	r1, [r4, #16]
 800dd60:	45d9      	cmp	r9, fp
 800dd62:	464b      	mov	r3, r9
 800dd64:	bf28      	it	cs
 800dd66:	465b      	movcs	r3, fp
 800dd68:	4288      	cmp	r0, r1
 800dd6a:	6962      	ldr	r2, [r4, #20]
 800dd6c:	f240 80cb 	bls.w	800df06 <__sfvwrite_r+0x25e>
 800dd70:	68a5      	ldr	r5, [r4, #8]
 800dd72:	4415      	add	r5, r2
 800dd74:	42ab      	cmp	r3, r5
 800dd76:	f340 80c6 	ble.w	800df06 <__sfvwrite_r+0x25e>
 800dd7a:	4651      	mov	r1, sl
 800dd7c:	462a      	mov	r2, r5
 800dd7e:	f000 fc37 	bl	800e5f0 <memmove>
 800dd82:	6823      	ldr	r3, [r4, #0]
 800dd84:	4621      	mov	r1, r4
 800dd86:	442b      	add	r3, r5
 800dd88:	6023      	str	r3, [r4, #0]
 800dd8a:	4638      	mov	r0, r7
 800dd8c:	f003 f92a 	bl	8010fe4 <_fflush_r>
 800dd90:	2800      	cmp	r0, #0
 800dd92:	d13c      	bne.n	800de0e <__sfvwrite_r+0x166>
 800dd94:	ebb9 0905 	subs.w	r9, r9, r5
 800dd98:	f040 80cf 	bne.w	800df3a <__sfvwrite_r+0x292>
 800dd9c:	4621      	mov	r1, r4
 800dd9e:	4638      	mov	r0, r7
 800dda0:	f003 f920 	bl	8010fe4 <_fflush_r>
 800dda4:	2800      	cmp	r0, #0
 800dda6:	d132      	bne.n	800de0e <__sfvwrite_r+0x166>
 800dda8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ddac:	44aa      	add	sl, r5
 800ddae:	ebab 0b05 	sub.w	fp, fp, r5
 800ddb2:	1b5d      	subs	r5, r3, r5
 800ddb4:	f8c8 5008 	str.w	r5, [r8, #8]
 800ddb8:	2d00      	cmp	r5, #0
 800ddba:	d1bf      	bne.n	800dd3c <__sfvwrite_r+0x94>
 800ddbc:	e77b      	b.n	800dcb6 <__sfvwrite_r+0xe>
 800ddbe:	4699      	mov	r9, r3
 800ddc0:	469a      	mov	sl, r3
 800ddc2:	f1ba 0f00 	cmp.w	sl, #0
 800ddc6:	d027      	beq.n	800de18 <__sfvwrite_r+0x170>
 800ddc8:	89a2      	ldrh	r2, [r4, #12]
 800ddca:	68a5      	ldr	r5, [r4, #8]
 800ddcc:	0591      	lsls	r1, r2, #22
 800ddce:	d565      	bpl.n	800de9c <__sfvwrite_r+0x1f4>
 800ddd0:	45aa      	cmp	sl, r5
 800ddd2:	d33b      	bcc.n	800de4c <__sfvwrite_r+0x1a4>
 800ddd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ddd8:	d036      	beq.n	800de48 <__sfvwrite_r+0x1a0>
 800ddda:	2002      	movs	r0, #2
 800dddc:	6921      	ldr	r1, [r4, #16]
 800ddde:	6823      	ldr	r3, [r4, #0]
 800dde0:	1a5b      	subs	r3, r3, r1
 800dde2:	9301      	str	r3, [sp, #4]
 800dde4:	6963      	ldr	r3, [r4, #20]
 800dde6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800ddea:	fb93 fbf0 	sdiv	fp, r3, r0
 800ddee:	9b01      	ldr	r3, [sp, #4]
 800ddf0:	1c58      	adds	r0, r3, #1
 800ddf2:	4450      	add	r0, sl
 800ddf4:	4583      	cmp	fp, r0
 800ddf6:	bf38      	it	cc
 800ddf8:	4683      	movcc	fp, r0
 800ddfa:	0553      	lsls	r3, r2, #21
 800ddfc:	d53e      	bpl.n	800de7c <__sfvwrite_r+0x1d4>
 800ddfe:	4659      	mov	r1, fp
 800de00:	4638      	mov	r0, r7
 800de02:	f000 f9af 	bl	800e164 <_malloc_r>
 800de06:	4605      	mov	r5, r0
 800de08:	b950      	cbnz	r0, 800de20 <__sfvwrite_r+0x178>
 800de0a:	230c      	movs	r3, #12
 800de0c:	603b      	str	r3, [r7, #0]
 800de0e:	89a3      	ldrh	r3, [r4, #12]
 800de10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de14:	81a3      	strh	r3, [r4, #12]
 800de16:	e782      	b.n	800dd1e <__sfvwrite_r+0x76>
 800de18:	e896 0600 	ldmia.w	r6, {r9, sl}
 800de1c:	3608      	adds	r6, #8
 800de1e:	e7d0      	b.n	800ddc2 <__sfvwrite_r+0x11a>
 800de20:	9a01      	ldr	r2, [sp, #4]
 800de22:	6921      	ldr	r1, [r4, #16]
 800de24:	f000 fbd9 	bl	800e5da <memcpy>
 800de28:	89a2      	ldrh	r2, [r4, #12]
 800de2a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800de2e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800de32:	81a2      	strh	r2, [r4, #12]
 800de34:	9b01      	ldr	r3, [sp, #4]
 800de36:	6125      	str	r5, [r4, #16]
 800de38:	441d      	add	r5, r3
 800de3a:	6025      	str	r5, [r4, #0]
 800de3c:	4655      	mov	r5, sl
 800de3e:	ebab 0303 	sub.w	r3, fp, r3
 800de42:	f8c4 b014 	str.w	fp, [r4, #20]
 800de46:	60a3      	str	r3, [r4, #8]
 800de48:	45aa      	cmp	sl, r5
 800de4a:	d200      	bcs.n	800de4e <__sfvwrite_r+0x1a6>
 800de4c:	4655      	mov	r5, sl
 800de4e:	462a      	mov	r2, r5
 800de50:	4649      	mov	r1, r9
 800de52:	6820      	ldr	r0, [r4, #0]
 800de54:	f000 fbcc 	bl	800e5f0 <memmove>
 800de58:	68a3      	ldr	r3, [r4, #8]
 800de5a:	1b5b      	subs	r3, r3, r5
 800de5c:	60a3      	str	r3, [r4, #8]
 800de5e:	6823      	ldr	r3, [r4, #0]
 800de60:	441d      	add	r5, r3
 800de62:	6025      	str	r5, [r4, #0]
 800de64:	4655      	mov	r5, sl
 800de66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800de6a:	44a9      	add	r9, r5
 800de6c:	ebaa 0a05 	sub.w	sl, sl, r5
 800de70:	1b5d      	subs	r5, r3, r5
 800de72:	f8c8 5008 	str.w	r5, [r8, #8]
 800de76:	2d00      	cmp	r5, #0
 800de78:	d1a3      	bne.n	800ddc2 <__sfvwrite_r+0x11a>
 800de7a:	e71c      	b.n	800dcb6 <__sfvwrite_r+0xe>
 800de7c:	465a      	mov	r2, fp
 800de7e:	4638      	mov	r0, r7
 800de80:	f000 fc34 	bl	800e6ec <_realloc_r>
 800de84:	4605      	mov	r5, r0
 800de86:	2800      	cmp	r0, #0
 800de88:	d1d4      	bne.n	800de34 <__sfvwrite_r+0x18c>
 800de8a:	6921      	ldr	r1, [r4, #16]
 800de8c:	4638      	mov	r0, r7
 800de8e:	f003 fa15 	bl	80112bc <_free_r>
 800de92:	89a3      	ldrh	r3, [r4, #12]
 800de94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800de98:	81a3      	strh	r3, [r4, #12]
 800de9a:	e7b6      	b.n	800de0a <__sfvwrite_r+0x162>
 800de9c:	6820      	ldr	r0, [r4, #0]
 800de9e:	6923      	ldr	r3, [r4, #16]
 800dea0:	4298      	cmp	r0, r3
 800dea2:	d802      	bhi.n	800deaa <__sfvwrite_r+0x202>
 800dea4:	6962      	ldr	r2, [r4, #20]
 800dea6:	4592      	cmp	sl, r2
 800dea8:	d215      	bcs.n	800ded6 <__sfvwrite_r+0x22e>
 800deaa:	4555      	cmp	r5, sl
 800deac:	bf28      	it	cs
 800deae:	4655      	movcs	r5, sl
 800deb0:	4649      	mov	r1, r9
 800deb2:	462a      	mov	r2, r5
 800deb4:	f000 fb9c 	bl	800e5f0 <memmove>
 800deb8:	68a3      	ldr	r3, [r4, #8]
 800deba:	6822      	ldr	r2, [r4, #0]
 800debc:	1b5b      	subs	r3, r3, r5
 800debe:	442a      	add	r2, r5
 800dec0:	60a3      	str	r3, [r4, #8]
 800dec2:	6022      	str	r2, [r4, #0]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d1ce      	bne.n	800de66 <__sfvwrite_r+0x1be>
 800dec8:	4621      	mov	r1, r4
 800deca:	4638      	mov	r0, r7
 800decc:	f003 f88a 	bl	8010fe4 <_fflush_r>
 800ded0:	2800      	cmp	r0, #0
 800ded2:	d0c8      	beq.n	800de66 <__sfvwrite_r+0x1be>
 800ded4:	e79b      	b.n	800de0e <__sfvwrite_r+0x166>
 800ded6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800deda:	4553      	cmp	r3, sl
 800dedc:	bf28      	it	cs
 800dede:	4653      	movcs	r3, sl
 800dee0:	fb93 f3f2 	sdiv	r3, r3, r2
 800dee4:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800dee6:	4353      	muls	r3, r2
 800dee8:	6a21      	ldr	r1, [r4, #32]
 800deea:	464a      	mov	r2, r9
 800deec:	4638      	mov	r0, r7
 800deee:	47a8      	blx	r5
 800def0:	1e05      	subs	r5, r0, #0
 800def2:	dcb8      	bgt.n	800de66 <__sfvwrite_r+0x1be>
 800def4:	e78b      	b.n	800de0e <__sfvwrite_r+0x166>
 800def6:	e896 0c00 	ldmia.w	r6, {sl, fp}
 800defa:	2000      	movs	r0, #0
 800defc:	3608      	adds	r6, #8
 800defe:	e71d      	b.n	800dd3c <__sfvwrite_r+0x94>
 800df00:	f10b 0901 	add.w	r9, fp, #1
 800df04:	e72a      	b.n	800dd5c <__sfvwrite_r+0xb4>
 800df06:	4293      	cmp	r3, r2
 800df08:	db09      	blt.n	800df1e <__sfvwrite_r+0x276>
 800df0a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800df0c:	4613      	mov	r3, r2
 800df0e:	6a21      	ldr	r1, [r4, #32]
 800df10:	4652      	mov	r2, sl
 800df12:	4638      	mov	r0, r7
 800df14:	47a8      	blx	r5
 800df16:	1e05      	subs	r5, r0, #0
 800df18:	f73f af3c 	bgt.w	800dd94 <__sfvwrite_r+0xec>
 800df1c:	e777      	b.n	800de0e <__sfvwrite_r+0x166>
 800df1e:	461a      	mov	r2, r3
 800df20:	4651      	mov	r1, sl
 800df22:	9301      	str	r3, [sp, #4]
 800df24:	f000 fb64 	bl	800e5f0 <memmove>
 800df28:	9b01      	ldr	r3, [sp, #4]
 800df2a:	68a2      	ldr	r2, [r4, #8]
 800df2c:	461d      	mov	r5, r3
 800df2e:	1ad2      	subs	r2, r2, r3
 800df30:	60a2      	str	r2, [r4, #8]
 800df32:	6822      	ldr	r2, [r4, #0]
 800df34:	441a      	add	r2, r3
 800df36:	6022      	str	r2, [r4, #0]
 800df38:	e72c      	b.n	800dd94 <__sfvwrite_r+0xec>
 800df3a:	2001      	movs	r0, #1
 800df3c:	e734      	b.n	800dda8 <__sfvwrite_r+0x100>
 800df3e:	bf00      	nop
 800df40:	7ffffc00 	.word	0x7ffffc00

0800df44 <_fwrite_r>:
 800df44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df48:	b086      	sub	sp, #24
 800df4a:	fb02 f503 	mul.w	r5, r2, r3
 800df4e:	461f      	mov	r7, r3
 800df50:	ab01      	add	r3, sp, #4
 800df52:	9303      	str	r3, [sp, #12]
 800df54:	2301      	movs	r3, #1
 800df56:	4690      	mov	r8, r2
 800df58:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800df5a:	9101      	str	r1, [sp, #4]
 800df5c:	9502      	str	r5, [sp, #8]
 800df5e:	9505      	str	r5, [sp, #20]
 800df60:	9304      	str	r3, [sp, #16]
 800df62:	4606      	mov	r6, r0
 800df64:	b118      	cbz	r0, 800df6e <_fwrite_r+0x2a>
 800df66:	6983      	ldr	r3, [r0, #24]
 800df68:	b90b      	cbnz	r3, 800df6e <_fwrite_r+0x2a>
 800df6a:	f003 f8cf 	bl	801110c <__sinit>
 800df6e:	4b21      	ldr	r3, [pc, #132]	; (800dff4 <_fwrite_r+0xb0>)
 800df70:	429c      	cmp	r4, r3
 800df72:	d127      	bne.n	800dfc4 <_fwrite_r+0x80>
 800df74:	6874      	ldr	r4, [r6, #4]
 800df76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800df78:	07d8      	lsls	r0, r3, #31
 800df7a:	d405      	bmi.n	800df88 <_fwrite_r+0x44>
 800df7c:	89a3      	ldrh	r3, [r4, #12]
 800df7e:	0599      	lsls	r1, r3, #22
 800df80:	d402      	bmi.n	800df88 <_fwrite_r+0x44>
 800df82:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800df84:	f000 f870 	bl	800e068 <__retarget_lock_acquire_recursive>
 800df88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df8c:	049a      	lsls	r2, r3, #18
 800df8e:	d406      	bmi.n	800df9e <_fwrite_r+0x5a>
 800df90:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800df94:	81a3      	strh	r3, [r4, #12]
 800df96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800df98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800df9c:	6663      	str	r3, [r4, #100]	; 0x64
 800df9e:	aa03      	add	r2, sp, #12
 800dfa0:	4621      	mov	r1, r4
 800dfa2:	4630      	mov	r0, r6
 800dfa4:	f7ff fe80 	bl	800dca8 <__sfvwrite_r>
 800dfa8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dfaa:	b9a8      	cbnz	r0, 800dfd8 <_fwrite_r+0x94>
 800dfac:	07d8      	lsls	r0, r3, #31
 800dfae:	d405      	bmi.n	800dfbc <_fwrite_r+0x78>
 800dfb0:	89a3      	ldrh	r3, [r4, #12]
 800dfb2:	0599      	lsls	r1, r3, #22
 800dfb4:	d402      	bmi.n	800dfbc <_fwrite_r+0x78>
 800dfb6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dfb8:	f000 f858 	bl	800e06c <__retarget_lock_release_recursive>
 800dfbc:	4638      	mov	r0, r7
 800dfbe:	b006      	add	sp, #24
 800dfc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfc4:	4b0c      	ldr	r3, [pc, #48]	; (800dff8 <_fwrite_r+0xb4>)
 800dfc6:	429c      	cmp	r4, r3
 800dfc8:	d101      	bne.n	800dfce <_fwrite_r+0x8a>
 800dfca:	68b4      	ldr	r4, [r6, #8]
 800dfcc:	e7d3      	b.n	800df76 <_fwrite_r+0x32>
 800dfce:	4b0b      	ldr	r3, [pc, #44]	; (800dffc <_fwrite_r+0xb8>)
 800dfd0:	429c      	cmp	r4, r3
 800dfd2:	bf08      	it	eq
 800dfd4:	68f4      	ldreq	r4, [r6, #12]
 800dfd6:	e7ce      	b.n	800df76 <_fwrite_r+0x32>
 800dfd8:	07da      	lsls	r2, r3, #31
 800dfda:	d405      	bmi.n	800dfe8 <_fwrite_r+0xa4>
 800dfdc:	89a3      	ldrh	r3, [r4, #12]
 800dfde:	059b      	lsls	r3, r3, #22
 800dfe0:	d402      	bmi.n	800dfe8 <_fwrite_r+0xa4>
 800dfe2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dfe4:	f000 f842 	bl	800e06c <__retarget_lock_release_recursive>
 800dfe8:	9b05      	ldr	r3, [sp, #20]
 800dfea:	1aed      	subs	r5, r5, r3
 800dfec:	fbb5 f7f8 	udiv	r7, r5, r8
 800dff0:	e7e4      	b.n	800dfbc <_fwrite_r+0x78>
 800dff2:	bf00      	nop
 800dff4:	08013aa0 	.word	0x08013aa0
 800dff8:	08013ac0 	.word	0x08013ac0
 800dffc:	08013a80 	.word	0x08013a80

0800e000 <fwrite>:
 800e000:	b507      	push	{r0, r1, r2, lr}
 800e002:	9300      	str	r3, [sp, #0]
 800e004:	4613      	mov	r3, r2
 800e006:	460a      	mov	r2, r1
 800e008:	4601      	mov	r1, r0
 800e00a:	4803      	ldr	r0, [pc, #12]	; (800e018 <fwrite+0x18>)
 800e00c:	6800      	ldr	r0, [r0, #0]
 800e00e:	f7ff ff99 	bl	800df44 <_fwrite_r>
 800e012:	b003      	add	sp, #12
 800e014:	f85d fb04 	ldr.w	pc, [sp], #4
 800e018:	20000020 	.word	0x20000020

0800e01c <__libc_init_array>:
 800e01c:	b570      	push	{r4, r5, r6, lr}
 800e01e:	2500      	movs	r5, #0
 800e020:	4e0c      	ldr	r6, [pc, #48]	; (800e054 <__libc_init_array+0x38>)
 800e022:	4c0d      	ldr	r4, [pc, #52]	; (800e058 <__libc_init_array+0x3c>)
 800e024:	1ba4      	subs	r4, r4, r6
 800e026:	10a4      	asrs	r4, r4, #2
 800e028:	42a5      	cmp	r5, r4
 800e02a:	d109      	bne.n	800e040 <__libc_init_array+0x24>
 800e02c:	f003 fe98 	bl	8011d60 <_init>
 800e030:	2500      	movs	r5, #0
 800e032:	4e0a      	ldr	r6, [pc, #40]	; (800e05c <__libc_init_array+0x40>)
 800e034:	4c0a      	ldr	r4, [pc, #40]	; (800e060 <__libc_init_array+0x44>)
 800e036:	1ba4      	subs	r4, r4, r6
 800e038:	10a4      	asrs	r4, r4, #2
 800e03a:	42a5      	cmp	r5, r4
 800e03c:	d105      	bne.n	800e04a <__libc_init_array+0x2e>
 800e03e:	bd70      	pop	{r4, r5, r6, pc}
 800e040:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e044:	4798      	blx	r3
 800e046:	3501      	adds	r5, #1
 800e048:	e7ee      	b.n	800e028 <__libc_init_array+0xc>
 800e04a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e04e:	4798      	blx	r3
 800e050:	3501      	adds	r5, #1
 800e052:	e7f2      	b.n	800e03a <__libc_init_array+0x1e>
 800e054:	080144b0 	.word	0x080144b0
 800e058:	080144b0 	.word	0x080144b0
 800e05c:	080144b0 	.word	0x080144b0
 800e060:	080144cc 	.word	0x080144cc

0800e064 <__retarget_lock_init_recursive>:
 800e064:	4770      	bx	lr

0800e066 <__retarget_lock_close_recursive>:
 800e066:	4770      	bx	lr

0800e068 <__retarget_lock_acquire_recursive>:
 800e068:	4770      	bx	lr

0800e06a <__retarget_lock_release>:
 800e06a:	4770      	bx	lr

0800e06c <__retarget_lock_release_recursive>:
 800e06c:	4770      	bx	lr

0800e06e <__swhatbuf_r>:
 800e06e:	b570      	push	{r4, r5, r6, lr}
 800e070:	460e      	mov	r6, r1
 800e072:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e076:	b090      	sub	sp, #64	; 0x40
 800e078:	2900      	cmp	r1, #0
 800e07a:	4614      	mov	r4, r2
 800e07c:	461d      	mov	r5, r3
 800e07e:	da09      	bge.n	800e094 <__swhatbuf_r+0x26>
 800e080:	2200      	movs	r2, #0
 800e082:	89b3      	ldrh	r3, [r6, #12]
 800e084:	602a      	str	r2, [r5, #0]
 800e086:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800e08a:	d116      	bne.n	800e0ba <__swhatbuf_r+0x4c>
 800e08c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e090:	6023      	str	r3, [r4, #0]
 800e092:	e015      	b.n	800e0c0 <__swhatbuf_r+0x52>
 800e094:	aa01      	add	r2, sp, #4
 800e096:	f7ff fdf5 	bl	800dc84 <_fstat_r>
 800e09a:	2800      	cmp	r0, #0
 800e09c:	dbf0      	blt.n	800e080 <__swhatbuf_r+0x12>
 800e09e:	9a02      	ldr	r2, [sp, #8]
 800e0a0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800e0a4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e0a8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e0ac:	425a      	negs	r2, r3
 800e0ae:	415a      	adcs	r2, r3
 800e0b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e0b4:	602a      	str	r2, [r5, #0]
 800e0b6:	6023      	str	r3, [r4, #0]
 800e0b8:	e002      	b.n	800e0c0 <__swhatbuf_r+0x52>
 800e0ba:	2340      	movs	r3, #64	; 0x40
 800e0bc:	4610      	mov	r0, r2
 800e0be:	6023      	str	r3, [r4, #0]
 800e0c0:	b010      	add	sp, #64	; 0x40
 800e0c2:	bd70      	pop	{r4, r5, r6, pc}

0800e0c4 <__smakebuf_r>:
 800e0c4:	898b      	ldrh	r3, [r1, #12]
 800e0c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e0c8:	079d      	lsls	r5, r3, #30
 800e0ca:	4606      	mov	r6, r0
 800e0cc:	460c      	mov	r4, r1
 800e0ce:	d507      	bpl.n	800e0e0 <__smakebuf_r+0x1c>
 800e0d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e0d4:	6023      	str	r3, [r4, #0]
 800e0d6:	6123      	str	r3, [r4, #16]
 800e0d8:	2301      	movs	r3, #1
 800e0da:	6163      	str	r3, [r4, #20]
 800e0dc:	b002      	add	sp, #8
 800e0de:	bd70      	pop	{r4, r5, r6, pc}
 800e0e0:	ab01      	add	r3, sp, #4
 800e0e2:	466a      	mov	r2, sp
 800e0e4:	f7ff ffc3 	bl	800e06e <__swhatbuf_r>
 800e0e8:	9900      	ldr	r1, [sp, #0]
 800e0ea:	4605      	mov	r5, r0
 800e0ec:	4630      	mov	r0, r6
 800e0ee:	f000 f839 	bl	800e164 <_malloc_r>
 800e0f2:	b948      	cbnz	r0, 800e108 <__smakebuf_r+0x44>
 800e0f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0f8:	059a      	lsls	r2, r3, #22
 800e0fa:	d4ef      	bmi.n	800e0dc <__smakebuf_r+0x18>
 800e0fc:	f023 0303 	bic.w	r3, r3, #3
 800e100:	f043 0302 	orr.w	r3, r3, #2
 800e104:	81a3      	strh	r3, [r4, #12]
 800e106:	e7e3      	b.n	800e0d0 <__smakebuf_r+0xc>
 800e108:	4b0d      	ldr	r3, [pc, #52]	; (800e140 <__smakebuf_r+0x7c>)
 800e10a:	62b3      	str	r3, [r6, #40]	; 0x28
 800e10c:	89a3      	ldrh	r3, [r4, #12]
 800e10e:	6020      	str	r0, [r4, #0]
 800e110:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e114:	81a3      	strh	r3, [r4, #12]
 800e116:	9b00      	ldr	r3, [sp, #0]
 800e118:	6120      	str	r0, [r4, #16]
 800e11a:	6163      	str	r3, [r4, #20]
 800e11c:	9b01      	ldr	r3, [sp, #4]
 800e11e:	b15b      	cbz	r3, 800e138 <__smakebuf_r+0x74>
 800e120:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e124:	4630      	mov	r0, r6
 800e126:	f003 f9a3 	bl	8011470 <_isatty_r>
 800e12a:	b128      	cbz	r0, 800e138 <__smakebuf_r+0x74>
 800e12c:	89a3      	ldrh	r3, [r4, #12]
 800e12e:	f023 0303 	bic.w	r3, r3, #3
 800e132:	f043 0301 	orr.w	r3, r3, #1
 800e136:	81a3      	strh	r3, [r4, #12]
 800e138:	89a3      	ldrh	r3, [r4, #12]
 800e13a:	431d      	orrs	r5, r3
 800e13c:	81a5      	strh	r5, [r4, #12]
 800e13e:	e7cd      	b.n	800e0dc <__smakebuf_r+0x18>
 800e140:	0801105d 	.word	0x0801105d

0800e144 <malloc>:
 800e144:	4b02      	ldr	r3, [pc, #8]	; (800e150 <malloc+0xc>)
 800e146:	4601      	mov	r1, r0
 800e148:	6818      	ldr	r0, [r3, #0]
 800e14a:	f000 b80b 	b.w	800e164 <_malloc_r>
 800e14e:	bf00      	nop
 800e150:	20000020 	.word	0x20000020

0800e154 <free>:
 800e154:	4b02      	ldr	r3, [pc, #8]	; (800e160 <free+0xc>)
 800e156:	4601      	mov	r1, r0
 800e158:	6818      	ldr	r0, [r3, #0]
 800e15a:	f003 b8af 	b.w	80112bc <_free_r>
 800e15e:	bf00      	nop
 800e160:	20000020 	.word	0x20000020

0800e164 <_malloc_r>:
 800e164:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e168:	f101 040b 	add.w	r4, r1, #11
 800e16c:	2c16      	cmp	r4, #22
 800e16e:	4681      	mov	r9, r0
 800e170:	d907      	bls.n	800e182 <_malloc_r+0x1e>
 800e172:	f034 0407 	bics.w	r4, r4, #7
 800e176:	d505      	bpl.n	800e184 <_malloc_r+0x20>
 800e178:	230c      	movs	r3, #12
 800e17a:	f8c9 3000 	str.w	r3, [r9]
 800e17e:	2600      	movs	r6, #0
 800e180:	e131      	b.n	800e3e6 <_malloc_r+0x282>
 800e182:	2410      	movs	r4, #16
 800e184:	428c      	cmp	r4, r1
 800e186:	d3f7      	bcc.n	800e178 <_malloc_r+0x14>
 800e188:	4648      	mov	r0, r9
 800e18a:	f000 fa53 	bl	800e634 <__malloc_lock>
 800e18e:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800e192:	4d9b      	ldr	r5, [pc, #620]	; (800e400 <_malloc_r+0x29c>)
 800e194:	d236      	bcs.n	800e204 <_malloc_r+0xa0>
 800e196:	f104 0208 	add.w	r2, r4, #8
 800e19a:	442a      	add	r2, r5
 800e19c:	6856      	ldr	r6, [r2, #4]
 800e19e:	f1a2 0108 	sub.w	r1, r2, #8
 800e1a2:	428e      	cmp	r6, r1
 800e1a4:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800e1a8:	d102      	bne.n	800e1b0 <_malloc_r+0x4c>
 800e1aa:	68d6      	ldr	r6, [r2, #12]
 800e1ac:	42b2      	cmp	r2, r6
 800e1ae:	d010      	beq.n	800e1d2 <_malloc_r+0x6e>
 800e1b0:	6873      	ldr	r3, [r6, #4]
 800e1b2:	68f2      	ldr	r2, [r6, #12]
 800e1b4:	68b1      	ldr	r1, [r6, #8]
 800e1b6:	f023 0303 	bic.w	r3, r3, #3
 800e1ba:	60ca      	str	r2, [r1, #12]
 800e1bc:	4433      	add	r3, r6
 800e1be:	6091      	str	r1, [r2, #8]
 800e1c0:	685a      	ldr	r2, [r3, #4]
 800e1c2:	f042 0201 	orr.w	r2, r2, #1
 800e1c6:	605a      	str	r2, [r3, #4]
 800e1c8:	4648      	mov	r0, r9
 800e1ca:	f000 fa39 	bl	800e640 <__malloc_unlock>
 800e1ce:	3608      	adds	r6, #8
 800e1d0:	e109      	b.n	800e3e6 <_malloc_r+0x282>
 800e1d2:	3302      	adds	r3, #2
 800e1d4:	4a8b      	ldr	r2, [pc, #556]	; (800e404 <_malloc_r+0x2a0>)
 800e1d6:	692e      	ldr	r6, [r5, #16]
 800e1d8:	4611      	mov	r1, r2
 800e1da:	4296      	cmp	r6, r2
 800e1dc:	d06d      	beq.n	800e2ba <_malloc_r+0x156>
 800e1de:	6870      	ldr	r0, [r6, #4]
 800e1e0:	f020 0003 	bic.w	r0, r0, #3
 800e1e4:	1b07      	subs	r7, r0, r4
 800e1e6:	2f0f      	cmp	r7, #15
 800e1e8:	dd47      	ble.n	800e27a <_malloc_r+0x116>
 800e1ea:	1933      	adds	r3, r6, r4
 800e1ec:	f044 0401 	orr.w	r4, r4, #1
 800e1f0:	6074      	str	r4, [r6, #4]
 800e1f2:	616b      	str	r3, [r5, #20]
 800e1f4:	612b      	str	r3, [r5, #16]
 800e1f6:	60da      	str	r2, [r3, #12]
 800e1f8:	609a      	str	r2, [r3, #8]
 800e1fa:	f047 0201 	orr.w	r2, r7, #1
 800e1fe:	605a      	str	r2, [r3, #4]
 800e200:	5037      	str	r7, [r6, r0]
 800e202:	e7e1      	b.n	800e1c8 <_malloc_r+0x64>
 800e204:	0a63      	lsrs	r3, r4, #9
 800e206:	d02a      	beq.n	800e25e <_malloc_r+0xfa>
 800e208:	2b04      	cmp	r3, #4
 800e20a:	d812      	bhi.n	800e232 <_malloc_r+0xce>
 800e20c:	09a3      	lsrs	r3, r4, #6
 800e20e:	3338      	adds	r3, #56	; 0x38
 800e210:	1c5a      	adds	r2, r3, #1
 800e212:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800e216:	6856      	ldr	r6, [r2, #4]
 800e218:	f1a2 0008 	sub.w	r0, r2, #8
 800e21c:	4286      	cmp	r6, r0
 800e21e:	d006      	beq.n	800e22e <_malloc_r+0xca>
 800e220:	6872      	ldr	r2, [r6, #4]
 800e222:	f022 0203 	bic.w	r2, r2, #3
 800e226:	1b11      	subs	r1, r2, r4
 800e228:	290f      	cmp	r1, #15
 800e22a:	dd1c      	ble.n	800e266 <_malloc_r+0x102>
 800e22c:	3b01      	subs	r3, #1
 800e22e:	3301      	adds	r3, #1
 800e230:	e7d0      	b.n	800e1d4 <_malloc_r+0x70>
 800e232:	2b14      	cmp	r3, #20
 800e234:	d801      	bhi.n	800e23a <_malloc_r+0xd6>
 800e236:	335b      	adds	r3, #91	; 0x5b
 800e238:	e7ea      	b.n	800e210 <_malloc_r+0xac>
 800e23a:	2b54      	cmp	r3, #84	; 0x54
 800e23c:	d802      	bhi.n	800e244 <_malloc_r+0xe0>
 800e23e:	0b23      	lsrs	r3, r4, #12
 800e240:	336e      	adds	r3, #110	; 0x6e
 800e242:	e7e5      	b.n	800e210 <_malloc_r+0xac>
 800e244:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800e248:	d802      	bhi.n	800e250 <_malloc_r+0xec>
 800e24a:	0be3      	lsrs	r3, r4, #15
 800e24c:	3377      	adds	r3, #119	; 0x77
 800e24e:	e7df      	b.n	800e210 <_malloc_r+0xac>
 800e250:	f240 5254 	movw	r2, #1364	; 0x554
 800e254:	4293      	cmp	r3, r2
 800e256:	d804      	bhi.n	800e262 <_malloc_r+0xfe>
 800e258:	0ca3      	lsrs	r3, r4, #18
 800e25a:	337c      	adds	r3, #124	; 0x7c
 800e25c:	e7d8      	b.n	800e210 <_malloc_r+0xac>
 800e25e:	233f      	movs	r3, #63	; 0x3f
 800e260:	e7d6      	b.n	800e210 <_malloc_r+0xac>
 800e262:	237e      	movs	r3, #126	; 0x7e
 800e264:	e7d4      	b.n	800e210 <_malloc_r+0xac>
 800e266:	2900      	cmp	r1, #0
 800e268:	68f1      	ldr	r1, [r6, #12]
 800e26a:	db04      	blt.n	800e276 <_malloc_r+0x112>
 800e26c:	68b3      	ldr	r3, [r6, #8]
 800e26e:	60d9      	str	r1, [r3, #12]
 800e270:	608b      	str	r3, [r1, #8]
 800e272:	18b3      	adds	r3, r6, r2
 800e274:	e7a4      	b.n	800e1c0 <_malloc_r+0x5c>
 800e276:	460e      	mov	r6, r1
 800e278:	e7d0      	b.n	800e21c <_malloc_r+0xb8>
 800e27a:	2f00      	cmp	r7, #0
 800e27c:	616a      	str	r2, [r5, #20]
 800e27e:	612a      	str	r2, [r5, #16]
 800e280:	db05      	blt.n	800e28e <_malloc_r+0x12a>
 800e282:	4430      	add	r0, r6
 800e284:	6843      	ldr	r3, [r0, #4]
 800e286:	f043 0301 	orr.w	r3, r3, #1
 800e28a:	6043      	str	r3, [r0, #4]
 800e28c:	e79c      	b.n	800e1c8 <_malloc_r+0x64>
 800e28e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800e292:	d244      	bcs.n	800e31e <_malloc_r+0x1ba>
 800e294:	2201      	movs	r2, #1
 800e296:	08c0      	lsrs	r0, r0, #3
 800e298:	1087      	asrs	r7, r0, #2
 800e29a:	fa02 f707 	lsl.w	r7, r2, r7
 800e29e:	686a      	ldr	r2, [r5, #4]
 800e2a0:	3001      	adds	r0, #1
 800e2a2:	433a      	orrs	r2, r7
 800e2a4:	606a      	str	r2, [r5, #4]
 800e2a6:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800e2aa:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800e2ae:	3a08      	subs	r2, #8
 800e2b0:	60f2      	str	r2, [r6, #12]
 800e2b2:	60b7      	str	r7, [r6, #8]
 800e2b4:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800e2b8:	60fe      	str	r6, [r7, #12]
 800e2ba:	2001      	movs	r0, #1
 800e2bc:	109a      	asrs	r2, r3, #2
 800e2be:	fa00 f202 	lsl.w	r2, r0, r2
 800e2c2:	6868      	ldr	r0, [r5, #4]
 800e2c4:	4282      	cmp	r2, r0
 800e2c6:	f200 809f 	bhi.w	800e408 <_malloc_r+0x2a4>
 800e2ca:	4202      	tst	r2, r0
 800e2cc:	d106      	bne.n	800e2dc <_malloc_r+0x178>
 800e2ce:	f023 0303 	bic.w	r3, r3, #3
 800e2d2:	0052      	lsls	r2, r2, #1
 800e2d4:	4202      	tst	r2, r0
 800e2d6:	f103 0304 	add.w	r3, r3, #4
 800e2da:	d0fa      	beq.n	800e2d2 <_malloc_r+0x16e>
 800e2dc:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800e2e0:	46e0      	mov	r8, ip
 800e2e2:	469e      	mov	lr, r3
 800e2e4:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800e2e8:	4546      	cmp	r6, r8
 800e2ea:	d153      	bne.n	800e394 <_malloc_r+0x230>
 800e2ec:	f10e 0e01 	add.w	lr, lr, #1
 800e2f0:	f01e 0f03 	tst.w	lr, #3
 800e2f4:	f108 0808 	add.w	r8, r8, #8
 800e2f8:	d1f4      	bne.n	800e2e4 <_malloc_r+0x180>
 800e2fa:	0798      	lsls	r0, r3, #30
 800e2fc:	d179      	bne.n	800e3f2 <_malloc_r+0x28e>
 800e2fe:	686b      	ldr	r3, [r5, #4]
 800e300:	ea23 0302 	bic.w	r3, r3, r2
 800e304:	606b      	str	r3, [r5, #4]
 800e306:	6868      	ldr	r0, [r5, #4]
 800e308:	0052      	lsls	r2, r2, #1
 800e30a:	4282      	cmp	r2, r0
 800e30c:	d87c      	bhi.n	800e408 <_malloc_r+0x2a4>
 800e30e:	2a00      	cmp	r2, #0
 800e310:	d07a      	beq.n	800e408 <_malloc_r+0x2a4>
 800e312:	4673      	mov	r3, lr
 800e314:	4202      	tst	r2, r0
 800e316:	d1e1      	bne.n	800e2dc <_malloc_r+0x178>
 800e318:	3304      	adds	r3, #4
 800e31a:	0052      	lsls	r2, r2, #1
 800e31c:	e7fa      	b.n	800e314 <_malloc_r+0x1b0>
 800e31e:	0a42      	lsrs	r2, r0, #9
 800e320:	2a04      	cmp	r2, #4
 800e322:	d815      	bhi.n	800e350 <_malloc_r+0x1ec>
 800e324:	0982      	lsrs	r2, r0, #6
 800e326:	3238      	adds	r2, #56	; 0x38
 800e328:	1c57      	adds	r7, r2, #1
 800e32a:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800e32e:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800e332:	45be      	cmp	lr, r7
 800e334:	d126      	bne.n	800e384 <_malloc_r+0x220>
 800e336:	2001      	movs	r0, #1
 800e338:	1092      	asrs	r2, r2, #2
 800e33a:	fa00 f202 	lsl.w	r2, r0, r2
 800e33e:	6868      	ldr	r0, [r5, #4]
 800e340:	4310      	orrs	r0, r2
 800e342:	6068      	str	r0, [r5, #4]
 800e344:	f8c6 e00c 	str.w	lr, [r6, #12]
 800e348:	60b7      	str	r7, [r6, #8]
 800e34a:	f8ce 6008 	str.w	r6, [lr, #8]
 800e34e:	e7b3      	b.n	800e2b8 <_malloc_r+0x154>
 800e350:	2a14      	cmp	r2, #20
 800e352:	d801      	bhi.n	800e358 <_malloc_r+0x1f4>
 800e354:	325b      	adds	r2, #91	; 0x5b
 800e356:	e7e7      	b.n	800e328 <_malloc_r+0x1c4>
 800e358:	2a54      	cmp	r2, #84	; 0x54
 800e35a:	d802      	bhi.n	800e362 <_malloc_r+0x1fe>
 800e35c:	0b02      	lsrs	r2, r0, #12
 800e35e:	326e      	adds	r2, #110	; 0x6e
 800e360:	e7e2      	b.n	800e328 <_malloc_r+0x1c4>
 800e362:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800e366:	d802      	bhi.n	800e36e <_malloc_r+0x20a>
 800e368:	0bc2      	lsrs	r2, r0, #15
 800e36a:	3277      	adds	r2, #119	; 0x77
 800e36c:	e7dc      	b.n	800e328 <_malloc_r+0x1c4>
 800e36e:	f240 5754 	movw	r7, #1364	; 0x554
 800e372:	42ba      	cmp	r2, r7
 800e374:	bf9a      	itte	ls
 800e376:	0c82      	lsrls	r2, r0, #18
 800e378:	327c      	addls	r2, #124	; 0x7c
 800e37a:	227e      	movhi	r2, #126	; 0x7e
 800e37c:	e7d4      	b.n	800e328 <_malloc_r+0x1c4>
 800e37e:	68bf      	ldr	r7, [r7, #8]
 800e380:	45be      	cmp	lr, r7
 800e382:	d004      	beq.n	800e38e <_malloc_r+0x22a>
 800e384:	687a      	ldr	r2, [r7, #4]
 800e386:	f022 0203 	bic.w	r2, r2, #3
 800e38a:	4290      	cmp	r0, r2
 800e38c:	d3f7      	bcc.n	800e37e <_malloc_r+0x21a>
 800e38e:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800e392:	e7d7      	b.n	800e344 <_malloc_r+0x1e0>
 800e394:	6870      	ldr	r0, [r6, #4]
 800e396:	68f7      	ldr	r7, [r6, #12]
 800e398:	f020 0003 	bic.w	r0, r0, #3
 800e39c:	eba0 0a04 	sub.w	sl, r0, r4
 800e3a0:	f1ba 0f0f 	cmp.w	sl, #15
 800e3a4:	dd10      	ble.n	800e3c8 <_malloc_r+0x264>
 800e3a6:	68b2      	ldr	r2, [r6, #8]
 800e3a8:	1933      	adds	r3, r6, r4
 800e3aa:	f044 0401 	orr.w	r4, r4, #1
 800e3ae:	6074      	str	r4, [r6, #4]
 800e3b0:	60d7      	str	r7, [r2, #12]
 800e3b2:	60ba      	str	r2, [r7, #8]
 800e3b4:	f04a 0201 	orr.w	r2, sl, #1
 800e3b8:	616b      	str	r3, [r5, #20]
 800e3ba:	612b      	str	r3, [r5, #16]
 800e3bc:	60d9      	str	r1, [r3, #12]
 800e3be:	6099      	str	r1, [r3, #8]
 800e3c0:	605a      	str	r2, [r3, #4]
 800e3c2:	f846 a000 	str.w	sl, [r6, r0]
 800e3c6:	e6ff      	b.n	800e1c8 <_malloc_r+0x64>
 800e3c8:	f1ba 0f00 	cmp.w	sl, #0
 800e3cc:	db0f      	blt.n	800e3ee <_malloc_r+0x28a>
 800e3ce:	4430      	add	r0, r6
 800e3d0:	6843      	ldr	r3, [r0, #4]
 800e3d2:	f043 0301 	orr.w	r3, r3, #1
 800e3d6:	6043      	str	r3, [r0, #4]
 800e3d8:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800e3dc:	4648      	mov	r0, r9
 800e3de:	60df      	str	r7, [r3, #12]
 800e3e0:	60bb      	str	r3, [r7, #8]
 800e3e2:	f000 f92d 	bl	800e640 <__malloc_unlock>
 800e3e6:	4630      	mov	r0, r6
 800e3e8:	b003      	add	sp, #12
 800e3ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3ee:	463e      	mov	r6, r7
 800e3f0:	e77a      	b.n	800e2e8 <_malloc_r+0x184>
 800e3f2:	f85c 0908 	ldr.w	r0, [ip], #-8
 800e3f6:	3b01      	subs	r3, #1
 800e3f8:	4584      	cmp	ip, r0
 800e3fa:	f43f af7e 	beq.w	800e2fa <_malloc_r+0x196>
 800e3fe:	e782      	b.n	800e306 <_malloc_r+0x1a2>
 800e400:	20000280 	.word	0x20000280
 800e404:	20000288 	.word	0x20000288
 800e408:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800e40c:	f8db 6004 	ldr.w	r6, [fp, #4]
 800e410:	f026 0603 	bic.w	r6, r6, #3
 800e414:	42b4      	cmp	r4, r6
 800e416:	d803      	bhi.n	800e420 <_malloc_r+0x2bc>
 800e418:	1b33      	subs	r3, r6, r4
 800e41a:	2b0f      	cmp	r3, #15
 800e41c:	f300 8095 	bgt.w	800e54a <_malloc_r+0x3e6>
 800e420:	4a4f      	ldr	r2, [pc, #316]	; (800e560 <_malloc_r+0x3fc>)
 800e422:	eb0b 0306 	add.w	r3, fp, r6
 800e426:	6817      	ldr	r7, [r2, #0]
 800e428:	4a4e      	ldr	r2, [pc, #312]	; (800e564 <_malloc_r+0x400>)
 800e42a:	3710      	adds	r7, #16
 800e42c:	6811      	ldr	r1, [r2, #0]
 800e42e:	4427      	add	r7, r4
 800e430:	3101      	adds	r1, #1
 800e432:	d005      	beq.n	800e440 <_malloc_r+0x2dc>
 800e434:	494c      	ldr	r1, [pc, #304]	; (800e568 <_malloc_r+0x404>)
 800e436:	3901      	subs	r1, #1
 800e438:	440f      	add	r7, r1
 800e43a:	3101      	adds	r1, #1
 800e43c:	4249      	negs	r1, r1
 800e43e:	400f      	ands	r7, r1
 800e440:	4639      	mov	r1, r7
 800e442:	4648      	mov	r0, r9
 800e444:	9201      	str	r2, [sp, #4]
 800e446:	9300      	str	r3, [sp, #0]
 800e448:	f000 fad2 	bl	800e9f0 <_sbrk_r>
 800e44c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800e450:	4680      	mov	r8, r0
 800e452:	d055      	beq.n	800e500 <_malloc_r+0x39c>
 800e454:	9b00      	ldr	r3, [sp, #0]
 800e456:	9a01      	ldr	r2, [sp, #4]
 800e458:	4283      	cmp	r3, r0
 800e45a:	d901      	bls.n	800e460 <_malloc_r+0x2fc>
 800e45c:	45ab      	cmp	fp, r5
 800e45e:	d14f      	bne.n	800e500 <_malloc_r+0x39c>
 800e460:	4842      	ldr	r0, [pc, #264]	; (800e56c <_malloc_r+0x408>)
 800e462:	4543      	cmp	r3, r8
 800e464:	6801      	ldr	r1, [r0, #0]
 800e466:	4682      	mov	sl, r0
 800e468:	eb07 0e01 	add.w	lr, r7, r1
 800e46c:	f8c0 e000 	str.w	lr, [r0]
 800e470:	493f      	ldr	r1, [pc, #252]	; (800e570 <_malloc_r+0x40c>)
 800e472:	d113      	bne.n	800e49c <_malloc_r+0x338>
 800e474:	420b      	tst	r3, r1
 800e476:	d111      	bne.n	800e49c <_malloc_r+0x338>
 800e478:	68ab      	ldr	r3, [r5, #8]
 800e47a:	443e      	add	r6, r7
 800e47c:	f046 0601 	orr.w	r6, r6, #1
 800e480:	605e      	str	r6, [r3, #4]
 800e482:	4a3c      	ldr	r2, [pc, #240]	; (800e574 <_malloc_r+0x410>)
 800e484:	f8da 3000 	ldr.w	r3, [sl]
 800e488:	6811      	ldr	r1, [r2, #0]
 800e48a:	428b      	cmp	r3, r1
 800e48c:	bf88      	it	hi
 800e48e:	6013      	strhi	r3, [r2, #0]
 800e490:	4a39      	ldr	r2, [pc, #228]	; (800e578 <_malloc_r+0x414>)
 800e492:	6811      	ldr	r1, [r2, #0]
 800e494:	428b      	cmp	r3, r1
 800e496:	bf88      	it	hi
 800e498:	6013      	strhi	r3, [r2, #0]
 800e49a:	e031      	b.n	800e500 <_malloc_r+0x39c>
 800e49c:	6810      	ldr	r0, [r2, #0]
 800e49e:	3001      	adds	r0, #1
 800e4a0:	bf1b      	ittet	ne
 800e4a2:	eba8 0303 	subne.w	r3, r8, r3
 800e4a6:	4473      	addne	r3, lr
 800e4a8:	f8c2 8000 	streq.w	r8, [r2]
 800e4ac:	f8ca 3000 	strne.w	r3, [sl]
 800e4b0:	f018 0007 	ands.w	r0, r8, #7
 800e4b4:	bf1c      	itt	ne
 800e4b6:	f1c0 0008 	rsbne	r0, r0, #8
 800e4ba:	4480      	addne	r8, r0
 800e4bc:	4b2a      	ldr	r3, [pc, #168]	; (800e568 <_malloc_r+0x404>)
 800e4be:	4447      	add	r7, r8
 800e4c0:	4418      	add	r0, r3
 800e4c2:	400f      	ands	r7, r1
 800e4c4:	1bc7      	subs	r7, r0, r7
 800e4c6:	4639      	mov	r1, r7
 800e4c8:	4648      	mov	r0, r9
 800e4ca:	f000 fa91 	bl	800e9f0 <_sbrk_r>
 800e4ce:	1c43      	adds	r3, r0, #1
 800e4d0:	bf04      	itt	eq
 800e4d2:	4640      	moveq	r0, r8
 800e4d4:	2700      	moveq	r7, #0
 800e4d6:	f8da 3000 	ldr.w	r3, [sl]
 800e4da:	eba0 0008 	sub.w	r0, r0, r8
 800e4de:	443b      	add	r3, r7
 800e4e0:	4407      	add	r7, r0
 800e4e2:	f047 0701 	orr.w	r7, r7, #1
 800e4e6:	45ab      	cmp	fp, r5
 800e4e8:	f8c5 8008 	str.w	r8, [r5, #8]
 800e4ec:	f8ca 3000 	str.w	r3, [sl]
 800e4f0:	f8c8 7004 	str.w	r7, [r8, #4]
 800e4f4:	d0c5      	beq.n	800e482 <_malloc_r+0x31e>
 800e4f6:	2e0f      	cmp	r6, #15
 800e4f8:	d810      	bhi.n	800e51c <_malloc_r+0x3b8>
 800e4fa:	2301      	movs	r3, #1
 800e4fc:	f8c8 3004 	str.w	r3, [r8, #4]
 800e500:	68ab      	ldr	r3, [r5, #8]
 800e502:	685a      	ldr	r2, [r3, #4]
 800e504:	f022 0203 	bic.w	r2, r2, #3
 800e508:	4294      	cmp	r4, r2
 800e50a:	eba2 0304 	sub.w	r3, r2, r4
 800e50e:	d801      	bhi.n	800e514 <_malloc_r+0x3b0>
 800e510:	2b0f      	cmp	r3, #15
 800e512:	dc1a      	bgt.n	800e54a <_malloc_r+0x3e6>
 800e514:	4648      	mov	r0, r9
 800e516:	f000 f893 	bl	800e640 <__malloc_unlock>
 800e51a:	e630      	b.n	800e17e <_malloc_r+0x1a>
 800e51c:	2205      	movs	r2, #5
 800e51e:	f8db 3004 	ldr.w	r3, [fp, #4]
 800e522:	3e0c      	subs	r6, #12
 800e524:	f026 0607 	bic.w	r6, r6, #7
 800e528:	f003 0301 	and.w	r3, r3, #1
 800e52c:	4333      	orrs	r3, r6
 800e52e:	f8cb 3004 	str.w	r3, [fp, #4]
 800e532:	2e0f      	cmp	r6, #15
 800e534:	eb0b 0306 	add.w	r3, fp, r6
 800e538:	605a      	str	r2, [r3, #4]
 800e53a:	609a      	str	r2, [r3, #8]
 800e53c:	d9a1      	bls.n	800e482 <_malloc_r+0x31e>
 800e53e:	f10b 0108 	add.w	r1, fp, #8
 800e542:	4648      	mov	r0, r9
 800e544:	f002 feba 	bl	80112bc <_free_r>
 800e548:	e79b      	b.n	800e482 <_malloc_r+0x31e>
 800e54a:	68ae      	ldr	r6, [r5, #8]
 800e54c:	f044 0201 	orr.w	r2, r4, #1
 800e550:	f043 0301 	orr.w	r3, r3, #1
 800e554:	4434      	add	r4, r6
 800e556:	6072      	str	r2, [r6, #4]
 800e558:	60ac      	str	r4, [r5, #8]
 800e55a:	6063      	str	r3, [r4, #4]
 800e55c:	e634      	b.n	800e1c8 <_malloc_r+0x64>
 800e55e:	bf00      	nop
 800e560:	20000a40 	.word	0x20000a40
 800e564:	20000688 	.word	0x20000688
 800e568:	00001000 	.word	0x00001000
 800e56c:	20000a10 	.word	0x20000a10
 800e570:	00000fff 	.word	0x00000fff
 800e574:	20000a38 	.word	0x20000a38
 800e578:	20000a3c 	.word	0x20000a3c

0800e57c <__ascii_mbtowc>:
 800e57c:	b082      	sub	sp, #8
 800e57e:	b901      	cbnz	r1, 800e582 <__ascii_mbtowc+0x6>
 800e580:	a901      	add	r1, sp, #4
 800e582:	b142      	cbz	r2, 800e596 <__ascii_mbtowc+0x1a>
 800e584:	b14b      	cbz	r3, 800e59a <__ascii_mbtowc+0x1e>
 800e586:	7813      	ldrb	r3, [r2, #0]
 800e588:	600b      	str	r3, [r1, #0]
 800e58a:	7812      	ldrb	r2, [r2, #0]
 800e58c:	1c10      	adds	r0, r2, #0
 800e58e:	bf18      	it	ne
 800e590:	2001      	movne	r0, #1
 800e592:	b002      	add	sp, #8
 800e594:	4770      	bx	lr
 800e596:	4610      	mov	r0, r2
 800e598:	e7fb      	b.n	800e592 <__ascii_mbtowc+0x16>
 800e59a:	f06f 0001 	mvn.w	r0, #1
 800e59e:	e7f8      	b.n	800e592 <__ascii_mbtowc+0x16>

0800e5a0 <memchr>:
 800e5a0:	b510      	push	{r4, lr}
 800e5a2:	b2c9      	uxtb	r1, r1
 800e5a4:	4402      	add	r2, r0
 800e5a6:	4290      	cmp	r0, r2
 800e5a8:	4603      	mov	r3, r0
 800e5aa:	d101      	bne.n	800e5b0 <memchr+0x10>
 800e5ac:	2000      	movs	r0, #0
 800e5ae:	bd10      	pop	{r4, pc}
 800e5b0:	781c      	ldrb	r4, [r3, #0]
 800e5b2:	3001      	adds	r0, #1
 800e5b4:	428c      	cmp	r4, r1
 800e5b6:	d1f6      	bne.n	800e5a6 <memchr+0x6>
 800e5b8:	4618      	mov	r0, r3
 800e5ba:	bd10      	pop	{r4, pc}

0800e5bc <memcmp>:
 800e5bc:	b510      	push	{r4, lr}
 800e5be:	3901      	subs	r1, #1
 800e5c0:	4402      	add	r2, r0
 800e5c2:	4290      	cmp	r0, r2
 800e5c4:	d101      	bne.n	800e5ca <memcmp+0xe>
 800e5c6:	2000      	movs	r0, #0
 800e5c8:	bd10      	pop	{r4, pc}
 800e5ca:	f810 3b01 	ldrb.w	r3, [r0], #1
 800e5ce:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e5d2:	42a3      	cmp	r3, r4
 800e5d4:	d0f5      	beq.n	800e5c2 <memcmp+0x6>
 800e5d6:	1b18      	subs	r0, r3, r4
 800e5d8:	bd10      	pop	{r4, pc}

0800e5da <memcpy>:
 800e5da:	b510      	push	{r4, lr}
 800e5dc:	1e43      	subs	r3, r0, #1
 800e5de:	440a      	add	r2, r1
 800e5e0:	4291      	cmp	r1, r2
 800e5e2:	d100      	bne.n	800e5e6 <memcpy+0xc>
 800e5e4:	bd10      	pop	{r4, pc}
 800e5e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e5ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e5ee:	e7f7      	b.n	800e5e0 <memcpy+0x6>

0800e5f0 <memmove>:
 800e5f0:	4288      	cmp	r0, r1
 800e5f2:	b510      	push	{r4, lr}
 800e5f4:	eb01 0302 	add.w	r3, r1, r2
 800e5f8:	d803      	bhi.n	800e602 <memmove+0x12>
 800e5fa:	1e42      	subs	r2, r0, #1
 800e5fc:	4299      	cmp	r1, r3
 800e5fe:	d10c      	bne.n	800e61a <memmove+0x2a>
 800e600:	bd10      	pop	{r4, pc}
 800e602:	4298      	cmp	r0, r3
 800e604:	d2f9      	bcs.n	800e5fa <memmove+0xa>
 800e606:	1881      	adds	r1, r0, r2
 800e608:	1ad2      	subs	r2, r2, r3
 800e60a:	42d3      	cmn	r3, r2
 800e60c:	d100      	bne.n	800e610 <memmove+0x20>
 800e60e:	bd10      	pop	{r4, pc}
 800e610:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e614:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800e618:	e7f7      	b.n	800e60a <memmove+0x1a>
 800e61a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e61e:	f802 4f01 	strb.w	r4, [r2, #1]!
 800e622:	e7eb      	b.n	800e5fc <memmove+0xc>

0800e624 <memset>:
 800e624:	4603      	mov	r3, r0
 800e626:	4402      	add	r2, r0
 800e628:	4293      	cmp	r3, r2
 800e62a:	d100      	bne.n	800e62e <memset+0xa>
 800e62c:	4770      	bx	lr
 800e62e:	f803 1b01 	strb.w	r1, [r3], #1
 800e632:	e7f9      	b.n	800e628 <memset+0x4>

0800e634 <__malloc_lock>:
 800e634:	4801      	ldr	r0, [pc, #4]	; (800e63c <__malloc_lock+0x8>)
 800e636:	f7ff bd17 	b.w	800e068 <__retarget_lock_acquire_recursive>
 800e63a:	bf00      	nop
 800e63c:	20000b54 	.word	0x20000b54

0800e640 <__malloc_unlock>:
 800e640:	4801      	ldr	r0, [pc, #4]	; (800e648 <__malloc_unlock+0x8>)
 800e642:	f7ff bd13 	b.w	800e06c <__retarget_lock_release_recursive>
 800e646:	bf00      	nop
 800e648:	20000b54 	.word	0x20000b54

0800e64c <_putc_r>:
 800e64c:	b570      	push	{r4, r5, r6, lr}
 800e64e:	460d      	mov	r5, r1
 800e650:	4614      	mov	r4, r2
 800e652:	4606      	mov	r6, r0
 800e654:	b118      	cbz	r0, 800e65e <_putc_r+0x12>
 800e656:	6983      	ldr	r3, [r0, #24]
 800e658:	b90b      	cbnz	r3, 800e65e <_putc_r+0x12>
 800e65a:	f002 fd57 	bl	801110c <__sinit>
 800e65e:	4b1c      	ldr	r3, [pc, #112]	; (800e6d0 <_putc_r+0x84>)
 800e660:	429c      	cmp	r4, r3
 800e662:	d124      	bne.n	800e6ae <_putc_r+0x62>
 800e664:	6874      	ldr	r4, [r6, #4]
 800e666:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e668:	07d8      	lsls	r0, r3, #31
 800e66a:	d405      	bmi.n	800e678 <_putc_r+0x2c>
 800e66c:	89a3      	ldrh	r3, [r4, #12]
 800e66e:	0599      	lsls	r1, r3, #22
 800e670:	d402      	bmi.n	800e678 <_putc_r+0x2c>
 800e672:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e674:	f7ff fcf8 	bl	800e068 <__retarget_lock_acquire_recursive>
 800e678:	68a3      	ldr	r3, [r4, #8]
 800e67a:	3b01      	subs	r3, #1
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	60a3      	str	r3, [r4, #8]
 800e680:	da05      	bge.n	800e68e <_putc_r+0x42>
 800e682:	69a2      	ldr	r2, [r4, #24]
 800e684:	4293      	cmp	r3, r2
 800e686:	db1c      	blt.n	800e6c2 <_putc_r+0x76>
 800e688:	b2eb      	uxtb	r3, r5
 800e68a:	2b0a      	cmp	r3, #10
 800e68c:	d019      	beq.n	800e6c2 <_putc_r+0x76>
 800e68e:	6823      	ldr	r3, [r4, #0]
 800e690:	1c5a      	adds	r2, r3, #1
 800e692:	6022      	str	r2, [r4, #0]
 800e694:	701d      	strb	r5, [r3, #0]
 800e696:	b2ed      	uxtb	r5, r5
 800e698:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e69a:	07da      	lsls	r2, r3, #31
 800e69c:	d405      	bmi.n	800e6aa <_putc_r+0x5e>
 800e69e:	89a3      	ldrh	r3, [r4, #12]
 800e6a0:	059b      	lsls	r3, r3, #22
 800e6a2:	d402      	bmi.n	800e6aa <_putc_r+0x5e>
 800e6a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e6a6:	f7ff fce1 	bl	800e06c <__retarget_lock_release_recursive>
 800e6aa:	4628      	mov	r0, r5
 800e6ac:	bd70      	pop	{r4, r5, r6, pc}
 800e6ae:	4b09      	ldr	r3, [pc, #36]	; (800e6d4 <_putc_r+0x88>)
 800e6b0:	429c      	cmp	r4, r3
 800e6b2:	d101      	bne.n	800e6b8 <_putc_r+0x6c>
 800e6b4:	68b4      	ldr	r4, [r6, #8]
 800e6b6:	e7d6      	b.n	800e666 <_putc_r+0x1a>
 800e6b8:	4b07      	ldr	r3, [pc, #28]	; (800e6d8 <_putc_r+0x8c>)
 800e6ba:	429c      	cmp	r4, r3
 800e6bc:	bf08      	it	eq
 800e6be:	68f4      	ldreq	r4, [r6, #12]
 800e6c0:	e7d1      	b.n	800e666 <_putc_r+0x1a>
 800e6c2:	4629      	mov	r1, r5
 800e6c4:	4622      	mov	r2, r4
 800e6c6:	4630      	mov	r0, r6
 800e6c8:	f001 fc22 	bl	800ff10 <__swbuf_r>
 800e6cc:	4605      	mov	r5, r0
 800e6ce:	e7e3      	b.n	800e698 <_putc_r+0x4c>
 800e6d0:	08013aa0 	.word	0x08013aa0
 800e6d4:	08013ac0 	.word	0x08013ac0
 800e6d8:	08013a80 	.word	0x08013a80

0800e6dc <realloc>:
 800e6dc:	4b02      	ldr	r3, [pc, #8]	; (800e6e8 <realloc+0xc>)
 800e6de:	460a      	mov	r2, r1
 800e6e0:	4601      	mov	r1, r0
 800e6e2:	6818      	ldr	r0, [r3, #0]
 800e6e4:	f000 b802 	b.w	800e6ec <_realloc_r>
 800e6e8:	20000020 	.word	0x20000020

0800e6ec <_realloc_r>:
 800e6ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6f0:	4682      	mov	sl, r0
 800e6f2:	460c      	mov	r4, r1
 800e6f4:	b929      	cbnz	r1, 800e702 <_realloc_r+0x16>
 800e6f6:	4611      	mov	r1, r2
 800e6f8:	b003      	add	sp, #12
 800e6fa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6fe:	f7ff bd31 	b.w	800e164 <_malloc_r>
 800e702:	9201      	str	r2, [sp, #4]
 800e704:	f7ff ff96 	bl	800e634 <__malloc_lock>
 800e708:	9a01      	ldr	r2, [sp, #4]
 800e70a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800e70e:	f102 080b 	add.w	r8, r2, #11
 800e712:	f1b8 0f16 	cmp.w	r8, #22
 800e716:	f1a4 0908 	sub.w	r9, r4, #8
 800e71a:	f025 0603 	bic.w	r6, r5, #3
 800e71e:	d90a      	bls.n	800e736 <_realloc_r+0x4a>
 800e720:	f038 0807 	bics.w	r8, r8, #7
 800e724:	d509      	bpl.n	800e73a <_realloc_r+0x4e>
 800e726:	230c      	movs	r3, #12
 800e728:	2700      	movs	r7, #0
 800e72a:	f8ca 3000 	str.w	r3, [sl]
 800e72e:	4638      	mov	r0, r7
 800e730:	b003      	add	sp, #12
 800e732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e736:	f04f 0810 	mov.w	r8, #16
 800e73a:	4590      	cmp	r8, r2
 800e73c:	d3f3      	bcc.n	800e726 <_realloc_r+0x3a>
 800e73e:	45b0      	cmp	r8, r6
 800e740:	f340 8148 	ble.w	800e9d4 <_realloc_r+0x2e8>
 800e744:	4ba9      	ldr	r3, [pc, #676]	; (800e9ec <_realloc_r+0x300>)
 800e746:	eb09 0106 	add.w	r1, r9, r6
 800e74a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800e74e:	469b      	mov	fp, r3
 800e750:	4571      	cmp	r1, lr
 800e752:	684b      	ldr	r3, [r1, #4]
 800e754:	d005      	beq.n	800e762 <_realloc_r+0x76>
 800e756:	f023 0001 	bic.w	r0, r3, #1
 800e75a:	4408      	add	r0, r1
 800e75c:	6840      	ldr	r0, [r0, #4]
 800e75e:	07c7      	lsls	r7, r0, #31
 800e760:	d447      	bmi.n	800e7f2 <_realloc_r+0x106>
 800e762:	f023 0303 	bic.w	r3, r3, #3
 800e766:	4571      	cmp	r1, lr
 800e768:	eb06 0703 	add.w	r7, r6, r3
 800e76c:	d119      	bne.n	800e7a2 <_realloc_r+0xb6>
 800e76e:	f108 0010 	add.w	r0, r8, #16
 800e772:	4287      	cmp	r7, r0
 800e774:	db3f      	blt.n	800e7f6 <_realloc_r+0x10a>
 800e776:	eba7 0708 	sub.w	r7, r7, r8
 800e77a:	eb09 0308 	add.w	r3, r9, r8
 800e77e:	f047 0701 	orr.w	r7, r7, #1
 800e782:	f8cb 3008 	str.w	r3, [fp, #8]
 800e786:	605f      	str	r7, [r3, #4]
 800e788:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800e78c:	4650      	mov	r0, sl
 800e78e:	f003 0301 	and.w	r3, r3, #1
 800e792:	ea43 0308 	orr.w	r3, r3, r8
 800e796:	f844 3c04 	str.w	r3, [r4, #-4]
 800e79a:	f7ff ff51 	bl	800e640 <__malloc_unlock>
 800e79e:	4627      	mov	r7, r4
 800e7a0:	e7c5      	b.n	800e72e <_realloc_r+0x42>
 800e7a2:	45b8      	cmp	r8, r7
 800e7a4:	dc27      	bgt.n	800e7f6 <_realloc_r+0x10a>
 800e7a6:	68cb      	ldr	r3, [r1, #12]
 800e7a8:	688a      	ldr	r2, [r1, #8]
 800e7aa:	60d3      	str	r3, [r2, #12]
 800e7ac:	609a      	str	r2, [r3, #8]
 800e7ae:	eba7 0008 	sub.w	r0, r7, r8
 800e7b2:	280f      	cmp	r0, #15
 800e7b4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e7b8:	eb09 0207 	add.w	r2, r9, r7
 800e7bc:	f240 810c 	bls.w	800e9d8 <_realloc_r+0x2ec>
 800e7c0:	f003 0301 	and.w	r3, r3, #1
 800e7c4:	eb09 0108 	add.w	r1, r9, r8
 800e7c8:	ea43 0308 	orr.w	r3, r3, r8
 800e7cc:	f040 0001 	orr.w	r0, r0, #1
 800e7d0:	f8c9 3004 	str.w	r3, [r9, #4]
 800e7d4:	6048      	str	r0, [r1, #4]
 800e7d6:	6853      	ldr	r3, [r2, #4]
 800e7d8:	3108      	adds	r1, #8
 800e7da:	f043 0301 	orr.w	r3, r3, #1
 800e7de:	6053      	str	r3, [r2, #4]
 800e7e0:	4650      	mov	r0, sl
 800e7e2:	f002 fd6b 	bl	80112bc <_free_r>
 800e7e6:	4650      	mov	r0, sl
 800e7e8:	f7ff ff2a 	bl	800e640 <__malloc_unlock>
 800e7ec:	f109 0708 	add.w	r7, r9, #8
 800e7f0:	e79d      	b.n	800e72e <_realloc_r+0x42>
 800e7f2:	2300      	movs	r3, #0
 800e7f4:	4619      	mov	r1, r3
 800e7f6:	07e8      	lsls	r0, r5, #31
 800e7f8:	f100 8085 	bmi.w	800e906 <_realloc_r+0x21a>
 800e7fc:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800e800:	eba9 0505 	sub.w	r5, r9, r5
 800e804:	6868      	ldr	r0, [r5, #4]
 800e806:	f020 0003 	bic.w	r0, r0, #3
 800e80a:	4430      	add	r0, r6
 800e80c:	2900      	cmp	r1, #0
 800e80e:	d077      	beq.n	800e900 <_realloc_r+0x214>
 800e810:	4571      	cmp	r1, lr
 800e812:	d151      	bne.n	800e8b8 <_realloc_r+0x1cc>
 800e814:	4403      	add	r3, r0
 800e816:	f108 0110 	add.w	r1, r8, #16
 800e81a:	428b      	cmp	r3, r1
 800e81c:	db70      	blt.n	800e900 <_realloc_r+0x214>
 800e81e:	462f      	mov	r7, r5
 800e820:	68ea      	ldr	r2, [r5, #12]
 800e822:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800e826:	60ca      	str	r2, [r1, #12]
 800e828:	6091      	str	r1, [r2, #8]
 800e82a:	1f32      	subs	r2, r6, #4
 800e82c:	2a24      	cmp	r2, #36	; 0x24
 800e82e:	d83c      	bhi.n	800e8aa <_realloc_r+0x1be>
 800e830:	2a13      	cmp	r2, #19
 800e832:	d937      	bls.n	800e8a4 <_realloc_r+0x1b8>
 800e834:	6821      	ldr	r1, [r4, #0]
 800e836:	2a1b      	cmp	r2, #27
 800e838:	60a9      	str	r1, [r5, #8]
 800e83a:	6861      	ldr	r1, [r4, #4]
 800e83c:	60e9      	str	r1, [r5, #12]
 800e83e:	d81c      	bhi.n	800e87a <_realloc_r+0x18e>
 800e840:	f105 0210 	add.w	r2, r5, #16
 800e844:	f104 0108 	add.w	r1, r4, #8
 800e848:	6808      	ldr	r0, [r1, #0]
 800e84a:	6010      	str	r0, [r2, #0]
 800e84c:	6848      	ldr	r0, [r1, #4]
 800e84e:	6050      	str	r0, [r2, #4]
 800e850:	6889      	ldr	r1, [r1, #8]
 800e852:	6091      	str	r1, [r2, #8]
 800e854:	eba3 0308 	sub.w	r3, r3, r8
 800e858:	eb05 0208 	add.w	r2, r5, r8
 800e85c:	f043 0301 	orr.w	r3, r3, #1
 800e860:	f8cb 2008 	str.w	r2, [fp, #8]
 800e864:	6053      	str	r3, [r2, #4]
 800e866:	686b      	ldr	r3, [r5, #4]
 800e868:	f003 0301 	and.w	r3, r3, #1
 800e86c:	ea43 0308 	orr.w	r3, r3, r8
 800e870:	606b      	str	r3, [r5, #4]
 800e872:	4650      	mov	r0, sl
 800e874:	f7ff fee4 	bl	800e640 <__malloc_unlock>
 800e878:	e759      	b.n	800e72e <_realloc_r+0x42>
 800e87a:	68a1      	ldr	r1, [r4, #8]
 800e87c:	2a24      	cmp	r2, #36	; 0x24
 800e87e:	6129      	str	r1, [r5, #16]
 800e880:	68e1      	ldr	r1, [r4, #12]
 800e882:	bf18      	it	ne
 800e884:	f105 0218 	addne.w	r2, r5, #24
 800e888:	6169      	str	r1, [r5, #20]
 800e88a:	bf09      	itett	eq
 800e88c:	6922      	ldreq	r2, [r4, #16]
 800e88e:	f104 0110 	addne.w	r1, r4, #16
 800e892:	61aa      	streq	r2, [r5, #24]
 800e894:	6960      	ldreq	r0, [r4, #20]
 800e896:	bf02      	ittt	eq
 800e898:	f105 0220 	addeq.w	r2, r5, #32
 800e89c:	f104 0118 	addeq.w	r1, r4, #24
 800e8a0:	61e8      	streq	r0, [r5, #28]
 800e8a2:	e7d1      	b.n	800e848 <_realloc_r+0x15c>
 800e8a4:	463a      	mov	r2, r7
 800e8a6:	4621      	mov	r1, r4
 800e8a8:	e7ce      	b.n	800e848 <_realloc_r+0x15c>
 800e8aa:	4621      	mov	r1, r4
 800e8ac:	4638      	mov	r0, r7
 800e8ae:	9301      	str	r3, [sp, #4]
 800e8b0:	f7ff fe9e 	bl	800e5f0 <memmove>
 800e8b4:	9b01      	ldr	r3, [sp, #4]
 800e8b6:	e7cd      	b.n	800e854 <_realloc_r+0x168>
 800e8b8:	18c7      	adds	r7, r0, r3
 800e8ba:	45b8      	cmp	r8, r7
 800e8bc:	dc20      	bgt.n	800e900 <_realloc_r+0x214>
 800e8be:	68cb      	ldr	r3, [r1, #12]
 800e8c0:	688a      	ldr	r2, [r1, #8]
 800e8c2:	60d3      	str	r3, [r2, #12]
 800e8c4:	609a      	str	r2, [r3, #8]
 800e8c6:	4628      	mov	r0, r5
 800e8c8:	68eb      	ldr	r3, [r5, #12]
 800e8ca:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800e8ce:	60d3      	str	r3, [r2, #12]
 800e8d0:	609a      	str	r2, [r3, #8]
 800e8d2:	1f32      	subs	r2, r6, #4
 800e8d4:	2a24      	cmp	r2, #36	; 0x24
 800e8d6:	d843      	bhi.n	800e960 <_realloc_r+0x274>
 800e8d8:	2a13      	cmp	r2, #19
 800e8da:	d93f      	bls.n	800e95c <_realloc_r+0x270>
 800e8dc:	6823      	ldr	r3, [r4, #0]
 800e8de:	2a1b      	cmp	r2, #27
 800e8e0:	60ab      	str	r3, [r5, #8]
 800e8e2:	6863      	ldr	r3, [r4, #4]
 800e8e4:	60eb      	str	r3, [r5, #12]
 800e8e6:	d824      	bhi.n	800e932 <_realloc_r+0x246>
 800e8e8:	f105 0010 	add.w	r0, r5, #16
 800e8ec:	f104 0308 	add.w	r3, r4, #8
 800e8f0:	681a      	ldr	r2, [r3, #0]
 800e8f2:	6002      	str	r2, [r0, #0]
 800e8f4:	685a      	ldr	r2, [r3, #4]
 800e8f6:	6042      	str	r2, [r0, #4]
 800e8f8:	689b      	ldr	r3, [r3, #8]
 800e8fa:	6083      	str	r3, [r0, #8]
 800e8fc:	46a9      	mov	r9, r5
 800e8fe:	e756      	b.n	800e7ae <_realloc_r+0xc2>
 800e900:	4580      	cmp	r8, r0
 800e902:	4607      	mov	r7, r0
 800e904:	dddf      	ble.n	800e8c6 <_realloc_r+0x1da>
 800e906:	4611      	mov	r1, r2
 800e908:	4650      	mov	r0, sl
 800e90a:	f7ff fc2b 	bl	800e164 <_malloc_r>
 800e90e:	4607      	mov	r7, r0
 800e910:	2800      	cmp	r0, #0
 800e912:	d0ae      	beq.n	800e872 <_realloc_r+0x186>
 800e914:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800e918:	f1a0 0208 	sub.w	r2, r0, #8
 800e91c:	f023 0301 	bic.w	r3, r3, #1
 800e920:	444b      	add	r3, r9
 800e922:	429a      	cmp	r2, r3
 800e924:	d120      	bne.n	800e968 <_realloc_r+0x27c>
 800e926:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800e92a:	f027 0703 	bic.w	r7, r7, #3
 800e92e:	4437      	add	r7, r6
 800e930:	e73d      	b.n	800e7ae <_realloc_r+0xc2>
 800e932:	68a3      	ldr	r3, [r4, #8]
 800e934:	2a24      	cmp	r2, #36	; 0x24
 800e936:	612b      	str	r3, [r5, #16]
 800e938:	68e3      	ldr	r3, [r4, #12]
 800e93a:	bf18      	it	ne
 800e93c:	f105 0018 	addne.w	r0, r5, #24
 800e940:	616b      	str	r3, [r5, #20]
 800e942:	bf09      	itett	eq
 800e944:	6923      	ldreq	r3, [r4, #16]
 800e946:	f104 0310 	addne.w	r3, r4, #16
 800e94a:	61ab      	streq	r3, [r5, #24]
 800e94c:	6962      	ldreq	r2, [r4, #20]
 800e94e:	bf02      	ittt	eq
 800e950:	f105 0020 	addeq.w	r0, r5, #32
 800e954:	f104 0318 	addeq.w	r3, r4, #24
 800e958:	61ea      	streq	r2, [r5, #28]
 800e95a:	e7c9      	b.n	800e8f0 <_realloc_r+0x204>
 800e95c:	4623      	mov	r3, r4
 800e95e:	e7c7      	b.n	800e8f0 <_realloc_r+0x204>
 800e960:	4621      	mov	r1, r4
 800e962:	f7ff fe45 	bl	800e5f0 <memmove>
 800e966:	e7c9      	b.n	800e8fc <_realloc_r+0x210>
 800e968:	1f32      	subs	r2, r6, #4
 800e96a:	2a24      	cmp	r2, #36	; 0x24
 800e96c:	d82e      	bhi.n	800e9cc <_realloc_r+0x2e0>
 800e96e:	2a13      	cmp	r2, #19
 800e970:	d929      	bls.n	800e9c6 <_realloc_r+0x2da>
 800e972:	6823      	ldr	r3, [r4, #0]
 800e974:	2a1b      	cmp	r2, #27
 800e976:	6003      	str	r3, [r0, #0]
 800e978:	6863      	ldr	r3, [r4, #4]
 800e97a:	6043      	str	r3, [r0, #4]
 800e97c:	d80e      	bhi.n	800e99c <_realloc_r+0x2b0>
 800e97e:	f100 0308 	add.w	r3, r0, #8
 800e982:	f104 0208 	add.w	r2, r4, #8
 800e986:	6811      	ldr	r1, [r2, #0]
 800e988:	6019      	str	r1, [r3, #0]
 800e98a:	6851      	ldr	r1, [r2, #4]
 800e98c:	6059      	str	r1, [r3, #4]
 800e98e:	6892      	ldr	r2, [r2, #8]
 800e990:	609a      	str	r2, [r3, #8]
 800e992:	4621      	mov	r1, r4
 800e994:	4650      	mov	r0, sl
 800e996:	f002 fc91 	bl	80112bc <_free_r>
 800e99a:	e76a      	b.n	800e872 <_realloc_r+0x186>
 800e99c:	68a3      	ldr	r3, [r4, #8]
 800e99e:	2a24      	cmp	r2, #36	; 0x24
 800e9a0:	6083      	str	r3, [r0, #8]
 800e9a2:	68e3      	ldr	r3, [r4, #12]
 800e9a4:	bf18      	it	ne
 800e9a6:	f104 0210 	addne.w	r2, r4, #16
 800e9aa:	60c3      	str	r3, [r0, #12]
 800e9ac:	bf09      	itett	eq
 800e9ae:	6923      	ldreq	r3, [r4, #16]
 800e9b0:	f100 0310 	addne.w	r3, r0, #16
 800e9b4:	6103      	streq	r3, [r0, #16]
 800e9b6:	6961      	ldreq	r1, [r4, #20]
 800e9b8:	bf02      	ittt	eq
 800e9ba:	f100 0318 	addeq.w	r3, r0, #24
 800e9be:	f104 0218 	addeq.w	r2, r4, #24
 800e9c2:	6141      	streq	r1, [r0, #20]
 800e9c4:	e7df      	b.n	800e986 <_realloc_r+0x29a>
 800e9c6:	4603      	mov	r3, r0
 800e9c8:	4622      	mov	r2, r4
 800e9ca:	e7dc      	b.n	800e986 <_realloc_r+0x29a>
 800e9cc:	4621      	mov	r1, r4
 800e9ce:	f7ff fe0f 	bl	800e5f0 <memmove>
 800e9d2:	e7de      	b.n	800e992 <_realloc_r+0x2a6>
 800e9d4:	4637      	mov	r7, r6
 800e9d6:	e6ea      	b.n	800e7ae <_realloc_r+0xc2>
 800e9d8:	f003 0301 	and.w	r3, r3, #1
 800e9dc:	431f      	orrs	r7, r3
 800e9de:	f8c9 7004 	str.w	r7, [r9, #4]
 800e9e2:	6853      	ldr	r3, [r2, #4]
 800e9e4:	f043 0301 	orr.w	r3, r3, #1
 800e9e8:	6053      	str	r3, [r2, #4]
 800e9ea:	e6fc      	b.n	800e7e6 <_realloc_r+0xfa>
 800e9ec:	20000280 	.word	0x20000280

0800e9f0 <_sbrk_r>:
 800e9f0:	b538      	push	{r3, r4, r5, lr}
 800e9f2:	2300      	movs	r3, #0
 800e9f4:	4c05      	ldr	r4, [pc, #20]	; (800ea0c <_sbrk_r+0x1c>)
 800e9f6:	4605      	mov	r5, r0
 800e9f8:	4608      	mov	r0, r1
 800e9fa:	6023      	str	r3, [r4, #0]
 800e9fc:	f003 f998 	bl	8011d30 <_sbrk>
 800ea00:	1c43      	adds	r3, r0, #1
 800ea02:	d102      	bne.n	800ea0a <_sbrk_r+0x1a>
 800ea04:	6823      	ldr	r3, [r4, #0]
 800ea06:	b103      	cbz	r3, 800ea0a <_sbrk_r+0x1a>
 800ea08:	602b      	str	r3, [r5, #0]
 800ea0a:	bd38      	pop	{r3, r4, r5, pc}
 800ea0c:	20000b60 	.word	0x20000b60

0800ea10 <_raise_r>:
 800ea10:	291f      	cmp	r1, #31
 800ea12:	b538      	push	{r3, r4, r5, lr}
 800ea14:	4604      	mov	r4, r0
 800ea16:	460d      	mov	r5, r1
 800ea18:	d904      	bls.n	800ea24 <_raise_r+0x14>
 800ea1a:	2316      	movs	r3, #22
 800ea1c:	6003      	str	r3, [r0, #0]
 800ea1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ea22:	bd38      	pop	{r3, r4, r5, pc}
 800ea24:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ea26:	b112      	cbz	r2, 800ea2e <_raise_r+0x1e>
 800ea28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ea2c:	b94b      	cbnz	r3, 800ea42 <_raise_r+0x32>
 800ea2e:	4620      	mov	r0, r4
 800ea30:	f000 f830 	bl	800ea94 <_getpid_r>
 800ea34:	462a      	mov	r2, r5
 800ea36:	4601      	mov	r1, r0
 800ea38:	4620      	mov	r0, r4
 800ea3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea3e:	f000 b817 	b.w	800ea70 <_kill_r>
 800ea42:	2b01      	cmp	r3, #1
 800ea44:	d00a      	beq.n	800ea5c <_raise_r+0x4c>
 800ea46:	1c59      	adds	r1, r3, #1
 800ea48:	d103      	bne.n	800ea52 <_raise_r+0x42>
 800ea4a:	2316      	movs	r3, #22
 800ea4c:	6003      	str	r3, [r0, #0]
 800ea4e:	2001      	movs	r0, #1
 800ea50:	bd38      	pop	{r3, r4, r5, pc}
 800ea52:	2400      	movs	r4, #0
 800ea54:	4628      	mov	r0, r5
 800ea56:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ea5a:	4798      	blx	r3
 800ea5c:	2000      	movs	r0, #0
 800ea5e:	bd38      	pop	{r3, r4, r5, pc}

0800ea60 <raise>:
 800ea60:	4b02      	ldr	r3, [pc, #8]	; (800ea6c <raise+0xc>)
 800ea62:	4601      	mov	r1, r0
 800ea64:	6818      	ldr	r0, [r3, #0]
 800ea66:	f7ff bfd3 	b.w	800ea10 <_raise_r>
 800ea6a:	bf00      	nop
 800ea6c:	20000020 	.word	0x20000020

0800ea70 <_kill_r>:
 800ea70:	b538      	push	{r3, r4, r5, lr}
 800ea72:	2300      	movs	r3, #0
 800ea74:	4c06      	ldr	r4, [pc, #24]	; (800ea90 <_kill_r+0x20>)
 800ea76:	4605      	mov	r5, r0
 800ea78:	4608      	mov	r0, r1
 800ea7a:	4611      	mov	r1, r2
 800ea7c:	6023      	str	r3, [r4, #0]
 800ea7e:	f003 f93f 	bl	8011d00 <_kill>
 800ea82:	1c43      	adds	r3, r0, #1
 800ea84:	d102      	bne.n	800ea8c <_kill_r+0x1c>
 800ea86:	6823      	ldr	r3, [r4, #0]
 800ea88:	b103      	cbz	r3, 800ea8c <_kill_r+0x1c>
 800ea8a:	602b      	str	r3, [r5, #0]
 800ea8c:	bd38      	pop	{r3, r4, r5, pc}
 800ea8e:	bf00      	nop
 800ea90:	20000b60 	.word	0x20000b60

0800ea94 <_getpid_r>:
 800ea94:	f003 b924 	b.w	8011ce0 <_getpid>

0800ea98 <sprintf>:
 800ea98:	b40e      	push	{r1, r2, r3}
 800ea9a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800ea9e:	b500      	push	{lr}
 800eaa0:	b09c      	sub	sp, #112	; 0x70
 800eaa2:	f8ad 1014 	strh.w	r1, [sp, #20]
 800eaa6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800eaaa:	9104      	str	r1, [sp, #16]
 800eaac:	9107      	str	r1, [sp, #28]
 800eaae:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800eab2:	ab1d      	add	r3, sp, #116	; 0x74
 800eab4:	9002      	str	r0, [sp, #8]
 800eab6:	9006      	str	r0, [sp, #24]
 800eab8:	4808      	ldr	r0, [pc, #32]	; (800eadc <sprintf+0x44>)
 800eaba:	f853 2b04 	ldr.w	r2, [r3], #4
 800eabe:	f8ad 1016 	strh.w	r1, [sp, #22]
 800eac2:	6800      	ldr	r0, [r0, #0]
 800eac4:	a902      	add	r1, sp, #8
 800eac6:	9301      	str	r3, [sp, #4]
 800eac8:	f000 fa50 	bl	800ef6c <_svfprintf_r>
 800eacc:	2200      	movs	r2, #0
 800eace:	9b02      	ldr	r3, [sp, #8]
 800ead0:	701a      	strb	r2, [r3, #0]
 800ead2:	b01c      	add	sp, #112	; 0x70
 800ead4:	f85d eb04 	ldr.w	lr, [sp], #4
 800ead8:	b003      	add	sp, #12
 800eada:	4770      	bx	lr
 800eadc:	20000020 	.word	0x20000020

0800eae0 <__sread>:
 800eae0:	b510      	push	{r4, lr}
 800eae2:	460c      	mov	r4, r1
 800eae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eae8:	f002 ffc4 	bl	8011a74 <_read_r>
 800eaec:	2800      	cmp	r0, #0
 800eaee:	bfab      	itete	ge
 800eaf0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800eaf2:	89a3      	ldrhlt	r3, [r4, #12]
 800eaf4:	181b      	addge	r3, r3, r0
 800eaf6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800eafa:	bfac      	ite	ge
 800eafc:	6563      	strge	r3, [r4, #84]	; 0x54
 800eafe:	81a3      	strhlt	r3, [r4, #12]
 800eb00:	bd10      	pop	{r4, pc}

0800eb02 <__swrite>:
 800eb02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb06:	461f      	mov	r7, r3
 800eb08:	898b      	ldrh	r3, [r1, #12]
 800eb0a:	4605      	mov	r5, r0
 800eb0c:	05db      	lsls	r3, r3, #23
 800eb0e:	460c      	mov	r4, r1
 800eb10:	4616      	mov	r6, r2
 800eb12:	d505      	bpl.n	800eb20 <__swrite+0x1e>
 800eb14:	2302      	movs	r3, #2
 800eb16:	2200      	movs	r2, #0
 800eb18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb1c:	f002 fcc6 	bl	80114ac <_lseek_r>
 800eb20:	89a3      	ldrh	r3, [r4, #12]
 800eb22:	4632      	mov	r2, r6
 800eb24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800eb28:	81a3      	strh	r3, [r4, #12]
 800eb2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb2e:	463b      	mov	r3, r7
 800eb30:	4628      	mov	r0, r5
 800eb32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eb36:	f001 ba57 	b.w	800ffe8 <_write_r>

0800eb3a <__sseek>:
 800eb3a:	b510      	push	{r4, lr}
 800eb3c:	460c      	mov	r4, r1
 800eb3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb42:	f002 fcb3 	bl	80114ac <_lseek_r>
 800eb46:	1c43      	adds	r3, r0, #1
 800eb48:	89a3      	ldrh	r3, [r4, #12]
 800eb4a:	bf15      	itete	ne
 800eb4c:	6560      	strne	r0, [r4, #84]	; 0x54
 800eb4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800eb52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800eb56:	81a3      	strheq	r3, [r4, #12]
 800eb58:	bf18      	it	ne
 800eb5a:	81a3      	strhne	r3, [r4, #12]
 800eb5c:	bd10      	pop	{r4, pc}

0800eb5e <__sclose>:
 800eb5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb62:	f001 bb3b 	b.w	80101dc <_close_r>
	...

0800eb68 <_strerror_r>:
 800eb68:	b510      	push	{r4, lr}
 800eb6a:	4604      	mov	r4, r0
 800eb6c:	4608      	mov	r0, r1
 800eb6e:	4611      	mov	r1, r2
 800eb70:	288e      	cmp	r0, #142	; 0x8e
 800eb72:	f200 812f 	bhi.w	800edd4 <_strerror_r+0x26c>
 800eb76:	e8df f010 	tbh	[pc, r0, lsl #1]
 800eb7a:	0138      	.short	0x0138
 800eb7c:	0091008f 	.word	0x0091008f
 800eb80:	00950093 	.word	0x00950093
 800eb84:	00990097 	.word	0x00990097
 800eb88:	009d009b 	.word	0x009d009b
 800eb8c:	00a300a1 	.word	0x00a300a1
 800eb90:	00a900a7 	.word	0x00a900a7
 800eb94:	00ad00ab 	.word	0x00ad00ab
 800eb98:	00af012d 	.word	0x00af012d
 800eb9c:	00b300b1 	.word	0x00b300b1
 800eba0:	00b700b5 	.word	0x00b700b5
 800eba4:	00bf00bd 	.word	0x00bf00bd
 800eba8:	00c700c5 	.word	0x00c700c5
 800ebac:	00cb00c9 	.word	0x00cb00c9
 800ebb0:	00d100cd 	.word	0x00d100cd
 800ebb4:	00d700d5 	.word	0x00d700d5
 800ebb8:	00db00d9 	.word	0x00db00d9
 800ebbc:	00df00dd 	.word	0x00df00dd
 800ebc0:	00e300e1 	.word	0x00e300e1
 800ebc4:	012d012d 	.word	0x012d012d
 800ebc8:	012d012d 	.word	0x012d012d
 800ebcc:	012d012d 	.word	0x012d012d
 800ebd0:	012d012d 	.word	0x012d012d
 800ebd4:	00eb00e7 	.word	0x00eb00e7
 800ebd8:	012d012d 	.word	0x012d012d
 800ebdc:	012d012d 	.word	0x012d012d
 800ebe0:	012d012d 	.word	0x012d012d
 800ebe4:	012d012d 	.word	0x012d012d
 800ebe8:	012d012d 	.word	0x012d012d
 800ebec:	012d012d 	.word	0x012d012d
 800ebf0:	00ed012d 	.word	0x00ed012d
 800ebf4:	00ef0107 	.word	0x00ef0107
 800ebf8:	012d00f1 	.word	0x012d00f1
 800ebfc:	012d012d 	.word	0x012d012d
 800ec00:	012d00f3 	.word	0x012d00f3
 800ec04:	012d012d 	.word	0x012d012d
 800ec08:	012d00f5 	.word	0x012d00f5
 800ec0c:	00f9012d 	.word	0x00f9012d
 800ec10:	012d012d 	.word	0x012d012d
 800ec14:	012d00fb 	.word	0x012d00fb
 800ec18:	012d012d 	.word	0x012d012d
 800ec1c:	012d012d 	.word	0x012d012d
 800ec20:	012d012d 	.word	0x012d012d
 800ec24:	012d012d 	.word	0x012d012d
 800ec28:	00fd012d 	.word	0x00fd012d
 800ec2c:	00ff012d 	.word	0x00ff012d
 800ec30:	01030101 	.word	0x01030101
 800ec34:	012d012d 	.word	0x012d012d
 800ec38:	012d0125 	.word	0x012d0125
 800ec3c:	012d012d 	.word	0x012d012d
 800ec40:	012d012d 	.word	0x012d012d
 800ec44:	012d012d 	.word	0x012d012d
 800ec48:	0113012d 	.word	0x0113012d
 800ec4c:	01090105 	.word	0x01090105
 800ec50:	010d010b 	.word	0x010d010b
 800ec54:	012d010f 	.word	0x012d010f
 800ec58:	01150111 	.word	0x01150111
 800ec5c:	00e90119 	.word	0x00e90119
 800ec60:	012b00c1 	.word	0x012b00c1
 800ec64:	00cf00b9 	.word	0x00cf00b9
 800ec68:	009f00bb 	.word	0x009f00bb
 800ec6c:	012900a5 	.word	0x012900a5
 800ec70:	012d00f7 	.word	0x012d00f7
 800ec74:	00c30117 	.word	0x00c30117
 800ec78:	011b011d 	.word	0x011b011d
 800ec7c:	012d012d 	.word	0x012d012d
 800ec80:	012d012d 	.word	0x012d012d
 800ec84:	00d3012d 	.word	0x00d3012d
 800ec88:	012d012d 	.word	0x012d012d
 800ec8c:	00e5012d 	.word	0x00e5012d
 800ec90:	011f0127 	.word	0x011f0127
 800ec94:	01230121 	.word	0x01230121
 800ec98:	4855      	ldr	r0, [pc, #340]	; (800edf0 <_strerror_r+0x288>)
 800ec9a:	bd10      	pop	{r4, pc}
 800ec9c:	4855      	ldr	r0, [pc, #340]	; (800edf4 <_strerror_r+0x28c>)
 800ec9e:	bd10      	pop	{r4, pc}
 800eca0:	4855      	ldr	r0, [pc, #340]	; (800edf8 <_strerror_r+0x290>)
 800eca2:	bd10      	pop	{r4, pc}
 800eca4:	4855      	ldr	r0, [pc, #340]	; (800edfc <_strerror_r+0x294>)
 800eca6:	bd10      	pop	{r4, pc}
 800eca8:	4855      	ldr	r0, [pc, #340]	; (800ee00 <_strerror_r+0x298>)
 800ecaa:	bd10      	pop	{r4, pc}
 800ecac:	4855      	ldr	r0, [pc, #340]	; (800ee04 <_strerror_r+0x29c>)
 800ecae:	bd10      	pop	{r4, pc}
 800ecb0:	4855      	ldr	r0, [pc, #340]	; (800ee08 <_strerror_r+0x2a0>)
 800ecb2:	bd10      	pop	{r4, pc}
 800ecb4:	4855      	ldr	r0, [pc, #340]	; (800ee0c <_strerror_r+0x2a4>)
 800ecb6:	bd10      	pop	{r4, pc}
 800ecb8:	4855      	ldr	r0, [pc, #340]	; (800ee10 <_strerror_r+0x2a8>)
 800ecba:	bd10      	pop	{r4, pc}
 800ecbc:	4855      	ldr	r0, [pc, #340]	; (800ee14 <_strerror_r+0x2ac>)
 800ecbe:	bd10      	pop	{r4, pc}
 800ecc0:	4855      	ldr	r0, [pc, #340]	; (800ee18 <_strerror_r+0x2b0>)
 800ecc2:	bd10      	pop	{r4, pc}
 800ecc4:	4855      	ldr	r0, [pc, #340]	; (800ee1c <_strerror_r+0x2b4>)
 800ecc6:	bd10      	pop	{r4, pc}
 800ecc8:	4855      	ldr	r0, [pc, #340]	; (800ee20 <_strerror_r+0x2b8>)
 800ecca:	bd10      	pop	{r4, pc}
 800eccc:	4855      	ldr	r0, [pc, #340]	; (800ee24 <_strerror_r+0x2bc>)
 800ecce:	bd10      	pop	{r4, pc}
 800ecd0:	4855      	ldr	r0, [pc, #340]	; (800ee28 <_strerror_r+0x2c0>)
 800ecd2:	bd10      	pop	{r4, pc}
 800ecd4:	4855      	ldr	r0, [pc, #340]	; (800ee2c <_strerror_r+0x2c4>)
 800ecd6:	bd10      	pop	{r4, pc}
 800ecd8:	4855      	ldr	r0, [pc, #340]	; (800ee30 <_strerror_r+0x2c8>)
 800ecda:	bd10      	pop	{r4, pc}
 800ecdc:	4855      	ldr	r0, [pc, #340]	; (800ee34 <_strerror_r+0x2cc>)
 800ecde:	bd10      	pop	{r4, pc}
 800ece0:	4855      	ldr	r0, [pc, #340]	; (800ee38 <_strerror_r+0x2d0>)
 800ece2:	bd10      	pop	{r4, pc}
 800ece4:	4855      	ldr	r0, [pc, #340]	; (800ee3c <_strerror_r+0x2d4>)
 800ece6:	bd10      	pop	{r4, pc}
 800ece8:	4855      	ldr	r0, [pc, #340]	; (800ee40 <_strerror_r+0x2d8>)
 800ecea:	bd10      	pop	{r4, pc}
 800ecec:	4855      	ldr	r0, [pc, #340]	; (800ee44 <_strerror_r+0x2dc>)
 800ecee:	bd10      	pop	{r4, pc}
 800ecf0:	4855      	ldr	r0, [pc, #340]	; (800ee48 <_strerror_r+0x2e0>)
 800ecf2:	bd10      	pop	{r4, pc}
 800ecf4:	4855      	ldr	r0, [pc, #340]	; (800ee4c <_strerror_r+0x2e4>)
 800ecf6:	bd10      	pop	{r4, pc}
 800ecf8:	4855      	ldr	r0, [pc, #340]	; (800ee50 <_strerror_r+0x2e8>)
 800ecfa:	bd10      	pop	{r4, pc}
 800ecfc:	4855      	ldr	r0, [pc, #340]	; (800ee54 <_strerror_r+0x2ec>)
 800ecfe:	bd10      	pop	{r4, pc}
 800ed00:	4855      	ldr	r0, [pc, #340]	; (800ee58 <_strerror_r+0x2f0>)
 800ed02:	bd10      	pop	{r4, pc}
 800ed04:	4855      	ldr	r0, [pc, #340]	; (800ee5c <_strerror_r+0x2f4>)
 800ed06:	bd10      	pop	{r4, pc}
 800ed08:	4855      	ldr	r0, [pc, #340]	; (800ee60 <_strerror_r+0x2f8>)
 800ed0a:	bd10      	pop	{r4, pc}
 800ed0c:	4855      	ldr	r0, [pc, #340]	; (800ee64 <_strerror_r+0x2fc>)
 800ed0e:	bd10      	pop	{r4, pc}
 800ed10:	4855      	ldr	r0, [pc, #340]	; (800ee68 <_strerror_r+0x300>)
 800ed12:	bd10      	pop	{r4, pc}
 800ed14:	4855      	ldr	r0, [pc, #340]	; (800ee6c <_strerror_r+0x304>)
 800ed16:	bd10      	pop	{r4, pc}
 800ed18:	4855      	ldr	r0, [pc, #340]	; (800ee70 <_strerror_r+0x308>)
 800ed1a:	bd10      	pop	{r4, pc}
 800ed1c:	4855      	ldr	r0, [pc, #340]	; (800ee74 <_strerror_r+0x30c>)
 800ed1e:	bd10      	pop	{r4, pc}
 800ed20:	4855      	ldr	r0, [pc, #340]	; (800ee78 <_strerror_r+0x310>)
 800ed22:	bd10      	pop	{r4, pc}
 800ed24:	4855      	ldr	r0, [pc, #340]	; (800ee7c <_strerror_r+0x314>)
 800ed26:	bd10      	pop	{r4, pc}
 800ed28:	4855      	ldr	r0, [pc, #340]	; (800ee80 <_strerror_r+0x318>)
 800ed2a:	bd10      	pop	{r4, pc}
 800ed2c:	4855      	ldr	r0, [pc, #340]	; (800ee84 <_strerror_r+0x31c>)
 800ed2e:	bd10      	pop	{r4, pc}
 800ed30:	4855      	ldr	r0, [pc, #340]	; (800ee88 <_strerror_r+0x320>)
 800ed32:	bd10      	pop	{r4, pc}
 800ed34:	4855      	ldr	r0, [pc, #340]	; (800ee8c <_strerror_r+0x324>)
 800ed36:	bd10      	pop	{r4, pc}
 800ed38:	4855      	ldr	r0, [pc, #340]	; (800ee90 <_strerror_r+0x328>)
 800ed3a:	bd10      	pop	{r4, pc}
 800ed3c:	4855      	ldr	r0, [pc, #340]	; (800ee94 <_strerror_r+0x32c>)
 800ed3e:	bd10      	pop	{r4, pc}
 800ed40:	4855      	ldr	r0, [pc, #340]	; (800ee98 <_strerror_r+0x330>)
 800ed42:	bd10      	pop	{r4, pc}
 800ed44:	4855      	ldr	r0, [pc, #340]	; (800ee9c <_strerror_r+0x334>)
 800ed46:	bd10      	pop	{r4, pc}
 800ed48:	4855      	ldr	r0, [pc, #340]	; (800eea0 <_strerror_r+0x338>)
 800ed4a:	bd10      	pop	{r4, pc}
 800ed4c:	4855      	ldr	r0, [pc, #340]	; (800eea4 <_strerror_r+0x33c>)
 800ed4e:	bd10      	pop	{r4, pc}
 800ed50:	4855      	ldr	r0, [pc, #340]	; (800eea8 <_strerror_r+0x340>)
 800ed52:	bd10      	pop	{r4, pc}
 800ed54:	4855      	ldr	r0, [pc, #340]	; (800eeac <_strerror_r+0x344>)
 800ed56:	bd10      	pop	{r4, pc}
 800ed58:	4855      	ldr	r0, [pc, #340]	; (800eeb0 <_strerror_r+0x348>)
 800ed5a:	bd10      	pop	{r4, pc}
 800ed5c:	4855      	ldr	r0, [pc, #340]	; (800eeb4 <_strerror_r+0x34c>)
 800ed5e:	bd10      	pop	{r4, pc}
 800ed60:	4855      	ldr	r0, [pc, #340]	; (800eeb8 <_strerror_r+0x350>)
 800ed62:	bd10      	pop	{r4, pc}
 800ed64:	4855      	ldr	r0, [pc, #340]	; (800eebc <_strerror_r+0x354>)
 800ed66:	bd10      	pop	{r4, pc}
 800ed68:	4855      	ldr	r0, [pc, #340]	; (800eec0 <_strerror_r+0x358>)
 800ed6a:	bd10      	pop	{r4, pc}
 800ed6c:	4855      	ldr	r0, [pc, #340]	; (800eec4 <_strerror_r+0x35c>)
 800ed6e:	bd10      	pop	{r4, pc}
 800ed70:	4855      	ldr	r0, [pc, #340]	; (800eec8 <_strerror_r+0x360>)
 800ed72:	bd10      	pop	{r4, pc}
 800ed74:	4855      	ldr	r0, [pc, #340]	; (800eecc <_strerror_r+0x364>)
 800ed76:	bd10      	pop	{r4, pc}
 800ed78:	4855      	ldr	r0, [pc, #340]	; (800eed0 <_strerror_r+0x368>)
 800ed7a:	bd10      	pop	{r4, pc}
 800ed7c:	4855      	ldr	r0, [pc, #340]	; (800eed4 <_strerror_r+0x36c>)
 800ed7e:	bd10      	pop	{r4, pc}
 800ed80:	4855      	ldr	r0, [pc, #340]	; (800eed8 <_strerror_r+0x370>)
 800ed82:	bd10      	pop	{r4, pc}
 800ed84:	4855      	ldr	r0, [pc, #340]	; (800eedc <_strerror_r+0x374>)
 800ed86:	bd10      	pop	{r4, pc}
 800ed88:	4855      	ldr	r0, [pc, #340]	; (800eee0 <_strerror_r+0x378>)
 800ed8a:	bd10      	pop	{r4, pc}
 800ed8c:	4855      	ldr	r0, [pc, #340]	; (800eee4 <_strerror_r+0x37c>)
 800ed8e:	bd10      	pop	{r4, pc}
 800ed90:	4855      	ldr	r0, [pc, #340]	; (800eee8 <_strerror_r+0x380>)
 800ed92:	bd10      	pop	{r4, pc}
 800ed94:	4855      	ldr	r0, [pc, #340]	; (800eeec <_strerror_r+0x384>)
 800ed96:	bd10      	pop	{r4, pc}
 800ed98:	4855      	ldr	r0, [pc, #340]	; (800eef0 <_strerror_r+0x388>)
 800ed9a:	bd10      	pop	{r4, pc}
 800ed9c:	4855      	ldr	r0, [pc, #340]	; (800eef4 <_strerror_r+0x38c>)
 800ed9e:	bd10      	pop	{r4, pc}
 800eda0:	4855      	ldr	r0, [pc, #340]	; (800eef8 <_strerror_r+0x390>)
 800eda2:	bd10      	pop	{r4, pc}
 800eda4:	4855      	ldr	r0, [pc, #340]	; (800eefc <_strerror_r+0x394>)
 800eda6:	bd10      	pop	{r4, pc}
 800eda8:	4855      	ldr	r0, [pc, #340]	; (800ef00 <_strerror_r+0x398>)
 800edaa:	bd10      	pop	{r4, pc}
 800edac:	4855      	ldr	r0, [pc, #340]	; (800ef04 <_strerror_r+0x39c>)
 800edae:	bd10      	pop	{r4, pc}
 800edb0:	4855      	ldr	r0, [pc, #340]	; (800ef08 <_strerror_r+0x3a0>)
 800edb2:	bd10      	pop	{r4, pc}
 800edb4:	4855      	ldr	r0, [pc, #340]	; (800ef0c <_strerror_r+0x3a4>)
 800edb6:	bd10      	pop	{r4, pc}
 800edb8:	4855      	ldr	r0, [pc, #340]	; (800ef10 <_strerror_r+0x3a8>)
 800edba:	bd10      	pop	{r4, pc}
 800edbc:	4855      	ldr	r0, [pc, #340]	; (800ef14 <_strerror_r+0x3ac>)
 800edbe:	bd10      	pop	{r4, pc}
 800edc0:	4855      	ldr	r0, [pc, #340]	; (800ef18 <_strerror_r+0x3b0>)
 800edc2:	bd10      	pop	{r4, pc}
 800edc4:	4855      	ldr	r0, [pc, #340]	; (800ef1c <_strerror_r+0x3b4>)
 800edc6:	bd10      	pop	{r4, pc}
 800edc8:	4855      	ldr	r0, [pc, #340]	; (800ef20 <_strerror_r+0x3b8>)
 800edca:	bd10      	pop	{r4, pc}
 800edcc:	4855      	ldr	r0, [pc, #340]	; (800ef24 <_strerror_r+0x3bc>)
 800edce:	bd10      	pop	{r4, pc}
 800edd0:	4855      	ldr	r0, [pc, #340]	; (800ef28 <_strerror_r+0x3c0>)
 800edd2:	bd10      	pop	{r4, pc}
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	bf14      	ite	ne
 800edd8:	461a      	movne	r2, r3
 800edda:	4622      	moveq	r2, r4
 800eddc:	f001 f896 	bl	800ff0c <_user_strerror>
 800ede0:	4b52      	ldr	r3, [pc, #328]	; (800ef2c <_strerror_r+0x3c4>)
 800ede2:	2800      	cmp	r0, #0
 800ede4:	bf08      	it	eq
 800ede6:	4618      	moveq	r0, r3
 800ede8:	bd10      	pop	{r4, pc}
 800edea:	4851      	ldr	r0, [pc, #324]	; (800ef30 <_strerror_r+0x3c8>)
 800edec:	bd10      	pop	{r4, pc}
 800edee:	bf00      	nop
 800edf0:	08013390 	.word	0x08013390
 800edf4:	0801339a 	.word	0x0801339a
 800edf8:	080133b4 	.word	0x080133b4
 800edfc:	080133c4 	.word	0x080133c4
 800ee00:	080133dc 	.word	0x080133dc
 800ee04:	080133e6 	.word	0x080133e6
 800ee08:	08013400 	.word	0x08013400
 800ee0c:	08013412 	.word	0x08013412
 800ee10:	08013424 	.word	0x08013424
 800ee14:	0801343d 	.word	0x0801343d
 800ee18:	0801344d 	.word	0x0801344d
 800ee1c:	08013459 	.word	0x08013459
 800ee20:	08013476 	.word	0x08013476
 800ee24:	08013488 	.word	0x08013488
 800ee28:	08013499 	.word	0x08013499
 800ee2c:	080134ab 	.word	0x080134ab
 800ee30:	080134b7 	.word	0x080134b7
 800ee34:	080134cf 	.word	0x080134cf
 800ee38:	080134db 	.word	0x080134db
 800ee3c:	080134ed 	.word	0x080134ed
 800ee40:	080134fc 	.word	0x080134fc
 800ee44:	0801350c 	.word	0x0801350c
 800ee48:	08013519 	.word	0x08013519
 800ee4c:	08013538 	.word	0x08013538
 800ee50:	08013547 	.word	0x08013547
 800ee54:	08013558 	.word	0x08013558
 800ee58:	0801357c 	.word	0x0801357c
 800ee5c:	0801359a 	.word	0x0801359a
 800ee60:	080135b8 	.word	0x080135b8
 800ee64:	080135d8 	.word	0x080135d8
 800ee68:	080135ef 	.word	0x080135ef
 800ee6c:	080135fe 	.word	0x080135fe
 800ee70:	0801360d 	.word	0x0801360d
 800ee74:	08013621 	.word	0x08013621
 800ee78:	08013639 	.word	0x08013639
 800ee7c:	08013647 	.word	0x08013647
 800ee80:	08013654 	.word	0x08013654
 800ee84:	0801366a 	.word	0x0801366a
 800ee88:	08013679 	.word	0x08013679
 800ee8c:	08013685 	.word	0x08013685
 800ee90:	080136b4 	.word	0x080136b4
 800ee94:	080136c5 	.word	0x080136c5
 800ee98:	080136e0 	.word	0x080136e0
 800ee9c:	080136f3 	.word	0x080136f3
 800eea0:	08013709 	.word	0x08013709
 800eea4:	08013712 	.word	0x08013712
 800eea8:	08013729 	.word	0x08013729
 800eeac:	08013731 	.word	0x08013731
 800eeb0:	0801373e 	.word	0x0801373e
 800eeb4:	08013753 	.word	0x08013753
 800eeb8:	08013767 	.word	0x08013767
 800eebc:	0801377f 	.word	0x0801377f
 800eec0:	0801378e 	.word	0x0801378e
 800eec4:	0801379f 	.word	0x0801379f
 800eec8:	080137b2 	.word	0x080137b2
 800eecc:	080137be 	.word	0x080137be
 800eed0:	080137d7 	.word	0x080137d7
 800eed4:	080137eb 	.word	0x080137eb
 800eed8:	08013806 	.word	0x08013806
 800eedc:	0801381e 	.word	0x0801381e
 800eee0:	08013838 	.word	0x08013838
 800eee4:	08013840 	.word	0x08013840
 800eee8:	08013870 	.word	0x08013870
 800eeec:	0801388f 	.word	0x0801388f
 800eef0:	080138ae 	.word	0x080138ae
 800eef4:	080138c5 	.word	0x080138c5
 800eef8:	080138d8 	.word	0x080138d8
 800eefc:	080138f1 	.word	0x080138f1
 800ef00:	08013908 	.word	0x08013908
 800ef04:	0801391e 	.word	0x0801391e
 800ef08:	0801393f 	.word	0x0801393f
 800ef0c:	08013957 	.word	0x08013957
 800ef10:	08013973 	.word	0x08013973
 800ef14:	08013986 	.word	0x08013986
 800ef18:	0801399c 	.word	0x0801399c
 800ef1c:	080139b0 	.word	0x080139b0
 800ef20:	080139d2 	.word	0x080139d2
 800ef24:	080139f8 	.word	0x080139f8
 800ef28:	08013a09 	.word	0x08013a09
 800ef2c:	08013381 	.word	0x08013381
 800ef30:	08013388 	.word	0x08013388

0800ef34 <strerror>:
 800ef34:	2300      	movs	r3, #0
 800ef36:	4601      	mov	r1, r0
 800ef38:	4802      	ldr	r0, [pc, #8]	; (800ef44 <strerror+0x10>)
 800ef3a:	461a      	mov	r2, r3
 800ef3c:	6800      	ldr	r0, [r0, #0]
 800ef3e:	f7ff be13 	b.w	800eb68 <_strerror_r>
 800ef42:	bf00      	nop
 800ef44:	20000020 	.word	0x20000020

0800ef48 <strncmp>:
 800ef48:	b510      	push	{r4, lr}
 800ef4a:	b16a      	cbz	r2, 800ef68 <strncmp+0x20>
 800ef4c:	3901      	subs	r1, #1
 800ef4e:	1884      	adds	r4, r0, r2
 800ef50:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ef54:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ef58:	4293      	cmp	r3, r2
 800ef5a:	d103      	bne.n	800ef64 <strncmp+0x1c>
 800ef5c:	42a0      	cmp	r0, r4
 800ef5e:	d001      	beq.n	800ef64 <strncmp+0x1c>
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d1f5      	bne.n	800ef50 <strncmp+0x8>
 800ef64:	1a98      	subs	r0, r3, r2
 800ef66:	bd10      	pop	{r4, pc}
 800ef68:	4610      	mov	r0, r2
 800ef6a:	bd10      	pop	{r4, pc}

0800ef6c <_svfprintf_r>:
 800ef6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef70:	b0bf      	sub	sp, #252	; 0xfc
 800ef72:	4689      	mov	r9, r1
 800ef74:	4615      	mov	r5, r2
 800ef76:	461f      	mov	r7, r3
 800ef78:	4682      	mov	sl, r0
 800ef7a:	f002 fa89 	bl	8011490 <_localeconv_r>
 800ef7e:	6803      	ldr	r3, [r0, #0]
 800ef80:	4618      	mov	r0, r3
 800ef82:	9311      	str	r3, [sp, #68]	; 0x44
 800ef84:	f7f7 fc3a 	bl	80067fc <strlen>
 800ef88:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800ef8c:	900a      	str	r0, [sp, #40]	; 0x28
 800ef8e:	061b      	lsls	r3, r3, #24
 800ef90:	d518      	bpl.n	800efc4 <_svfprintf_r+0x58>
 800ef92:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ef96:	b9ab      	cbnz	r3, 800efc4 <_svfprintf_r+0x58>
 800ef98:	2140      	movs	r1, #64	; 0x40
 800ef9a:	4650      	mov	r0, sl
 800ef9c:	f7ff f8e2 	bl	800e164 <_malloc_r>
 800efa0:	f8c9 0000 	str.w	r0, [r9]
 800efa4:	f8c9 0010 	str.w	r0, [r9, #16]
 800efa8:	b948      	cbnz	r0, 800efbe <_svfprintf_r+0x52>
 800efaa:	230c      	movs	r3, #12
 800efac:	f8ca 3000 	str.w	r3, [sl]
 800efb0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800efb4:	930b      	str	r3, [sp, #44]	; 0x2c
 800efb6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800efb8:	b03f      	add	sp, #252	; 0xfc
 800efba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efbe:	2340      	movs	r3, #64	; 0x40
 800efc0:	f8c9 3014 	str.w	r3, [r9, #20]
 800efc4:	2300      	movs	r3, #0
 800efc6:	ac2e      	add	r4, sp, #184	; 0xb8
 800efc8:	9421      	str	r4, [sp, #132]	; 0x84
 800efca:	9323      	str	r3, [sp, #140]	; 0x8c
 800efcc:	9322      	str	r3, [sp, #136]	; 0x88
 800efce:	9509      	str	r5, [sp, #36]	; 0x24
 800efd0:	9307      	str	r3, [sp, #28]
 800efd2:	930d      	str	r3, [sp, #52]	; 0x34
 800efd4:	930e      	str	r3, [sp, #56]	; 0x38
 800efd6:	9315      	str	r3, [sp, #84]	; 0x54
 800efd8:	9314      	str	r3, [sp, #80]	; 0x50
 800efda:	930b      	str	r3, [sp, #44]	; 0x2c
 800efdc:	9312      	str	r3, [sp, #72]	; 0x48
 800efde:	9313      	str	r3, [sp, #76]	; 0x4c
 800efe0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800efe2:	462b      	mov	r3, r5
 800efe4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800efe8:	b112      	cbz	r2, 800eff0 <_svfprintf_r+0x84>
 800efea:	2a25      	cmp	r2, #37	; 0x25
 800efec:	f040 8083 	bne.w	800f0f6 <_svfprintf_r+0x18a>
 800eff0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eff2:	1aee      	subs	r6, r5, r3
 800eff4:	d00d      	beq.n	800f012 <_svfprintf_r+0xa6>
 800eff6:	e884 0048 	stmia.w	r4, {r3, r6}
 800effa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800effc:	4433      	add	r3, r6
 800effe:	9323      	str	r3, [sp, #140]	; 0x8c
 800f000:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f002:	3301      	adds	r3, #1
 800f004:	2b07      	cmp	r3, #7
 800f006:	9322      	str	r3, [sp, #136]	; 0x88
 800f008:	dc77      	bgt.n	800f0fa <_svfprintf_r+0x18e>
 800f00a:	3408      	adds	r4, #8
 800f00c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f00e:	4433      	add	r3, r6
 800f010:	930b      	str	r3, [sp, #44]	; 0x2c
 800f012:	782b      	ldrb	r3, [r5, #0]
 800f014:	2b00      	cmp	r3, #0
 800f016:	f000 8725 	beq.w	800fe64 <_svfprintf_r+0xef8>
 800f01a:	2300      	movs	r3, #0
 800f01c:	1c69      	adds	r1, r5, #1
 800f01e:	461a      	mov	r2, r3
 800f020:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800f024:	461d      	mov	r5, r3
 800f026:	200a      	movs	r0, #10
 800f028:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800f02c:	930c      	str	r3, [sp, #48]	; 0x30
 800f02e:	1c4e      	adds	r6, r1, #1
 800f030:	7809      	ldrb	r1, [r1, #0]
 800f032:	9609      	str	r6, [sp, #36]	; 0x24
 800f034:	9106      	str	r1, [sp, #24]
 800f036:	9906      	ldr	r1, [sp, #24]
 800f038:	3920      	subs	r1, #32
 800f03a:	2958      	cmp	r1, #88	; 0x58
 800f03c:	f200 8414 	bhi.w	800f868 <_svfprintf_r+0x8fc>
 800f040:	e8df f011 	tbh	[pc, r1, lsl #1]
 800f044:	041200a5 	.word	0x041200a5
 800f048:	00aa0412 	.word	0x00aa0412
 800f04c:	04120412 	.word	0x04120412
 800f050:	04120412 	.word	0x04120412
 800f054:	04120412 	.word	0x04120412
 800f058:	006500ad 	.word	0x006500ad
 800f05c:	00b50412 	.word	0x00b50412
 800f060:	041200b8 	.word	0x041200b8
 800f064:	00d800d5 	.word	0x00d800d5
 800f068:	00d800d8 	.word	0x00d800d8
 800f06c:	00d800d8 	.word	0x00d800d8
 800f070:	00d800d8 	.word	0x00d800d8
 800f074:	00d800d8 	.word	0x00d800d8
 800f078:	04120412 	.word	0x04120412
 800f07c:	04120412 	.word	0x04120412
 800f080:	04120412 	.word	0x04120412
 800f084:	04120412 	.word	0x04120412
 800f088:	04120412 	.word	0x04120412
 800f08c:	0122010c 	.word	0x0122010c
 800f090:	01220412 	.word	0x01220412
 800f094:	04120412 	.word	0x04120412
 800f098:	04120412 	.word	0x04120412
 800f09c:	041200eb 	.word	0x041200eb
 800f0a0:	033c0412 	.word	0x033c0412
 800f0a4:	04120412 	.word	0x04120412
 800f0a8:	04120412 	.word	0x04120412
 800f0ac:	03a40412 	.word	0x03a40412
 800f0b0:	04120412 	.word	0x04120412
 800f0b4:	04120085 	.word	0x04120085
 800f0b8:	04120412 	.word	0x04120412
 800f0bc:	04120412 	.word	0x04120412
 800f0c0:	04120412 	.word	0x04120412
 800f0c4:	04120412 	.word	0x04120412
 800f0c8:	00fe0412 	.word	0x00fe0412
 800f0cc:	0122006b 	.word	0x0122006b
 800f0d0:	01220122 	.word	0x01220122
 800f0d4:	006b00ee 	.word	0x006b00ee
 800f0d8:	04120412 	.word	0x04120412
 800f0dc:	041200f1 	.word	0x041200f1
 800f0e0:	033e031e 	.word	0x033e031e
 800f0e4:	00f80372 	.word	0x00f80372
 800f0e8:	03830412 	.word	0x03830412
 800f0ec:	03a60412 	.word	0x03a60412
 800f0f0:	04120412 	.word	0x04120412
 800f0f4:	03be      	.short	0x03be
 800f0f6:	461d      	mov	r5, r3
 800f0f8:	e773      	b.n	800efe2 <_svfprintf_r+0x76>
 800f0fa:	aa21      	add	r2, sp, #132	; 0x84
 800f0fc:	4649      	mov	r1, r9
 800f0fe:	4650      	mov	r0, sl
 800f100:	f002 fcca 	bl	8011a98 <__ssprint_r>
 800f104:	2800      	cmp	r0, #0
 800f106:	f040 868e 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800f10a:	ac2e      	add	r4, sp, #184	; 0xb8
 800f10c:	e77e      	b.n	800f00c <_svfprintf_r+0xa0>
 800f10e:	2301      	movs	r3, #1
 800f110:	222b      	movs	r2, #43	; 0x2b
 800f112:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f114:	e78b      	b.n	800f02e <_svfprintf_r+0xc2>
 800f116:	460f      	mov	r7, r1
 800f118:	e7fb      	b.n	800f112 <_svfprintf_r+0x1a6>
 800f11a:	b10b      	cbz	r3, 800f120 <_svfprintf_r+0x1b4>
 800f11c:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800f120:	06ae      	lsls	r6, r5, #26
 800f122:	f140 80a1 	bpl.w	800f268 <_svfprintf_r+0x2fc>
 800f126:	3707      	adds	r7, #7
 800f128:	f027 0707 	bic.w	r7, r7, #7
 800f12c:	f107 0308 	add.w	r3, r7, #8
 800f130:	9308      	str	r3, [sp, #32]
 800f132:	e9d7 6700 	ldrd	r6, r7, [r7]
 800f136:	2e00      	cmp	r6, #0
 800f138:	f177 0300 	sbcs.w	r3, r7, #0
 800f13c:	da05      	bge.n	800f14a <_svfprintf_r+0x1de>
 800f13e:	232d      	movs	r3, #45	; 0x2d
 800f140:	4276      	negs	r6, r6
 800f142:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800f146:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800f14a:	2301      	movs	r3, #1
 800f14c:	e2c7      	b.n	800f6de <_svfprintf_r+0x772>
 800f14e:	b10b      	cbz	r3, 800f154 <_svfprintf_r+0x1e8>
 800f150:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800f154:	4ba0      	ldr	r3, [pc, #640]	; (800f3d8 <_svfprintf_r+0x46c>)
 800f156:	9315      	str	r3, [sp, #84]	; 0x54
 800f158:	06ab      	lsls	r3, r5, #26
 800f15a:	f140 8336 	bpl.w	800f7ca <_svfprintf_r+0x85e>
 800f15e:	3707      	adds	r7, #7
 800f160:	f027 0707 	bic.w	r7, r7, #7
 800f164:	f107 0308 	add.w	r3, r7, #8
 800f168:	9308      	str	r3, [sp, #32]
 800f16a:	e9d7 6700 	ldrd	r6, r7, [r7]
 800f16e:	07e8      	lsls	r0, r5, #31
 800f170:	d50b      	bpl.n	800f18a <_svfprintf_r+0x21e>
 800f172:	ea56 0307 	orrs.w	r3, r6, r7
 800f176:	d008      	beq.n	800f18a <_svfprintf_r+0x21e>
 800f178:	2330      	movs	r3, #48	; 0x30
 800f17a:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800f17e:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800f182:	f045 0502 	orr.w	r5, r5, #2
 800f186:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 800f18a:	2302      	movs	r3, #2
 800f18c:	e2a4      	b.n	800f6d8 <_svfprintf_r+0x76c>
 800f18e:	2a00      	cmp	r2, #0
 800f190:	d1bf      	bne.n	800f112 <_svfprintf_r+0x1a6>
 800f192:	2301      	movs	r3, #1
 800f194:	2220      	movs	r2, #32
 800f196:	e7bc      	b.n	800f112 <_svfprintf_r+0x1a6>
 800f198:	f045 0501 	orr.w	r5, r5, #1
 800f19c:	e7b9      	b.n	800f112 <_svfprintf_r+0x1a6>
 800f19e:	683e      	ldr	r6, [r7, #0]
 800f1a0:	1d39      	adds	r1, r7, #4
 800f1a2:	2e00      	cmp	r6, #0
 800f1a4:	960c      	str	r6, [sp, #48]	; 0x30
 800f1a6:	dab6      	bge.n	800f116 <_svfprintf_r+0x1aa>
 800f1a8:	460f      	mov	r7, r1
 800f1aa:	4276      	negs	r6, r6
 800f1ac:	960c      	str	r6, [sp, #48]	; 0x30
 800f1ae:	f045 0504 	orr.w	r5, r5, #4
 800f1b2:	e7ae      	b.n	800f112 <_svfprintf_r+0x1a6>
 800f1b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f1b6:	1c4e      	adds	r6, r1, #1
 800f1b8:	7809      	ldrb	r1, [r1, #0]
 800f1ba:	292a      	cmp	r1, #42	; 0x2a
 800f1bc:	9106      	str	r1, [sp, #24]
 800f1be:	d010      	beq.n	800f1e2 <_svfprintf_r+0x276>
 800f1c0:	f04f 0b00 	mov.w	fp, #0
 800f1c4:	9609      	str	r6, [sp, #36]	; 0x24
 800f1c6:	9906      	ldr	r1, [sp, #24]
 800f1c8:	3930      	subs	r1, #48	; 0x30
 800f1ca:	2909      	cmp	r1, #9
 800f1cc:	f63f af33 	bhi.w	800f036 <_svfprintf_r+0xca>
 800f1d0:	fb00 1b0b 	mla	fp, r0, fp, r1
 800f1d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f1d6:	460e      	mov	r6, r1
 800f1d8:	f816 1b01 	ldrb.w	r1, [r6], #1
 800f1dc:	9106      	str	r1, [sp, #24]
 800f1de:	9609      	str	r6, [sp, #36]	; 0x24
 800f1e0:	e7f1      	b.n	800f1c6 <_svfprintf_r+0x25a>
 800f1e2:	6839      	ldr	r1, [r7, #0]
 800f1e4:	9609      	str	r6, [sp, #36]	; 0x24
 800f1e6:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 800f1ea:	3704      	adds	r7, #4
 800f1ec:	e791      	b.n	800f112 <_svfprintf_r+0x1a6>
 800f1ee:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800f1f2:	e78e      	b.n	800f112 <_svfprintf_r+0x1a6>
 800f1f4:	2100      	movs	r1, #0
 800f1f6:	910c      	str	r1, [sp, #48]	; 0x30
 800f1f8:	9906      	ldr	r1, [sp, #24]
 800f1fa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800f1fc:	3930      	subs	r1, #48	; 0x30
 800f1fe:	fb00 1106 	mla	r1, r0, r6, r1
 800f202:	910c      	str	r1, [sp, #48]	; 0x30
 800f204:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f206:	460e      	mov	r6, r1
 800f208:	f816 1b01 	ldrb.w	r1, [r6], #1
 800f20c:	9106      	str	r1, [sp, #24]
 800f20e:	9906      	ldr	r1, [sp, #24]
 800f210:	9609      	str	r6, [sp, #36]	; 0x24
 800f212:	3930      	subs	r1, #48	; 0x30
 800f214:	2909      	cmp	r1, #9
 800f216:	d9ef      	bls.n	800f1f8 <_svfprintf_r+0x28c>
 800f218:	e70d      	b.n	800f036 <_svfprintf_r+0xca>
 800f21a:	f045 0508 	orr.w	r5, r5, #8
 800f21e:	e778      	b.n	800f112 <_svfprintf_r+0x1a6>
 800f220:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800f224:	e775      	b.n	800f112 <_svfprintf_r+0x1a6>
 800f226:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f228:	7809      	ldrb	r1, [r1, #0]
 800f22a:	296c      	cmp	r1, #108	; 0x6c
 800f22c:	d105      	bne.n	800f23a <_svfprintf_r+0x2ce>
 800f22e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f230:	3101      	adds	r1, #1
 800f232:	9109      	str	r1, [sp, #36]	; 0x24
 800f234:	f045 0520 	orr.w	r5, r5, #32
 800f238:	e76b      	b.n	800f112 <_svfprintf_r+0x1a6>
 800f23a:	f045 0510 	orr.w	r5, r5, #16
 800f23e:	e768      	b.n	800f112 <_svfprintf_r+0x1a6>
 800f240:	2600      	movs	r6, #0
 800f242:	1d3b      	adds	r3, r7, #4
 800f244:	9308      	str	r3, [sp, #32]
 800f246:	683b      	ldr	r3, [r7, #0]
 800f248:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 800f24c:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 800f250:	f04f 0b01 	mov.w	fp, #1
 800f254:	4637      	mov	r7, r6
 800f256:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 800f25a:	e11c      	b.n	800f496 <_svfprintf_r+0x52a>
 800f25c:	b10b      	cbz	r3, 800f262 <_svfprintf_r+0x2f6>
 800f25e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800f262:	f045 0510 	orr.w	r5, r5, #16
 800f266:	e75b      	b.n	800f120 <_svfprintf_r+0x1b4>
 800f268:	f015 0f10 	tst.w	r5, #16
 800f26c:	f107 0304 	add.w	r3, r7, #4
 800f270:	d003      	beq.n	800f27a <_svfprintf_r+0x30e>
 800f272:	683e      	ldr	r6, [r7, #0]
 800f274:	9308      	str	r3, [sp, #32]
 800f276:	17f7      	asrs	r7, r6, #31
 800f278:	e75d      	b.n	800f136 <_svfprintf_r+0x1ca>
 800f27a:	683e      	ldr	r6, [r7, #0]
 800f27c:	f015 0f40 	tst.w	r5, #64	; 0x40
 800f280:	9308      	str	r3, [sp, #32]
 800f282:	bf18      	it	ne
 800f284:	b236      	sxthne	r6, r6
 800f286:	e7f6      	b.n	800f276 <_svfprintf_r+0x30a>
 800f288:	b10b      	cbz	r3, 800f28e <_svfprintf_r+0x322>
 800f28a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800f28e:	3707      	adds	r7, #7
 800f290:	f027 0707 	bic.w	r7, r7, #7
 800f294:	f107 0308 	add.w	r3, r7, #8
 800f298:	9308      	str	r3, [sp, #32]
 800f29a:	683b      	ldr	r3, [r7, #0]
 800f29c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f2a0:	930d      	str	r3, [sp, #52]	; 0x34
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800f2a6:	930e      	str	r3, [sp, #56]	; 0x38
 800f2a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f2aa:	4638      	mov	r0, r7
 800f2ac:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 800f2b0:	4631      	mov	r1, r6
 800f2b2:	4b4a      	ldr	r3, [pc, #296]	; (800f3dc <_svfprintf_r+0x470>)
 800f2b4:	f7f7 fefc 	bl	80070b0 <__aeabi_dcmpun>
 800f2b8:	2800      	cmp	r0, #0
 800f2ba:	f040 85dc 	bne.w	800fe76 <_svfprintf_r+0xf0a>
 800f2be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f2c2:	4b46      	ldr	r3, [pc, #280]	; (800f3dc <_svfprintf_r+0x470>)
 800f2c4:	4638      	mov	r0, r7
 800f2c6:	4631      	mov	r1, r6
 800f2c8:	f7f7 fed4 	bl	8007074 <__aeabi_dcmple>
 800f2cc:	2800      	cmp	r0, #0
 800f2ce:	f040 85d2 	bne.w	800fe76 <_svfprintf_r+0xf0a>
 800f2d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f2d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f2d6:	980d      	ldr	r0, [sp, #52]	; 0x34
 800f2d8:	990e      	ldr	r1, [sp, #56]	; 0x38
 800f2da:	f7f7 fec1 	bl	8007060 <__aeabi_dcmplt>
 800f2de:	b110      	cbz	r0, 800f2e6 <_svfprintf_r+0x37a>
 800f2e0:	232d      	movs	r3, #45	; 0x2d
 800f2e2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800f2e6:	4b3e      	ldr	r3, [pc, #248]	; (800f3e0 <_svfprintf_r+0x474>)
 800f2e8:	4a3e      	ldr	r2, [pc, #248]	; (800f3e4 <_svfprintf_r+0x478>)
 800f2ea:	9906      	ldr	r1, [sp, #24]
 800f2ec:	f04f 0b03 	mov.w	fp, #3
 800f2f0:	2947      	cmp	r1, #71	; 0x47
 800f2f2:	bfcc      	ite	gt
 800f2f4:	4690      	movgt	r8, r2
 800f2f6:	4698      	movle	r8, r3
 800f2f8:	2600      	movs	r6, #0
 800f2fa:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800f2fe:	4637      	mov	r7, r6
 800f300:	e0c9      	b.n	800f496 <_svfprintf_r+0x52a>
 800f302:	f1bb 3fff 	cmp.w	fp, #4294967295	; 0xffffffff
 800f306:	d026      	beq.n	800f356 <_svfprintf_r+0x3ea>
 800f308:	9b06      	ldr	r3, [sp, #24]
 800f30a:	f023 0320 	bic.w	r3, r3, #32
 800f30e:	2b47      	cmp	r3, #71	; 0x47
 800f310:	d104      	bne.n	800f31c <_svfprintf_r+0x3b0>
 800f312:	f1bb 0f00 	cmp.w	fp, #0
 800f316:	bf08      	it	eq
 800f318:	f04f 0b01 	moveq.w	fp, #1
 800f31c:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800f320:	9317      	str	r3, [sp, #92]	; 0x5c
 800f322:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f324:	1e1f      	subs	r7, r3, #0
 800f326:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f328:	bfa8      	it	ge
 800f32a:	9710      	strge	r7, [sp, #64]	; 0x40
 800f32c:	930f      	str	r3, [sp, #60]	; 0x3c
 800f32e:	bfbd      	ittte	lt
 800f330:	463b      	movlt	r3, r7
 800f332:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800f336:	9310      	strlt	r3, [sp, #64]	; 0x40
 800f338:	2300      	movge	r3, #0
 800f33a:	bfb8      	it	lt
 800f33c:	232d      	movlt	r3, #45	; 0x2d
 800f33e:	9316      	str	r3, [sp, #88]	; 0x58
 800f340:	9b06      	ldr	r3, [sp, #24]
 800f342:	f023 0720 	bic.w	r7, r3, #32
 800f346:	2f46      	cmp	r7, #70	; 0x46
 800f348:	d008      	beq.n	800f35c <_svfprintf_r+0x3f0>
 800f34a:	2f45      	cmp	r7, #69	; 0x45
 800f34c:	d142      	bne.n	800f3d4 <_svfprintf_r+0x468>
 800f34e:	f10b 0601 	add.w	r6, fp, #1
 800f352:	2302      	movs	r3, #2
 800f354:	e004      	b.n	800f360 <_svfprintf_r+0x3f4>
 800f356:	f04f 0b06 	mov.w	fp, #6
 800f35a:	e7df      	b.n	800f31c <_svfprintf_r+0x3b0>
 800f35c:	465e      	mov	r6, fp
 800f35e:	2303      	movs	r3, #3
 800f360:	aa1f      	add	r2, sp, #124	; 0x7c
 800f362:	9204      	str	r2, [sp, #16]
 800f364:	aa1c      	add	r2, sp, #112	; 0x70
 800f366:	9203      	str	r2, [sp, #12]
 800f368:	aa1b      	add	r2, sp, #108	; 0x6c
 800f36a:	9202      	str	r2, [sp, #8]
 800f36c:	e88d 0048 	stmia.w	sp, {r3, r6}
 800f370:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f372:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f374:	4650      	mov	r0, sl
 800f376:	f000 ffcf 	bl	8010318 <_dtoa_r>
 800f37a:	2f47      	cmp	r7, #71	; 0x47
 800f37c:	4680      	mov	r8, r0
 800f37e:	d102      	bne.n	800f386 <_svfprintf_r+0x41a>
 800f380:	07e8      	lsls	r0, r5, #31
 800f382:	f140 8585 	bpl.w	800fe90 <_svfprintf_r+0xf24>
 800f386:	eb08 0306 	add.w	r3, r8, r6
 800f38a:	2f46      	cmp	r7, #70	; 0x46
 800f38c:	9307      	str	r3, [sp, #28]
 800f38e:	d111      	bne.n	800f3b4 <_svfprintf_r+0x448>
 800f390:	f898 3000 	ldrb.w	r3, [r8]
 800f394:	2b30      	cmp	r3, #48	; 0x30
 800f396:	d109      	bne.n	800f3ac <_svfprintf_r+0x440>
 800f398:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f39a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f39c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800f39e:	9910      	ldr	r1, [sp, #64]	; 0x40
 800f3a0:	f7f7 fe54 	bl	800704c <__aeabi_dcmpeq>
 800f3a4:	b910      	cbnz	r0, 800f3ac <_svfprintf_r+0x440>
 800f3a6:	f1c6 0601 	rsb	r6, r6, #1
 800f3aa:	961b      	str	r6, [sp, #108]	; 0x6c
 800f3ac:	9a07      	ldr	r2, [sp, #28]
 800f3ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f3b0:	441a      	add	r2, r3
 800f3b2:	9207      	str	r2, [sp, #28]
 800f3b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f3b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f3b8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800f3ba:	9910      	ldr	r1, [sp, #64]	; 0x40
 800f3bc:	f7f7 fe46 	bl	800704c <__aeabi_dcmpeq>
 800f3c0:	b990      	cbnz	r0, 800f3e8 <_svfprintf_r+0x47c>
 800f3c2:	2230      	movs	r2, #48	; 0x30
 800f3c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f3c6:	9907      	ldr	r1, [sp, #28]
 800f3c8:	4299      	cmp	r1, r3
 800f3ca:	d90f      	bls.n	800f3ec <_svfprintf_r+0x480>
 800f3cc:	1c59      	adds	r1, r3, #1
 800f3ce:	911f      	str	r1, [sp, #124]	; 0x7c
 800f3d0:	701a      	strb	r2, [r3, #0]
 800f3d2:	e7f7      	b.n	800f3c4 <_svfprintf_r+0x458>
 800f3d4:	465e      	mov	r6, fp
 800f3d6:	e7bc      	b.n	800f352 <_svfprintf_r+0x3e6>
 800f3d8:	08013a2e 	.word	0x08013a2e
 800f3dc:	7fefffff 	.word	0x7fefffff
 800f3e0:	08013a1e 	.word	0x08013a1e
 800f3e4:	08013a22 	.word	0x08013a22
 800f3e8:	9b07      	ldr	r3, [sp, #28]
 800f3ea:	931f      	str	r3, [sp, #124]	; 0x7c
 800f3ec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f3ee:	2f47      	cmp	r7, #71	; 0x47
 800f3f0:	eba3 0308 	sub.w	r3, r3, r8
 800f3f4:	9307      	str	r3, [sp, #28]
 800f3f6:	f040 8100 	bne.w	800f5fa <_svfprintf_r+0x68e>
 800f3fa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f3fc:	1cd9      	adds	r1, r3, #3
 800f3fe:	db02      	blt.n	800f406 <_svfprintf_r+0x49a>
 800f400:	459b      	cmp	fp, r3
 800f402:	f280 8126 	bge.w	800f652 <_svfprintf_r+0x6e6>
 800f406:	9b06      	ldr	r3, [sp, #24]
 800f408:	3b02      	subs	r3, #2
 800f40a:	9306      	str	r3, [sp, #24]
 800f40c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800f40e:	f89d 1018 	ldrb.w	r1, [sp, #24]
 800f412:	1e53      	subs	r3, r2, #1
 800f414:	2b00      	cmp	r3, #0
 800f416:	bfa8      	it	ge
 800f418:	222b      	movge	r2, #43	; 0x2b
 800f41a:	931b      	str	r3, [sp, #108]	; 0x6c
 800f41c:	bfbc      	itt	lt
 800f41e:	f1c2 0301 	rsblt	r3, r2, #1
 800f422:	222d      	movlt	r2, #45	; 0x2d
 800f424:	2b09      	cmp	r3, #9
 800f426:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 800f42a:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 800f42e:	f340 8100 	ble.w	800f632 <_svfprintf_r+0x6c6>
 800f432:	260a      	movs	r6, #10
 800f434:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 800f438:	fb93 f0f6 	sdiv	r0, r3, r6
 800f43c:	fb06 3310 	mls	r3, r6, r0, r3
 800f440:	2809      	cmp	r0, #9
 800f442:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800f446:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f44a:	f102 31ff 	add.w	r1, r2, #4294967295	; 0xffffffff
 800f44e:	4603      	mov	r3, r0
 800f450:	f300 80e8 	bgt.w	800f624 <_svfprintf_r+0x6b8>
 800f454:	3330      	adds	r3, #48	; 0x30
 800f456:	f801 3c01 	strb.w	r3, [r1, #-1]
 800f45a:	3a02      	subs	r2, #2
 800f45c:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 800f460:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 800f464:	4282      	cmp	r2, r0
 800f466:	4619      	mov	r1, r3
 800f468:	f0c0 80de 	bcc.w	800f628 <_svfprintf_r+0x6bc>
 800f46c:	9a07      	ldr	r2, [sp, #28]
 800f46e:	ab1d      	add	r3, sp, #116	; 0x74
 800f470:	1acb      	subs	r3, r1, r3
 800f472:	2a01      	cmp	r2, #1
 800f474:	9314      	str	r3, [sp, #80]	; 0x50
 800f476:	eb03 0b02 	add.w	fp, r3, r2
 800f47a:	dc02      	bgt.n	800f482 <_svfprintf_r+0x516>
 800f47c:	f015 0701 	ands.w	r7, r5, #1
 800f480:	d002      	beq.n	800f488 <_svfprintf_r+0x51c>
 800f482:	2700      	movs	r7, #0
 800f484:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f486:	449b      	add	fp, r3
 800f488:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f48a:	b113      	cbz	r3, 800f492 <_svfprintf_r+0x526>
 800f48c:	232d      	movs	r3, #45	; 0x2d
 800f48e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800f492:	2600      	movs	r6, #0
 800f494:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800f496:	455e      	cmp	r6, fp
 800f498:	4633      	mov	r3, r6
 800f49a:	bfb8      	it	lt
 800f49c:	465b      	movlt	r3, fp
 800f49e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f4a0:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 800f4a4:	b113      	cbz	r3, 800f4ac <_svfprintf_r+0x540>
 800f4a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f4a8:	3301      	adds	r3, #1
 800f4aa:	930f      	str	r3, [sp, #60]	; 0x3c
 800f4ac:	f015 0302 	ands.w	r3, r5, #2
 800f4b0:	9316      	str	r3, [sp, #88]	; 0x58
 800f4b2:	bf1e      	ittt	ne
 800f4b4:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 800f4b6:	3302      	addne	r3, #2
 800f4b8:	930f      	strne	r3, [sp, #60]	; 0x3c
 800f4ba:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800f4be:	9317      	str	r3, [sp, #92]	; 0x5c
 800f4c0:	d118      	bne.n	800f4f4 <_svfprintf_r+0x588>
 800f4c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f4c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f4c6:	1a9b      	subs	r3, r3, r2
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	9310      	str	r3, [sp, #64]	; 0x40
 800f4cc:	dd12      	ble.n	800f4f4 <_svfprintf_r+0x588>
 800f4ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f4d0:	2b10      	cmp	r3, #16
 800f4d2:	4bab      	ldr	r3, [pc, #684]	; (800f780 <_svfprintf_r+0x814>)
 800f4d4:	6023      	str	r3, [r4, #0]
 800f4d6:	f300 81d9 	bgt.w	800f88c <_svfprintf_r+0x920>
 800f4da:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f4dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f4de:	6063      	str	r3, [r4, #4]
 800f4e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f4e2:	4413      	add	r3, r2
 800f4e4:	9323      	str	r3, [sp, #140]	; 0x8c
 800f4e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f4e8:	3301      	adds	r3, #1
 800f4ea:	2b07      	cmp	r3, #7
 800f4ec:	9322      	str	r3, [sp, #136]	; 0x88
 800f4ee:	f300 81e6 	bgt.w	800f8be <_svfprintf_r+0x952>
 800f4f2:	3408      	adds	r4, #8
 800f4f4:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 800f4f8:	b173      	cbz	r3, 800f518 <_svfprintf_r+0x5ac>
 800f4fa:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 800f4fe:	6023      	str	r3, [r4, #0]
 800f500:	2301      	movs	r3, #1
 800f502:	6063      	str	r3, [r4, #4]
 800f504:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f506:	3301      	adds	r3, #1
 800f508:	9323      	str	r3, [sp, #140]	; 0x8c
 800f50a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f50c:	3301      	adds	r3, #1
 800f50e:	2b07      	cmp	r3, #7
 800f510:	9322      	str	r3, [sp, #136]	; 0x88
 800f512:	f300 81de 	bgt.w	800f8d2 <_svfprintf_r+0x966>
 800f516:	3408      	adds	r4, #8
 800f518:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f51a:	b16b      	cbz	r3, 800f538 <_svfprintf_r+0x5cc>
 800f51c:	ab1a      	add	r3, sp, #104	; 0x68
 800f51e:	6023      	str	r3, [r4, #0]
 800f520:	2302      	movs	r3, #2
 800f522:	6063      	str	r3, [r4, #4]
 800f524:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f526:	3302      	adds	r3, #2
 800f528:	9323      	str	r3, [sp, #140]	; 0x8c
 800f52a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f52c:	3301      	adds	r3, #1
 800f52e:	2b07      	cmp	r3, #7
 800f530:	9322      	str	r3, [sp, #136]	; 0x88
 800f532:	f300 81d8 	bgt.w	800f8e6 <_svfprintf_r+0x97a>
 800f536:	3408      	adds	r4, #8
 800f538:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f53a:	2b80      	cmp	r3, #128	; 0x80
 800f53c:	d118      	bne.n	800f570 <_svfprintf_r+0x604>
 800f53e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f540:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f542:	1a9b      	subs	r3, r3, r2
 800f544:	2b00      	cmp	r3, #0
 800f546:	9310      	str	r3, [sp, #64]	; 0x40
 800f548:	dd12      	ble.n	800f570 <_svfprintf_r+0x604>
 800f54a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f54c:	2b10      	cmp	r3, #16
 800f54e:	4b8d      	ldr	r3, [pc, #564]	; (800f784 <_svfprintf_r+0x818>)
 800f550:	6023      	str	r3, [r4, #0]
 800f552:	f300 81d2 	bgt.w	800f8fa <_svfprintf_r+0x98e>
 800f556:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f558:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f55a:	6063      	str	r3, [r4, #4]
 800f55c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f55e:	4413      	add	r3, r2
 800f560:	9323      	str	r3, [sp, #140]	; 0x8c
 800f562:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f564:	3301      	adds	r3, #1
 800f566:	2b07      	cmp	r3, #7
 800f568:	9322      	str	r3, [sp, #136]	; 0x88
 800f56a:	f300 81df 	bgt.w	800f92c <_svfprintf_r+0x9c0>
 800f56e:	3408      	adds	r4, #8
 800f570:	eba6 060b 	sub.w	r6, r6, fp
 800f574:	2e00      	cmp	r6, #0
 800f576:	dd0f      	ble.n	800f598 <_svfprintf_r+0x62c>
 800f578:	4b82      	ldr	r3, [pc, #520]	; (800f784 <_svfprintf_r+0x818>)
 800f57a:	2e10      	cmp	r6, #16
 800f57c:	6023      	str	r3, [r4, #0]
 800f57e:	f300 81df 	bgt.w	800f940 <_svfprintf_r+0x9d4>
 800f582:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f584:	9823      	ldr	r0, [sp, #140]	; 0x8c
 800f586:	3301      	adds	r3, #1
 800f588:	6066      	str	r6, [r4, #4]
 800f58a:	2b07      	cmp	r3, #7
 800f58c:	4406      	add	r6, r0
 800f58e:	9623      	str	r6, [sp, #140]	; 0x8c
 800f590:	9322      	str	r3, [sp, #136]	; 0x88
 800f592:	f300 81ec 	bgt.w	800f96e <_svfprintf_r+0xa02>
 800f596:	3408      	adds	r4, #8
 800f598:	05eb      	lsls	r3, r5, #23
 800f59a:	f100 81f2 	bmi.w	800f982 <_svfprintf_r+0xa16>
 800f59e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f5a0:	e884 0900 	stmia.w	r4, {r8, fp}
 800f5a4:	445b      	add	r3, fp
 800f5a6:	9323      	str	r3, [sp, #140]	; 0x8c
 800f5a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f5aa:	3301      	adds	r3, #1
 800f5ac:	2b07      	cmp	r3, #7
 800f5ae:	9322      	str	r3, [sp, #136]	; 0x88
 800f5b0:	f340 8419 	ble.w	800fde6 <_svfprintf_r+0xe7a>
 800f5b4:	aa21      	add	r2, sp, #132	; 0x84
 800f5b6:	4649      	mov	r1, r9
 800f5b8:	4650      	mov	r0, sl
 800f5ba:	f002 fa6d 	bl	8011a98 <__ssprint_r>
 800f5be:	2800      	cmp	r0, #0
 800f5c0:	f040 8431 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800f5c4:	ac2e      	add	r4, sp, #184	; 0xb8
 800f5c6:	076b      	lsls	r3, r5, #29
 800f5c8:	f100 8410 	bmi.w	800fdec <_svfprintf_r+0xe80>
 800f5cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f5ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f5d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800f5d2:	428a      	cmp	r2, r1
 800f5d4:	bfac      	ite	ge
 800f5d6:	189b      	addge	r3, r3, r2
 800f5d8:	185b      	addlt	r3, r3, r1
 800f5da:	930b      	str	r3, [sp, #44]	; 0x2c
 800f5dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f5de:	b13b      	cbz	r3, 800f5f0 <_svfprintf_r+0x684>
 800f5e0:	aa21      	add	r2, sp, #132	; 0x84
 800f5e2:	4649      	mov	r1, r9
 800f5e4:	4650      	mov	r0, sl
 800f5e6:	f002 fa57 	bl	8011a98 <__ssprint_r>
 800f5ea:	2800      	cmp	r0, #0
 800f5ec:	f040 841b 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800f5f0:	2300      	movs	r3, #0
 800f5f2:	9f08      	ldr	r7, [sp, #32]
 800f5f4:	9322      	str	r3, [sp, #136]	; 0x88
 800f5f6:	ac2e      	add	r4, sp, #184	; 0xb8
 800f5f8:	e4f2      	b.n	800efe0 <_svfprintf_r+0x74>
 800f5fa:	9b06      	ldr	r3, [sp, #24]
 800f5fc:	2b65      	cmp	r3, #101	; 0x65
 800f5fe:	f77f af05 	ble.w	800f40c <_svfprintf_r+0x4a0>
 800f602:	9b06      	ldr	r3, [sp, #24]
 800f604:	2b66      	cmp	r3, #102	; 0x66
 800f606:	d124      	bne.n	800f652 <_svfprintf_r+0x6e6>
 800f608:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	dd19      	ble.n	800f642 <_svfprintf_r+0x6d6>
 800f60e:	f1bb 0f00 	cmp.w	fp, #0
 800f612:	d101      	bne.n	800f618 <_svfprintf_r+0x6ac>
 800f614:	07ea      	lsls	r2, r5, #31
 800f616:	d502      	bpl.n	800f61e <_svfprintf_r+0x6b2>
 800f618:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f61a:	4413      	add	r3, r2
 800f61c:	445b      	add	r3, fp
 800f61e:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800f620:	469b      	mov	fp, r3
 800f622:	e731      	b.n	800f488 <_svfprintf_r+0x51c>
 800f624:	460a      	mov	r2, r1
 800f626:	e707      	b.n	800f438 <_svfprintf_r+0x4cc>
 800f628:	f812 1b01 	ldrb.w	r1, [r2], #1
 800f62c:	f803 1b01 	strb.w	r1, [r3], #1
 800f630:	e718      	b.n	800f464 <_svfprintf_r+0x4f8>
 800f632:	2230      	movs	r2, #48	; 0x30
 800f634:	4413      	add	r3, r2
 800f636:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 800f63a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 800f63e:	a91e      	add	r1, sp, #120	; 0x78
 800f640:	e714      	b.n	800f46c <_svfprintf_r+0x500>
 800f642:	f1bb 0f00 	cmp.w	fp, #0
 800f646:	d101      	bne.n	800f64c <_svfprintf_r+0x6e0>
 800f648:	07eb      	lsls	r3, r5, #31
 800f64a:	d515      	bpl.n	800f678 <_svfprintf_r+0x70c>
 800f64c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f64e:	3301      	adds	r3, #1
 800f650:	e7e4      	b.n	800f61c <_svfprintf_r+0x6b0>
 800f652:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800f654:	9b07      	ldr	r3, [sp, #28]
 800f656:	429a      	cmp	r2, r3
 800f658:	db06      	blt.n	800f668 <_svfprintf_r+0x6fc>
 800f65a:	07ef      	lsls	r7, r5, #31
 800f65c:	d50e      	bpl.n	800f67c <_svfprintf_r+0x710>
 800f65e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f660:	4413      	add	r3, r2
 800f662:	2267      	movs	r2, #103	; 0x67
 800f664:	9206      	str	r2, [sp, #24]
 800f666:	e7da      	b.n	800f61e <_svfprintf_r+0x6b2>
 800f668:	9b07      	ldr	r3, [sp, #28]
 800f66a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f66c:	2a00      	cmp	r2, #0
 800f66e:	440b      	add	r3, r1
 800f670:	dcf7      	bgt.n	800f662 <_svfprintf_r+0x6f6>
 800f672:	f1c2 0201 	rsb	r2, r2, #1
 800f676:	e7f3      	b.n	800f660 <_svfprintf_r+0x6f4>
 800f678:	2301      	movs	r3, #1
 800f67a:	e7d0      	b.n	800f61e <_svfprintf_r+0x6b2>
 800f67c:	4613      	mov	r3, r2
 800f67e:	e7f0      	b.n	800f662 <_svfprintf_r+0x6f6>
 800f680:	b10b      	cbz	r3, 800f686 <_svfprintf_r+0x71a>
 800f682:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800f686:	f015 0f20 	tst.w	r5, #32
 800f68a:	f107 0304 	add.w	r3, r7, #4
 800f68e:	d008      	beq.n	800f6a2 <_svfprintf_r+0x736>
 800f690:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f692:	683a      	ldr	r2, [r7, #0]
 800f694:	17ce      	asrs	r6, r1, #31
 800f696:	4608      	mov	r0, r1
 800f698:	4631      	mov	r1, r6
 800f69a:	e9c2 0100 	strd	r0, r1, [r2]
 800f69e:	461f      	mov	r7, r3
 800f6a0:	e49e      	b.n	800efe0 <_svfprintf_r+0x74>
 800f6a2:	06ee      	lsls	r6, r5, #27
 800f6a4:	d503      	bpl.n	800f6ae <_svfprintf_r+0x742>
 800f6a6:	683a      	ldr	r2, [r7, #0]
 800f6a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f6aa:	6011      	str	r1, [r2, #0]
 800f6ac:	e7f7      	b.n	800f69e <_svfprintf_r+0x732>
 800f6ae:	0668      	lsls	r0, r5, #25
 800f6b0:	d5f9      	bpl.n	800f6a6 <_svfprintf_r+0x73a>
 800f6b2:	683a      	ldr	r2, [r7, #0]
 800f6b4:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 800f6b8:	8011      	strh	r1, [r2, #0]
 800f6ba:	e7f0      	b.n	800f69e <_svfprintf_r+0x732>
 800f6bc:	f045 0510 	orr.w	r5, r5, #16
 800f6c0:	f015 0320 	ands.w	r3, r5, #32
 800f6c4:	d022      	beq.n	800f70c <_svfprintf_r+0x7a0>
 800f6c6:	3707      	adds	r7, #7
 800f6c8:	f027 0707 	bic.w	r7, r7, #7
 800f6cc:	f107 0308 	add.w	r3, r7, #8
 800f6d0:	9308      	str	r3, [sp, #32]
 800f6d2:	e9d7 6700 	ldrd	r6, r7, [r7]
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	2200      	movs	r2, #0
 800f6da:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800f6de:	f1bb 3fff 	cmp.w	fp, #4294967295	; 0xffffffff
 800f6e2:	f000 83db 	beq.w	800fe9c <_svfprintf_r+0xf30>
 800f6e6:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 800f6ea:	920f      	str	r2, [sp, #60]	; 0x3c
 800f6ec:	ea56 0207 	orrs.w	r2, r6, r7
 800f6f0:	f040 83d9 	bne.w	800fea6 <_svfprintf_r+0xf3a>
 800f6f4:	f1bb 0f00 	cmp.w	fp, #0
 800f6f8:	f000 80aa 	beq.w	800f850 <_svfprintf_r+0x8e4>
 800f6fc:	2b01      	cmp	r3, #1
 800f6fe:	d076      	beq.n	800f7ee <_svfprintf_r+0x882>
 800f700:	2b02      	cmp	r3, #2
 800f702:	f000 8091 	beq.w	800f828 <_svfprintf_r+0x8bc>
 800f706:	2600      	movs	r6, #0
 800f708:	2700      	movs	r7, #0
 800f70a:	e3d2      	b.n	800feb2 <_svfprintf_r+0xf46>
 800f70c:	1d3a      	adds	r2, r7, #4
 800f70e:	f015 0110 	ands.w	r1, r5, #16
 800f712:	9208      	str	r2, [sp, #32]
 800f714:	d002      	beq.n	800f71c <_svfprintf_r+0x7b0>
 800f716:	683e      	ldr	r6, [r7, #0]
 800f718:	2700      	movs	r7, #0
 800f71a:	e7dd      	b.n	800f6d8 <_svfprintf_r+0x76c>
 800f71c:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800f720:	d0f9      	beq.n	800f716 <_svfprintf_r+0x7aa>
 800f722:	883e      	ldrh	r6, [r7, #0]
 800f724:	2700      	movs	r7, #0
 800f726:	e7d6      	b.n	800f6d6 <_svfprintf_r+0x76a>
 800f728:	1d3b      	adds	r3, r7, #4
 800f72a:	9308      	str	r3, [sp, #32]
 800f72c:	2330      	movs	r3, #48	; 0x30
 800f72e:	2278      	movs	r2, #120	; 0x78
 800f730:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800f734:	4b14      	ldr	r3, [pc, #80]	; (800f788 <_svfprintf_r+0x81c>)
 800f736:	683e      	ldr	r6, [r7, #0]
 800f738:	9315      	str	r3, [sp, #84]	; 0x54
 800f73a:	2700      	movs	r7, #0
 800f73c:	f045 0502 	orr.w	r5, r5, #2
 800f740:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 800f744:	2302      	movs	r3, #2
 800f746:	9206      	str	r2, [sp, #24]
 800f748:	e7c6      	b.n	800f6d8 <_svfprintf_r+0x76c>
 800f74a:	2600      	movs	r6, #0
 800f74c:	1d3b      	adds	r3, r7, #4
 800f74e:	f1bb 3fff 	cmp.w	fp, #4294967295	; 0xffffffff
 800f752:	9308      	str	r3, [sp, #32]
 800f754:	f8d7 8000 	ldr.w	r8, [r7]
 800f758:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 800f75c:	d00a      	beq.n	800f774 <_svfprintf_r+0x808>
 800f75e:	465a      	mov	r2, fp
 800f760:	4631      	mov	r1, r6
 800f762:	4640      	mov	r0, r8
 800f764:	f7fe ff1c 	bl	800e5a0 <memchr>
 800f768:	2800      	cmp	r0, #0
 800f76a:	f000 808d 	beq.w	800f888 <_svfprintf_r+0x91c>
 800f76e:	eba0 0b08 	sub.w	fp, r0, r8
 800f772:	e5c4      	b.n	800f2fe <_svfprintf_r+0x392>
 800f774:	4640      	mov	r0, r8
 800f776:	f7f7 f841 	bl	80067fc <strlen>
 800f77a:	4683      	mov	fp, r0
 800f77c:	e5bf      	b.n	800f2fe <_svfprintf_r+0x392>
 800f77e:	bf00      	nop
 800f780:	08013a52 	.word	0x08013a52
 800f784:	08013a62 	.word	0x08013a62
 800f788:	08013a3f 	.word	0x08013a3f
 800f78c:	f045 0510 	orr.w	r5, r5, #16
 800f790:	06a9      	lsls	r1, r5, #26
 800f792:	d509      	bpl.n	800f7a8 <_svfprintf_r+0x83c>
 800f794:	3707      	adds	r7, #7
 800f796:	f027 0707 	bic.w	r7, r7, #7
 800f79a:	f107 0308 	add.w	r3, r7, #8
 800f79e:	9308      	str	r3, [sp, #32]
 800f7a0:	e9d7 6700 	ldrd	r6, r7, [r7]
 800f7a4:	2301      	movs	r3, #1
 800f7a6:	e797      	b.n	800f6d8 <_svfprintf_r+0x76c>
 800f7a8:	1d3b      	adds	r3, r7, #4
 800f7aa:	f015 0f10 	tst.w	r5, #16
 800f7ae:	9308      	str	r3, [sp, #32]
 800f7b0:	d001      	beq.n	800f7b6 <_svfprintf_r+0x84a>
 800f7b2:	683e      	ldr	r6, [r7, #0]
 800f7b4:	e002      	b.n	800f7bc <_svfprintf_r+0x850>
 800f7b6:	066a      	lsls	r2, r5, #25
 800f7b8:	d5fb      	bpl.n	800f7b2 <_svfprintf_r+0x846>
 800f7ba:	883e      	ldrh	r6, [r7, #0]
 800f7bc:	2700      	movs	r7, #0
 800f7be:	e7f1      	b.n	800f7a4 <_svfprintf_r+0x838>
 800f7c0:	b10b      	cbz	r3, 800f7c6 <_svfprintf_r+0x85a>
 800f7c2:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800f7c6:	4ba3      	ldr	r3, [pc, #652]	; (800fa54 <_svfprintf_r+0xae8>)
 800f7c8:	e4c5      	b.n	800f156 <_svfprintf_r+0x1ea>
 800f7ca:	1d3b      	adds	r3, r7, #4
 800f7cc:	f015 0f10 	tst.w	r5, #16
 800f7d0:	9308      	str	r3, [sp, #32]
 800f7d2:	d001      	beq.n	800f7d8 <_svfprintf_r+0x86c>
 800f7d4:	683e      	ldr	r6, [r7, #0]
 800f7d6:	e002      	b.n	800f7de <_svfprintf_r+0x872>
 800f7d8:	066e      	lsls	r6, r5, #25
 800f7da:	d5fb      	bpl.n	800f7d4 <_svfprintf_r+0x868>
 800f7dc:	883e      	ldrh	r6, [r7, #0]
 800f7de:	2700      	movs	r7, #0
 800f7e0:	e4c5      	b.n	800f16e <_svfprintf_r+0x202>
 800f7e2:	4643      	mov	r3, r8
 800f7e4:	e366      	b.n	800feb4 <_svfprintf_r+0xf48>
 800f7e6:	2f00      	cmp	r7, #0
 800f7e8:	bf08      	it	eq
 800f7ea:	2e0a      	cmpeq	r6, #10
 800f7ec:	d205      	bcs.n	800f7fa <_svfprintf_r+0x88e>
 800f7ee:	3630      	adds	r6, #48	; 0x30
 800f7f0:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 800f7f4:	f808 6d41 	strb.w	r6, [r8, #-65]!
 800f7f8:	e377      	b.n	800feea <_svfprintf_r+0xf7e>
 800f7fa:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800f7fe:	4630      	mov	r0, r6
 800f800:	4639      	mov	r1, r7
 800f802:	220a      	movs	r2, #10
 800f804:	2300      	movs	r3, #0
 800f806:	f7f7 fcb1 	bl	800716c <__aeabi_uldivmod>
 800f80a:	3230      	adds	r2, #48	; 0x30
 800f80c:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800f810:	2300      	movs	r3, #0
 800f812:	4630      	mov	r0, r6
 800f814:	4639      	mov	r1, r7
 800f816:	220a      	movs	r2, #10
 800f818:	f7f7 fca8 	bl	800716c <__aeabi_uldivmod>
 800f81c:	4606      	mov	r6, r0
 800f81e:	460f      	mov	r7, r1
 800f820:	ea56 0307 	orrs.w	r3, r6, r7
 800f824:	d1eb      	bne.n	800f7fe <_svfprintf_r+0x892>
 800f826:	e360      	b.n	800feea <_svfprintf_r+0xf7e>
 800f828:	2600      	movs	r6, #0
 800f82a:	2700      	movs	r7, #0
 800f82c:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800f830:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800f832:	f006 030f 	and.w	r3, r6, #15
 800f836:	5cd3      	ldrb	r3, [r2, r3]
 800f838:	093a      	lsrs	r2, r7, #4
 800f83a:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800f83e:	0933      	lsrs	r3, r6, #4
 800f840:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800f844:	461e      	mov	r6, r3
 800f846:	4617      	mov	r7, r2
 800f848:	ea56 0307 	orrs.w	r3, r6, r7
 800f84c:	d1f0      	bne.n	800f830 <_svfprintf_r+0x8c4>
 800f84e:	e34c      	b.n	800feea <_svfprintf_r+0xf7e>
 800f850:	b93b      	cbnz	r3, 800f862 <_svfprintf_r+0x8f6>
 800f852:	07ea      	lsls	r2, r5, #31
 800f854:	d505      	bpl.n	800f862 <_svfprintf_r+0x8f6>
 800f856:	2330      	movs	r3, #48	; 0x30
 800f858:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 800f85c:	f808 3d41 	strb.w	r3, [r8, #-65]!
 800f860:	e343      	b.n	800feea <_svfprintf_r+0xf7e>
 800f862:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800f866:	e340      	b.n	800feea <_svfprintf_r+0xf7e>
 800f868:	b10b      	cbz	r3, 800f86e <_svfprintf_r+0x902>
 800f86a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800f86e:	9b06      	ldr	r3, [sp, #24]
 800f870:	2b00      	cmp	r3, #0
 800f872:	f000 82f7 	beq.w	800fe64 <_svfprintf_r+0xef8>
 800f876:	2600      	movs	r6, #0
 800f878:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800f87c:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 800f880:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 800f884:	9708      	str	r7, [sp, #32]
 800f886:	e4e3      	b.n	800f250 <_svfprintf_r+0x2e4>
 800f888:	4606      	mov	r6, r0
 800f88a:	e538      	b.n	800f2fe <_svfprintf_r+0x392>
 800f88c:	2310      	movs	r3, #16
 800f88e:	6063      	str	r3, [r4, #4]
 800f890:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f892:	3310      	adds	r3, #16
 800f894:	9323      	str	r3, [sp, #140]	; 0x8c
 800f896:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f898:	3301      	adds	r3, #1
 800f89a:	2b07      	cmp	r3, #7
 800f89c:	9322      	str	r3, [sp, #136]	; 0x88
 800f89e:	dc04      	bgt.n	800f8aa <_svfprintf_r+0x93e>
 800f8a0:	3408      	adds	r4, #8
 800f8a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f8a4:	3b10      	subs	r3, #16
 800f8a6:	9310      	str	r3, [sp, #64]	; 0x40
 800f8a8:	e611      	b.n	800f4ce <_svfprintf_r+0x562>
 800f8aa:	aa21      	add	r2, sp, #132	; 0x84
 800f8ac:	4649      	mov	r1, r9
 800f8ae:	4650      	mov	r0, sl
 800f8b0:	f002 f8f2 	bl	8011a98 <__ssprint_r>
 800f8b4:	2800      	cmp	r0, #0
 800f8b6:	f040 82b6 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800f8ba:	ac2e      	add	r4, sp, #184	; 0xb8
 800f8bc:	e7f1      	b.n	800f8a2 <_svfprintf_r+0x936>
 800f8be:	aa21      	add	r2, sp, #132	; 0x84
 800f8c0:	4649      	mov	r1, r9
 800f8c2:	4650      	mov	r0, sl
 800f8c4:	f002 f8e8 	bl	8011a98 <__ssprint_r>
 800f8c8:	2800      	cmp	r0, #0
 800f8ca:	f040 82ac 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800f8ce:	ac2e      	add	r4, sp, #184	; 0xb8
 800f8d0:	e610      	b.n	800f4f4 <_svfprintf_r+0x588>
 800f8d2:	aa21      	add	r2, sp, #132	; 0x84
 800f8d4:	4649      	mov	r1, r9
 800f8d6:	4650      	mov	r0, sl
 800f8d8:	f002 f8de 	bl	8011a98 <__ssprint_r>
 800f8dc:	2800      	cmp	r0, #0
 800f8de:	f040 82a2 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800f8e2:	ac2e      	add	r4, sp, #184	; 0xb8
 800f8e4:	e618      	b.n	800f518 <_svfprintf_r+0x5ac>
 800f8e6:	aa21      	add	r2, sp, #132	; 0x84
 800f8e8:	4649      	mov	r1, r9
 800f8ea:	4650      	mov	r0, sl
 800f8ec:	f002 f8d4 	bl	8011a98 <__ssprint_r>
 800f8f0:	2800      	cmp	r0, #0
 800f8f2:	f040 8298 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800f8f6:	ac2e      	add	r4, sp, #184	; 0xb8
 800f8f8:	e61e      	b.n	800f538 <_svfprintf_r+0x5cc>
 800f8fa:	2310      	movs	r3, #16
 800f8fc:	6063      	str	r3, [r4, #4]
 800f8fe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f900:	3310      	adds	r3, #16
 800f902:	9323      	str	r3, [sp, #140]	; 0x8c
 800f904:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f906:	3301      	adds	r3, #1
 800f908:	2b07      	cmp	r3, #7
 800f90a:	9322      	str	r3, [sp, #136]	; 0x88
 800f90c:	dc04      	bgt.n	800f918 <_svfprintf_r+0x9ac>
 800f90e:	3408      	adds	r4, #8
 800f910:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f912:	3b10      	subs	r3, #16
 800f914:	9310      	str	r3, [sp, #64]	; 0x40
 800f916:	e618      	b.n	800f54a <_svfprintf_r+0x5de>
 800f918:	aa21      	add	r2, sp, #132	; 0x84
 800f91a:	4649      	mov	r1, r9
 800f91c:	4650      	mov	r0, sl
 800f91e:	f002 f8bb 	bl	8011a98 <__ssprint_r>
 800f922:	2800      	cmp	r0, #0
 800f924:	f040 827f 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800f928:	ac2e      	add	r4, sp, #184	; 0xb8
 800f92a:	e7f1      	b.n	800f910 <_svfprintf_r+0x9a4>
 800f92c:	aa21      	add	r2, sp, #132	; 0x84
 800f92e:	4649      	mov	r1, r9
 800f930:	4650      	mov	r0, sl
 800f932:	f002 f8b1 	bl	8011a98 <__ssprint_r>
 800f936:	2800      	cmp	r0, #0
 800f938:	f040 8275 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800f93c:	ac2e      	add	r4, sp, #184	; 0xb8
 800f93e:	e617      	b.n	800f570 <_svfprintf_r+0x604>
 800f940:	2310      	movs	r3, #16
 800f942:	6063      	str	r3, [r4, #4]
 800f944:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f946:	3310      	adds	r3, #16
 800f948:	9323      	str	r3, [sp, #140]	; 0x8c
 800f94a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f94c:	3301      	adds	r3, #1
 800f94e:	2b07      	cmp	r3, #7
 800f950:	9322      	str	r3, [sp, #136]	; 0x88
 800f952:	dc02      	bgt.n	800f95a <_svfprintf_r+0x9ee>
 800f954:	3408      	adds	r4, #8
 800f956:	3e10      	subs	r6, #16
 800f958:	e60e      	b.n	800f578 <_svfprintf_r+0x60c>
 800f95a:	aa21      	add	r2, sp, #132	; 0x84
 800f95c:	4649      	mov	r1, r9
 800f95e:	4650      	mov	r0, sl
 800f960:	f002 f89a 	bl	8011a98 <__ssprint_r>
 800f964:	2800      	cmp	r0, #0
 800f966:	f040 825e 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800f96a:	ac2e      	add	r4, sp, #184	; 0xb8
 800f96c:	e7f3      	b.n	800f956 <_svfprintf_r+0x9ea>
 800f96e:	aa21      	add	r2, sp, #132	; 0x84
 800f970:	4649      	mov	r1, r9
 800f972:	4650      	mov	r0, sl
 800f974:	f002 f890 	bl	8011a98 <__ssprint_r>
 800f978:	2800      	cmp	r0, #0
 800f97a:	f040 8254 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800f97e:	ac2e      	add	r4, sp, #184	; 0xb8
 800f980:	e60a      	b.n	800f598 <_svfprintf_r+0x62c>
 800f982:	9b06      	ldr	r3, [sp, #24]
 800f984:	2b65      	cmp	r3, #101	; 0x65
 800f986:	f340 81a9 	ble.w	800fcdc <_svfprintf_r+0xd70>
 800f98a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f98c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f98e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800f990:	990e      	ldr	r1, [sp, #56]	; 0x38
 800f992:	f7f7 fb5b 	bl	800704c <__aeabi_dcmpeq>
 800f996:	2800      	cmp	r0, #0
 800f998:	d062      	beq.n	800fa60 <_svfprintf_r+0xaf4>
 800f99a:	4b2f      	ldr	r3, [pc, #188]	; (800fa58 <_svfprintf_r+0xaec>)
 800f99c:	6023      	str	r3, [r4, #0]
 800f99e:	2301      	movs	r3, #1
 800f9a0:	6063      	str	r3, [r4, #4]
 800f9a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f9a4:	3301      	adds	r3, #1
 800f9a6:	9323      	str	r3, [sp, #140]	; 0x8c
 800f9a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f9aa:	3301      	adds	r3, #1
 800f9ac:	2b07      	cmp	r3, #7
 800f9ae:	9322      	str	r3, [sp, #136]	; 0x88
 800f9b0:	dc25      	bgt.n	800f9fe <_svfprintf_r+0xa92>
 800f9b2:	3408      	adds	r4, #8
 800f9b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f9b6:	9a07      	ldr	r2, [sp, #28]
 800f9b8:	4293      	cmp	r3, r2
 800f9ba:	db02      	blt.n	800f9c2 <_svfprintf_r+0xa56>
 800f9bc:	07ee      	lsls	r6, r5, #31
 800f9be:	f57f ae02 	bpl.w	800f5c6 <_svfprintf_r+0x65a>
 800f9c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f9c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f9c6:	6023      	str	r3, [r4, #0]
 800f9c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f9ca:	6063      	str	r3, [r4, #4]
 800f9cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f9ce:	4413      	add	r3, r2
 800f9d0:	9323      	str	r3, [sp, #140]	; 0x8c
 800f9d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f9d4:	3301      	adds	r3, #1
 800f9d6:	2b07      	cmp	r3, #7
 800f9d8:	9322      	str	r3, [sp, #136]	; 0x88
 800f9da:	dc1a      	bgt.n	800fa12 <_svfprintf_r+0xaa6>
 800f9dc:	3408      	adds	r4, #8
 800f9de:	9b07      	ldr	r3, [sp, #28]
 800f9e0:	1e5e      	subs	r6, r3, #1
 800f9e2:	2e00      	cmp	r6, #0
 800f9e4:	f77f adef 	ble.w	800f5c6 <_svfprintf_r+0x65a>
 800f9e8:	f04f 0810 	mov.w	r8, #16
 800f9ec:	4f1b      	ldr	r7, [pc, #108]	; (800fa5c <_svfprintf_r+0xaf0>)
 800f9ee:	2e10      	cmp	r6, #16
 800f9f0:	6027      	str	r7, [r4, #0]
 800f9f2:	dc18      	bgt.n	800fa26 <_svfprintf_r+0xaba>
 800f9f4:	6066      	str	r6, [r4, #4]
 800f9f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f9f8:	441e      	add	r6, r3
 800f9fa:	9623      	str	r6, [sp, #140]	; 0x8c
 800f9fc:	e5d4      	b.n	800f5a8 <_svfprintf_r+0x63c>
 800f9fe:	aa21      	add	r2, sp, #132	; 0x84
 800fa00:	4649      	mov	r1, r9
 800fa02:	4650      	mov	r0, sl
 800fa04:	f002 f848 	bl	8011a98 <__ssprint_r>
 800fa08:	2800      	cmp	r0, #0
 800fa0a:	f040 820c 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800fa0e:	ac2e      	add	r4, sp, #184	; 0xb8
 800fa10:	e7d0      	b.n	800f9b4 <_svfprintf_r+0xa48>
 800fa12:	aa21      	add	r2, sp, #132	; 0x84
 800fa14:	4649      	mov	r1, r9
 800fa16:	4650      	mov	r0, sl
 800fa18:	f002 f83e 	bl	8011a98 <__ssprint_r>
 800fa1c:	2800      	cmp	r0, #0
 800fa1e:	f040 8202 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800fa22:	ac2e      	add	r4, sp, #184	; 0xb8
 800fa24:	e7db      	b.n	800f9de <_svfprintf_r+0xa72>
 800fa26:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fa28:	f8c4 8004 	str.w	r8, [r4, #4]
 800fa2c:	3310      	adds	r3, #16
 800fa2e:	9323      	str	r3, [sp, #140]	; 0x8c
 800fa30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fa32:	3301      	adds	r3, #1
 800fa34:	2b07      	cmp	r3, #7
 800fa36:	9322      	str	r3, [sp, #136]	; 0x88
 800fa38:	dc02      	bgt.n	800fa40 <_svfprintf_r+0xad4>
 800fa3a:	3408      	adds	r4, #8
 800fa3c:	3e10      	subs	r6, #16
 800fa3e:	e7d6      	b.n	800f9ee <_svfprintf_r+0xa82>
 800fa40:	aa21      	add	r2, sp, #132	; 0x84
 800fa42:	4649      	mov	r1, r9
 800fa44:	4650      	mov	r0, sl
 800fa46:	f002 f827 	bl	8011a98 <__ssprint_r>
 800fa4a:	2800      	cmp	r0, #0
 800fa4c:	f040 81eb 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800fa50:	ac2e      	add	r4, sp, #184	; 0xb8
 800fa52:	e7f3      	b.n	800fa3c <_svfprintf_r+0xad0>
 800fa54:	08013a3f 	.word	0x08013a3f
 800fa58:	08013a50 	.word	0x08013a50
 800fa5c:	08013a62 	.word	0x08013a62
 800fa60:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	dc7a      	bgt.n	800fb5c <_svfprintf_r+0xbf0>
 800fa66:	4b9b      	ldr	r3, [pc, #620]	; (800fcd4 <_svfprintf_r+0xd68>)
 800fa68:	6023      	str	r3, [r4, #0]
 800fa6a:	2301      	movs	r3, #1
 800fa6c:	6063      	str	r3, [r4, #4]
 800fa6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fa70:	3301      	adds	r3, #1
 800fa72:	9323      	str	r3, [sp, #140]	; 0x8c
 800fa74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fa76:	3301      	adds	r3, #1
 800fa78:	2b07      	cmp	r3, #7
 800fa7a:	9322      	str	r3, [sp, #136]	; 0x88
 800fa7c:	dc44      	bgt.n	800fb08 <_svfprintf_r+0xb9c>
 800fa7e:	3408      	adds	r4, #8
 800fa80:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fa82:	b923      	cbnz	r3, 800fa8e <_svfprintf_r+0xb22>
 800fa84:	9b07      	ldr	r3, [sp, #28]
 800fa86:	b913      	cbnz	r3, 800fa8e <_svfprintf_r+0xb22>
 800fa88:	07e8      	lsls	r0, r5, #31
 800fa8a:	f57f ad9c 	bpl.w	800f5c6 <_svfprintf_r+0x65a>
 800fa8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fa90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fa92:	6023      	str	r3, [r4, #0]
 800fa94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa96:	6063      	str	r3, [r4, #4]
 800fa98:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fa9a:	4413      	add	r3, r2
 800fa9c:	9323      	str	r3, [sp, #140]	; 0x8c
 800fa9e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800faa0:	3301      	adds	r3, #1
 800faa2:	2b07      	cmp	r3, #7
 800faa4:	9322      	str	r3, [sp, #136]	; 0x88
 800faa6:	dc39      	bgt.n	800fb1c <_svfprintf_r+0xbb0>
 800faa8:	f104 0308 	add.w	r3, r4, #8
 800faac:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800faae:	2e00      	cmp	r6, #0
 800fab0:	da19      	bge.n	800fae6 <_svfprintf_r+0xb7a>
 800fab2:	2410      	movs	r4, #16
 800fab4:	4f88      	ldr	r7, [pc, #544]	; (800fcd8 <_svfprintf_r+0xd6c>)
 800fab6:	4276      	negs	r6, r6
 800fab8:	2e10      	cmp	r6, #16
 800faba:	601f      	str	r7, [r3, #0]
 800fabc:	dc38      	bgt.n	800fb30 <_svfprintf_r+0xbc4>
 800fabe:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800fac0:	605e      	str	r6, [r3, #4]
 800fac2:	4416      	add	r6, r2
 800fac4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800fac6:	9623      	str	r6, [sp, #140]	; 0x8c
 800fac8:	3201      	adds	r2, #1
 800faca:	2a07      	cmp	r2, #7
 800facc:	f103 0308 	add.w	r3, r3, #8
 800fad0:	9222      	str	r2, [sp, #136]	; 0x88
 800fad2:	dd08      	ble.n	800fae6 <_svfprintf_r+0xb7a>
 800fad4:	aa21      	add	r2, sp, #132	; 0x84
 800fad6:	4649      	mov	r1, r9
 800fad8:	4650      	mov	r0, sl
 800fada:	f001 ffdd 	bl	8011a98 <__ssprint_r>
 800fade:	2800      	cmp	r0, #0
 800fae0:	f040 81a1 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800fae4:	ab2e      	add	r3, sp, #184	; 0xb8
 800fae6:	9a07      	ldr	r2, [sp, #28]
 800fae8:	9907      	ldr	r1, [sp, #28]
 800faea:	605a      	str	r2, [r3, #4]
 800faec:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800faee:	f8c3 8000 	str.w	r8, [r3]
 800faf2:	440a      	add	r2, r1
 800faf4:	9223      	str	r2, [sp, #140]	; 0x8c
 800faf6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800faf8:	3201      	adds	r2, #1
 800fafa:	2a07      	cmp	r2, #7
 800fafc:	9222      	str	r2, [sp, #136]	; 0x88
 800fafe:	f73f ad59 	bgt.w	800f5b4 <_svfprintf_r+0x648>
 800fb02:	f103 0408 	add.w	r4, r3, #8
 800fb06:	e55e      	b.n	800f5c6 <_svfprintf_r+0x65a>
 800fb08:	aa21      	add	r2, sp, #132	; 0x84
 800fb0a:	4649      	mov	r1, r9
 800fb0c:	4650      	mov	r0, sl
 800fb0e:	f001 ffc3 	bl	8011a98 <__ssprint_r>
 800fb12:	2800      	cmp	r0, #0
 800fb14:	f040 8187 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800fb18:	ac2e      	add	r4, sp, #184	; 0xb8
 800fb1a:	e7b1      	b.n	800fa80 <_svfprintf_r+0xb14>
 800fb1c:	aa21      	add	r2, sp, #132	; 0x84
 800fb1e:	4649      	mov	r1, r9
 800fb20:	4650      	mov	r0, sl
 800fb22:	f001 ffb9 	bl	8011a98 <__ssprint_r>
 800fb26:	2800      	cmp	r0, #0
 800fb28:	f040 817d 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800fb2c:	ab2e      	add	r3, sp, #184	; 0xb8
 800fb2e:	e7bd      	b.n	800faac <_svfprintf_r+0xb40>
 800fb30:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800fb32:	605c      	str	r4, [r3, #4]
 800fb34:	3210      	adds	r2, #16
 800fb36:	9223      	str	r2, [sp, #140]	; 0x8c
 800fb38:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800fb3a:	3201      	adds	r2, #1
 800fb3c:	2a07      	cmp	r2, #7
 800fb3e:	9222      	str	r2, [sp, #136]	; 0x88
 800fb40:	dc02      	bgt.n	800fb48 <_svfprintf_r+0xbdc>
 800fb42:	3308      	adds	r3, #8
 800fb44:	3e10      	subs	r6, #16
 800fb46:	e7b7      	b.n	800fab8 <_svfprintf_r+0xb4c>
 800fb48:	aa21      	add	r2, sp, #132	; 0x84
 800fb4a:	4649      	mov	r1, r9
 800fb4c:	4650      	mov	r0, sl
 800fb4e:	f001 ffa3 	bl	8011a98 <__ssprint_r>
 800fb52:	2800      	cmp	r0, #0
 800fb54:	f040 8167 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800fb58:	ab2e      	add	r3, sp, #184	; 0xb8
 800fb5a:	e7f3      	b.n	800fb44 <_svfprintf_r+0xbd8>
 800fb5c:	9b07      	ldr	r3, [sp, #28]
 800fb5e:	42bb      	cmp	r3, r7
 800fb60:	bfa8      	it	ge
 800fb62:	463b      	movge	r3, r7
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	461e      	mov	r6, r3
 800fb68:	dd0b      	ble.n	800fb82 <_svfprintf_r+0xc16>
 800fb6a:	6063      	str	r3, [r4, #4]
 800fb6c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fb6e:	f8c4 8000 	str.w	r8, [r4]
 800fb72:	4433      	add	r3, r6
 800fb74:	9323      	str	r3, [sp, #140]	; 0x8c
 800fb76:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fb78:	3301      	adds	r3, #1
 800fb7a:	2b07      	cmp	r3, #7
 800fb7c:	9322      	str	r3, [sp, #136]	; 0x88
 800fb7e:	dc5f      	bgt.n	800fc40 <_svfprintf_r+0xcd4>
 800fb80:	3408      	adds	r4, #8
 800fb82:	2e00      	cmp	r6, #0
 800fb84:	bfb4      	ite	lt
 800fb86:	463e      	movlt	r6, r7
 800fb88:	1bbe      	subge	r6, r7, r6
 800fb8a:	2e00      	cmp	r6, #0
 800fb8c:	dd0f      	ble.n	800fbae <_svfprintf_r+0xc42>
 800fb8e:	f8df b148 	ldr.w	fp, [pc, #328]	; 800fcd8 <_svfprintf_r+0xd6c>
 800fb92:	2e10      	cmp	r6, #16
 800fb94:	f8c4 b000 	str.w	fp, [r4]
 800fb98:	dc5c      	bgt.n	800fc54 <_svfprintf_r+0xce8>
 800fb9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fb9c:	6066      	str	r6, [r4, #4]
 800fb9e:	441e      	add	r6, r3
 800fba0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fba2:	9623      	str	r6, [sp, #140]	; 0x8c
 800fba4:	3301      	adds	r3, #1
 800fba6:	2b07      	cmp	r3, #7
 800fba8:	9322      	str	r3, [sp, #136]	; 0x88
 800fbaa:	dc6a      	bgt.n	800fc82 <_svfprintf_r+0xd16>
 800fbac:	3408      	adds	r4, #8
 800fbae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fbb0:	9a07      	ldr	r2, [sp, #28]
 800fbb2:	4293      	cmp	r3, r2
 800fbb4:	db01      	blt.n	800fbba <_svfprintf_r+0xc4e>
 800fbb6:	07e9      	lsls	r1, r5, #31
 800fbb8:	d50d      	bpl.n	800fbd6 <_svfprintf_r+0xc6a>
 800fbba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fbbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fbbe:	6023      	str	r3, [r4, #0]
 800fbc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fbc2:	6063      	str	r3, [r4, #4]
 800fbc4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fbc6:	4413      	add	r3, r2
 800fbc8:	9323      	str	r3, [sp, #140]	; 0x8c
 800fbca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fbcc:	3301      	adds	r3, #1
 800fbce:	2b07      	cmp	r3, #7
 800fbd0:	9322      	str	r3, [sp, #136]	; 0x88
 800fbd2:	dc60      	bgt.n	800fc96 <_svfprintf_r+0xd2a>
 800fbd4:	3408      	adds	r4, #8
 800fbd6:	9b07      	ldr	r3, [sp, #28]
 800fbd8:	9a07      	ldr	r2, [sp, #28]
 800fbda:	1bde      	subs	r6, r3, r7
 800fbdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fbde:	1ad3      	subs	r3, r2, r3
 800fbe0:	429e      	cmp	r6, r3
 800fbe2:	bfa8      	it	ge
 800fbe4:	461e      	movge	r6, r3
 800fbe6:	2e00      	cmp	r6, #0
 800fbe8:	dd0b      	ble.n	800fc02 <_svfprintf_r+0xc96>
 800fbea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fbec:	4447      	add	r7, r8
 800fbee:	4433      	add	r3, r6
 800fbf0:	9323      	str	r3, [sp, #140]	; 0x8c
 800fbf2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fbf4:	6027      	str	r7, [r4, #0]
 800fbf6:	3301      	adds	r3, #1
 800fbf8:	2b07      	cmp	r3, #7
 800fbfa:	6066      	str	r6, [r4, #4]
 800fbfc:	9322      	str	r3, [sp, #136]	; 0x88
 800fbfe:	dc54      	bgt.n	800fcaa <_svfprintf_r+0xd3e>
 800fc00:	3408      	adds	r4, #8
 800fc02:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fc04:	9a07      	ldr	r2, [sp, #28]
 800fc06:	2e00      	cmp	r6, #0
 800fc08:	eba2 0303 	sub.w	r3, r2, r3
 800fc0c:	bfb4      	ite	lt
 800fc0e:	461e      	movlt	r6, r3
 800fc10:	1b9e      	subge	r6, r3, r6
 800fc12:	2e00      	cmp	r6, #0
 800fc14:	f77f acd7 	ble.w	800f5c6 <_svfprintf_r+0x65a>
 800fc18:	f04f 0810 	mov.w	r8, #16
 800fc1c:	4f2e      	ldr	r7, [pc, #184]	; (800fcd8 <_svfprintf_r+0xd6c>)
 800fc1e:	2e10      	cmp	r6, #16
 800fc20:	6027      	str	r7, [r4, #0]
 800fc22:	f77f aee7 	ble.w	800f9f4 <_svfprintf_r+0xa88>
 800fc26:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fc28:	f8c4 8004 	str.w	r8, [r4, #4]
 800fc2c:	3310      	adds	r3, #16
 800fc2e:	9323      	str	r3, [sp, #140]	; 0x8c
 800fc30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fc32:	3301      	adds	r3, #1
 800fc34:	2b07      	cmp	r3, #7
 800fc36:	9322      	str	r3, [sp, #136]	; 0x88
 800fc38:	dc41      	bgt.n	800fcbe <_svfprintf_r+0xd52>
 800fc3a:	3408      	adds	r4, #8
 800fc3c:	3e10      	subs	r6, #16
 800fc3e:	e7ee      	b.n	800fc1e <_svfprintf_r+0xcb2>
 800fc40:	aa21      	add	r2, sp, #132	; 0x84
 800fc42:	4649      	mov	r1, r9
 800fc44:	4650      	mov	r0, sl
 800fc46:	f001 ff27 	bl	8011a98 <__ssprint_r>
 800fc4a:	2800      	cmp	r0, #0
 800fc4c:	f040 80eb 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800fc50:	ac2e      	add	r4, sp, #184	; 0xb8
 800fc52:	e796      	b.n	800fb82 <_svfprintf_r+0xc16>
 800fc54:	2310      	movs	r3, #16
 800fc56:	6063      	str	r3, [r4, #4]
 800fc58:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fc5a:	3310      	adds	r3, #16
 800fc5c:	9323      	str	r3, [sp, #140]	; 0x8c
 800fc5e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fc60:	3301      	adds	r3, #1
 800fc62:	2b07      	cmp	r3, #7
 800fc64:	9322      	str	r3, [sp, #136]	; 0x88
 800fc66:	dc02      	bgt.n	800fc6e <_svfprintf_r+0xd02>
 800fc68:	3408      	adds	r4, #8
 800fc6a:	3e10      	subs	r6, #16
 800fc6c:	e791      	b.n	800fb92 <_svfprintf_r+0xc26>
 800fc6e:	aa21      	add	r2, sp, #132	; 0x84
 800fc70:	4649      	mov	r1, r9
 800fc72:	4650      	mov	r0, sl
 800fc74:	f001 ff10 	bl	8011a98 <__ssprint_r>
 800fc78:	2800      	cmp	r0, #0
 800fc7a:	f040 80d4 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800fc7e:	ac2e      	add	r4, sp, #184	; 0xb8
 800fc80:	e7f3      	b.n	800fc6a <_svfprintf_r+0xcfe>
 800fc82:	aa21      	add	r2, sp, #132	; 0x84
 800fc84:	4649      	mov	r1, r9
 800fc86:	4650      	mov	r0, sl
 800fc88:	f001 ff06 	bl	8011a98 <__ssprint_r>
 800fc8c:	2800      	cmp	r0, #0
 800fc8e:	f040 80ca 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800fc92:	ac2e      	add	r4, sp, #184	; 0xb8
 800fc94:	e78b      	b.n	800fbae <_svfprintf_r+0xc42>
 800fc96:	aa21      	add	r2, sp, #132	; 0x84
 800fc98:	4649      	mov	r1, r9
 800fc9a:	4650      	mov	r0, sl
 800fc9c:	f001 fefc 	bl	8011a98 <__ssprint_r>
 800fca0:	2800      	cmp	r0, #0
 800fca2:	f040 80c0 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800fca6:	ac2e      	add	r4, sp, #184	; 0xb8
 800fca8:	e795      	b.n	800fbd6 <_svfprintf_r+0xc6a>
 800fcaa:	aa21      	add	r2, sp, #132	; 0x84
 800fcac:	4649      	mov	r1, r9
 800fcae:	4650      	mov	r0, sl
 800fcb0:	f001 fef2 	bl	8011a98 <__ssprint_r>
 800fcb4:	2800      	cmp	r0, #0
 800fcb6:	f040 80b6 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800fcba:	ac2e      	add	r4, sp, #184	; 0xb8
 800fcbc:	e7a1      	b.n	800fc02 <_svfprintf_r+0xc96>
 800fcbe:	aa21      	add	r2, sp, #132	; 0x84
 800fcc0:	4649      	mov	r1, r9
 800fcc2:	4650      	mov	r0, sl
 800fcc4:	f001 fee8 	bl	8011a98 <__ssprint_r>
 800fcc8:	2800      	cmp	r0, #0
 800fcca:	f040 80ac 	bne.w	800fe26 <_svfprintf_r+0xeba>
 800fcce:	ac2e      	add	r4, sp, #184	; 0xb8
 800fcd0:	e7b4      	b.n	800fc3c <_svfprintf_r+0xcd0>
 800fcd2:	bf00      	nop
 800fcd4:	08013a50 	.word	0x08013a50
 800fcd8:	08013a62 	.word	0x08013a62
 800fcdc:	9b07      	ldr	r3, [sp, #28]
 800fcde:	2b01      	cmp	r3, #1
 800fce0:	dc01      	bgt.n	800fce6 <_svfprintf_r+0xd7a>
 800fce2:	07ea      	lsls	r2, r5, #31
 800fce4:	d576      	bpl.n	800fdd4 <_svfprintf_r+0xe68>
 800fce6:	2301      	movs	r3, #1
 800fce8:	6063      	str	r3, [r4, #4]
 800fcea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fcec:	f8c4 8000 	str.w	r8, [r4]
 800fcf0:	3301      	adds	r3, #1
 800fcf2:	9323      	str	r3, [sp, #140]	; 0x8c
 800fcf4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fcf6:	3301      	adds	r3, #1
 800fcf8:	2b07      	cmp	r3, #7
 800fcfa:	9322      	str	r3, [sp, #136]	; 0x88
 800fcfc:	dc36      	bgt.n	800fd6c <_svfprintf_r+0xe00>
 800fcfe:	3408      	adds	r4, #8
 800fd00:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fd02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fd04:	6023      	str	r3, [r4, #0]
 800fd06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd08:	6063      	str	r3, [r4, #4]
 800fd0a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fd0c:	4413      	add	r3, r2
 800fd0e:	9323      	str	r3, [sp, #140]	; 0x8c
 800fd10:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fd12:	3301      	adds	r3, #1
 800fd14:	2b07      	cmp	r3, #7
 800fd16:	9322      	str	r3, [sp, #136]	; 0x88
 800fd18:	dc31      	bgt.n	800fd7e <_svfprintf_r+0xe12>
 800fd1a:	3408      	adds	r4, #8
 800fd1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fd1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fd20:	980d      	ldr	r0, [sp, #52]	; 0x34
 800fd22:	990e      	ldr	r1, [sp, #56]	; 0x38
 800fd24:	f7f7 f992 	bl	800704c <__aeabi_dcmpeq>
 800fd28:	9b07      	ldr	r3, [sp, #28]
 800fd2a:	1e5e      	subs	r6, r3, #1
 800fd2c:	2800      	cmp	r0, #0
 800fd2e:	d12f      	bne.n	800fd90 <_svfprintf_r+0xe24>
 800fd30:	f108 0301 	add.w	r3, r8, #1
 800fd34:	e884 0048 	stmia.w	r4, {r3, r6}
 800fd38:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fd3a:	9a07      	ldr	r2, [sp, #28]
 800fd3c:	3b01      	subs	r3, #1
 800fd3e:	4413      	add	r3, r2
 800fd40:	9323      	str	r3, [sp, #140]	; 0x8c
 800fd42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fd44:	3301      	adds	r3, #1
 800fd46:	2b07      	cmp	r3, #7
 800fd48:	9322      	str	r3, [sp, #136]	; 0x88
 800fd4a:	dd4a      	ble.n	800fde2 <_svfprintf_r+0xe76>
 800fd4c:	aa21      	add	r2, sp, #132	; 0x84
 800fd4e:	4649      	mov	r1, r9
 800fd50:	4650      	mov	r0, sl
 800fd52:	f001 fea1 	bl	8011a98 <__ssprint_r>
 800fd56:	2800      	cmp	r0, #0
 800fd58:	d165      	bne.n	800fe26 <_svfprintf_r+0xeba>
 800fd5a:	ac2e      	add	r4, sp, #184	; 0xb8
 800fd5c:	ab1d      	add	r3, sp, #116	; 0x74
 800fd5e:	6023      	str	r3, [r4, #0]
 800fd60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fd62:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800fd64:	6063      	str	r3, [r4, #4]
 800fd66:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fd68:	4413      	add	r3, r2
 800fd6a:	e41c      	b.n	800f5a6 <_svfprintf_r+0x63a>
 800fd6c:	aa21      	add	r2, sp, #132	; 0x84
 800fd6e:	4649      	mov	r1, r9
 800fd70:	4650      	mov	r0, sl
 800fd72:	f001 fe91 	bl	8011a98 <__ssprint_r>
 800fd76:	2800      	cmp	r0, #0
 800fd78:	d155      	bne.n	800fe26 <_svfprintf_r+0xeba>
 800fd7a:	ac2e      	add	r4, sp, #184	; 0xb8
 800fd7c:	e7c0      	b.n	800fd00 <_svfprintf_r+0xd94>
 800fd7e:	aa21      	add	r2, sp, #132	; 0x84
 800fd80:	4649      	mov	r1, r9
 800fd82:	4650      	mov	r0, sl
 800fd84:	f001 fe88 	bl	8011a98 <__ssprint_r>
 800fd88:	2800      	cmp	r0, #0
 800fd8a:	d14c      	bne.n	800fe26 <_svfprintf_r+0xeba>
 800fd8c:	ac2e      	add	r4, sp, #184	; 0xb8
 800fd8e:	e7c5      	b.n	800fd1c <_svfprintf_r+0xdb0>
 800fd90:	2e00      	cmp	r6, #0
 800fd92:	dde3      	ble.n	800fd5c <_svfprintf_r+0xdf0>
 800fd94:	f04f 0810 	mov.w	r8, #16
 800fd98:	4f58      	ldr	r7, [pc, #352]	; (800fefc <_svfprintf_r+0xf90>)
 800fd9a:	2e10      	cmp	r6, #16
 800fd9c:	6027      	str	r7, [r4, #0]
 800fd9e:	dc04      	bgt.n	800fdaa <_svfprintf_r+0xe3e>
 800fda0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fda2:	6066      	str	r6, [r4, #4]
 800fda4:	441e      	add	r6, r3
 800fda6:	9623      	str	r6, [sp, #140]	; 0x8c
 800fda8:	e7cb      	b.n	800fd42 <_svfprintf_r+0xdd6>
 800fdaa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fdac:	f8c4 8004 	str.w	r8, [r4, #4]
 800fdb0:	3310      	adds	r3, #16
 800fdb2:	9323      	str	r3, [sp, #140]	; 0x8c
 800fdb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fdb6:	3301      	adds	r3, #1
 800fdb8:	2b07      	cmp	r3, #7
 800fdba:	9322      	str	r3, [sp, #136]	; 0x88
 800fdbc:	dc02      	bgt.n	800fdc4 <_svfprintf_r+0xe58>
 800fdbe:	3408      	adds	r4, #8
 800fdc0:	3e10      	subs	r6, #16
 800fdc2:	e7ea      	b.n	800fd9a <_svfprintf_r+0xe2e>
 800fdc4:	aa21      	add	r2, sp, #132	; 0x84
 800fdc6:	4649      	mov	r1, r9
 800fdc8:	4650      	mov	r0, sl
 800fdca:	f001 fe65 	bl	8011a98 <__ssprint_r>
 800fdce:	bb50      	cbnz	r0, 800fe26 <_svfprintf_r+0xeba>
 800fdd0:	ac2e      	add	r4, sp, #184	; 0xb8
 800fdd2:	e7f5      	b.n	800fdc0 <_svfprintf_r+0xe54>
 800fdd4:	2301      	movs	r3, #1
 800fdd6:	6063      	str	r3, [r4, #4]
 800fdd8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fdda:	f8c4 8000 	str.w	r8, [r4]
 800fdde:	3301      	adds	r3, #1
 800fde0:	e7ae      	b.n	800fd40 <_svfprintf_r+0xdd4>
 800fde2:	3408      	adds	r4, #8
 800fde4:	e7ba      	b.n	800fd5c <_svfprintf_r+0xdf0>
 800fde6:	3408      	adds	r4, #8
 800fde8:	f7ff bbed 	b.w	800f5c6 <_svfprintf_r+0x65a>
 800fdec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fdee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fdf0:	1a9d      	subs	r5, r3, r2
 800fdf2:	2d00      	cmp	r5, #0
 800fdf4:	f77f abea 	ble.w	800f5cc <_svfprintf_r+0x660>
 800fdf8:	2610      	movs	r6, #16
 800fdfa:	4b41      	ldr	r3, [pc, #260]	; (800ff00 <_svfprintf_r+0xf94>)
 800fdfc:	2d10      	cmp	r5, #16
 800fdfe:	6023      	str	r3, [r4, #0]
 800fe00:	dc1b      	bgt.n	800fe3a <_svfprintf_r+0xece>
 800fe02:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fe04:	6065      	str	r5, [r4, #4]
 800fe06:	441d      	add	r5, r3
 800fe08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fe0a:	9523      	str	r5, [sp, #140]	; 0x8c
 800fe0c:	3301      	adds	r3, #1
 800fe0e:	2b07      	cmp	r3, #7
 800fe10:	9322      	str	r3, [sp, #136]	; 0x88
 800fe12:	f77f abdb 	ble.w	800f5cc <_svfprintf_r+0x660>
 800fe16:	aa21      	add	r2, sp, #132	; 0x84
 800fe18:	4649      	mov	r1, r9
 800fe1a:	4650      	mov	r0, sl
 800fe1c:	f001 fe3c 	bl	8011a98 <__ssprint_r>
 800fe20:	2800      	cmp	r0, #0
 800fe22:	f43f abd3 	beq.w	800f5cc <_svfprintf_r+0x660>
 800fe26:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800fe2a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800fe2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fe30:	bf18      	it	ne
 800fe32:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 800fe36:	f7ff b8bd 	b.w	800efb4 <_svfprintf_r+0x48>
 800fe3a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fe3c:	6066      	str	r6, [r4, #4]
 800fe3e:	3310      	adds	r3, #16
 800fe40:	9323      	str	r3, [sp, #140]	; 0x8c
 800fe42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fe44:	3301      	adds	r3, #1
 800fe46:	2b07      	cmp	r3, #7
 800fe48:	9322      	str	r3, [sp, #136]	; 0x88
 800fe4a:	dc02      	bgt.n	800fe52 <_svfprintf_r+0xee6>
 800fe4c:	3408      	adds	r4, #8
 800fe4e:	3d10      	subs	r5, #16
 800fe50:	e7d3      	b.n	800fdfa <_svfprintf_r+0xe8e>
 800fe52:	aa21      	add	r2, sp, #132	; 0x84
 800fe54:	4649      	mov	r1, r9
 800fe56:	4650      	mov	r0, sl
 800fe58:	f001 fe1e 	bl	8011a98 <__ssprint_r>
 800fe5c:	2800      	cmp	r0, #0
 800fe5e:	d1e2      	bne.n	800fe26 <_svfprintf_r+0xeba>
 800fe60:	ac2e      	add	r4, sp, #184	; 0xb8
 800fe62:	e7f4      	b.n	800fe4e <_svfprintf_r+0xee2>
 800fe64:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d0dd      	beq.n	800fe26 <_svfprintf_r+0xeba>
 800fe6a:	aa21      	add	r2, sp, #132	; 0x84
 800fe6c:	4649      	mov	r1, r9
 800fe6e:	4650      	mov	r0, sl
 800fe70:	f001 fe12 	bl	8011a98 <__ssprint_r>
 800fe74:	e7d7      	b.n	800fe26 <_svfprintf_r+0xeba>
 800fe76:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fe78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fe7a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800fe7c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800fe7e:	f7f7 f917 	bl	80070b0 <__aeabi_dcmpun>
 800fe82:	2800      	cmp	r0, #0
 800fe84:	f43f aa3d 	beq.w	800f302 <_svfprintf_r+0x396>
 800fe88:	4b1e      	ldr	r3, [pc, #120]	; (800ff04 <_svfprintf_r+0xf98>)
 800fe8a:	4a1f      	ldr	r2, [pc, #124]	; (800ff08 <_svfprintf_r+0xf9c>)
 800fe8c:	f7ff ba2d 	b.w	800f2ea <_svfprintf_r+0x37e>
 800fe90:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800fe92:	eba3 0308 	sub.w	r3, r3, r8
 800fe96:	9307      	str	r3, [sp, #28]
 800fe98:	f7ff baaf 	b.w	800f3fa <_svfprintf_r+0x48e>
 800fe9c:	ea56 0207 	orrs.w	r2, r6, r7
 800fea0:	950f      	str	r5, [sp, #60]	; 0x3c
 800fea2:	f43f ac2b 	beq.w	800f6fc <_svfprintf_r+0x790>
 800fea6:	2b01      	cmp	r3, #1
 800fea8:	f43f ac9d 	beq.w	800f7e6 <_svfprintf_r+0x87a>
 800feac:	2b02      	cmp	r3, #2
 800feae:	f43f acbd 	beq.w	800f82c <_svfprintf_r+0x8c0>
 800feb2:	ab2e      	add	r3, sp, #184	; 0xb8
 800feb4:	08f1      	lsrs	r1, r6, #3
 800feb6:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800feba:	08f8      	lsrs	r0, r7, #3
 800febc:	f006 0207 	and.w	r2, r6, #7
 800fec0:	4607      	mov	r7, r0
 800fec2:	460e      	mov	r6, r1
 800fec4:	3230      	adds	r2, #48	; 0x30
 800fec6:	ea56 0107 	orrs.w	r1, r6, r7
 800feca:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800fece:	f803 2c01 	strb.w	r2, [r3, #-1]
 800fed2:	f47f ac86 	bne.w	800f7e2 <_svfprintf_r+0x876>
 800fed6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800fed8:	07c9      	lsls	r1, r1, #31
 800feda:	d506      	bpl.n	800feea <_svfprintf_r+0xf7e>
 800fedc:	2a30      	cmp	r2, #48	; 0x30
 800fede:	d004      	beq.n	800feea <_svfprintf_r+0xf7e>
 800fee0:	2230      	movs	r2, #48	; 0x30
 800fee2:	f808 2c01 	strb.w	r2, [r8, #-1]
 800fee6:	f1a3 0802 	sub.w	r8, r3, #2
 800feea:	ab2e      	add	r3, sp, #184	; 0xb8
 800feec:	465e      	mov	r6, fp
 800feee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800fef0:	eba3 0b08 	sub.w	fp, r3, r8
 800fef4:	2700      	movs	r7, #0
 800fef6:	f7ff bace 	b.w	800f496 <_svfprintf_r+0x52a>
 800fefa:	bf00      	nop
 800fefc:	08013a62 	.word	0x08013a62
 800ff00:	08013a52 	.word	0x08013a52
 800ff04:	08013a26 	.word	0x08013a26
 800ff08:	08013a2a 	.word	0x08013a2a

0800ff0c <_user_strerror>:
 800ff0c:	2000      	movs	r0, #0
 800ff0e:	4770      	bx	lr

0800ff10 <__swbuf_r>:
 800ff10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff12:	460e      	mov	r6, r1
 800ff14:	4614      	mov	r4, r2
 800ff16:	4605      	mov	r5, r0
 800ff18:	b118      	cbz	r0, 800ff22 <__swbuf_r+0x12>
 800ff1a:	6983      	ldr	r3, [r0, #24]
 800ff1c:	b90b      	cbnz	r3, 800ff22 <__swbuf_r+0x12>
 800ff1e:	f001 f8f5 	bl	801110c <__sinit>
 800ff22:	4b27      	ldr	r3, [pc, #156]	; (800ffc0 <__swbuf_r+0xb0>)
 800ff24:	429c      	cmp	r4, r3
 800ff26:	d12f      	bne.n	800ff88 <__swbuf_r+0x78>
 800ff28:	686c      	ldr	r4, [r5, #4]
 800ff2a:	69a3      	ldr	r3, [r4, #24]
 800ff2c:	60a3      	str	r3, [r4, #8]
 800ff2e:	89a3      	ldrh	r3, [r4, #12]
 800ff30:	0719      	lsls	r1, r3, #28
 800ff32:	d533      	bpl.n	800ff9c <__swbuf_r+0x8c>
 800ff34:	6923      	ldr	r3, [r4, #16]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d030      	beq.n	800ff9c <__swbuf_r+0x8c>
 800ff3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff3e:	b2f6      	uxtb	r6, r6
 800ff40:	049a      	lsls	r2, r3, #18
 800ff42:	4637      	mov	r7, r6
 800ff44:	d534      	bpl.n	800ffb0 <__swbuf_r+0xa0>
 800ff46:	6923      	ldr	r3, [r4, #16]
 800ff48:	6820      	ldr	r0, [r4, #0]
 800ff4a:	1ac0      	subs	r0, r0, r3
 800ff4c:	6963      	ldr	r3, [r4, #20]
 800ff4e:	4298      	cmp	r0, r3
 800ff50:	db04      	blt.n	800ff5c <__swbuf_r+0x4c>
 800ff52:	4621      	mov	r1, r4
 800ff54:	4628      	mov	r0, r5
 800ff56:	f001 f845 	bl	8010fe4 <_fflush_r>
 800ff5a:	bb28      	cbnz	r0, 800ffa8 <__swbuf_r+0x98>
 800ff5c:	68a3      	ldr	r3, [r4, #8]
 800ff5e:	3001      	adds	r0, #1
 800ff60:	3b01      	subs	r3, #1
 800ff62:	60a3      	str	r3, [r4, #8]
 800ff64:	6823      	ldr	r3, [r4, #0]
 800ff66:	1c5a      	adds	r2, r3, #1
 800ff68:	6022      	str	r2, [r4, #0]
 800ff6a:	701e      	strb	r6, [r3, #0]
 800ff6c:	6963      	ldr	r3, [r4, #20]
 800ff6e:	4298      	cmp	r0, r3
 800ff70:	d004      	beq.n	800ff7c <__swbuf_r+0x6c>
 800ff72:	89a3      	ldrh	r3, [r4, #12]
 800ff74:	07db      	lsls	r3, r3, #31
 800ff76:	d519      	bpl.n	800ffac <__swbuf_r+0x9c>
 800ff78:	2e0a      	cmp	r6, #10
 800ff7a:	d117      	bne.n	800ffac <__swbuf_r+0x9c>
 800ff7c:	4621      	mov	r1, r4
 800ff7e:	4628      	mov	r0, r5
 800ff80:	f001 f830 	bl	8010fe4 <_fflush_r>
 800ff84:	b190      	cbz	r0, 800ffac <__swbuf_r+0x9c>
 800ff86:	e00f      	b.n	800ffa8 <__swbuf_r+0x98>
 800ff88:	4b0e      	ldr	r3, [pc, #56]	; (800ffc4 <__swbuf_r+0xb4>)
 800ff8a:	429c      	cmp	r4, r3
 800ff8c:	d101      	bne.n	800ff92 <__swbuf_r+0x82>
 800ff8e:	68ac      	ldr	r4, [r5, #8]
 800ff90:	e7cb      	b.n	800ff2a <__swbuf_r+0x1a>
 800ff92:	4b0d      	ldr	r3, [pc, #52]	; (800ffc8 <__swbuf_r+0xb8>)
 800ff94:	429c      	cmp	r4, r3
 800ff96:	bf08      	it	eq
 800ff98:	68ec      	ldreq	r4, [r5, #12]
 800ff9a:	e7c6      	b.n	800ff2a <__swbuf_r+0x1a>
 800ff9c:	4621      	mov	r1, r4
 800ff9e:	4628      	mov	r0, r5
 800ffa0:	f000 f834 	bl	801000c <__swsetup_r>
 800ffa4:	2800      	cmp	r0, #0
 800ffa6:	d0c8      	beq.n	800ff3a <__swbuf_r+0x2a>
 800ffa8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800ffac:	4638      	mov	r0, r7
 800ffae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ffb0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ffb4:	81a3      	strh	r3, [r4, #12]
 800ffb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ffb8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ffbc:	6663      	str	r3, [r4, #100]	; 0x64
 800ffbe:	e7c2      	b.n	800ff46 <__swbuf_r+0x36>
 800ffc0:	08013aa0 	.word	0x08013aa0
 800ffc4:	08013ac0 	.word	0x08013ac0
 800ffc8:	08013a80 	.word	0x08013a80

0800ffcc <__ascii_wctomb>:
 800ffcc:	b149      	cbz	r1, 800ffe2 <__ascii_wctomb+0x16>
 800ffce:	2aff      	cmp	r2, #255	; 0xff
 800ffd0:	bf8b      	itete	hi
 800ffd2:	238a      	movhi	r3, #138	; 0x8a
 800ffd4:	700a      	strbls	r2, [r1, #0]
 800ffd6:	6003      	strhi	r3, [r0, #0]
 800ffd8:	2001      	movls	r0, #1
 800ffda:	bf88      	it	hi
 800ffdc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800ffe0:	4770      	bx	lr
 800ffe2:	4608      	mov	r0, r1
 800ffe4:	4770      	bx	lr
	...

0800ffe8 <_write_r>:
 800ffe8:	b538      	push	{r3, r4, r5, lr}
 800ffea:	4605      	mov	r5, r0
 800ffec:	4608      	mov	r0, r1
 800ffee:	4611      	mov	r1, r2
 800fff0:	2200      	movs	r2, #0
 800fff2:	4c05      	ldr	r4, [pc, #20]	; (8010008 <_write_r+0x20>)
 800fff4:	6022      	str	r2, [r4, #0]
 800fff6:	461a      	mov	r2, r3
 800fff8:	f001 fea8 	bl	8011d4c <_write>
 800fffc:	1c43      	adds	r3, r0, #1
 800fffe:	d102      	bne.n	8010006 <_write_r+0x1e>
 8010000:	6823      	ldr	r3, [r4, #0]
 8010002:	b103      	cbz	r3, 8010006 <_write_r+0x1e>
 8010004:	602b      	str	r3, [r5, #0]
 8010006:	bd38      	pop	{r3, r4, r5, pc}
 8010008:	20000b60 	.word	0x20000b60

0801000c <__swsetup_r>:
 801000c:	4b32      	ldr	r3, [pc, #200]	; (80100d8 <__swsetup_r+0xcc>)
 801000e:	b570      	push	{r4, r5, r6, lr}
 8010010:	681d      	ldr	r5, [r3, #0]
 8010012:	4606      	mov	r6, r0
 8010014:	460c      	mov	r4, r1
 8010016:	b125      	cbz	r5, 8010022 <__swsetup_r+0x16>
 8010018:	69ab      	ldr	r3, [r5, #24]
 801001a:	b913      	cbnz	r3, 8010022 <__swsetup_r+0x16>
 801001c:	4628      	mov	r0, r5
 801001e:	f001 f875 	bl	801110c <__sinit>
 8010022:	4b2e      	ldr	r3, [pc, #184]	; (80100dc <__swsetup_r+0xd0>)
 8010024:	429c      	cmp	r4, r3
 8010026:	d10f      	bne.n	8010048 <__swsetup_r+0x3c>
 8010028:	686c      	ldr	r4, [r5, #4]
 801002a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801002e:	b29a      	uxth	r2, r3
 8010030:	0715      	lsls	r5, r2, #28
 8010032:	d42c      	bmi.n	801008e <__swsetup_r+0x82>
 8010034:	06d0      	lsls	r0, r2, #27
 8010036:	d411      	bmi.n	801005c <__swsetup_r+0x50>
 8010038:	2209      	movs	r2, #9
 801003a:	6032      	str	r2, [r6, #0]
 801003c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010040:	81a3      	strh	r3, [r4, #12]
 8010042:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010046:	bd70      	pop	{r4, r5, r6, pc}
 8010048:	4b25      	ldr	r3, [pc, #148]	; (80100e0 <__swsetup_r+0xd4>)
 801004a:	429c      	cmp	r4, r3
 801004c:	d101      	bne.n	8010052 <__swsetup_r+0x46>
 801004e:	68ac      	ldr	r4, [r5, #8]
 8010050:	e7eb      	b.n	801002a <__swsetup_r+0x1e>
 8010052:	4b24      	ldr	r3, [pc, #144]	; (80100e4 <__swsetup_r+0xd8>)
 8010054:	429c      	cmp	r4, r3
 8010056:	bf08      	it	eq
 8010058:	68ec      	ldreq	r4, [r5, #12]
 801005a:	e7e6      	b.n	801002a <__swsetup_r+0x1e>
 801005c:	0751      	lsls	r1, r2, #29
 801005e:	d512      	bpl.n	8010086 <__swsetup_r+0x7a>
 8010060:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010062:	b141      	cbz	r1, 8010076 <__swsetup_r+0x6a>
 8010064:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010068:	4299      	cmp	r1, r3
 801006a:	d002      	beq.n	8010072 <__swsetup_r+0x66>
 801006c:	4630      	mov	r0, r6
 801006e:	f001 f925 	bl	80112bc <_free_r>
 8010072:	2300      	movs	r3, #0
 8010074:	6363      	str	r3, [r4, #52]	; 0x34
 8010076:	89a3      	ldrh	r3, [r4, #12]
 8010078:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801007c:	81a3      	strh	r3, [r4, #12]
 801007e:	2300      	movs	r3, #0
 8010080:	6063      	str	r3, [r4, #4]
 8010082:	6923      	ldr	r3, [r4, #16]
 8010084:	6023      	str	r3, [r4, #0]
 8010086:	89a3      	ldrh	r3, [r4, #12]
 8010088:	f043 0308 	orr.w	r3, r3, #8
 801008c:	81a3      	strh	r3, [r4, #12]
 801008e:	6923      	ldr	r3, [r4, #16]
 8010090:	b94b      	cbnz	r3, 80100a6 <__swsetup_r+0x9a>
 8010092:	89a3      	ldrh	r3, [r4, #12]
 8010094:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010098:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801009c:	d003      	beq.n	80100a6 <__swsetup_r+0x9a>
 801009e:	4621      	mov	r1, r4
 80100a0:	4630      	mov	r0, r6
 80100a2:	f7fe f80f 	bl	800e0c4 <__smakebuf_r>
 80100a6:	89a2      	ldrh	r2, [r4, #12]
 80100a8:	f012 0301 	ands.w	r3, r2, #1
 80100ac:	d00c      	beq.n	80100c8 <__swsetup_r+0xbc>
 80100ae:	2300      	movs	r3, #0
 80100b0:	60a3      	str	r3, [r4, #8]
 80100b2:	6963      	ldr	r3, [r4, #20]
 80100b4:	425b      	negs	r3, r3
 80100b6:	61a3      	str	r3, [r4, #24]
 80100b8:	6923      	ldr	r3, [r4, #16]
 80100ba:	b953      	cbnz	r3, 80100d2 <__swsetup_r+0xc6>
 80100bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80100c0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80100c4:	d1ba      	bne.n	801003c <__swsetup_r+0x30>
 80100c6:	bd70      	pop	{r4, r5, r6, pc}
 80100c8:	0792      	lsls	r2, r2, #30
 80100ca:	bf58      	it	pl
 80100cc:	6963      	ldrpl	r3, [r4, #20]
 80100ce:	60a3      	str	r3, [r4, #8]
 80100d0:	e7f2      	b.n	80100b8 <__swsetup_r+0xac>
 80100d2:	2000      	movs	r0, #0
 80100d4:	e7f7      	b.n	80100c6 <__swsetup_r+0xba>
 80100d6:	bf00      	nop
 80100d8:	20000020 	.word	0x20000020
 80100dc:	08013aa0 	.word	0x08013aa0
 80100e0:	08013ac0 	.word	0x08013ac0
 80100e4:	08013a80 	.word	0x08013a80

080100e8 <__register_exitproc>:
 80100e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100ec:	4d37      	ldr	r5, [pc, #220]	; (80101cc <__register_exitproc+0xe4>)
 80100ee:	4680      	mov	r8, r0
 80100f0:	6828      	ldr	r0, [r5, #0]
 80100f2:	4699      	mov	r9, r3
 80100f4:	460f      	mov	r7, r1
 80100f6:	4692      	mov	sl, r2
 80100f8:	f7fd ffb6 	bl	800e068 <__retarget_lock_acquire_recursive>
 80100fc:	4b34      	ldr	r3, [pc, #208]	; (80101d0 <__register_exitproc+0xe8>)
 80100fe:	681e      	ldr	r6, [r3, #0]
 8010100:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8010102:	b93c      	cbnz	r4, 8010114 <__register_exitproc+0x2c>
 8010104:	4b33      	ldr	r3, [pc, #204]	; (80101d4 <__register_exitproc+0xec>)
 8010106:	f106 044c 	add.w	r4, r6, #76	; 0x4c
 801010a:	64b4      	str	r4, [r6, #72]	; 0x48
 801010c:	b113      	cbz	r3, 8010114 <__register_exitproc+0x2c>
 801010e:	681b      	ldr	r3, [r3, #0]
 8010110:	f8c6 30d4 	str.w	r3, [r6, #212]	; 0xd4
 8010114:	6863      	ldr	r3, [r4, #4]
 8010116:	2b1f      	cmp	r3, #31
 8010118:	dd49      	ble.n	80101ae <__register_exitproc+0xc6>
 801011a:	4b2f      	ldr	r3, [pc, #188]	; (80101d8 <__register_exitproc+0xf0>)
 801011c:	b933      	cbnz	r3, 801012c <__register_exitproc+0x44>
 801011e:	6828      	ldr	r0, [r5, #0]
 8010120:	f7fd ffa4 	bl	800e06c <__retarget_lock_release_recursive>
 8010124:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801012c:	208c      	movs	r0, #140	; 0x8c
 801012e:	f7fe f809 	bl	800e144 <malloc>
 8010132:	4604      	mov	r4, r0
 8010134:	2800      	cmp	r0, #0
 8010136:	d0f2      	beq.n	801011e <__register_exitproc+0x36>
 8010138:	2200      	movs	r2, #0
 801013a:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 801013c:	6042      	str	r2, [r0, #4]
 801013e:	6003      	str	r3, [r0, #0]
 8010140:	64b0      	str	r0, [r6, #72]	; 0x48
 8010142:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
 8010146:	f1b8 0f00 	cmp.w	r8, #0
 801014a:	d024      	beq.n	8010196 <__register_exitproc+0xae>
 801014c:	f44f 7084 	mov.w	r0, #264	; 0x108
 8010150:	f7fd fff8 	bl	800e144 <malloc>
 8010154:	2800      	cmp	r0, #0
 8010156:	d034      	beq.n	80101c2 <__register_exitproc+0xda>
 8010158:	2300      	movs	r3, #0
 801015a:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 801015e:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 8010162:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 8010166:	2301      	movs	r3, #1
 8010168:	6862      	ldr	r2, [r4, #4]
 801016a:	f1b8 0f02 	cmp.w	r8, #2
 801016e:	f840 a022 	str.w	sl, [r0, r2, lsl #2]
 8010172:	fa03 f302 	lsl.w	r3, r3, r2
 8010176:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 801017a:	f8d0 2100 	ldr.w	r2, [r0, #256]	; 0x100
 801017e:	ea42 0203 	orr.w	r2, r2, r3
 8010182:	f8c0 2100 	str.w	r2, [r0, #256]	; 0x100
 8010186:	f8c1 9080 	str.w	r9, [r1, #128]	; 0x80
 801018a:	bf02      	ittt	eq
 801018c:	f8d0 2104 	ldreq.w	r2, [r0, #260]	; 0x104
 8010190:	4313      	orreq	r3, r2
 8010192:	f8c0 3104 	streq.w	r3, [r0, #260]	; 0x104
 8010196:	6863      	ldr	r3, [r4, #4]
 8010198:	6828      	ldr	r0, [r5, #0]
 801019a:	1c5a      	adds	r2, r3, #1
 801019c:	3302      	adds	r3, #2
 801019e:	6062      	str	r2, [r4, #4]
 80101a0:	f844 7023 	str.w	r7, [r4, r3, lsl #2]
 80101a4:	f7fd ff62 	bl	800e06c <__retarget_lock_release_recursive>
 80101a8:	2000      	movs	r0, #0
 80101aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101ae:	f1b8 0f00 	cmp.w	r8, #0
 80101b2:	d0f0      	beq.n	8010196 <__register_exitproc+0xae>
 80101b4:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 80101b8:	2800      	cmp	r0, #0
 80101ba:	d1d4      	bne.n	8010166 <__register_exitproc+0x7e>
 80101bc:	4b06      	ldr	r3, [pc, #24]	; (80101d8 <__register_exitproc+0xf0>)
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d1c4      	bne.n	801014c <__register_exitproc+0x64>
 80101c2:	6828      	ldr	r0, [r5, #0]
 80101c4:	f7fd ff51 	bl	800e06a <__retarget_lock_release>
 80101c8:	e7ac      	b.n	8010124 <__register_exitproc+0x3c>
 80101ca:	bf00      	nop
 80101cc:	20000690 	.word	0x20000690
 80101d0:	08013374 	.word	0x08013374
 80101d4:	08013384 	.word	0x08013384
 80101d8:	0800e145 	.word	0x0800e145

080101dc <_close_r>:
 80101dc:	b538      	push	{r3, r4, r5, lr}
 80101de:	2300      	movs	r3, #0
 80101e0:	4c05      	ldr	r4, [pc, #20]	; (80101f8 <_close_r+0x1c>)
 80101e2:	4605      	mov	r5, r0
 80101e4:	4608      	mov	r0, r1
 80101e6:	6023      	str	r3, [r4, #0]
 80101e8:	f001 fd6a 	bl	8011cc0 <_close>
 80101ec:	1c43      	adds	r3, r0, #1
 80101ee:	d102      	bne.n	80101f6 <_close_r+0x1a>
 80101f0:	6823      	ldr	r3, [r4, #0]
 80101f2:	b103      	cbz	r3, 80101f6 <_close_r+0x1a>
 80101f4:	602b      	str	r3, [r5, #0]
 80101f6:	bd38      	pop	{r3, r4, r5, pc}
 80101f8:	20000b60 	.word	0x20000b60

080101fc <quorem>:
 80101fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010200:	6903      	ldr	r3, [r0, #16]
 8010202:	690c      	ldr	r4, [r1, #16]
 8010204:	4680      	mov	r8, r0
 8010206:	429c      	cmp	r4, r3
 8010208:	f300 8082 	bgt.w	8010310 <quorem+0x114>
 801020c:	3c01      	subs	r4, #1
 801020e:	f101 0714 	add.w	r7, r1, #20
 8010212:	f100 0614 	add.w	r6, r0, #20
 8010216:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801021a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801021e:	3501      	adds	r5, #1
 8010220:	fbb0 f5f5 	udiv	r5, r0, r5
 8010224:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8010228:	eb06 030e 	add.w	r3, r6, lr
 801022c:	eb07 090e 	add.w	r9, r7, lr
 8010230:	9301      	str	r3, [sp, #4]
 8010232:	b38d      	cbz	r5, 8010298 <quorem+0x9c>
 8010234:	f04f 0a00 	mov.w	sl, #0
 8010238:	4638      	mov	r0, r7
 801023a:	46b4      	mov	ip, r6
 801023c:	46d3      	mov	fp, sl
 801023e:	f850 2b04 	ldr.w	r2, [r0], #4
 8010242:	b293      	uxth	r3, r2
 8010244:	fb05 a303 	mla	r3, r5, r3, sl
 8010248:	0c12      	lsrs	r2, r2, #16
 801024a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801024e:	fb05 a202 	mla	r2, r5, r2, sl
 8010252:	b29b      	uxth	r3, r3
 8010254:	ebab 0303 	sub.w	r3, fp, r3
 8010258:	f8bc b000 	ldrh.w	fp, [ip]
 801025c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8010260:	445b      	add	r3, fp
 8010262:	fa1f fb82 	uxth.w	fp, r2
 8010266:	f8dc 2000 	ldr.w	r2, [ip]
 801026a:	4581      	cmp	r9, r0
 801026c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8010270:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010274:	b29b      	uxth	r3, r3
 8010276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801027a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801027e:	f84c 3b04 	str.w	r3, [ip], #4
 8010282:	d2dc      	bcs.n	801023e <quorem+0x42>
 8010284:	f856 300e 	ldr.w	r3, [r6, lr]
 8010288:	b933      	cbnz	r3, 8010298 <quorem+0x9c>
 801028a:	9b01      	ldr	r3, [sp, #4]
 801028c:	3b04      	subs	r3, #4
 801028e:	429e      	cmp	r6, r3
 8010290:	461a      	mov	r2, r3
 8010292:	d331      	bcc.n	80102f8 <quorem+0xfc>
 8010294:	f8c8 4010 	str.w	r4, [r8, #16]
 8010298:	4640      	mov	r0, r8
 801029a:	f001 fb22 	bl	80118e2 <__mcmp>
 801029e:	2800      	cmp	r0, #0
 80102a0:	db26      	blt.n	80102f0 <quorem+0xf4>
 80102a2:	4630      	mov	r0, r6
 80102a4:	f04f 0e00 	mov.w	lr, #0
 80102a8:	3501      	adds	r5, #1
 80102aa:	f857 1b04 	ldr.w	r1, [r7], #4
 80102ae:	f8d0 c000 	ldr.w	ip, [r0]
 80102b2:	b28b      	uxth	r3, r1
 80102b4:	ebae 0303 	sub.w	r3, lr, r3
 80102b8:	fa1f f28c 	uxth.w	r2, ip
 80102bc:	4413      	add	r3, r2
 80102be:	0c0a      	lsrs	r2, r1, #16
 80102c0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80102c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80102c8:	b29b      	uxth	r3, r3
 80102ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80102ce:	45b9      	cmp	r9, r7
 80102d0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80102d4:	f840 3b04 	str.w	r3, [r0], #4
 80102d8:	d2e7      	bcs.n	80102aa <quorem+0xae>
 80102da:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80102de:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80102e2:	b92a      	cbnz	r2, 80102f0 <quorem+0xf4>
 80102e4:	3b04      	subs	r3, #4
 80102e6:	429e      	cmp	r6, r3
 80102e8:	461a      	mov	r2, r3
 80102ea:	d30b      	bcc.n	8010304 <quorem+0x108>
 80102ec:	f8c8 4010 	str.w	r4, [r8, #16]
 80102f0:	4628      	mov	r0, r5
 80102f2:	b003      	add	sp, #12
 80102f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102f8:	6812      	ldr	r2, [r2, #0]
 80102fa:	3b04      	subs	r3, #4
 80102fc:	2a00      	cmp	r2, #0
 80102fe:	d1c9      	bne.n	8010294 <quorem+0x98>
 8010300:	3c01      	subs	r4, #1
 8010302:	e7c4      	b.n	801028e <quorem+0x92>
 8010304:	6812      	ldr	r2, [r2, #0]
 8010306:	3b04      	subs	r3, #4
 8010308:	2a00      	cmp	r2, #0
 801030a:	d1ef      	bne.n	80102ec <quorem+0xf0>
 801030c:	3c01      	subs	r4, #1
 801030e:	e7ea      	b.n	80102e6 <quorem+0xea>
 8010310:	2000      	movs	r0, #0
 8010312:	e7ee      	b.n	80102f2 <quorem+0xf6>
 8010314:	0000      	movs	r0, r0
	...

08010318 <_dtoa_r>:
 8010318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801031c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801031e:	b095      	sub	sp, #84	; 0x54
 8010320:	4604      	mov	r4, r0
 8010322:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8010324:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010328:	b93e      	cbnz	r6, 801033a <_dtoa_r+0x22>
 801032a:	2010      	movs	r0, #16
 801032c:	f7fd ff0a 	bl	800e144 <malloc>
 8010330:	6260      	str	r0, [r4, #36]	; 0x24
 8010332:	6046      	str	r6, [r0, #4]
 8010334:	6086      	str	r6, [r0, #8]
 8010336:	6006      	str	r6, [r0, #0]
 8010338:	60c6      	str	r6, [r0, #12]
 801033a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801033c:	6819      	ldr	r1, [r3, #0]
 801033e:	b151      	cbz	r1, 8010356 <_dtoa_r+0x3e>
 8010340:	685a      	ldr	r2, [r3, #4]
 8010342:	2301      	movs	r3, #1
 8010344:	4093      	lsls	r3, r2
 8010346:	604a      	str	r2, [r1, #4]
 8010348:	608b      	str	r3, [r1, #8]
 801034a:	4620      	mov	r0, r4
 801034c:	f001 f8f4 	bl	8011538 <_Bfree>
 8010350:	2200      	movs	r2, #0
 8010352:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010354:	601a      	str	r2, [r3, #0]
 8010356:	9b03      	ldr	r3, [sp, #12]
 8010358:	2b00      	cmp	r3, #0
 801035a:	bfb7      	itett	lt
 801035c:	2301      	movlt	r3, #1
 801035e:	2300      	movge	r3, #0
 8010360:	602b      	strlt	r3, [r5, #0]
 8010362:	9b03      	ldrlt	r3, [sp, #12]
 8010364:	bfae      	itee	ge
 8010366:	602b      	strge	r3, [r5, #0]
 8010368:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801036c:	9303      	strlt	r3, [sp, #12]
 801036e:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8010372:	4bab      	ldr	r3, [pc, #684]	; (8010620 <_dtoa_r+0x308>)
 8010374:	ea33 0309 	bics.w	r3, r3, r9
 8010378:	d11b      	bne.n	80103b2 <_dtoa_r+0x9a>
 801037a:	f242 730f 	movw	r3, #9999	; 0x270f
 801037e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8010380:	6013      	str	r3, [r2, #0]
 8010382:	9b02      	ldr	r3, [sp, #8]
 8010384:	b923      	cbnz	r3, 8010390 <_dtoa_r+0x78>
 8010386:	f3c9 0013 	ubfx	r0, r9, #0, #20
 801038a:	2800      	cmp	r0, #0
 801038c:	f000 8583 	beq.w	8010e96 <_dtoa_r+0xb7e>
 8010390:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010392:	b953      	cbnz	r3, 80103aa <_dtoa_r+0x92>
 8010394:	4ba3      	ldr	r3, [pc, #652]	; (8010624 <_dtoa_r+0x30c>)
 8010396:	e021      	b.n	80103dc <_dtoa_r+0xc4>
 8010398:	4ba3      	ldr	r3, [pc, #652]	; (8010628 <_dtoa_r+0x310>)
 801039a:	9306      	str	r3, [sp, #24]
 801039c:	3308      	adds	r3, #8
 801039e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80103a0:	6013      	str	r3, [r2, #0]
 80103a2:	9806      	ldr	r0, [sp, #24]
 80103a4:	b015      	add	sp, #84	; 0x54
 80103a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103aa:	4b9e      	ldr	r3, [pc, #632]	; (8010624 <_dtoa_r+0x30c>)
 80103ac:	9306      	str	r3, [sp, #24]
 80103ae:	3303      	adds	r3, #3
 80103b0:	e7f5      	b.n	801039e <_dtoa_r+0x86>
 80103b2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80103b6:	2200      	movs	r2, #0
 80103b8:	2300      	movs	r3, #0
 80103ba:	4630      	mov	r0, r6
 80103bc:	4639      	mov	r1, r7
 80103be:	f7f6 fe45 	bl	800704c <__aeabi_dcmpeq>
 80103c2:	4680      	mov	r8, r0
 80103c4:	b160      	cbz	r0, 80103e0 <_dtoa_r+0xc8>
 80103c6:	2301      	movs	r3, #1
 80103c8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80103ca:	6013      	str	r3, [r2, #0]
 80103cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	f000 855e 	beq.w	8010e90 <_dtoa_r+0xb78>
 80103d4:	4b95      	ldr	r3, [pc, #596]	; (801062c <_dtoa_r+0x314>)
 80103d6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80103d8:	6013      	str	r3, [r2, #0]
 80103da:	3b01      	subs	r3, #1
 80103dc:	9306      	str	r3, [sp, #24]
 80103de:	e7e0      	b.n	80103a2 <_dtoa_r+0x8a>
 80103e0:	ab12      	add	r3, sp, #72	; 0x48
 80103e2:	9301      	str	r3, [sp, #4]
 80103e4:	ab13      	add	r3, sp, #76	; 0x4c
 80103e6:	9300      	str	r3, [sp, #0]
 80103e8:	4632      	mov	r2, r6
 80103ea:	463b      	mov	r3, r7
 80103ec:	4620      	mov	r0, r4
 80103ee:	f001 faf1 	bl	80119d4 <__d2b>
 80103f2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80103f6:	4682      	mov	sl, r0
 80103f8:	2d00      	cmp	r5, #0
 80103fa:	d07d      	beq.n	80104f8 <_dtoa_r+0x1e0>
 80103fc:	4630      	mov	r0, r6
 80103fe:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010402:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8010406:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801040a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801040e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8010412:	2200      	movs	r2, #0
 8010414:	4b86      	ldr	r3, [pc, #536]	; (8010630 <_dtoa_r+0x318>)
 8010416:	f7f6 f9fd 	bl	8006814 <__aeabi_dsub>
 801041a:	a37b      	add	r3, pc, #492	; (adr r3, 8010608 <_dtoa_r+0x2f0>)
 801041c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010420:	f7f6 fbac 	bl	8006b7c <__aeabi_dmul>
 8010424:	a37a      	add	r3, pc, #488	; (adr r3, 8010610 <_dtoa_r+0x2f8>)
 8010426:	e9d3 2300 	ldrd	r2, r3, [r3]
 801042a:	f7f6 f9f5 	bl	8006818 <__adddf3>
 801042e:	4606      	mov	r6, r0
 8010430:	4628      	mov	r0, r5
 8010432:	460f      	mov	r7, r1
 8010434:	f7f6 fb3c 	bl	8006ab0 <__aeabi_i2d>
 8010438:	a377      	add	r3, pc, #476	; (adr r3, 8010618 <_dtoa_r+0x300>)
 801043a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801043e:	f7f6 fb9d 	bl	8006b7c <__aeabi_dmul>
 8010442:	4602      	mov	r2, r0
 8010444:	460b      	mov	r3, r1
 8010446:	4630      	mov	r0, r6
 8010448:	4639      	mov	r1, r7
 801044a:	f7f6 f9e5 	bl	8006818 <__adddf3>
 801044e:	4606      	mov	r6, r0
 8010450:	460f      	mov	r7, r1
 8010452:	f7f6 fe43 	bl	80070dc <__aeabi_d2iz>
 8010456:	2200      	movs	r2, #0
 8010458:	4683      	mov	fp, r0
 801045a:	2300      	movs	r3, #0
 801045c:	4630      	mov	r0, r6
 801045e:	4639      	mov	r1, r7
 8010460:	f7f6 fdfe 	bl	8007060 <__aeabi_dcmplt>
 8010464:	b158      	cbz	r0, 801047e <_dtoa_r+0x166>
 8010466:	4658      	mov	r0, fp
 8010468:	f7f6 fb22 	bl	8006ab0 <__aeabi_i2d>
 801046c:	4602      	mov	r2, r0
 801046e:	460b      	mov	r3, r1
 8010470:	4630      	mov	r0, r6
 8010472:	4639      	mov	r1, r7
 8010474:	f7f6 fdea 	bl	800704c <__aeabi_dcmpeq>
 8010478:	b908      	cbnz	r0, 801047e <_dtoa_r+0x166>
 801047a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801047e:	f1bb 0f16 	cmp.w	fp, #22
 8010482:	d858      	bhi.n	8010536 <_dtoa_r+0x21e>
 8010484:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010488:	496a      	ldr	r1, [pc, #424]	; (8010634 <_dtoa_r+0x31c>)
 801048a:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801048e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010492:	f7f6 fe03 	bl	800709c <__aeabi_dcmpgt>
 8010496:	2800      	cmp	r0, #0
 8010498:	d04f      	beq.n	801053a <_dtoa_r+0x222>
 801049a:	2300      	movs	r3, #0
 801049c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80104a0:	930d      	str	r3, [sp, #52]	; 0x34
 80104a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80104a4:	1b5d      	subs	r5, r3, r5
 80104a6:	1e6b      	subs	r3, r5, #1
 80104a8:	9307      	str	r3, [sp, #28]
 80104aa:	bf43      	ittte	mi
 80104ac:	2300      	movmi	r3, #0
 80104ae:	f1c5 0801 	rsbmi	r8, r5, #1
 80104b2:	9307      	strmi	r3, [sp, #28]
 80104b4:	f04f 0800 	movpl.w	r8, #0
 80104b8:	f1bb 0f00 	cmp.w	fp, #0
 80104bc:	db3f      	blt.n	801053e <_dtoa_r+0x226>
 80104be:	9b07      	ldr	r3, [sp, #28]
 80104c0:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80104c4:	445b      	add	r3, fp
 80104c6:	9307      	str	r3, [sp, #28]
 80104c8:	2300      	movs	r3, #0
 80104ca:	9308      	str	r3, [sp, #32]
 80104cc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80104ce:	2b09      	cmp	r3, #9
 80104d0:	f200 80b4 	bhi.w	801063c <_dtoa_r+0x324>
 80104d4:	2b05      	cmp	r3, #5
 80104d6:	bfc4      	itt	gt
 80104d8:	3b04      	subgt	r3, #4
 80104da:	931e      	strgt	r3, [sp, #120]	; 0x78
 80104dc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80104de:	bfc8      	it	gt
 80104e0:	2600      	movgt	r6, #0
 80104e2:	f1a3 0302 	sub.w	r3, r3, #2
 80104e6:	bfd8      	it	le
 80104e8:	2601      	movle	r6, #1
 80104ea:	2b03      	cmp	r3, #3
 80104ec:	f200 80b2 	bhi.w	8010654 <_dtoa_r+0x33c>
 80104f0:	e8df f003 	tbb	[pc, r3]
 80104f4:	782d8684 	.word	0x782d8684
 80104f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80104fa:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80104fc:	441d      	add	r5, r3
 80104fe:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010502:	2b20      	cmp	r3, #32
 8010504:	dd11      	ble.n	801052a <_dtoa_r+0x212>
 8010506:	9a02      	ldr	r2, [sp, #8]
 8010508:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801050c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8010510:	fa22 f000 	lsr.w	r0, r2, r0
 8010514:	fa09 f303 	lsl.w	r3, r9, r3
 8010518:	4318      	orrs	r0, r3
 801051a:	f7f6 fab9 	bl	8006a90 <__aeabi_ui2d>
 801051e:	2301      	movs	r3, #1
 8010520:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8010524:	3d01      	subs	r5, #1
 8010526:	9310      	str	r3, [sp, #64]	; 0x40
 8010528:	e773      	b.n	8010412 <_dtoa_r+0xfa>
 801052a:	f1c3 0020 	rsb	r0, r3, #32
 801052e:	9b02      	ldr	r3, [sp, #8]
 8010530:	fa03 f000 	lsl.w	r0, r3, r0
 8010534:	e7f1      	b.n	801051a <_dtoa_r+0x202>
 8010536:	2301      	movs	r3, #1
 8010538:	e7b2      	b.n	80104a0 <_dtoa_r+0x188>
 801053a:	900d      	str	r0, [sp, #52]	; 0x34
 801053c:	e7b1      	b.n	80104a2 <_dtoa_r+0x18a>
 801053e:	f1cb 0300 	rsb	r3, fp, #0
 8010542:	9308      	str	r3, [sp, #32]
 8010544:	2300      	movs	r3, #0
 8010546:	eba8 080b 	sub.w	r8, r8, fp
 801054a:	930c      	str	r3, [sp, #48]	; 0x30
 801054c:	e7be      	b.n	80104cc <_dtoa_r+0x1b4>
 801054e:	2301      	movs	r3, #1
 8010550:	9309      	str	r3, [sp, #36]	; 0x24
 8010552:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010554:	2b00      	cmp	r3, #0
 8010556:	f340 8080 	ble.w	801065a <_dtoa_r+0x342>
 801055a:	4699      	mov	r9, r3
 801055c:	9304      	str	r3, [sp, #16]
 801055e:	2200      	movs	r2, #0
 8010560:	2104      	movs	r1, #4
 8010562:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8010564:	606a      	str	r2, [r5, #4]
 8010566:	f101 0214 	add.w	r2, r1, #20
 801056a:	429a      	cmp	r2, r3
 801056c:	d97a      	bls.n	8010664 <_dtoa_r+0x34c>
 801056e:	6869      	ldr	r1, [r5, #4]
 8010570:	4620      	mov	r0, r4
 8010572:	f000 ffad 	bl	80114d0 <_Balloc>
 8010576:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010578:	6028      	str	r0, [r5, #0]
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	f1b9 0f0e 	cmp.w	r9, #14
 8010580:	9306      	str	r3, [sp, #24]
 8010582:	f200 80f0 	bhi.w	8010766 <_dtoa_r+0x44e>
 8010586:	2e00      	cmp	r6, #0
 8010588:	f000 80ed 	beq.w	8010766 <_dtoa_r+0x44e>
 801058c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010590:	f1bb 0f00 	cmp.w	fp, #0
 8010594:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8010598:	dd79      	ble.n	801068e <_dtoa_r+0x376>
 801059a:	4a26      	ldr	r2, [pc, #152]	; (8010634 <_dtoa_r+0x31c>)
 801059c:	f00b 030f 	and.w	r3, fp, #15
 80105a0:	ea4f 162b 	mov.w	r6, fp, asr #4
 80105a4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80105a8:	06f0      	lsls	r0, r6, #27
 80105aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105ae:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80105b2:	d55c      	bpl.n	801066e <_dtoa_r+0x356>
 80105b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80105b8:	4b1f      	ldr	r3, [pc, #124]	; (8010638 <_dtoa_r+0x320>)
 80105ba:	2503      	movs	r5, #3
 80105bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80105c0:	f7f6 fc06 	bl	8006dd0 <__aeabi_ddiv>
 80105c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80105c8:	f006 060f 	and.w	r6, r6, #15
 80105cc:	4f1a      	ldr	r7, [pc, #104]	; (8010638 <_dtoa_r+0x320>)
 80105ce:	2e00      	cmp	r6, #0
 80105d0:	d14f      	bne.n	8010672 <_dtoa_r+0x35a>
 80105d2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80105d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80105da:	f7f6 fbf9 	bl	8006dd0 <__aeabi_ddiv>
 80105de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80105e2:	e06e      	b.n	80106c2 <_dtoa_r+0x3aa>
 80105e4:	2301      	movs	r3, #1
 80105e6:	9309      	str	r3, [sp, #36]	; 0x24
 80105e8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80105ea:	445b      	add	r3, fp
 80105ec:	f103 0901 	add.w	r9, r3, #1
 80105f0:	9304      	str	r3, [sp, #16]
 80105f2:	464b      	mov	r3, r9
 80105f4:	2b01      	cmp	r3, #1
 80105f6:	bfb8      	it	lt
 80105f8:	2301      	movlt	r3, #1
 80105fa:	e7b0      	b.n	801055e <_dtoa_r+0x246>
 80105fc:	2300      	movs	r3, #0
 80105fe:	e7a7      	b.n	8010550 <_dtoa_r+0x238>
 8010600:	2300      	movs	r3, #0
 8010602:	e7f0      	b.n	80105e6 <_dtoa_r+0x2ce>
 8010604:	f3af 8000 	nop.w
 8010608:	636f4361 	.word	0x636f4361
 801060c:	3fd287a7 	.word	0x3fd287a7
 8010610:	8b60c8b3 	.word	0x8b60c8b3
 8010614:	3fc68a28 	.word	0x3fc68a28
 8010618:	509f79fb 	.word	0x509f79fb
 801061c:	3fd34413 	.word	0x3fd34413
 8010620:	7ff00000 	.word	0x7ff00000
 8010624:	08013a7b 	.word	0x08013a7b
 8010628:	08013a72 	.word	0x08013a72
 801062c:	08013a51 	.word	0x08013a51
 8010630:	3ff80000 	.word	0x3ff80000
 8010634:	08013b08 	.word	0x08013b08
 8010638:	08013ae0 	.word	0x08013ae0
 801063c:	2601      	movs	r6, #1
 801063e:	2300      	movs	r3, #0
 8010640:	9609      	str	r6, [sp, #36]	; 0x24
 8010642:	931e      	str	r3, [sp, #120]	; 0x78
 8010644:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010648:	2200      	movs	r2, #0
 801064a:	9304      	str	r3, [sp, #16]
 801064c:	4699      	mov	r9, r3
 801064e:	2312      	movs	r3, #18
 8010650:	921f      	str	r2, [sp, #124]	; 0x7c
 8010652:	e784      	b.n	801055e <_dtoa_r+0x246>
 8010654:	2301      	movs	r3, #1
 8010656:	9309      	str	r3, [sp, #36]	; 0x24
 8010658:	e7f4      	b.n	8010644 <_dtoa_r+0x32c>
 801065a:	2301      	movs	r3, #1
 801065c:	9304      	str	r3, [sp, #16]
 801065e:	4699      	mov	r9, r3
 8010660:	461a      	mov	r2, r3
 8010662:	e7f5      	b.n	8010650 <_dtoa_r+0x338>
 8010664:	686a      	ldr	r2, [r5, #4]
 8010666:	0049      	lsls	r1, r1, #1
 8010668:	3201      	adds	r2, #1
 801066a:	606a      	str	r2, [r5, #4]
 801066c:	e77b      	b.n	8010566 <_dtoa_r+0x24e>
 801066e:	2502      	movs	r5, #2
 8010670:	e7ac      	b.n	80105cc <_dtoa_r+0x2b4>
 8010672:	07f1      	lsls	r1, r6, #31
 8010674:	d508      	bpl.n	8010688 <_dtoa_r+0x370>
 8010676:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801067a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801067e:	f7f6 fa7d 	bl	8006b7c <__aeabi_dmul>
 8010682:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010686:	3501      	adds	r5, #1
 8010688:	1076      	asrs	r6, r6, #1
 801068a:	3708      	adds	r7, #8
 801068c:	e79f      	b.n	80105ce <_dtoa_r+0x2b6>
 801068e:	f000 80a5 	beq.w	80107dc <_dtoa_r+0x4c4>
 8010692:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8010696:	f1cb 0600 	rsb	r6, fp, #0
 801069a:	4ba2      	ldr	r3, [pc, #648]	; (8010924 <_dtoa_r+0x60c>)
 801069c:	f006 020f 	and.w	r2, r6, #15
 80106a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80106a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106a8:	f7f6 fa68 	bl	8006b7c <__aeabi_dmul>
 80106ac:	2502      	movs	r5, #2
 80106ae:	2300      	movs	r3, #0
 80106b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80106b4:	4f9c      	ldr	r7, [pc, #624]	; (8010928 <_dtoa_r+0x610>)
 80106b6:	1136      	asrs	r6, r6, #4
 80106b8:	2e00      	cmp	r6, #0
 80106ba:	f040 8084 	bne.w	80107c6 <_dtoa_r+0x4ae>
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d18d      	bne.n	80105de <_dtoa_r+0x2c6>
 80106c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80106c4:	2b00      	cmp	r3, #0
 80106c6:	f000 808b 	beq.w	80107e0 <_dtoa_r+0x4c8>
 80106ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80106ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80106d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80106d6:	2200      	movs	r2, #0
 80106d8:	4b94      	ldr	r3, [pc, #592]	; (801092c <_dtoa_r+0x614>)
 80106da:	f7f6 fcc1 	bl	8007060 <__aeabi_dcmplt>
 80106de:	2800      	cmp	r0, #0
 80106e0:	d07e      	beq.n	80107e0 <_dtoa_r+0x4c8>
 80106e2:	f1b9 0f00 	cmp.w	r9, #0
 80106e6:	d07b      	beq.n	80107e0 <_dtoa_r+0x4c8>
 80106e8:	9b04      	ldr	r3, [sp, #16]
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	dd37      	ble.n	801075e <_dtoa_r+0x446>
 80106ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80106f2:	2200      	movs	r2, #0
 80106f4:	4b8e      	ldr	r3, [pc, #568]	; (8010930 <_dtoa_r+0x618>)
 80106f6:	f7f6 fa41 	bl	8006b7c <__aeabi_dmul>
 80106fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80106fe:	9e04      	ldr	r6, [sp, #16]
 8010700:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8010704:	3501      	adds	r5, #1
 8010706:	4628      	mov	r0, r5
 8010708:	f7f6 f9d2 	bl	8006ab0 <__aeabi_i2d>
 801070c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010710:	f7f6 fa34 	bl	8006b7c <__aeabi_dmul>
 8010714:	4b87      	ldr	r3, [pc, #540]	; (8010934 <_dtoa_r+0x61c>)
 8010716:	2200      	movs	r2, #0
 8010718:	f7f6 f87e 	bl	8006818 <__adddf3>
 801071c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010720:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010722:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8010726:	950b      	str	r5, [sp, #44]	; 0x2c
 8010728:	2e00      	cmp	r6, #0
 801072a:	d15c      	bne.n	80107e6 <_dtoa_r+0x4ce>
 801072c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010730:	2200      	movs	r2, #0
 8010732:	4b81      	ldr	r3, [pc, #516]	; (8010938 <_dtoa_r+0x620>)
 8010734:	f7f6 f86e 	bl	8006814 <__aeabi_dsub>
 8010738:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801073a:	462b      	mov	r3, r5
 801073c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010740:	f7f6 fcac 	bl	800709c <__aeabi_dcmpgt>
 8010744:	2800      	cmp	r0, #0
 8010746:	f040 82f7 	bne.w	8010d38 <_dtoa_r+0xa20>
 801074a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801074e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010750:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8010754:	f7f6 fc84 	bl	8007060 <__aeabi_dcmplt>
 8010758:	2800      	cmp	r0, #0
 801075a:	f040 82eb 	bne.w	8010d34 <_dtoa_r+0xa1c>
 801075e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8010762:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010766:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010768:	2b00      	cmp	r3, #0
 801076a:	f2c0 8150 	blt.w	8010a0e <_dtoa_r+0x6f6>
 801076e:	f1bb 0f0e 	cmp.w	fp, #14
 8010772:	f300 814c 	bgt.w	8010a0e <_dtoa_r+0x6f6>
 8010776:	4b6b      	ldr	r3, [pc, #428]	; (8010924 <_dtoa_r+0x60c>)
 8010778:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801077c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010780:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010784:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010786:	2b00      	cmp	r3, #0
 8010788:	f280 80da 	bge.w	8010940 <_dtoa_r+0x628>
 801078c:	f1b9 0f00 	cmp.w	r9, #0
 8010790:	f300 80d6 	bgt.w	8010940 <_dtoa_r+0x628>
 8010794:	f040 82cd 	bne.w	8010d32 <_dtoa_r+0xa1a>
 8010798:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801079c:	2200      	movs	r2, #0
 801079e:	4b66      	ldr	r3, [pc, #408]	; (8010938 <_dtoa_r+0x620>)
 80107a0:	f7f6 f9ec 	bl	8006b7c <__aeabi_dmul>
 80107a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80107a8:	f7f6 fc6e 	bl	8007088 <__aeabi_dcmpge>
 80107ac:	464e      	mov	r6, r9
 80107ae:	464f      	mov	r7, r9
 80107b0:	2800      	cmp	r0, #0
 80107b2:	f040 82a4 	bne.w	8010cfe <_dtoa_r+0x9e6>
 80107b6:	9b06      	ldr	r3, [sp, #24]
 80107b8:	9a06      	ldr	r2, [sp, #24]
 80107ba:	1c5d      	adds	r5, r3, #1
 80107bc:	2331      	movs	r3, #49	; 0x31
 80107be:	f10b 0b01 	add.w	fp, fp, #1
 80107c2:	7013      	strb	r3, [r2, #0]
 80107c4:	e29f      	b.n	8010d06 <_dtoa_r+0x9ee>
 80107c6:	07f2      	lsls	r2, r6, #31
 80107c8:	d505      	bpl.n	80107d6 <_dtoa_r+0x4be>
 80107ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80107ce:	f7f6 f9d5 	bl	8006b7c <__aeabi_dmul>
 80107d2:	2301      	movs	r3, #1
 80107d4:	3501      	adds	r5, #1
 80107d6:	1076      	asrs	r6, r6, #1
 80107d8:	3708      	adds	r7, #8
 80107da:	e76d      	b.n	80106b8 <_dtoa_r+0x3a0>
 80107dc:	2502      	movs	r5, #2
 80107de:	e770      	b.n	80106c2 <_dtoa_r+0x3aa>
 80107e0:	465f      	mov	r7, fp
 80107e2:	464e      	mov	r6, r9
 80107e4:	e78f      	b.n	8010706 <_dtoa_r+0x3ee>
 80107e6:	9a06      	ldr	r2, [sp, #24]
 80107e8:	4b4e      	ldr	r3, [pc, #312]	; (8010924 <_dtoa_r+0x60c>)
 80107ea:	4432      	add	r2, r6
 80107ec:	9211      	str	r2, [sp, #68]	; 0x44
 80107ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80107f0:	1e71      	subs	r1, r6, #1
 80107f2:	2a00      	cmp	r2, #0
 80107f4:	d048      	beq.n	8010888 <_dtoa_r+0x570>
 80107f6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80107fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107fe:	2000      	movs	r0, #0
 8010800:	494e      	ldr	r1, [pc, #312]	; (801093c <_dtoa_r+0x624>)
 8010802:	f7f6 fae5 	bl	8006dd0 <__aeabi_ddiv>
 8010806:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801080a:	f7f6 f803 	bl	8006814 <__aeabi_dsub>
 801080e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010812:	9d06      	ldr	r5, [sp, #24]
 8010814:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010818:	f7f6 fc60 	bl	80070dc <__aeabi_d2iz>
 801081c:	4606      	mov	r6, r0
 801081e:	f7f6 f947 	bl	8006ab0 <__aeabi_i2d>
 8010822:	4602      	mov	r2, r0
 8010824:	460b      	mov	r3, r1
 8010826:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801082a:	f7f5 fff3 	bl	8006814 <__aeabi_dsub>
 801082e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010832:	3630      	adds	r6, #48	; 0x30
 8010834:	f805 6b01 	strb.w	r6, [r5], #1
 8010838:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801083c:	f7f6 fc10 	bl	8007060 <__aeabi_dcmplt>
 8010840:	2800      	cmp	r0, #0
 8010842:	d164      	bne.n	801090e <_dtoa_r+0x5f6>
 8010844:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010848:	2000      	movs	r0, #0
 801084a:	4938      	ldr	r1, [pc, #224]	; (801092c <_dtoa_r+0x614>)
 801084c:	f7f5 ffe2 	bl	8006814 <__aeabi_dsub>
 8010850:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010854:	f7f6 fc04 	bl	8007060 <__aeabi_dcmplt>
 8010858:	2800      	cmp	r0, #0
 801085a:	f040 80b9 	bne.w	80109d0 <_dtoa_r+0x6b8>
 801085e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010860:	429d      	cmp	r5, r3
 8010862:	f43f af7c 	beq.w	801075e <_dtoa_r+0x446>
 8010866:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801086a:	2200      	movs	r2, #0
 801086c:	4b30      	ldr	r3, [pc, #192]	; (8010930 <_dtoa_r+0x618>)
 801086e:	f7f6 f985 	bl	8006b7c <__aeabi_dmul>
 8010872:	2200      	movs	r2, #0
 8010874:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010878:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801087c:	4b2c      	ldr	r3, [pc, #176]	; (8010930 <_dtoa_r+0x618>)
 801087e:	f7f6 f97d 	bl	8006b7c <__aeabi_dmul>
 8010882:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010886:	e7c5      	b.n	8010814 <_dtoa_r+0x4fc>
 8010888:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 801088c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010890:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010894:	f7f6 f972 	bl	8006b7c <__aeabi_dmul>
 8010898:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801089c:	9d06      	ldr	r5, [sp, #24]
 801089e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80108a2:	f7f6 fc1b 	bl	80070dc <__aeabi_d2iz>
 80108a6:	4606      	mov	r6, r0
 80108a8:	f7f6 f902 	bl	8006ab0 <__aeabi_i2d>
 80108ac:	4602      	mov	r2, r0
 80108ae:	460b      	mov	r3, r1
 80108b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80108b4:	f7f5 ffae 	bl	8006814 <__aeabi_dsub>
 80108b8:	3630      	adds	r6, #48	; 0x30
 80108ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80108bc:	f805 6b01 	strb.w	r6, [r5], #1
 80108c0:	42ab      	cmp	r3, r5
 80108c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80108c6:	f04f 0200 	mov.w	r2, #0
 80108ca:	d124      	bne.n	8010916 <_dtoa_r+0x5fe>
 80108cc:	4b1b      	ldr	r3, [pc, #108]	; (801093c <_dtoa_r+0x624>)
 80108ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80108d2:	f7f5 ffa1 	bl	8006818 <__adddf3>
 80108d6:	4602      	mov	r2, r0
 80108d8:	460b      	mov	r3, r1
 80108da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80108de:	f7f6 fbdd 	bl	800709c <__aeabi_dcmpgt>
 80108e2:	2800      	cmp	r0, #0
 80108e4:	d174      	bne.n	80109d0 <_dtoa_r+0x6b8>
 80108e6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80108ea:	2000      	movs	r0, #0
 80108ec:	4913      	ldr	r1, [pc, #76]	; (801093c <_dtoa_r+0x624>)
 80108ee:	f7f5 ff91 	bl	8006814 <__aeabi_dsub>
 80108f2:	4602      	mov	r2, r0
 80108f4:	460b      	mov	r3, r1
 80108f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80108fa:	f7f6 fbb1 	bl	8007060 <__aeabi_dcmplt>
 80108fe:	2800      	cmp	r0, #0
 8010900:	f43f af2d 	beq.w	801075e <_dtoa_r+0x446>
 8010904:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010908:	1e6a      	subs	r2, r5, #1
 801090a:	2b30      	cmp	r3, #48	; 0x30
 801090c:	d001      	beq.n	8010912 <_dtoa_r+0x5fa>
 801090e:	46bb      	mov	fp, r7
 8010910:	e04d      	b.n	80109ae <_dtoa_r+0x696>
 8010912:	4615      	mov	r5, r2
 8010914:	e7f6      	b.n	8010904 <_dtoa_r+0x5ec>
 8010916:	4b06      	ldr	r3, [pc, #24]	; (8010930 <_dtoa_r+0x618>)
 8010918:	f7f6 f930 	bl	8006b7c <__aeabi_dmul>
 801091c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010920:	e7bd      	b.n	801089e <_dtoa_r+0x586>
 8010922:	bf00      	nop
 8010924:	08013b08 	.word	0x08013b08
 8010928:	08013ae0 	.word	0x08013ae0
 801092c:	3ff00000 	.word	0x3ff00000
 8010930:	40240000 	.word	0x40240000
 8010934:	401c0000 	.word	0x401c0000
 8010938:	40140000 	.word	0x40140000
 801093c:	3fe00000 	.word	0x3fe00000
 8010940:	9d06      	ldr	r5, [sp, #24]
 8010942:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010946:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801094a:	4630      	mov	r0, r6
 801094c:	4639      	mov	r1, r7
 801094e:	f7f6 fa3f 	bl	8006dd0 <__aeabi_ddiv>
 8010952:	f7f6 fbc3 	bl	80070dc <__aeabi_d2iz>
 8010956:	4680      	mov	r8, r0
 8010958:	f7f6 f8aa 	bl	8006ab0 <__aeabi_i2d>
 801095c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010960:	f7f6 f90c 	bl	8006b7c <__aeabi_dmul>
 8010964:	4602      	mov	r2, r0
 8010966:	460b      	mov	r3, r1
 8010968:	4630      	mov	r0, r6
 801096a:	4639      	mov	r1, r7
 801096c:	f7f5 ff52 	bl	8006814 <__aeabi_dsub>
 8010970:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8010974:	f805 6b01 	strb.w	r6, [r5], #1
 8010978:	9e06      	ldr	r6, [sp, #24]
 801097a:	4602      	mov	r2, r0
 801097c:	1bae      	subs	r6, r5, r6
 801097e:	45b1      	cmp	r9, r6
 8010980:	460b      	mov	r3, r1
 8010982:	d137      	bne.n	80109f4 <_dtoa_r+0x6dc>
 8010984:	f7f5 ff48 	bl	8006818 <__adddf3>
 8010988:	4606      	mov	r6, r0
 801098a:	460f      	mov	r7, r1
 801098c:	4602      	mov	r2, r0
 801098e:	460b      	mov	r3, r1
 8010990:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010994:	f7f6 fb64 	bl	8007060 <__aeabi_dcmplt>
 8010998:	b9c8      	cbnz	r0, 80109ce <_dtoa_r+0x6b6>
 801099a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801099e:	4632      	mov	r2, r6
 80109a0:	463b      	mov	r3, r7
 80109a2:	f7f6 fb53 	bl	800704c <__aeabi_dcmpeq>
 80109a6:	b110      	cbz	r0, 80109ae <_dtoa_r+0x696>
 80109a8:	f018 0f01 	tst.w	r8, #1
 80109ac:	d10f      	bne.n	80109ce <_dtoa_r+0x6b6>
 80109ae:	4651      	mov	r1, sl
 80109b0:	4620      	mov	r0, r4
 80109b2:	f000 fdc1 	bl	8011538 <_Bfree>
 80109b6:	2300      	movs	r3, #0
 80109b8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80109ba:	702b      	strb	r3, [r5, #0]
 80109bc:	f10b 0301 	add.w	r3, fp, #1
 80109c0:	6013      	str	r3, [r2, #0]
 80109c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	f43f acec 	beq.w	80103a2 <_dtoa_r+0x8a>
 80109ca:	601d      	str	r5, [r3, #0]
 80109cc:	e4e9      	b.n	80103a2 <_dtoa_r+0x8a>
 80109ce:	465f      	mov	r7, fp
 80109d0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80109d4:	1e6b      	subs	r3, r5, #1
 80109d6:	2a39      	cmp	r2, #57	; 0x39
 80109d8:	d106      	bne.n	80109e8 <_dtoa_r+0x6d0>
 80109da:	9a06      	ldr	r2, [sp, #24]
 80109dc:	429a      	cmp	r2, r3
 80109de:	d107      	bne.n	80109f0 <_dtoa_r+0x6d8>
 80109e0:	2330      	movs	r3, #48	; 0x30
 80109e2:	7013      	strb	r3, [r2, #0]
 80109e4:	4613      	mov	r3, r2
 80109e6:	3701      	adds	r7, #1
 80109e8:	781a      	ldrb	r2, [r3, #0]
 80109ea:	3201      	adds	r2, #1
 80109ec:	701a      	strb	r2, [r3, #0]
 80109ee:	e78e      	b.n	801090e <_dtoa_r+0x5f6>
 80109f0:	461d      	mov	r5, r3
 80109f2:	e7ed      	b.n	80109d0 <_dtoa_r+0x6b8>
 80109f4:	2200      	movs	r2, #0
 80109f6:	4bb5      	ldr	r3, [pc, #724]	; (8010ccc <_dtoa_r+0x9b4>)
 80109f8:	f7f6 f8c0 	bl	8006b7c <__aeabi_dmul>
 80109fc:	2200      	movs	r2, #0
 80109fe:	2300      	movs	r3, #0
 8010a00:	4606      	mov	r6, r0
 8010a02:	460f      	mov	r7, r1
 8010a04:	f7f6 fb22 	bl	800704c <__aeabi_dcmpeq>
 8010a08:	2800      	cmp	r0, #0
 8010a0a:	d09c      	beq.n	8010946 <_dtoa_r+0x62e>
 8010a0c:	e7cf      	b.n	80109ae <_dtoa_r+0x696>
 8010a0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010a10:	2a00      	cmp	r2, #0
 8010a12:	f000 8129 	beq.w	8010c68 <_dtoa_r+0x950>
 8010a16:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8010a18:	2a01      	cmp	r2, #1
 8010a1a:	f300 810e 	bgt.w	8010c3a <_dtoa_r+0x922>
 8010a1e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010a20:	2a00      	cmp	r2, #0
 8010a22:	f000 8106 	beq.w	8010c32 <_dtoa_r+0x91a>
 8010a26:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010a2a:	4645      	mov	r5, r8
 8010a2c:	9e08      	ldr	r6, [sp, #32]
 8010a2e:	9a07      	ldr	r2, [sp, #28]
 8010a30:	2101      	movs	r1, #1
 8010a32:	441a      	add	r2, r3
 8010a34:	4620      	mov	r0, r4
 8010a36:	4498      	add	r8, r3
 8010a38:	9207      	str	r2, [sp, #28]
 8010a3a:	f000 fe1d 	bl	8011678 <__i2b>
 8010a3e:	4607      	mov	r7, r0
 8010a40:	2d00      	cmp	r5, #0
 8010a42:	dd0b      	ble.n	8010a5c <_dtoa_r+0x744>
 8010a44:	9b07      	ldr	r3, [sp, #28]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	dd08      	ble.n	8010a5c <_dtoa_r+0x744>
 8010a4a:	42ab      	cmp	r3, r5
 8010a4c:	bfa8      	it	ge
 8010a4e:	462b      	movge	r3, r5
 8010a50:	9a07      	ldr	r2, [sp, #28]
 8010a52:	eba8 0803 	sub.w	r8, r8, r3
 8010a56:	1aed      	subs	r5, r5, r3
 8010a58:	1ad3      	subs	r3, r2, r3
 8010a5a:	9307      	str	r3, [sp, #28]
 8010a5c:	9b08      	ldr	r3, [sp, #32]
 8010a5e:	b1fb      	cbz	r3, 8010aa0 <_dtoa_r+0x788>
 8010a60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	f000 8104 	beq.w	8010c70 <_dtoa_r+0x958>
 8010a68:	2e00      	cmp	r6, #0
 8010a6a:	dd11      	ble.n	8010a90 <_dtoa_r+0x778>
 8010a6c:	4639      	mov	r1, r7
 8010a6e:	4632      	mov	r2, r6
 8010a70:	4620      	mov	r0, r4
 8010a72:	f000 fe97 	bl	80117a4 <__pow5mult>
 8010a76:	4652      	mov	r2, sl
 8010a78:	4601      	mov	r1, r0
 8010a7a:	4607      	mov	r7, r0
 8010a7c:	4620      	mov	r0, r4
 8010a7e:	f000 fe04 	bl	801168a <__multiply>
 8010a82:	4651      	mov	r1, sl
 8010a84:	900a      	str	r0, [sp, #40]	; 0x28
 8010a86:	4620      	mov	r0, r4
 8010a88:	f000 fd56 	bl	8011538 <_Bfree>
 8010a8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010a8e:	469a      	mov	sl, r3
 8010a90:	9b08      	ldr	r3, [sp, #32]
 8010a92:	1b9a      	subs	r2, r3, r6
 8010a94:	d004      	beq.n	8010aa0 <_dtoa_r+0x788>
 8010a96:	4651      	mov	r1, sl
 8010a98:	4620      	mov	r0, r4
 8010a9a:	f000 fe83 	bl	80117a4 <__pow5mult>
 8010a9e:	4682      	mov	sl, r0
 8010aa0:	2101      	movs	r1, #1
 8010aa2:	4620      	mov	r0, r4
 8010aa4:	f000 fde8 	bl	8011678 <__i2b>
 8010aa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010aaa:	4606      	mov	r6, r0
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	f340 80e1 	ble.w	8010c74 <_dtoa_r+0x95c>
 8010ab2:	461a      	mov	r2, r3
 8010ab4:	4601      	mov	r1, r0
 8010ab6:	4620      	mov	r0, r4
 8010ab8:	f000 fe74 	bl	80117a4 <__pow5mult>
 8010abc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8010abe:	4606      	mov	r6, r0
 8010ac0:	2b01      	cmp	r3, #1
 8010ac2:	f340 80da 	ble.w	8010c7a <_dtoa_r+0x962>
 8010ac6:	2300      	movs	r3, #0
 8010ac8:	9308      	str	r3, [sp, #32]
 8010aca:	6933      	ldr	r3, [r6, #16]
 8010acc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010ad0:	6918      	ldr	r0, [r3, #16]
 8010ad2:	f000 fd83 	bl	80115dc <__hi0bits>
 8010ad6:	f1c0 0020 	rsb	r0, r0, #32
 8010ada:	9b07      	ldr	r3, [sp, #28]
 8010adc:	4418      	add	r0, r3
 8010ade:	f010 001f 	ands.w	r0, r0, #31
 8010ae2:	f000 80f0 	beq.w	8010cc6 <_dtoa_r+0x9ae>
 8010ae6:	f1c0 0320 	rsb	r3, r0, #32
 8010aea:	2b04      	cmp	r3, #4
 8010aec:	f340 80e2 	ble.w	8010cb4 <_dtoa_r+0x99c>
 8010af0:	9b07      	ldr	r3, [sp, #28]
 8010af2:	f1c0 001c 	rsb	r0, r0, #28
 8010af6:	4480      	add	r8, r0
 8010af8:	4405      	add	r5, r0
 8010afa:	4403      	add	r3, r0
 8010afc:	9307      	str	r3, [sp, #28]
 8010afe:	f1b8 0f00 	cmp.w	r8, #0
 8010b02:	dd05      	ble.n	8010b10 <_dtoa_r+0x7f8>
 8010b04:	4651      	mov	r1, sl
 8010b06:	4642      	mov	r2, r8
 8010b08:	4620      	mov	r0, r4
 8010b0a:	f000 fe99 	bl	8011840 <__lshift>
 8010b0e:	4682      	mov	sl, r0
 8010b10:	9b07      	ldr	r3, [sp, #28]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	dd05      	ble.n	8010b22 <_dtoa_r+0x80a>
 8010b16:	4631      	mov	r1, r6
 8010b18:	461a      	mov	r2, r3
 8010b1a:	4620      	mov	r0, r4
 8010b1c:	f000 fe90 	bl	8011840 <__lshift>
 8010b20:	4606      	mov	r6, r0
 8010b22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	f000 80d3 	beq.w	8010cd0 <_dtoa_r+0x9b8>
 8010b2a:	4631      	mov	r1, r6
 8010b2c:	4650      	mov	r0, sl
 8010b2e:	f000 fed8 	bl	80118e2 <__mcmp>
 8010b32:	2800      	cmp	r0, #0
 8010b34:	f280 80cc 	bge.w	8010cd0 <_dtoa_r+0x9b8>
 8010b38:	2300      	movs	r3, #0
 8010b3a:	4651      	mov	r1, sl
 8010b3c:	220a      	movs	r2, #10
 8010b3e:	4620      	mov	r0, r4
 8010b40:	f000 fd11 	bl	8011566 <__multadd>
 8010b44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b46:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8010b4a:	4682      	mov	sl, r0
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	f000 81a9 	beq.w	8010ea4 <_dtoa_r+0xb8c>
 8010b52:	2300      	movs	r3, #0
 8010b54:	4639      	mov	r1, r7
 8010b56:	220a      	movs	r2, #10
 8010b58:	4620      	mov	r0, r4
 8010b5a:	f000 fd04 	bl	8011566 <__multadd>
 8010b5e:	9b04      	ldr	r3, [sp, #16]
 8010b60:	4607      	mov	r7, r0
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	dc03      	bgt.n	8010b6e <_dtoa_r+0x856>
 8010b66:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8010b68:	2b02      	cmp	r3, #2
 8010b6a:	f300 80b9 	bgt.w	8010ce0 <_dtoa_r+0x9c8>
 8010b6e:	2d00      	cmp	r5, #0
 8010b70:	dd05      	ble.n	8010b7e <_dtoa_r+0x866>
 8010b72:	4639      	mov	r1, r7
 8010b74:	462a      	mov	r2, r5
 8010b76:	4620      	mov	r0, r4
 8010b78:	f000 fe62 	bl	8011840 <__lshift>
 8010b7c:	4607      	mov	r7, r0
 8010b7e:	9b08      	ldr	r3, [sp, #32]
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	f000 8110 	beq.w	8010da6 <_dtoa_r+0xa8e>
 8010b86:	6879      	ldr	r1, [r7, #4]
 8010b88:	4620      	mov	r0, r4
 8010b8a:	f000 fca1 	bl	80114d0 <_Balloc>
 8010b8e:	4605      	mov	r5, r0
 8010b90:	693a      	ldr	r2, [r7, #16]
 8010b92:	f107 010c 	add.w	r1, r7, #12
 8010b96:	3202      	adds	r2, #2
 8010b98:	0092      	lsls	r2, r2, #2
 8010b9a:	300c      	adds	r0, #12
 8010b9c:	f7fd fd1d 	bl	800e5da <memcpy>
 8010ba0:	2201      	movs	r2, #1
 8010ba2:	4629      	mov	r1, r5
 8010ba4:	4620      	mov	r0, r4
 8010ba6:	f000 fe4b 	bl	8011840 <__lshift>
 8010baa:	9707      	str	r7, [sp, #28]
 8010bac:	4607      	mov	r7, r0
 8010bae:	9b02      	ldr	r3, [sp, #8]
 8010bb0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8010bb4:	f003 0301 	and.w	r3, r3, #1
 8010bb8:	9308      	str	r3, [sp, #32]
 8010bba:	4631      	mov	r1, r6
 8010bbc:	4650      	mov	r0, sl
 8010bbe:	f7ff fb1d 	bl	80101fc <quorem>
 8010bc2:	9907      	ldr	r1, [sp, #28]
 8010bc4:	4605      	mov	r5, r0
 8010bc6:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8010bca:	4650      	mov	r0, sl
 8010bcc:	f000 fe89 	bl	80118e2 <__mcmp>
 8010bd0:	463a      	mov	r2, r7
 8010bd2:	9002      	str	r0, [sp, #8]
 8010bd4:	4631      	mov	r1, r6
 8010bd6:	4620      	mov	r0, r4
 8010bd8:	f000 fe9d 	bl	8011916 <__mdiff>
 8010bdc:	68c3      	ldr	r3, [r0, #12]
 8010bde:	4602      	mov	r2, r0
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	f040 80e2 	bne.w	8010daa <_dtoa_r+0xa92>
 8010be6:	4601      	mov	r1, r0
 8010be8:	9009      	str	r0, [sp, #36]	; 0x24
 8010bea:	4650      	mov	r0, sl
 8010bec:	f000 fe79 	bl	80118e2 <__mcmp>
 8010bf0:	4603      	mov	r3, r0
 8010bf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010bf4:	4611      	mov	r1, r2
 8010bf6:	4620      	mov	r0, r4
 8010bf8:	9309      	str	r3, [sp, #36]	; 0x24
 8010bfa:	f000 fc9d 	bl	8011538 <_Bfree>
 8010bfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	f040 80d4 	bne.w	8010dae <_dtoa_r+0xa96>
 8010c06:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8010c08:	2a00      	cmp	r2, #0
 8010c0a:	f040 80d0 	bne.w	8010dae <_dtoa_r+0xa96>
 8010c0e:	9a08      	ldr	r2, [sp, #32]
 8010c10:	2a00      	cmp	r2, #0
 8010c12:	f040 80cc 	bne.w	8010dae <_dtoa_r+0xa96>
 8010c16:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8010c1a:	f000 80e8 	beq.w	8010dee <_dtoa_r+0xad6>
 8010c1e:	9b02      	ldr	r3, [sp, #8]
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	dd01      	ble.n	8010c28 <_dtoa_r+0x910>
 8010c24:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8010c28:	f108 0501 	add.w	r5, r8, #1
 8010c2c:	f888 9000 	strb.w	r9, [r8]
 8010c30:	e06b      	b.n	8010d0a <_dtoa_r+0x9f2>
 8010c32:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010c34:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010c38:	e6f7      	b.n	8010a2a <_dtoa_r+0x712>
 8010c3a:	9b08      	ldr	r3, [sp, #32]
 8010c3c:	f109 36ff 	add.w	r6, r9, #4294967295	; 0xffffffff
 8010c40:	42b3      	cmp	r3, r6
 8010c42:	bfb7      	itett	lt
 8010c44:	9b08      	ldrlt	r3, [sp, #32]
 8010c46:	1b9e      	subge	r6, r3, r6
 8010c48:	1af2      	sublt	r2, r6, r3
 8010c4a:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8010c4c:	bfbf      	itttt	lt
 8010c4e:	9608      	strlt	r6, [sp, #32]
 8010c50:	189b      	addlt	r3, r3, r2
 8010c52:	930c      	strlt	r3, [sp, #48]	; 0x30
 8010c54:	2600      	movlt	r6, #0
 8010c56:	f1b9 0f00 	cmp.w	r9, #0
 8010c5a:	bfb9      	ittee	lt
 8010c5c:	eba8 0509 	sublt.w	r5, r8, r9
 8010c60:	2300      	movlt	r3, #0
 8010c62:	4645      	movge	r5, r8
 8010c64:	464b      	movge	r3, r9
 8010c66:	e6e2      	b.n	8010a2e <_dtoa_r+0x716>
 8010c68:	9e08      	ldr	r6, [sp, #32]
 8010c6a:	4645      	mov	r5, r8
 8010c6c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8010c6e:	e6e7      	b.n	8010a40 <_dtoa_r+0x728>
 8010c70:	9a08      	ldr	r2, [sp, #32]
 8010c72:	e710      	b.n	8010a96 <_dtoa_r+0x77e>
 8010c74:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8010c76:	2b01      	cmp	r3, #1
 8010c78:	dc18      	bgt.n	8010cac <_dtoa_r+0x994>
 8010c7a:	9b02      	ldr	r3, [sp, #8]
 8010c7c:	b9b3      	cbnz	r3, 8010cac <_dtoa_r+0x994>
 8010c7e:	9b03      	ldr	r3, [sp, #12]
 8010c80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010c84:	b9a3      	cbnz	r3, 8010cb0 <_dtoa_r+0x998>
 8010c86:	9b03      	ldr	r3, [sp, #12]
 8010c88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010c8c:	0d1b      	lsrs	r3, r3, #20
 8010c8e:	051b      	lsls	r3, r3, #20
 8010c90:	b12b      	cbz	r3, 8010c9e <_dtoa_r+0x986>
 8010c92:	9b07      	ldr	r3, [sp, #28]
 8010c94:	f108 0801 	add.w	r8, r8, #1
 8010c98:	3301      	adds	r3, #1
 8010c9a:	9307      	str	r3, [sp, #28]
 8010c9c:	2301      	movs	r3, #1
 8010c9e:	9308      	str	r3, [sp, #32]
 8010ca0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	f47f af11 	bne.w	8010aca <_dtoa_r+0x7b2>
 8010ca8:	2001      	movs	r0, #1
 8010caa:	e716      	b.n	8010ada <_dtoa_r+0x7c2>
 8010cac:	2300      	movs	r3, #0
 8010cae:	e7f6      	b.n	8010c9e <_dtoa_r+0x986>
 8010cb0:	9b02      	ldr	r3, [sp, #8]
 8010cb2:	e7f4      	b.n	8010c9e <_dtoa_r+0x986>
 8010cb4:	f43f af23 	beq.w	8010afe <_dtoa_r+0x7e6>
 8010cb8:	9a07      	ldr	r2, [sp, #28]
 8010cba:	331c      	adds	r3, #28
 8010cbc:	441a      	add	r2, r3
 8010cbe:	4498      	add	r8, r3
 8010cc0:	441d      	add	r5, r3
 8010cc2:	4613      	mov	r3, r2
 8010cc4:	e71a      	b.n	8010afc <_dtoa_r+0x7e4>
 8010cc6:	4603      	mov	r3, r0
 8010cc8:	e7f6      	b.n	8010cb8 <_dtoa_r+0x9a0>
 8010cca:	bf00      	nop
 8010ccc:	40240000 	.word	0x40240000
 8010cd0:	f1b9 0f00 	cmp.w	r9, #0
 8010cd4:	dc33      	bgt.n	8010d3e <_dtoa_r+0xa26>
 8010cd6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8010cd8:	2b02      	cmp	r3, #2
 8010cda:	dd30      	ble.n	8010d3e <_dtoa_r+0xa26>
 8010cdc:	f8cd 9010 	str.w	r9, [sp, #16]
 8010ce0:	9b04      	ldr	r3, [sp, #16]
 8010ce2:	b963      	cbnz	r3, 8010cfe <_dtoa_r+0x9e6>
 8010ce4:	4631      	mov	r1, r6
 8010ce6:	2205      	movs	r2, #5
 8010ce8:	4620      	mov	r0, r4
 8010cea:	f000 fc3c 	bl	8011566 <__multadd>
 8010cee:	4601      	mov	r1, r0
 8010cf0:	4606      	mov	r6, r0
 8010cf2:	4650      	mov	r0, sl
 8010cf4:	f000 fdf5 	bl	80118e2 <__mcmp>
 8010cf8:	2800      	cmp	r0, #0
 8010cfa:	f73f ad5c 	bgt.w	80107b6 <_dtoa_r+0x49e>
 8010cfe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010d00:	9d06      	ldr	r5, [sp, #24]
 8010d02:	ea6f 0b03 	mvn.w	fp, r3
 8010d06:	2300      	movs	r3, #0
 8010d08:	9307      	str	r3, [sp, #28]
 8010d0a:	4631      	mov	r1, r6
 8010d0c:	4620      	mov	r0, r4
 8010d0e:	f000 fc13 	bl	8011538 <_Bfree>
 8010d12:	2f00      	cmp	r7, #0
 8010d14:	f43f ae4b 	beq.w	80109ae <_dtoa_r+0x696>
 8010d18:	9b07      	ldr	r3, [sp, #28]
 8010d1a:	b12b      	cbz	r3, 8010d28 <_dtoa_r+0xa10>
 8010d1c:	42bb      	cmp	r3, r7
 8010d1e:	d003      	beq.n	8010d28 <_dtoa_r+0xa10>
 8010d20:	4619      	mov	r1, r3
 8010d22:	4620      	mov	r0, r4
 8010d24:	f000 fc08 	bl	8011538 <_Bfree>
 8010d28:	4639      	mov	r1, r7
 8010d2a:	4620      	mov	r0, r4
 8010d2c:	f000 fc04 	bl	8011538 <_Bfree>
 8010d30:	e63d      	b.n	80109ae <_dtoa_r+0x696>
 8010d32:	2600      	movs	r6, #0
 8010d34:	4637      	mov	r7, r6
 8010d36:	e7e2      	b.n	8010cfe <_dtoa_r+0x9e6>
 8010d38:	46bb      	mov	fp, r7
 8010d3a:	4637      	mov	r7, r6
 8010d3c:	e53b      	b.n	80107b6 <_dtoa_r+0x49e>
 8010d3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d40:	f8cd 9010 	str.w	r9, [sp, #16]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	f47f af12 	bne.w	8010b6e <_dtoa_r+0x856>
 8010d4a:	9d06      	ldr	r5, [sp, #24]
 8010d4c:	4631      	mov	r1, r6
 8010d4e:	4650      	mov	r0, sl
 8010d50:	f7ff fa54 	bl	80101fc <quorem>
 8010d54:	9b06      	ldr	r3, [sp, #24]
 8010d56:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8010d5a:	f805 9b01 	strb.w	r9, [r5], #1
 8010d5e:	9a04      	ldr	r2, [sp, #16]
 8010d60:	1aeb      	subs	r3, r5, r3
 8010d62:	429a      	cmp	r2, r3
 8010d64:	f300 8081 	bgt.w	8010e6a <_dtoa_r+0xb52>
 8010d68:	9b06      	ldr	r3, [sp, #24]
 8010d6a:	2a01      	cmp	r2, #1
 8010d6c:	bfac      	ite	ge
 8010d6e:	189b      	addge	r3, r3, r2
 8010d70:	3301      	addlt	r3, #1
 8010d72:	4698      	mov	r8, r3
 8010d74:	2300      	movs	r3, #0
 8010d76:	9307      	str	r3, [sp, #28]
 8010d78:	4651      	mov	r1, sl
 8010d7a:	2201      	movs	r2, #1
 8010d7c:	4620      	mov	r0, r4
 8010d7e:	f000 fd5f 	bl	8011840 <__lshift>
 8010d82:	4631      	mov	r1, r6
 8010d84:	4682      	mov	sl, r0
 8010d86:	f000 fdac 	bl	80118e2 <__mcmp>
 8010d8a:	2800      	cmp	r0, #0
 8010d8c:	dc34      	bgt.n	8010df8 <_dtoa_r+0xae0>
 8010d8e:	d102      	bne.n	8010d96 <_dtoa_r+0xa7e>
 8010d90:	f019 0f01 	tst.w	r9, #1
 8010d94:	d130      	bne.n	8010df8 <_dtoa_r+0xae0>
 8010d96:	4645      	mov	r5, r8
 8010d98:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010d9c:	1e6a      	subs	r2, r5, #1
 8010d9e:	2b30      	cmp	r3, #48	; 0x30
 8010da0:	d1b3      	bne.n	8010d0a <_dtoa_r+0x9f2>
 8010da2:	4615      	mov	r5, r2
 8010da4:	e7f8      	b.n	8010d98 <_dtoa_r+0xa80>
 8010da6:	4638      	mov	r0, r7
 8010da8:	e6ff      	b.n	8010baa <_dtoa_r+0x892>
 8010daa:	2301      	movs	r3, #1
 8010dac:	e722      	b.n	8010bf4 <_dtoa_r+0x8dc>
 8010dae:	9a02      	ldr	r2, [sp, #8]
 8010db0:	2a00      	cmp	r2, #0
 8010db2:	db04      	blt.n	8010dbe <_dtoa_r+0xaa6>
 8010db4:	d128      	bne.n	8010e08 <_dtoa_r+0xaf0>
 8010db6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8010db8:	bb32      	cbnz	r2, 8010e08 <_dtoa_r+0xaf0>
 8010dba:	9a08      	ldr	r2, [sp, #32]
 8010dbc:	bb22      	cbnz	r2, 8010e08 <_dtoa_r+0xaf0>
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	f77f af32 	ble.w	8010c28 <_dtoa_r+0x910>
 8010dc4:	4651      	mov	r1, sl
 8010dc6:	2201      	movs	r2, #1
 8010dc8:	4620      	mov	r0, r4
 8010dca:	f000 fd39 	bl	8011840 <__lshift>
 8010dce:	4631      	mov	r1, r6
 8010dd0:	4682      	mov	sl, r0
 8010dd2:	f000 fd86 	bl	80118e2 <__mcmp>
 8010dd6:	2800      	cmp	r0, #0
 8010dd8:	dc05      	bgt.n	8010de6 <_dtoa_r+0xace>
 8010dda:	f47f af25 	bne.w	8010c28 <_dtoa_r+0x910>
 8010dde:	f019 0f01 	tst.w	r9, #1
 8010de2:	f43f af21 	beq.w	8010c28 <_dtoa_r+0x910>
 8010de6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8010dea:	f47f af1b 	bne.w	8010c24 <_dtoa_r+0x90c>
 8010dee:	2339      	movs	r3, #57	; 0x39
 8010df0:	f108 0801 	add.w	r8, r8, #1
 8010df4:	f808 3c01 	strb.w	r3, [r8, #-1]
 8010df8:	4645      	mov	r5, r8
 8010dfa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010dfe:	1e6a      	subs	r2, r5, #1
 8010e00:	2b39      	cmp	r3, #57	; 0x39
 8010e02:	d03a      	beq.n	8010e7a <_dtoa_r+0xb62>
 8010e04:	3301      	adds	r3, #1
 8010e06:	e03f      	b.n	8010e88 <_dtoa_r+0xb70>
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	f108 0501 	add.w	r5, r8, #1
 8010e0e:	dd05      	ble.n	8010e1c <_dtoa_r+0xb04>
 8010e10:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8010e14:	d0eb      	beq.n	8010dee <_dtoa_r+0xad6>
 8010e16:	f109 0901 	add.w	r9, r9, #1
 8010e1a:	e707      	b.n	8010c2c <_dtoa_r+0x914>
 8010e1c:	9b06      	ldr	r3, [sp, #24]
 8010e1e:	9a04      	ldr	r2, [sp, #16]
 8010e20:	1aeb      	subs	r3, r5, r3
 8010e22:	4293      	cmp	r3, r2
 8010e24:	46a8      	mov	r8, r5
 8010e26:	f805 9c01 	strb.w	r9, [r5, #-1]
 8010e2a:	d0a5      	beq.n	8010d78 <_dtoa_r+0xa60>
 8010e2c:	4651      	mov	r1, sl
 8010e2e:	2300      	movs	r3, #0
 8010e30:	220a      	movs	r2, #10
 8010e32:	4620      	mov	r0, r4
 8010e34:	f000 fb97 	bl	8011566 <__multadd>
 8010e38:	9b07      	ldr	r3, [sp, #28]
 8010e3a:	4682      	mov	sl, r0
 8010e3c:	42bb      	cmp	r3, r7
 8010e3e:	f04f 020a 	mov.w	r2, #10
 8010e42:	f04f 0300 	mov.w	r3, #0
 8010e46:	9907      	ldr	r1, [sp, #28]
 8010e48:	4620      	mov	r0, r4
 8010e4a:	d104      	bne.n	8010e56 <_dtoa_r+0xb3e>
 8010e4c:	f000 fb8b 	bl	8011566 <__multadd>
 8010e50:	9007      	str	r0, [sp, #28]
 8010e52:	4607      	mov	r7, r0
 8010e54:	e6b1      	b.n	8010bba <_dtoa_r+0x8a2>
 8010e56:	f000 fb86 	bl	8011566 <__multadd>
 8010e5a:	2300      	movs	r3, #0
 8010e5c:	9007      	str	r0, [sp, #28]
 8010e5e:	220a      	movs	r2, #10
 8010e60:	4639      	mov	r1, r7
 8010e62:	4620      	mov	r0, r4
 8010e64:	f000 fb7f 	bl	8011566 <__multadd>
 8010e68:	e7f3      	b.n	8010e52 <_dtoa_r+0xb3a>
 8010e6a:	4651      	mov	r1, sl
 8010e6c:	2300      	movs	r3, #0
 8010e6e:	220a      	movs	r2, #10
 8010e70:	4620      	mov	r0, r4
 8010e72:	f000 fb78 	bl	8011566 <__multadd>
 8010e76:	4682      	mov	sl, r0
 8010e78:	e768      	b.n	8010d4c <_dtoa_r+0xa34>
 8010e7a:	9b06      	ldr	r3, [sp, #24]
 8010e7c:	4293      	cmp	r3, r2
 8010e7e:	d105      	bne.n	8010e8c <_dtoa_r+0xb74>
 8010e80:	2331      	movs	r3, #49	; 0x31
 8010e82:	9a06      	ldr	r2, [sp, #24]
 8010e84:	f10b 0b01 	add.w	fp, fp, #1
 8010e88:	7013      	strb	r3, [r2, #0]
 8010e8a:	e73e      	b.n	8010d0a <_dtoa_r+0x9f2>
 8010e8c:	4615      	mov	r5, r2
 8010e8e:	e7b4      	b.n	8010dfa <_dtoa_r+0xae2>
 8010e90:	4b09      	ldr	r3, [pc, #36]	; (8010eb8 <_dtoa_r+0xba0>)
 8010e92:	f7ff baa3 	b.w	80103dc <_dtoa_r+0xc4>
 8010e96:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	f47f aa7d 	bne.w	8010398 <_dtoa_r+0x80>
 8010e9e:	4b07      	ldr	r3, [pc, #28]	; (8010ebc <_dtoa_r+0xba4>)
 8010ea0:	f7ff ba9c 	b.w	80103dc <_dtoa_r+0xc4>
 8010ea4:	9b04      	ldr	r3, [sp, #16]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	f73f af4f 	bgt.w	8010d4a <_dtoa_r+0xa32>
 8010eac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8010eae:	2b02      	cmp	r3, #2
 8010eb0:	f77f af4b 	ble.w	8010d4a <_dtoa_r+0xa32>
 8010eb4:	e714      	b.n	8010ce0 <_dtoa_r+0x9c8>
 8010eb6:	bf00      	nop
 8010eb8:	08013a50 	.word	0x08013a50
 8010ebc:	08013a72 	.word	0x08013a72

08010ec0 <__sflush_r>:
 8010ec0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ec8:	b293      	uxth	r3, r2
 8010eca:	4605      	mov	r5, r0
 8010ecc:	0718      	lsls	r0, r3, #28
 8010ece:	460c      	mov	r4, r1
 8010ed0:	d461      	bmi.n	8010f96 <__sflush_r+0xd6>
 8010ed2:	684b      	ldr	r3, [r1, #4]
 8010ed4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	818a      	strh	r2, [r1, #12]
 8010edc:	dc05      	bgt.n	8010eea <__sflush_r+0x2a>
 8010ede:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	dc02      	bgt.n	8010eea <__sflush_r+0x2a>
 8010ee4:	2000      	movs	r0, #0
 8010ee6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010eea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010eec:	2e00      	cmp	r6, #0
 8010eee:	d0f9      	beq.n	8010ee4 <__sflush_r+0x24>
 8010ef0:	2300      	movs	r3, #0
 8010ef2:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010ef6:	682f      	ldr	r7, [r5, #0]
 8010ef8:	602b      	str	r3, [r5, #0]
 8010efa:	d037      	beq.n	8010f6c <__sflush_r+0xac>
 8010efc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010efe:	89a3      	ldrh	r3, [r4, #12]
 8010f00:	075a      	lsls	r2, r3, #29
 8010f02:	d505      	bpl.n	8010f10 <__sflush_r+0x50>
 8010f04:	6863      	ldr	r3, [r4, #4]
 8010f06:	1ac0      	subs	r0, r0, r3
 8010f08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010f0a:	b10b      	cbz	r3, 8010f10 <__sflush_r+0x50>
 8010f0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010f0e:	1ac0      	subs	r0, r0, r3
 8010f10:	2300      	movs	r3, #0
 8010f12:	4602      	mov	r2, r0
 8010f14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010f16:	6a21      	ldr	r1, [r4, #32]
 8010f18:	4628      	mov	r0, r5
 8010f1a:	47b0      	blx	r6
 8010f1c:	1c43      	adds	r3, r0, #1
 8010f1e:	89a3      	ldrh	r3, [r4, #12]
 8010f20:	d106      	bne.n	8010f30 <__sflush_r+0x70>
 8010f22:	6829      	ldr	r1, [r5, #0]
 8010f24:	291d      	cmp	r1, #29
 8010f26:	d84f      	bhi.n	8010fc8 <__sflush_r+0x108>
 8010f28:	4a2d      	ldr	r2, [pc, #180]	; (8010fe0 <__sflush_r+0x120>)
 8010f2a:	40ca      	lsrs	r2, r1
 8010f2c:	07d6      	lsls	r6, r2, #31
 8010f2e:	d54b      	bpl.n	8010fc8 <__sflush_r+0x108>
 8010f30:	2200      	movs	r2, #0
 8010f32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010f36:	b21b      	sxth	r3, r3
 8010f38:	6062      	str	r2, [r4, #4]
 8010f3a:	6922      	ldr	r2, [r4, #16]
 8010f3c:	04d9      	lsls	r1, r3, #19
 8010f3e:	81a3      	strh	r3, [r4, #12]
 8010f40:	6022      	str	r2, [r4, #0]
 8010f42:	d504      	bpl.n	8010f4e <__sflush_r+0x8e>
 8010f44:	1c42      	adds	r2, r0, #1
 8010f46:	d101      	bne.n	8010f4c <__sflush_r+0x8c>
 8010f48:	682b      	ldr	r3, [r5, #0]
 8010f4a:	b903      	cbnz	r3, 8010f4e <__sflush_r+0x8e>
 8010f4c:	6560      	str	r0, [r4, #84]	; 0x54
 8010f4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010f50:	602f      	str	r7, [r5, #0]
 8010f52:	2900      	cmp	r1, #0
 8010f54:	d0c6      	beq.n	8010ee4 <__sflush_r+0x24>
 8010f56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010f5a:	4299      	cmp	r1, r3
 8010f5c:	d002      	beq.n	8010f64 <__sflush_r+0xa4>
 8010f5e:	4628      	mov	r0, r5
 8010f60:	f000 f9ac 	bl	80112bc <_free_r>
 8010f64:	2000      	movs	r0, #0
 8010f66:	6360      	str	r0, [r4, #52]	; 0x34
 8010f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f6c:	6a21      	ldr	r1, [r4, #32]
 8010f6e:	2301      	movs	r3, #1
 8010f70:	4628      	mov	r0, r5
 8010f72:	47b0      	blx	r6
 8010f74:	1c41      	adds	r1, r0, #1
 8010f76:	d1c2      	bne.n	8010efe <__sflush_r+0x3e>
 8010f78:	682b      	ldr	r3, [r5, #0]
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d0bf      	beq.n	8010efe <__sflush_r+0x3e>
 8010f7e:	2b1d      	cmp	r3, #29
 8010f80:	d001      	beq.n	8010f86 <__sflush_r+0xc6>
 8010f82:	2b16      	cmp	r3, #22
 8010f84:	d101      	bne.n	8010f8a <__sflush_r+0xca>
 8010f86:	602f      	str	r7, [r5, #0]
 8010f88:	e7ac      	b.n	8010ee4 <__sflush_r+0x24>
 8010f8a:	89a3      	ldrh	r3, [r4, #12]
 8010f8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010f90:	81a3      	strh	r3, [r4, #12]
 8010f92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f96:	690f      	ldr	r7, [r1, #16]
 8010f98:	2f00      	cmp	r7, #0
 8010f9a:	d0a3      	beq.n	8010ee4 <__sflush_r+0x24>
 8010f9c:	079b      	lsls	r3, r3, #30
 8010f9e:	bf18      	it	ne
 8010fa0:	2300      	movne	r3, #0
 8010fa2:	680e      	ldr	r6, [r1, #0]
 8010fa4:	bf08      	it	eq
 8010fa6:	694b      	ldreq	r3, [r1, #20]
 8010fa8:	eba6 0807 	sub.w	r8, r6, r7
 8010fac:	600f      	str	r7, [r1, #0]
 8010fae:	608b      	str	r3, [r1, #8]
 8010fb0:	f1b8 0f00 	cmp.w	r8, #0
 8010fb4:	dd96      	ble.n	8010ee4 <__sflush_r+0x24>
 8010fb6:	4643      	mov	r3, r8
 8010fb8:	463a      	mov	r2, r7
 8010fba:	6a21      	ldr	r1, [r4, #32]
 8010fbc:	4628      	mov	r0, r5
 8010fbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010fc0:	47b0      	blx	r6
 8010fc2:	2800      	cmp	r0, #0
 8010fc4:	dc07      	bgt.n	8010fd6 <__sflush_r+0x116>
 8010fc6:	89a3      	ldrh	r3, [r4, #12]
 8010fc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010fcc:	81a3      	strh	r3, [r4, #12]
 8010fce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010fd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010fd6:	4407      	add	r7, r0
 8010fd8:	eba8 0800 	sub.w	r8, r8, r0
 8010fdc:	e7e8      	b.n	8010fb0 <__sflush_r+0xf0>
 8010fde:	bf00      	nop
 8010fe0:	20400001 	.word	0x20400001

08010fe4 <_fflush_r>:
 8010fe4:	b538      	push	{r3, r4, r5, lr}
 8010fe6:	690b      	ldr	r3, [r1, #16]
 8010fe8:	4605      	mov	r5, r0
 8010fea:	460c      	mov	r4, r1
 8010fec:	b913      	cbnz	r3, 8010ff4 <_fflush_r+0x10>
 8010fee:	2500      	movs	r5, #0
 8010ff0:	4628      	mov	r0, r5
 8010ff2:	bd38      	pop	{r3, r4, r5, pc}
 8010ff4:	b118      	cbz	r0, 8010ffe <_fflush_r+0x1a>
 8010ff6:	6983      	ldr	r3, [r0, #24]
 8010ff8:	b90b      	cbnz	r3, 8010ffe <_fflush_r+0x1a>
 8010ffa:	f000 f887 	bl	801110c <__sinit>
 8010ffe:	4b14      	ldr	r3, [pc, #80]	; (8011050 <_fflush_r+0x6c>)
 8011000:	429c      	cmp	r4, r3
 8011002:	d11b      	bne.n	801103c <_fflush_r+0x58>
 8011004:	686c      	ldr	r4, [r5, #4]
 8011006:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801100a:	2b00      	cmp	r3, #0
 801100c:	d0ef      	beq.n	8010fee <_fflush_r+0xa>
 801100e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011010:	07d0      	lsls	r0, r2, #31
 8011012:	d404      	bmi.n	801101e <_fflush_r+0x3a>
 8011014:	0599      	lsls	r1, r3, #22
 8011016:	d402      	bmi.n	801101e <_fflush_r+0x3a>
 8011018:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801101a:	f7fd f825 	bl	800e068 <__retarget_lock_acquire_recursive>
 801101e:	4628      	mov	r0, r5
 8011020:	4621      	mov	r1, r4
 8011022:	f7ff ff4d 	bl	8010ec0 <__sflush_r>
 8011026:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011028:	4605      	mov	r5, r0
 801102a:	07da      	lsls	r2, r3, #31
 801102c:	d4e0      	bmi.n	8010ff0 <_fflush_r+0xc>
 801102e:	89a3      	ldrh	r3, [r4, #12]
 8011030:	059b      	lsls	r3, r3, #22
 8011032:	d4dd      	bmi.n	8010ff0 <_fflush_r+0xc>
 8011034:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011036:	f7fd f819 	bl	800e06c <__retarget_lock_release_recursive>
 801103a:	e7d9      	b.n	8010ff0 <_fflush_r+0xc>
 801103c:	4b05      	ldr	r3, [pc, #20]	; (8011054 <_fflush_r+0x70>)
 801103e:	429c      	cmp	r4, r3
 8011040:	d101      	bne.n	8011046 <_fflush_r+0x62>
 8011042:	68ac      	ldr	r4, [r5, #8]
 8011044:	e7df      	b.n	8011006 <_fflush_r+0x22>
 8011046:	4b04      	ldr	r3, [pc, #16]	; (8011058 <_fflush_r+0x74>)
 8011048:	429c      	cmp	r4, r3
 801104a:	bf08      	it	eq
 801104c:	68ec      	ldreq	r4, [r5, #12]
 801104e:	e7da      	b.n	8011006 <_fflush_r+0x22>
 8011050:	08013aa0 	.word	0x08013aa0
 8011054:	08013ac0 	.word	0x08013ac0
 8011058:	08013a80 	.word	0x08013a80

0801105c <_cleanup_r>:
 801105c:	4901      	ldr	r1, [pc, #4]	; (8011064 <_cleanup_r+0x8>)
 801105e:	f000 b9e9 	b.w	8011434 <_fwalk_reent>
 8011062:	bf00      	nop
 8011064:	08011be9 	.word	0x08011be9

08011068 <std.isra.0>:
 8011068:	2300      	movs	r3, #0
 801106a:	b510      	push	{r4, lr}
 801106c:	4604      	mov	r4, r0
 801106e:	6003      	str	r3, [r0, #0]
 8011070:	6043      	str	r3, [r0, #4]
 8011072:	6083      	str	r3, [r0, #8]
 8011074:	8181      	strh	r1, [r0, #12]
 8011076:	6643      	str	r3, [r0, #100]	; 0x64
 8011078:	81c2      	strh	r2, [r0, #14]
 801107a:	6103      	str	r3, [r0, #16]
 801107c:	6143      	str	r3, [r0, #20]
 801107e:	6183      	str	r3, [r0, #24]
 8011080:	4619      	mov	r1, r3
 8011082:	2208      	movs	r2, #8
 8011084:	305c      	adds	r0, #92	; 0x5c
 8011086:	f7fd facd 	bl	800e624 <memset>
 801108a:	4b05      	ldr	r3, [pc, #20]	; (80110a0 <std.isra.0+0x38>)
 801108c:	6224      	str	r4, [r4, #32]
 801108e:	6263      	str	r3, [r4, #36]	; 0x24
 8011090:	4b04      	ldr	r3, [pc, #16]	; (80110a4 <std.isra.0+0x3c>)
 8011092:	62a3      	str	r3, [r4, #40]	; 0x28
 8011094:	4b04      	ldr	r3, [pc, #16]	; (80110a8 <std.isra.0+0x40>)
 8011096:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011098:	4b04      	ldr	r3, [pc, #16]	; (80110ac <std.isra.0+0x44>)
 801109a:	6323      	str	r3, [r4, #48]	; 0x30
 801109c:	bd10      	pop	{r4, pc}
 801109e:	bf00      	nop
 80110a0:	0800eae1 	.word	0x0800eae1
 80110a4:	0800eb03 	.word	0x0800eb03
 80110a8:	0800eb3b 	.word	0x0800eb3b
 80110ac:	0800eb5f 	.word	0x0800eb5f

080110b0 <__sfmoreglue>:
 80110b0:	b570      	push	{r4, r5, r6, lr}
 80110b2:	2568      	movs	r5, #104	; 0x68
 80110b4:	1e4a      	subs	r2, r1, #1
 80110b6:	4355      	muls	r5, r2
 80110b8:	460e      	mov	r6, r1
 80110ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80110be:	f7fd f851 	bl	800e164 <_malloc_r>
 80110c2:	4604      	mov	r4, r0
 80110c4:	b140      	cbz	r0, 80110d8 <__sfmoreglue+0x28>
 80110c6:	2100      	movs	r1, #0
 80110c8:	e880 0042 	stmia.w	r0, {r1, r6}
 80110cc:	300c      	adds	r0, #12
 80110ce:	60a0      	str	r0, [r4, #8]
 80110d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80110d4:	f7fd faa6 	bl	800e624 <memset>
 80110d8:	4620      	mov	r0, r4
 80110da:	bd70      	pop	{r4, r5, r6, pc}

080110dc <__sfp_lock_acquire>:
 80110dc:	4801      	ldr	r0, [pc, #4]	; (80110e4 <__sfp_lock_acquire+0x8>)
 80110de:	f7fc bfc3 	b.w	800e068 <__retarget_lock_acquire_recursive>
 80110e2:	bf00      	nop
 80110e4:	20000b58 	.word	0x20000b58

080110e8 <__sfp_lock_release>:
 80110e8:	4801      	ldr	r0, [pc, #4]	; (80110f0 <__sfp_lock_release+0x8>)
 80110ea:	f7fc bfbf 	b.w	800e06c <__retarget_lock_release_recursive>
 80110ee:	bf00      	nop
 80110f0:	20000b58 	.word	0x20000b58

080110f4 <__sinit_lock_acquire>:
 80110f4:	4801      	ldr	r0, [pc, #4]	; (80110fc <__sinit_lock_acquire+0x8>)
 80110f6:	f7fc bfb7 	b.w	800e068 <__retarget_lock_acquire_recursive>
 80110fa:	bf00      	nop
 80110fc:	20000b57 	.word	0x20000b57

08011100 <__sinit_lock_release>:
 8011100:	4801      	ldr	r0, [pc, #4]	; (8011108 <__sinit_lock_release+0x8>)
 8011102:	f7fc bfb3 	b.w	800e06c <__retarget_lock_release_recursive>
 8011106:	bf00      	nop
 8011108:	20000b57 	.word	0x20000b57

0801110c <__sinit>:
 801110c:	b510      	push	{r4, lr}
 801110e:	4604      	mov	r4, r0
 8011110:	f7ff fff0 	bl	80110f4 <__sinit_lock_acquire>
 8011114:	69a3      	ldr	r3, [r4, #24]
 8011116:	b11b      	cbz	r3, 8011120 <__sinit+0x14>
 8011118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801111c:	f7ff bff0 	b.w	8011100 <__sinit_lock_release>
 8011120:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8011124:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 8011128:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 801112c:	4b13      	ldr	r3, [pc, #76]	; (801117c <__sinit+0x70>)
 801112e:	4a14      	ldr	r2, [pc, #80]	; (8011180 <__sinit+0x74>)
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	62a2      	str	r2, [r4, #40]	; 0x28
 8011134:	429c      	cmp	r4, r3
 8011136:	bf08      	it	eq
 8011138:	2301      	moveq	r3, #1
 801113a:	4620      	mov	r0, r4
 801113c:	bf08      	it	eq
 801113e:	61a3      	streq	r3, [r4, #24]
 8011140:	f000 f820 	bl	8011184 <__sfp>
 8011144:	6060      	str	r0, [r4, #4]
 8011146:	4620      	mov	r0, r4
 8011148:	f000 f81c 	bl	8011184 <__sfp>
 801114c:	60a0      	str	r0, [r4, #8]
 801114e:	4620      	mov	r0, r4
 8011150:	f000 f818 	bl	8011184 <__sfp>
 8011154:	2200      	movs	r2, #0
 8011156:	60e0      	str	r0, [r4, #12]
 8011158:	2104      	movs	r1, #4
 801115a:	6860      	ldr	r0, [r4, #4]
 801115c:	f7ff ff84 	bl	8011068 <std.isra.0>
 8011160:	2201      	movs	r2, #1
 8011162:	2109      	movs	r1, #9
 8011164:	68a0      	ldr	r0, [r4, #8]
 8011166:	f7ff ff7f 	bl	8011068 <std.isra.0>
 801116a:	2202      	movs	r2, #2
 801116c:	2112      	movs	r1, #18
 801116e:	68e0      	ldr	r0, [r4, #12]
 8011170:	f7ff ff7a 	bl	8011068 <std.isra.0>
 8011174:	2301      	movs	r3, #1
 8011176:	61a3      	str	r3, [r4, #24]
 8011178:	e7ce      	b.n	8011118 <__sinit+0xc>
 801117a:	bf00      	nop
 801117c:	08013374 	.word	0x08013374
 8011180:	0801105d 	.word	0x0801105d

08011184 <__sfp>:
 8011184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011186:	4607      	mov	r7, r0
 8011188:	f7ff ffa8 	bl	80110dc <__sfp_lock_acquire>
 801118c:	4b1f      	ldr	r3, [pc, #124]	; (801120c <__sfp+0x88>)
 801118e:	681e      	ldr	r6, [r3, #0]
 8011190:	69b3      	ldr	r3, [r6, #24]
 8011192:	b913      	cbnz	r3, 801119a <__sfp+0x16>
 8011194:	4630      	mov	r0, r6
 8011196:	f7ff ffb9 	bl	801110c <__sinit>
 801119a:	36d8      	adds	r6, #216	; 0xd8
 801119c:	68b4      	ldr	r4, [r6, #8]
 801119e:	6873      	ldr	r3, [r6, #4]
 80111a0:	3b01      	subs	r3, #1
 80111a2:	d503      	bpl.n	80111ac <__sfp+0x28>
 80111a4:	6833      	ldr	r3, [r6, #0]
 80111a6:	b133      	cbz	r3, 80111b6 <__sfp+0x32>
 80111a8:	6836      	ldr	r6, [r6, #0]
 80111aa:	e7f7      	b.n	801119c <__sfp+0x18>
 80111ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80111b0:	b17d      	cbz	r5, 80111d2 <__sfp+0x4e>
 80111b2:	3468      	adds	r4, #104	; 0x68
 80111b4:	e7f4      	b.n	80111a0 <__sfp+0x1c>
 80111b6:	2104      	movs	r1, #4
 80111b8:	4638      	mov	r0, r7
 80111ba:	f7ff ff79 	bl	80110b0 <__sfmoreglue>
 80111be:	4604      	mov	r4, r0
 80111c0:	6030      	str	r0, [r6, #0]
 80111c2:	2800      	cmp	r0, #0
 80111c4:	d1f0      	bne.n	80111a8 <__sfp+0x24>
 80111c6:	f7ff ff8f 	bl	80110e8 <__sfp_lock_release>
 80111ca:	230c      	movs	r3, #12
 80111cc:	603b      	str	r3, [r7, #0]
 80111ce:	4620      	mov	r0, r4
 80111d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80111d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80111d6:	81e3      	strh	r3, [r4, #14]
 80111d8:	2301      	movs	r3, #1
 80111da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80111de:	81a3      	strh	r3, [r4, #12]
 80111e0:	6665      	str	r5, [r4, #100]	; 0x64
 80111e2:	f7fc ff3f 	bl	800e064 <__retarget_lock_init_recursive>
 80111e6:	f7ff ff7f 	bl	80110e8 <__sfp_lock_release>
 80111ea:	6025      	str	r5, [r4, #0]
 80111ec:	60a5      	str	r5, [r4, #8]
 80111ee:	6065      	str	r5, [r4, #4]
 80111f0:	6125      	str	r5, [r4, #16]
 80111f2:	6165      	str	r5, [r4, #20]
 80111f4:	61a5      	str	r5, [r4, #24]
 80111f6:	2208      	movs	r2, #8
 80111f8:	4629      	mov	r1, r5
 80111fa:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80111fe:	f7fd fa11 	bl	800e624 <memset>
 8011202:	6365      	str	r5, [r4, #52]	; 0x34
 8011204:	63a5      	str	r5, [r4, #56]	; 0x38
 8011206:	64a5      	str	r5, [r4, #72]	; 0x48
 8011208:	64e5      	str	r5, [r4, #76]	; 0x4c
 801120a:	e7e0      	b.n	80111ce <__sfp+0x4a>
 801120c:	08013374 	.word	0x08013374

08011210 <_malloc_trim_r>:
 8011210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011214:	4689      	mov	r9, r1
 8011216:	4f25      	ldr	r7, [pc, #148]	; (80112ac <_malloc_trim_r+0x9c>)
 8011218:	4606      	mov	r6, r0
 801121a:	f7fd fa0b 	bl	800e634 <__malloc_lock>
 801121e:	68bb      	ldr	r3, [r7, #8]
 8011220:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80112b8 <_malloc_trim_r+0xa8>
 8011224:	685d      	ldr	r5, [r3, #4]
 8011226:	f1a8 0411 	sub.w	r4, r8, #17
 801122a:	f025 0503 	bic.w	r5, r5, #3
 801122e:	eba4 0409 	sub.w	r4, r4, r9
 8011232:	442c      	add	r4, r5
 8011234:	fbb4 f4f8 	udiv	r4, r4, r8
 8011238:	3c01      	subs	r4, #1
 801123a:	fb08 f404 	mul.w	r4, r8, r4
 801123e:	4544      	cmp	r4, r8
 8011240:	da05      	bge.n	801124e <_malloc_trim_r+0x3e>
 8011242:	4630      	mov	r0, r6
 8011244:	f7fd f9fc 	bl	800e640 <__malloc_unlock>
 8011248:	2000      	movs	r0, #0
 801124a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801124e:	2100      	movs	r1, #0
 8011250:	4630      	mov	r0, r6
 8011252:	f7fd fbcd 	bl	800e9f0 <_sbrk_r>
 8011256:	68bb      	ldr	r3, [r7, #8]
 8011258:	442b      	add	r3, r5
 801125a:	4298      	cmp	r0, r3
 801125c:	d1f1      	bne.n	8011242 <_malloc_trim_r+0x32>
 801125e:	4261      	negs	r1, r4
 8011260:	4630      	mov	r0, r6
 8011262:	f7fd fbc5 	bl	800e9f0 <_sbrk_r>
 8011266:	3001      	adds	r0, #1
 8011268:	d110      	bne.n	801128c <_malloc_trim_r+0x7c>
 801126a:	2100      	movs	r1, #0
 801126c:	4630      	mov	r0, r6
 801126e:	f7fd fbbf 	bl	800e9f0 <_sbrk_r>
 8011272:	68ba      	ldr	r2, [r7, #8]
 8011274:	1a83      	subs	r3, r0, r2
 8011276:	2b0f      	cmp	r3, #15
 8011278:	dde3      	ble.n	8011242 <_malloc_trim_r+0x32>
 801127a:	490d      	ldr	r1, [pc, #52]	; (80112b0 <_malloc_trim_r+0xa0>)
 801127c:	f043 0301 	orr.w	r3, r3, #1
 8011280:	6809      	ldr	r1, [r1, #0]
 8011282:	6053      	str	r3, [r2, #4]
 8011284:	1a40      	subs	r0, r0, r1
 8011286:	490b      	ldr	r1, [pc, #44]	; (80112b4 <_malloc_trim_r+0xa4>)
 8011288:	6008      	str	r0, [r1, #0]
 801128a:	e7da      	b.n	8011242 <_malloc_trim_r+0x32>
 801128c:	68bb      	ldr	r3, [r7, #8]
 801128e:	4a09      	ldr	r2, [pc, #36]	; (80112b4 <_malloc_trim_r+0xa4>)
 8011290:	1b2d      	subs	r5, r5, r4
 8011292:	f045 0501 	orr.w	r5, r5, #1
 8011296:	605d      	str	r5, [r3, #4]
 8011298:	6813      	ldr	r3, [r2, #0]
 801129a:	4630      	mov	r0, r6
 801129c:	1b1c      	subs	r4, r3, r4
 801129e:	6014      	str	r4, [r2, #0]
 80112a0:	f7fd f9ce 	bl	800e640 <__malloc_unlock>
 80112a4:	2001      	movs	r0, #1
 80112a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112aa:	bf00      	nop
 80112ac:	20000280 	.word	0x20000280
 80112b0:	20000688 	.word	0x20000688
 80112b4:	20000a10 	.word	0x20000a10
 80112b8:	00001000 	.word	0x00001000

080112bc <_free_r>:
 80112bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112c0:	4604      	mov	r4, r0
 80112c2:	4688      	mov	r8, r1
 80112c4:	2900      	cmp	r1, #0
 80112c6:	f000 80ab 	beq.w	8011420 <_free_r+0x164>
 80112ca:	f7fd f9b3 	bl	800e634 <__malloc_lock>
 80112ce:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80112d2:	4d54      	ldr	r5, [pc, #336]	; (8011424 <_free_r+0x168>)
 80112d4:	f022 0001 	bic.w	r0, r2, #1
 80112d8:	f1a8 0308 	sub.w	r3, r8, #8
 80112dc:	181f      	adds	r7, r3, r0
 80112de:	68a9      	ldr	r1, [r5, #8]
 80112e0:	687e      	ldr	r6, [r7, #4]
 80112e2:	428f      	cmp	r7, r1
 80112e4:	f026 0603 	bic.w	r6, r6, #3
 80112e8:	f002 0201 	and.w	r2, r2, #1
 80112ec:	d11b      	bne.n	8011326 <_free_r+0x6a>
 80112ee:	4430      	add	r0, r6
 80112f0:	b93a      	cbnz	r2, 8011302 <_free_r+0x46>
 80112f2:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80112f6:	1a9b      	subs	r3, r3, r2
 80112f8:	6899      	ldr	r1, [r3, #8]
 80112fa:	4410      	add	r0, r2
 80112fc:	68da      	ldr	r2, [r3, #12]
 80112fe:	60ca      	str	r2, [r1, #12]
 8011300:	6091      	str	r1, [r2, #8]
 8011302:	f040 0201 	orr.w	r2, r0, #1
 8011306:	605a      	str	r2, [r3, #4]
 8011308:	60ab      	str	r3, [r5, #8]
 801130a:	4b47      	ldr	r3, [pc, #284]	; (8011428 <_free_r+0x16c>)
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	4298      	cmp	r0, r3
 8011310:	d304      	bcc.n	801131c <_free_r+0x60>
 8011312:	4b46      	ldr	r3, [pc, #280]	; (801142c <_free_r+0x170>)
 8011314:	4620      	mov	r0, r4
 8011316:	6819      	ldr	r1, [r3, #0]
 8011318:	f7ff ff7a 	bl	8011210 <_malloc_trim_r>
 801131c:	4620      	mov	r0, r4
 801131e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011322:	f7fd b98d 	b.w	800e640 <__malloc_unlock>
 8011326:	607e      	str	r6, [r7, #4]
 8011328:	2a00      	cmp	r2, #0
 801132a:	d139      	bne.n	80113a0 <_free_r+0xe4>
 801132c:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8011330:	f105 0e08 	add.w	lr, r5, #8
 8011334:	1a5b      	subs	r3, r3, r1
 8011336:	4408      	add	r0, r1
 8011338:	6899      	ldr	r1, [r3, #8]
 801133a:	4571      	cmp	r1, lr
 801133c:	d032      	beq.n	80113a4 <_free_r+0xe8>
 801133e:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8011342:	f8c1 e00c 	str.w	lr, [r1, #12]
 8011346:	f8ce 1008 	str.w	r1, [lr, #8]
 801134a:	19b9      	adds	r1, r7, r6
 801134c:	6849      	ldr	r1, [r1, #4]
 801134e:	07c9      	lsls	r1, r1, #31
 8011350:	d40a      	bmi.n	8011368 <_free_r+0xac>
 8011352:	4430      	add	r0, r6
 8011354:	68b9      	ldr	r1, [r7, #8]
 8011356:	bb3a      	cbnz	r2, 80113a8 <_free_r+0xec>
 8011358:	4e35      	ldr	r6, [pc, #212]	; (8011430 <_free_r+0x174>)
 801135a:	42b1      	cmp	r1, r6
 801135c:	d124      	bne.n	80113a8 <_free_r+0xec>
 801135e:	2201      	movs	r2, #1
 8011360:	616b      	str	r3, [r5, #20]
 8011362:	612b      	str	r3, [r5, #16]
 8011364:	60d9      	str	r1, [r3, #12]
 8011366:	6099      	str	r1, [r3, #8]
 8011368:	f040 0101 	orr.w	r1, r0, #1
 801136c:	6059      	str	r1, [r3, #4]
 801136e:	5018      	str	r0, [r3, r0]
 8011370:	2a00      	cmp	r2, #0
 8011372:	d1d3      	bne.n	801131c <_free_r+0x60>
 8011374:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8011378:	d21a      	bcs.n	80113b0 <_free_r+0xf4>
 801137a:	2201      	movs	r2, #1
 801137c:	08c0      	lsrs	r0, r0, #3
 801137e:	1081      	asrs	r1, r0, #2
 8011380:	408a      	lsls	r2, r1
 8011382:	6869      	ldr	r1, [r5, #4]
 8011384:	3001      	adds	r0, #1
 8011386:	430a      	orrs	r2, r1
 8011388:	606a      	str	r2, [r5, #4]
 801138a:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 801138e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8011392:	3a08      	subs	r2, #8
 8011394:	60da      	str	r2, [r3, #12]
 8011396:	6099      	str	r1, [r3, #8]
 8011398:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 801139c:	60cb      	str	r3, [r1, #12]
 801139e:	e7bd      	b.n	801131c <_free_r+0x60>
 80113a0:	2200      	movs	r2, #0
 80113a2:	e7d2      	b.n	801134a <_free_r+0x8e>
 80113a4:	2201      	movs	r2, #1
 80113a6:	e7d0      	b.n	801134a <_free_r+0x8e>
 80113a8:	68fe      	ldr	r6, [r7, #12]
 80113aa:	60ce      	str	r6, [r1, #12]
 80113ac:	60b1      	str	r1, [r6, #8]
 80113ae:	e7db      	b.n	8011368 <_free_r+0xac>
 80113b0:	0a42      	lsrs	r2, r0, #9
 80113b2:	2a04      	cmp	r2, #4
 80113b4:	d813      	bhi.n	80113de <_free_r+0x122>
 80113b6:	0982      	lsrs	r2, r0, #6
 80113b8:	3238      	adds	r2, #56	; 0x38
 80113ba:	1c51      	adds	r1, r2, #1
 80113bc:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 80113c0:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 80113c4:	428e      	cmp	r6, r1
 80113c6:	d124      	bne.n	8011412 <_free_r+0x156>
 80113c8:	2001      	movs	r0, #1
 80113ca:	1092      	asrs	r2, r2, #2
 80113cc:	fa00 f202 	lsl.w	r2, r0, r2
 80113d0:	6868      	ldr	r0, [r5, #4]
 80113d2:	4302      	orrs	r2, r0
 80113d4:	606a      	str	r2, [r5, #4]
 80113d6:	60de      	str	r6, [r3, #12]
 80113d8:	6099      	str	r1, [r3, #8]
 80113da:	60b3      	str	r3, [r6, #8]
 80113dc:	e7de      	b.n	801139c <_free_r+0xe0>
 80113de:	2a14      	cmp	r2, #20
 80113e0:	d801      	bhi.n	80113e6 <_free_r+0x12a>
 80113e2:	325b      	adds	r2, #91	; 0x5b
 80113e4:	e7e9      	b.n	80113ba <_free_r+0xfe>
 80113e6:	2a54      	cmp	r2, #84	; 0x54
 80113e8:	d802      	bhi.n	80113f0 <_free_r+0x134>
 80113ea:	0b02      	lsrs	r2, r0, #12
 80113ec:	326e      	adds	r2, #110	; 0x6e
 80113ee:	e7e4      	b.n	80113ba <_free_r+0xfe>
 80113f0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80113f4:	d802      	bhi.n	80113fc <_free_r+0x140>
 80113f6:	0bc2      	lsrs	r2, r0, #15
 80113f8:	3277      	adds	r2, #119	; 0x77
 80113fa:	e7de      	b.n	80113ba <_free_r+0xfe>
 80113fc:	f240 5154 	movw	r1, #1364	; 0x554
 8011400:	428a      	cmp	r2, r1
 8011402:	bf9a      	itte	ls
 8011404:	0c82      	lsrls	r2, r0, #18
 8011406:	327c      	addls	r2, #124	; 0x7c
 8011408:	227e      	movhi	r2, #126	; 0x7e
 801140a:	e7d6      	b.n	80113ba <_free_r+0xfe>
 801140c:	6889      	ldr	r1, [r1, #8]
 801140e:	428e      	cmp	r6, r1
 8011410:	d004      	beq.n	801141c <_free_r+0x160>
 8011412:	684a      	ldr	r2, [r1, #4]
 8011414:	f022 0203 	bic.w	r2, r2, #3
 8011418:	4290      	cmp	r0, r2
 801141a:	d3f7      	bcc.n	801140c <_free_r+0x150>
 801141c:	68ce      	ldr	r6, [r1, #12]
 801141e:	e7da      	b.n	80113d6 <_free_r+0x11a>
 8011420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011424:	20000280 	.word	0x20000280
 8011428:	2000068c 	.word	0x2000068c
 801142c:	20000a40 	.word	0x20000a40
 8011430:	20000288 	.word	0x20000288

08011434 <_fwalk_reent>:
 8011434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011438:	4680      	mov	r8, r0
 801143a:	4689      	mov	r9, r1
 801143c:	2600      	movs	r6, #0
 801143e:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 8011442:	b914      	cbnz	r4, 801144a <_fwalk_reent+0x16>
 8011444:	4630      	mov	r0, r6
 8011446:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801144a:	68a5      	ldr	r5, [r4, #8]
 801144c:	6867      	ldr	r7, [r4, #4]
 801144e:	3f01      	subs	r7, #1
 8011450:	d501      	bpl.n	8011456 <_fwalk_reent+0x22>
 8011452:	6824      	ldr	r4, [r4, #0]
 8011454:	e7f5      	b.n	8011442 <_fwalk_reent+0xe>
 8011456:	89ab      	ldrh	r3, [r5, #12]
 8011458:	2b01      	cmp	r3, #1
 801145a:	d907      	bls.n	801146c <_fwalk_reent+0x38>
 801145c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011460:	3301      	adds	r3, #1
 8011462:	d003      	beq.n	801146c <_fwalk_reent+0x38>
 8011464:	4629      	mov	r1, r5
 8011466:	4640      	mov	r0, r8
 8011468:	47c8      	blx	r9
 801146a:	4306      	orrs	r6, r0
 801146c:	3568      	adds	r5, #104	; 0x68
 801146e:	e7ee      	b.n	801144e <_fwalk_reent+0x1a>

08011470 <_isatty_r>:
 8011470:	b538      	push	{r3, r4, r5, lr}
 8011472:	2300      	movs	r3, #0
 8011474:	4c05      	ldr	r4, [pc, #20]	; (801148c <_isatty_r+0x1c>)
 8011476:	4605      	mov	r5, r0
 8011478:	4608      	mov	r0, r1
 801147a:	6023      	str	r3, [r4, #0]
 801147c:	f000 fc38 	bl	8011cf0 <_isatty>
 8011480:	1c43      	adds	r3, r0, #1
 8011482:	d102      	bne.n	801148a <_isatty_r+0x1a>
 8011484:	6823      	ldr	r3, [r4, #0]
 8011486:	b103      	cbz	r3, 801148a <_isatty_r+0x1a>
 8011488:	602b      	str	r3, [r5, #0]
 801148a:	bd38      	pop	{r3, r4, r5, pc}
 801148c:	20000b60 	.word	0x20000b60

08011490 <_localeconv_r>:
 8011490:	4b04      	ldr	r3, [pc, #16]	; (80114a4 <_localeconv_r+0x14>)
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	6a18      	ldr	r0, [r3, #32]
 8011496:	4b04      	ldr	r3, [pc, #16]	; (80114a8 <_localeconv_r+0x18>)
 8011498:	2800      	cmp	r0, #0
 801149a:	bf08      	it	eq
 801149c:	4618      	moveq	r0, r3
 801149e:	30f0      	adds	r0, #240	; 0xf0
 80114a0:	4770      	bx	lr
 80114a2:	bf00      	nop
 80114a4:	20000020 	.word	0x20000020
 80114a8:	20000114 	.word	0x20000114

080114ac <_lseek_r>:
 80114ac:	b538      	push	{r3, r4, r5, lr}
 80114ae:	4605      	mov	r5, r0
 80114b0:	4608      	mov	r0, r1
 80114b2:	4611      	mov	r1, r2
 80114b4:	2200      	movs	r2, #0
 80114b6:	4c05      	ldr	r4, [pc, #20]	; (80114cc <_lseek_r+0x20>)
 80114b8:	6022      	str	r2, [r4, #0]
 80114ba:	461a      	mov	r2, r3
 80114bc:	f000 fc28 	bl	8011d10 <_lseek>
 80114c0:	1c43      	adds	r3, r0, #1
 80114c2:	d102      	bne.n	80114ca <_lseek_r+0x1e>
 80114c4:	6823      	ldr	r3, [r4, #0]
 80114c6:	b103      	cbz	r3, 80114ca <_lseek_r+0x1e>
 80114c8:	602b      	str	r3, [r5, #0]
 80114ca:	bd38      	pop	{r3, r4, r5, pc}
 80114cc:	20000b60 	.word	0x20000b60

080114d0 <_Balloc>:
 80114d0:	b570      	push	{r4, r5, r6, lr}
 80114d2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80114d4:	4604      	mov	r4, r0
 80114d6:	460e      	mov	r6, r1
 80114d8:	b93d      	cbnz	r5, 80114ea <_Balloc+0x1a>
 80114da:	2010      	movs	r0, #16
 80114dc:	f7fc fe32 	bl	800e144 <malloc>
 80114e0:	6260      	str	r0, [r4, #36]	; 0x24
 80114e2:	6045      	str	r5, [r0, #4]
 80114e4:	6085      	str	r5, [r0, #8]
 80114e6:	6005      	str	r5, [r0, #0]
 80114e8:	60c5      	str	r5, [r0, #12]
 80114ea:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80114ec:	68eb      	ldr	r3, [r5, #12]
 80114ee:	b183      	cbz	r3, 8011512 <_Balloc+0x42>
 80114f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80114f2:	68db      	ldr	r3, [r3, #12]
 80114f4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80114f8:	b9b8      	cbnz	r0, 801152a <_Balloc+0x5a>
 80114fa:	2101      	movs	r1, #1
 80114fc:	fa01 f506 	lsl.w	r5, r1, r6
 8011500:	1d6a      	adds	r2, r5, #5
 8011502:	0092      	lsls	r2, r2, #2
 8011504:	4620      	mov	r0, r4
 8011506:	f000 fb41 	bl	8011b8c <_calloc_r>
 801150a:	b160      	cbz	r0, 8011526 <_Balloc+0x56>
 801150c:	6046      	str	r6, [r0, #4]
 801150e:	6085      	str	r5, [r0, #8]
 8011510:	e00e      	b.n	8011530 <_Balloc+0x60>
 8011512:	2221      	movs	r2, #33	; 0x21
 8011514:	2104      	movs	r1, #4
 8011516:	4620      	mov	r0, r4
 8011518:	f000 fb38 	bl	8011b8c <_calloc_r>
 801151c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801151e:	60e8      	str	r0, [r5, #12]
 8011520:	68db      	ldr	r3, [r3, #12]
 8011522:	2b00      	cmp	r3, #0
 8011524:	d1e4      	bne.n	80114f0 <_Balloc+0x20>
 8011526:	2000      	movs	r0, #0
 8011528:	bd70      	pop	{r4, r5, r6, pc}
 801152a:	6802      	ldr	r2, [r0, #0]
 801152c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8011530:	2300      	movs	r3, #0
 8011532:	6103      	str	r3, [r0, #16]
 8011534:	60c3      	str	r3, [r0, #12]
 8011536:	bd70      	pop	{r4, r5, r6, pc}

08011538 <_Bfree>:
 8011538:	b570      	push	{r4, r5, r6, lr}
 801153a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801153c:	4606      	mov	r6, r0
 801153e:	460d      	mov	r5, r1
 8011540:	b93c      	cbnz	r4, 8011552 <_Bfree+0x1a>
 8011542:	2010      	movs	r0, #16
 8011544:	f7fc fdfe 	bl	800e144 <malloc>
 8011548:	6270      	str	r0, [r6, #36]	; 0x24
 801154a:	6044      	str	r4, [r0, #4]
 801154c:	6084      	str	r4, [r0, #8]
 801154e:	6004      	str	r4, [r0, #0]
 8011550:	60c4      	str	r4, [r0, #12]
 8011552:	b13d      	cbz	r5, 8011564 <_Bfree+0x2c>
 8011554:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8011556:	686a      	ldr	r2, [r5, #4]
 8011558:	68db      	ldr	r3, [r3, #12]
 801155a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801155e:	6029      	str	r1, [r5, #0]
 8011560:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8011564:	bd70      	pop	{r4, r5, r6, pc}

08011566 <__multadd>:
 8011566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801156a:	461f      	mov	r7, r3
 801156c:	4606      	mov	r6, r0
 801156e:	460c      	mov	r4, r1
 8011570:	2300      	movs	r3, #0
 8011572:	690d      	ldr	r5, [r1, #16]
 8011574:	f101 0e14 	add.w	lr, r1, #20
 8011578:	f8de 0000 	ldr.w	r0, [lr]
 801157c:	3301      	adds	r3, #1
 801157e:	b281      	uxth	r1, r0
 8011580:	fb02 7101 	mla	r1, r2, r1, r7
 8011584:	0c00      	lsrs	r0, r0, #16
 8011586:	0c0f      	lsrs	r7, r1, #16
 8011588:	fb02 7000 	mla	r0, r2, r0, r7
 801158c:	b289      	uxth	r1, r1
 801158e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8011592:	429d      	cmp	r5, r3
 8011594:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8011598:	f84e 1b04 	str.w	r1, [lr], #4
 801159c:	dcec      	bgt.n	8011578 <__multadd+0x12>
 801159e:	b1d7      	cbz	r7, 80115d6 <__multadd+0x70>
 80115a0:	68a3      	ldr	r3, [r4, #8]
 80115a2:	429d      	cmp	r5, r3
 80115a4:	db12      	blt.n	80115cc <__multadd+0x66>
 80115a6:	6861      	ldr	r1, [r4, #4]
 80115a8:	4630      	mov	r0, r6
 80115aa:	3101      	adds	r1, #1
 80115ac:	f7ff ff90 	bl	80114d0 <_Balloc>
 80115b0:	4680      	mov	r8, r0
 80115b2:	6922      	ldr	r2, [r4, #16]
 80115b4:	f104 010c 	add.w	r1, r4, #12
 80115b8:	3202      	adds	r2, #2
 80115ba:	0092      	lsls	r2, r2, #2
 80115bc:	300c      	adds	r0, #12
 80115be:	f7fd f80c 	bl	800e5da <memcpy>
 80115c2:	4621      	mov	r1, r4
 80115c4:	4630      	mov	r0, r6
 80115c6:	f7ff ffb7 	bl	8011538 <_Bfree>
 80115ca:	4644      	mov	r4, r8
 80115cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80115d0:	3501      	adds	r5, #1
 80115d2:	615f      	str	r7, [r3, #20]
 80115d4:	6125      	str	r5, [r4, #16]
 80115d6:	4620      	mov	r0, r4
 80115d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080115dc <__hi0bits>:
 80115dc:	0c02      	lsrs	r2, r0, #16
 80115de:	0412      	lsls	r2, r2, #16
 80115e0:	4603      	mov	r3, r0
 80115e2:	b9b2      	cbnz	r2, 8011612 <__hi0bits+0x36>
 80115e4:	0403      	lsls	r3, r0, #16
 80115e6:	2010      	movs	r0, #16
 80115e8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80115ec:	bf04      	itt	eq
 80115ee:	021b      	lsleq	r3, r3, #8
 80115f0:	3008      	addeq	r0, #8
 80115f2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80115f6:	bf04      	itt	eq
 80115f8:	011b      	lsleq	r3, r3, #4
 80115fa:	3004      	addeq	r0, #4
 80115fc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8011600:	bf04      	itt	eq
 8011602:	009b      	lsleq	r3, r3, #2
 8011604:	3002      	addeq	r0, #2
 8011606:	2b00      	cmp	r3, #0
 8011608:	db06      	blt.n	8011618 <__hi0bits+0x3c>
 801160a:	005b      	lsls	r3, r3, #1
 801160c:	d503      	bpl.n	8011616 <__hi0bits+0x3a>
 801160e:	3001      	adds	r0, #1
 8011610:	4770      	bx	lr
 8011612:	2000      	movs	r0, #0
 8011614:	e7e8      	b.n	80115e8 <__hi0bits+0xc>
 8011616:	2020      	movs	r0, #32
 8011618:	4770      	bx	lr

0801161a <__lo0bits>:
 801161a:	6803      	ldr	r3, [r0, #0]
 801161c:	4601      	mov	r1, r0
 801161e:	f013 0207 	ands.w	r2, r3, #7
 8011622:	d00b      	beq.n	801163c <__lo0bits+0x22>
 8011624:	07da      	lsls	r2, r3, #31
 8011626:	d423      	bmi.n	8011670 <__lo0bits+0x56>
 8011628:	0798      	lsls	r0, r3, #30
 801162a:	bf49      	itett	mi
 801162c:	085b      	lsrmi	r3, r3, #1
 801162e:	089b      	lsrpl	r3, r3, #2
 8011630:	2001      	movmi	r0, #1
 8011632:	600b      	strmi	r3, [r1, #0]
 8011634:	bf5c      	itt	pl
 8011636:	600b      	strpl	r3, [r1, #0]
 8011638:	2002      	movpl	r0, #2
 801163a:	4770      	bx	lr
 801163c:	b298      	uxth	r0, r3
 801163e:	b9a8      	cbnz	r0, 801166c <__lo0bits+0x52>
 8011640:	2010      	movs	r0, #16
 8011642:	0c1b      	lsrs	r3, r3, #16
 8011644:	f013 0fff 	tst.w	r3, #255	; 0xff
 8011648:	bf04      	itt	eq
 801164a:	0a1b      	lsreq	r3, r3, #8
 801164c:	3008      	addeq	r0, #8
 801164e:	071a      	lsls	r2, r3, #28
 8011650:	bf04      	itt	eq
 8011652:	091b      	lsreq	r3, r3, #4
 8011654:	3004      	addeq	r0, #4
 8011656:	079a      	lsls	r2, r3, #30
 8011658:	bf04      	itt	eq
 801165a:	089b      	lsreq	r3, r3, #2
 801165c:	3002      	addeq	r0, #2
 801165e:	07da      	lsls	r2, r3, #31
 8011660:	d402      	bmi.n	8011668 <__lo0bits+0x4e>
 8011662:	085b      	lsrs	r3, r3, #1
 8011664:	d006      	beq.n	8011674 <__lo0bits+0x5a>
 8011666:	3001      	adds	r0, #1
 8011668:	600b      	str	r3, [r1, #0]
 801166a:	4770      	bx	lr
 801166c:	4610      	mov	r0, r2
 801166e:	e7e9      	b.n	8011644 <__lo0bits+0x2a>
 8011670:	2000      	movs	r0, #0
 8011672:	4770      	bx	lr
 8011674:	2020      	movs	r0, #32
 8011676:	4770      	bx	lr

08011678 <__i2b>:
 8011678:	b510      	push	{r4, lr}
 801167a:	460c      	mov	r4, r1
 801167c:	2101      	movs	r1, #1
 801167e:	f7ff ff27 	bl	80114d0 <_Balloc>
 8011682:	2201      	movs	r2, #1
 8011684:	6144      	str	r4, [r0, #20]
 8011686:	6102      	str	r2, [r0, #16]
 8011688:	bd10      	pop	{r4, pc}

0801168a <__multiply>:
 801168a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801168e:	4614      	mov	r4, r2
 8011690:	690a      	ldr	r2, [r1, #16]
 8011692:	6923      	ldr	r3, [r4, #16]
 8011694:	4689      	mov	r9, r1
 8011696:	429a      	cmp	r2, r3
 8011698:	bfbe      	ittt	lt
 801169a:	460b      	movlt	r3, r1
 801169c:	46a1      	movlt	r9, r4
 801169e:	461c      	movlt	r4, r3
 80116a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80116a4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80116a8:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80116ac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80116b0:	eb07 060a 	add.w	r6, r7, sl
 80116b4:	429e      	cmp	r6, r3
 80116b6:	bfc8      	it	gt
 80116b8:	3101      	addgt	r1, #1
 80116ba:	f7ff ff09 	bl	80114d0 <_Balloc>
 80116be:	f100 0514 	add.w	r5, r0, #20
 80116c2:	462b      	mov	r3, r5
 80116c4:	2200      	movs	r2, #0
 80116c6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80116ca:	4543      	cmp	r3, r8
 80116cc:	d316      	bcc.n	80116fc <__multiply+0x72>
 80116ce:	f104 0214 	add.w	r2, r4, #20
 80116d2:	f109 0114 	add.w	r1, r9, #20
 80116d6:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80116da:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80116de:	9301      	str	r3, [sp, #4]
 80116e0:	9c01      	ldr	r4, [sp, #4]
 80116e2:	4613      	mov	r3, r2
 80116e4:	4294      	cmp	r4, r2
 80116e6:	d80c      	bhi.n	8011702 <__multiply+0x78>
 80116e8:	2e00      	cmp	r6, #0
 80116ea:	dd03      	ble.n	80116f4 <__multiply+0x6a>
 80116ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d054      	beq.n	801179e <__multiply+0x114>
 80116f4:	6106      	str	r6, [r0, #16]
 80116f6:	b003      	add	sp, #12
 80116f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116fc:	f843 2b04 	str.w	r2, [r3], #4
 8011700:	e7e3      	b.n	80116ca <__multiply+0x40>
 8011702:	f8b3 a000 	ldrh.w	sl, [r3]
 8011706:	3204      	adds	r2, #4
 8011708:	f1ba 0f00 	cmp.w	sl, #0
 801170c:	d020      	beq.n	8011750 <__multiply+0xc6>
 801170e:	46ae      	mov	lr, r5
 8011710:	4689      	mov	r9, r1
 8011712:	f04f 0c00 	mov.w	ip, #0
 8011716:	f859 4b04 	ldr.w	r4, [r9], #4
 801171a:	f8be b000 	ldrh.w	fp, [lr]
 801171e:	b2a3      	uxth	r3, r4
 8011720:	fb0a b303 	mla	r3, sl, r3, fp
 8011724:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8011728:	f8de 4000 	ldr.w	r4, [lr]
 801172c:	4463      	add	r3, ip
 801172e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8011732:	fb0a c40b 	mla	r4, sl, fp, ip
 8011736:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801173a:	b29b      	uxth	r3, r3
 801173c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011740:	454f      	cmp	r7, r9
 8011742:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8011746:	f84e 3b04 	str.w	r3, [lr], #4
 801174a:	d8e4      	bhi.n	8011716 <__multiply+0x8c>
 801174c:	f8ce c000 	str.w	ip, [lr]
 8011750:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8011754:	f1b9 0f00 	cmp.w	r9, #0
 8011758:	d01f      	beq.n	801179a <__multiply+0x110>
 801175a:	46ae      	mov	lr, r5
 801175c:	468c      	mov	ip, r1
 801175e:	f04f 0a00 	mov.w	sl, #0
 8011762:	682b      	ldr	r3, [r5, #0]
 8011764:	f8bc 4000 	ldrh.w	r4, [ip]
 8011768:	f8be b002 	ldrh.w	fp, [lr, #2]
 801176c:	b29b      	uxth	r3, r3
 801176e:	fb09 b404 	mla	r4, r9, r4, fp
 8011772:	44a2      	add	sl, r4
 8011774:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8011778:	f84e 3b04 	str.w	r3, [lr], #4
 801177c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011780:	f8be 4000 	ldrh.w	r4, [lr]
 8011784:	0c1b      	lsrs	r3, r3, #16
 8011786:	fb09 4303 	mla	r3, r9, r3, r4
 801178a:	4567      	cmp	r7, ip
 801178c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8011790:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011794:	d8e6      	bhi.n	8011764 <__multiply+0xda>
 8011796:	f8ce 3000 	str.w	r3, [lr]
 801179a:	3504      	adds	r5, #4
 801179c:	e7a0      	b.n	80116e0 <__multiply+0x56>
 801179e:	3e01      	subs	r6, #1
 80117a0:	e7a2      	b.n	80116e8 <__multiply+0x5e>
	...

080117a4 <__pow5mult>:
 80117a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80117a8:	4615      	mov	r5, r2
 80117aa:	f012 0203 	ands.w	r2, r2, #3
 80117ae:	4606      	mov	r6, r0
 80117b0:	460f      	mov	r7, r1
 80117b2:	d007      	beq.n	80117c4 <__pow5mult+0x20>
 80117b4:	4c21      	ldr	r4, [pc, #132]	; (801183c <__pow5mult+0x98>)
 80117b6:	3a01      	subs	r2, #1
 80117b8:	2300      	movs	r3, #0
 80117ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80117be:	f7ff fed2 	bl	8011566 <__multadd>
 80117c2:	4607      	mov	r7, r0
 80117c4:	10ad      	asrs	r5, r5, #2
 80117c6:	d035      	beq.n	8011834 <__pow5mult+0x90>
 80117c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80117ca:	b93c      	cbnz	r4, 80117dc <__pow5mult+0x38>
 80117cc:	2010      	movs	r0, #16
 80117ce:	f7fc fcb9 	bl	800e144 <malloc>
 80117d2:	6270      	str	r0, [r6, #36]	; 0x24
 80117d4:	6044      	str	r4, [r0, #4]
 80117d6:	6084      	str	r4, [r0, #8]
 80117d8:	6004      	str	r4, [r0, #0]
 80117da:	60c4      	str	r4, [r0, #12]
 80117dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80117e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80117e4:	b94c      	cbnz	r4, 80117fa <__pow5mult+0x56>
 80117e6:	f240 2171 	movw	r1, #625	; 0x271
 80117ea:	4630      	mov	r0, r6
 80117ec:	f7ff ff44 	bl	8011678 <__i2b>
 80117f0:	2300      	movs	r3, #0
 80117f2:	4604      	mov	r4, r0
 80117f4:	f8c8 0008 	str.w	r0, [r8, #8]
 80117f8:	6003      	str	r3, [r0, #0]
 80117fa:	f04f 0800 	mov.w	r8, #0
 80117fe:	07eb      	lsls	r3, r5, #31
 8011800:	d50a      	bpl.n	8011818 <__pow5mult+0x74>
 8011802:	4639      	mov	r1, r7
 8011804:	4622      	mov	r2, r4
 8011806:	4630      	mov	r0, r6
 8011808:	f7ff ff3f 	bl	801168a <__multiply>
 801180c:	4681      	mov	r9, r0
 801180e:	4639      	mov	r1, r7
 8011810:	4630      	mov	r0, r6
 8011812:	f7ff fe91 	bl	8011538 <_Bfree>
 8011816:	464f      	mov	r7, r9
 8011818:	106d      	asrs	r5, r5, #1
 801181a:	d00b      	beq.n	8011834 <__pow5mult+0x90>
 801181c:	6820      	ldr	r0, [r4, #0]
 801181e:	b938      	cbnz	r0, 8011830 <__pow5mult+0x8c>
 8011820:	4622      	mov	r2, r4
 8011822:	4621      	mov	r1, r4
 8011824:	4630      	mov	r0, r6
 8011826:	f7ff ff30 	bl	801168a <__multiply>
 801182a:	6020      	str	r0, [r4, #0]
 801182c:	f8c0 8000 	str.w	r8, [r0]
 8011830:	4604      	mov	r4, r0
 8011832:	e7e4      	b.n	80117fe <__pow5mult+0x5a>
 8011834:	4638      	mov	r0, r7
 8011836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801183a:	bf00      	nop
 801183c:	08013bd0 	.word	0x08013bd0

08011840 <__lshift>:
 8011840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011844:	460c      	mov	r4, r1
 8011846:	4607      	mov	r7, r0
 8011848:	4616      	mov	r6, r2
 801184a:	6923      	ldr	r3, [r4, #16]
 801184c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011850:	eb0a 0903 	add.w	r9, sl, r3
 8011854:	6849      	ldr	r1, [r1, #4]
 8011856:	68a3      	ldr	r3, [r4, #8]
 8011858:	f109 0501 	add.w	r5, r9, #1
 801185c:	42ab      	cmp	r3, r5
 801185e:	db31      	blt.n	80118c4 <__lshift+0x84>
 8011860:	4638      	mov	r0, r7
 8011862:	f7ff fe35 	bl	80114d0 <_Balloc>
 8011866:	2200      	movs	r2, #0
 8011868:	4680      	mov	r8, r0
 801186a:	4611      	mov	r1, r2
 801186c:	f100 0314 	add.w	r3, r0, #20
 8011870:	4552      	cmp	r2, sl
 8011872:	db2a      	blt.n	80118ca <__lshift+0x8a>
 8011874:	6920      	ldr	r0, [r4, #16]
 8011876:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801187a:	f104 0114 	add.w	r1, r4, #20
 801187e:	f016 021f 	ands.w	r2, r6, #31
 8011882:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8011886:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 801188a:	d022      	beq.n	80118d2 <__lshift+0x92>
 801188c:	2000      	movs	r0, #0
 801188e:	f1c2 0c20 	rsb	ip, r2, #32
 8011892:	680e      	ldr	r6, [r1, #0]
 8011894:	4096      	lsls	r6, r2
 8011896:	4330      	orrs	r0, r6
 8011898:	f843 0b04 	str.w	r0, [r3], #4
 801189c:	f851 0b04 	ldr.w	r0, [r1], #4
 80118a0:	458e      	cmp	lr, r1
 80118a2:	fa20 f00c 	lsr.w	r0, r0, ip
 80118a6:	d8f4      	bhi.n	8011892 <__lshift+0x52>
 80118a8:	6018      	str	r0, [r3, #0]
 80118aa:	b108      	cbz	r0, 80118b0 <__lshift+0x70>
 80118ac:	f109 0502 	add.w	r5, r9, #2
 80118b0:	3d01      	subs	r5, #1
 80118b2:	4638      	mov	r0, r7
 80118b4:	f8c8 5010 	str.w	r5, [r8, #16]
 80118b8:	4621      	mov	r1, r4
 80118ba:	f7ff fe3d 	bl	8011538 <_Bfree>
 80118be:	4640      	mov	r0, r8
 80118c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80118c4:	3101      	adds	r1, #1
 80118c6:	005b      	lsls	r3, r3, #1
 80118c8:	e7c8      	b.n	801185c <__lshift+0x1c>
 80118ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80118ce:	3201      	adds	r2, #1
 80118d0:	e7ce      	b.n	8011870 <__lshift+0x30>
 80118d2:	3b04      	subs	r3, #4
 80118d4:	f851 2b04 	ldr.w	r2, [r1], #4
 80118d8:	458e      	cmp	lr, r1
 80118da:	f843 2f04 	str.w	r2, [r3, #4]!
 80118de:	d8f9      	bhi.n	80118d4 <__lshift+0x94>
 80118e0:	e7e6      	b.n	80118b0 <__lshift+0x70>

080118e2 <__mcmp>:
 80118e2:	6903      	ldr	r3, [r0, #16]
 80118e4:	690a      	ldr	r2, [r1, #16]
 80118e6:	b530      	push	{r4, r5, lr}
 80118e8:	1a9b      	subs	r3, r3, r2
 80118ea:	d10c      	bne.n	8011906 <__mcmp+0x24>
 80118ec:	0092      	lsls	r2, r2, #2
 80118ee:	3014      	adds	r0, #20
 80118f0:	3114      	adds	r1, #20
 80118f2:	1884      	adds	r4, r0, r2
 80118f4:	4411      	add	r1, r2
 80118f6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80118fa:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80118fe:	4295      	cmp	r5, r2
 8011900:	d003      	beq.n	801190a <__mcmp+0x28>
 8011902:	d305      	bcc.n	8011910 <__mcmp+0x2e>
 8011904:	2301      	movs	r3, #1
 8011906:	4618      	mov	r0, r3
 8011908:	bd30      	pop	{r4, r5, pc}
 801190a:	42a0      	cmp	r0, r4
 801190c:	d3f3      	bcc.n	80118f6 <__mcmp+0x14>
 801190e:	e7fa      	b.n	8011906 <__mcmp+0x24>
 8011910:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011914:	e7f7      	b.n	8011906 <__mcmp+0x24>

08011916 <__mdiff>:
 8011916:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801191a:	460d      	mov	r5, r1
 801191c:	4607      	mov	r7, r0
 801191e:	4611      	mov	r1, r2
 8011920:	4628      	mov	r0, r5
 8011922:	4614      	mov	r4, r2
 8011924:	f7ff ffdd 	bl	80118e2 <__mcmp>
 8011928:	1e06      	subs	r6, r0, #0
 801192a:	d108      	bne.n	801193e <__mdiff+0x28>
 801192c:	4631      	mov	r1, r6
 801192e:	4638      	mov	r0, r7
 8011930:	f7ff fdce 	bl	80114d0 <_Balloc>
 8011934:	2301      	movs	r3, #1
 8011936:	6146      	str	r6, [r0, #20]
 8011938:	6103      	str	r3, [r0, #16]
 801193a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801193e:	bfa4      	itt	ge
 8011940:	4623      	movge	r3, r4
 8011942:	462c      	movge	r4, r5
 8011944:	4638      	mov	r0, r7
 8011946:	6861      	ldr	r1, [r4, #4]
 8011948:	bfa6      	itte	ge
 801194a:	461d      	movge	r5, r3
 801194c:	2600      	movge	r6, #0
 801194e:	2601      	movlt	r6, #1
 8011950:	f7ff fdbe 	bl	80114d0 <_Balloc>
 8011954:	f04f 0c00 	mov.w	ip, #0
 8011958:	60c6      	str	r6, [r0, #12]
 801195a:	692b      	ldr	r3, [r5, #16]
 801195c:	6926      	ldr	r6, [r4, #16]
 801195e:	f104 0214 	add.w	r2, r4, #20
 8011962:	f105 0914 	add.w	r9, r5, #20
 8011966:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801196a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801196e:	f100 0114 	add.w	r1, r0, #20
 8011972:	f852 ab04 	ldr.w	sl, [r2], #4
 8011976:	f859 5b04 	ldr.w	r5, [r9], #4
 801197a:	fa1f f38a 	uxth.w	r3, sl
 801197e:	4463      	add	r3, ip
 8011980:	b2ac      	uxth	r4, r5
 8011982:	1b1b      	subs	r3, r3, r4
 8011984:	0c2c      	lsrs	r4, r5, #16
 8011986:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 801198a:	eb04 4423 	add.w	r4, r4, r3, asr #16
 801198e:	b29b      	uxth	r3, r3
 8011990:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8011994:	45c8      	cmp	r8, r9
 8011996:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 801199a:	4696      	mov	lr, r2
 801199c:	f841 4b04 	str.w	r4, [r1], #4
 80119a0:	d8e7      	bhi.n	8011972 <__mdiff+0x5c>
 80119a2:	45be      	cmp	lr, r7
 80119a4:	d305      	bcc.n	80119b2 <__mdiff+0x9c>
 80119a6:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80119aa:	b18b      	cbz	r3, 80119d0 <__mdiff+0xba>
 80119ac:	6106      	str	r6, [r0, #16]
 80119ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80119b2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80119b6:	b2a2      	uxth	r2, r4
 80119b8:	4462      	add	r2, ip
 80119ba:	1413      	asrs	r3, r2, #16
 80119bc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80119c0:	b292      	uxth	r2, r2
 80119c2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80119c6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80119ca:	f841 2b04 	str.w	r2, [r1], #4
 80119ce:	e7e8      	b.n	80119a2 <__mdiff+0x8c>
 80119d0:	3e01      	subs	r6, #1
 80119d2:	e7e8      	b.n	80119a6 <__mdiff+0x90>

080119d4 <__d2b>:
 80119d4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80119d8:	461c      	mov	r4, r3
 80119da:	2101      	movs	r1, #1
 80119dc:	4690      	mov	r8, r2
 80119de:	9e08      	ldr	r6, [sp, #32]
 80119e0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80119e2:	f7ff fd75 	bl	80114d0 <_Balloc>
 80119e6:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80119ea:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80119ee:	4607      	mov	r7, r0
 80119f0:	bb34      	cbnz	r4, 8011a40 <__d2b+0x6c>
 80119f2:	9201      	str	r2, [sp, #4]
 80119f4:	f1b8 0f00 	cmp.w	r8, #0
 80119f8:	d027      	beq.n	8011a4a <__d2b+0x76>
 80119fa:	a802      	add	r0, sp, #8
 80119fc:	f840 8d08 	str.w	r8, [r0, #-8]!
 8011a00:	f7ff fe0b 	bl	801161a <__lo0bits>
 8011a04:	9900      	ldr	r1, [sp, #0]
 8011a06:	b1f0      	cbz	r0, 8011a46 <__d2b+0x72>
 8011a08:	9a01      	ldr	r2, [sp, #4]
 8011a0a:	f1c0 0320 	rsb	r3, r0, #32
 8011a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8011a12:	430b      	orrs	r3, r1
 8011a14:	40c2      	lsrs	r2, r0
 8011a16:	617b      	str	r3, [r7, #20]
 8011a18:	9201      	str	r2, [sp, #4]
 8011a1a:	9b01      	ldr	r3, [sp, #4]
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	bf14      	ite	ne
 8011a20:	2102      	movne	r1, #2
 8011a22:	2101      	moveq	r1, #1
 8011a24:	61bb      	str	r3, [r7, #24]
 8011a26:	6139      	str	r1, [r7, #16]
 8011a28:	b1c4      	cbz	r4, 8011a5c <__d2b+0x88>
 8011a2a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8011a2e:	4404      	add	r4, r0
 8011a30:	6034      	str	r4, [r6, #0]
 8011a32:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011a36:	6028      	str	r0, [r5, #0]
 8011a38:	4638      	mov	r0, r7
 8011a3a:	b002      	add	sp, #8
 8011a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011a40:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8011a44:	e7d5      	b.n	80119f2 <__d2b+0x1e>
 8011a46:	6179      	str	r1, [r7, #20]
 8011a48:	e7e7      	b.n	8011a1a <__d2b+0x46>
 8011a4a:	a801      	add	r0, sp, #4
 8011a4c:	f7ff fde5 	bl	801161a <__lo0bits>
 8011a50:	2101      	movs	r1, #1
 8011a52:	9b01      	ldr	r3, [sp, #4]
 8011a54:	6139      	str	r1, [r7, #16]
 8011a56:	617b      	str	r3, [r7, #20]
 8011a58:	3020      	adds	r0, #32
 8011a5a:	e7e5      	b.n	8011a28 <__d2b+0x54>
 8011a5c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011a60:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8011a64:	6030      	str	r0, [r6, #0]
 8011a66:	6918      	ldr	r0, [r3, #16]
 8011a68:	f7ff fdb8 	bl	80115dc <__hi0bits>
 8011a6c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8011a70:	e7e1      	b.n	8011a36 <__d2b+0x62>
	...

08011a74 <_read_r>:
 8011a74:	b538      	push	{r3, r4, r5, lr}
 8011a76:	4605      	mov	r5, r0
 8011a78:	4608      	mov	r0, r1
 8011a7a:	4611      	mov	r1, r2
 8011a7c:	2200      	movs	r2, #0
 8011a7e:	4c05      	ldr	r4, [pc, #20]	; (8011a94 <_read_r+0x20>)
 8011a80:	6022      	str	r2, [r4, #0]
 8011a82:	461a      	mov	r2, r3
 8011a84:	f000 f94c 	bl	8011d20 <_read>
 8011a88:	1c43      	adds	r3, r0, #1
 8011a8a:	d102      	bne.n	8011a92 <_read_r+0x1e>
 8011a8c:	6823      	ldr	r3, [r4, #0]
 8011a8e:	b103      	cbz	r3, 8011a92 <_read_r+0x1e>
 8011a90:	602b      	str	r3, [r5, #0]
 8011a92:	bd38      	pop	{r3, r4, r5, pc}
 8011a94:	20000b60 	.word	0x20000b60

08011a98 <__ssprint_r>:
 8011a98:	6893      	ldr	r3, [r2, #8]
 8011a9a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a9e:	4681      	mov	r9, r0
 8011aa0:	460c      	mov	r4, r1
 8011aa2:	4617      	mov	r7, r2
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	d060      	beq.n	8011b6a <__ssprint_r+0xd2>
 8011aa8:	f04f 0b00 	mov.w	fp, #0
 8011aac:	465e      	mov	r6, fp
 8011aae:	f8d2 a000 	ldr.w	sl, [r2]
 8011ab2:	b356      	cbz	r6, 8011b0a <__ssprint_r+0x72>
 8011ab4:	68a3      	ldr	r3, [r4, #8]
 8011ab6:	429e      	cmp	r6, r3
 8011ab8:	d344      	bcc.n	8011b44 <__ssprint_r+0xac>
 8011aba:	89a2      	ldrh	r2, [r4, #12]
 8011abc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011ac0:	d03e      	beq.n	8011b40 <__ssprint_r+0xa8>
 8011ac2:	2302      	movs	r3, #2
 8011ac4:	6825      	ldr	r5, [r4, #0]
 8011ac6:	6921      	ldr	r1, [r4, #16]
 8011ac8:	eba5 0801 	sub.w	r8, r5, r1
 8011acc:	6965      	ldr	r5, [r4, #20]
 8011ace:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011ad2:	fb95 f5f3 	sdiv	r5, r5, r3
 8011ad6:	f108 0301 	add.w	r3, r8, #1
 8011ada:	4433      	add	r3, r6
 8011adc:	429d      	cmp	r5, r3
 8011ade:	bf38      	it	cc
 8011ae0:	461d      	movcc	r5, r3
 8011ae2:	0553      	lsls	r3, r2, #21
 8011ae4:	d546      	bpl.n	8011b74 <__ssprint_r+0xdc>
 8011ae6:	4629      	mov	r1, r5
 8011ae8:	4648      	mov	r0, r9
 8011aea:	f7fc fb3b 	bl	800e164 <_malloc_r>
 8011aee:	b998      	cbnz	r0, 8011b18 <__ssprint_r+0x80>
 8011af0:	230c      	movs	r3, #12
 8011af2:	f8c9 3000 	str.w	r3, [r9]
 8011af6:	89a3      	ldrh	r3, [r4, #12]
 8011af8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011afc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011b00:	81a3      	strh	r3, [r4, #12]
 8011b02:	2300      	movs	r3, #0
 8011b04:	60bb      	str	r3, [r7, #8]
 8011b06:	607b      	str	r3, [r7, #4]
 8011b08:	e031      	b.n	8011b6e <__ssprint_r+0xd6>
 8011b0a:	f8da b000 	ldr.w	fp, [sl]
 8011b0e:	f8da 6004 	ldr.w	r6, [sl, #4]
 8011b12:	f10a 0a08 	add.w	sl, sl, #8
 8011b16:	e7cc      	b.n	8011ab2 <__ssprint_r+0x1a>
 8011b18:	4642      	mov	r2, r8
 8011b1a:	6921      	ldr	r1, [r4, #16]
 8011b1c:	9001      	str	r0, [sp, #4]
 8011b1e:	f7fc fd5c 	bl	800e5da <memcpy>
 8011b22:	89a2      	ldrh	r2, [r4, #12]
 8011b24:	9b01      	ldr	r3, [sp, #4]
 8011b26:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8011b2a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8011b2e:	81a2      	strh	r2, [r4, #12]
 8011b30:	6123      	str	r3, [r4, #16]
 8011b32:	4443      	add	r3, r8
 8011b34:	6023      	str	r3, [r4, #0]
 8011b36:	4633      	mov	r3, r6
 8011b38:	6165      	str	r5, [r4, #20]
 8011b3a:	eba5 0508 	sub.w	r5, r5, r8
 8011b3e:	60a5      	str	r5, [r4, #8]
 8011b40:	429e      	cmp	r6, r3
 8011b42:	d200      	bcs.n	8011b46 <__ssprint_r+0xae>
 8011b44:	4633      	mov	r3, r6
 8011b46:	461a      	mov	r2, r3
 8011b48:	4659      	mov	r1, fp
 8011b4a:	6820      	ldr	r0, [r4, #0]
 8011b4c:	9301      	str	r3, [sp, #4]
 8011b4e:	f7fc fd4f 	bl	800e5f0 <memmove>
 8011b52:	68a2      	ldr	r2, [r4, #8]
 8011b54:	9b01      	ldr	r3, [sp, #4]
 8011b56:	1ad2      	subs	r2, r2, r3
 8011b58:	60a2      	str	r2, [r4, #8]
 8011b5a:	6822      	ldr	r2, [r4, #0]
 8011b5c:	4413      	add	r3, r2
 8011b5e:	6023      	str	r3, [r4, #0]
 8011b60:	68bb      	ldr	r3, [r7, #8]
 8011b62:	1b9e      	subs	r6, r3, r6
 8011b64:	60be      	str	r6, [r7, #8]
 8011b66:	2e00      	cmp	r6, #0
 8011b68:	d1cf      	bne.n	8011b0a <__ssprint_r+0x72>
 8011b6a:	2000      	movs	r0, #0
 8011b6c:	6078      	str	r0, [r7, #4]
 8011b6e:	b003      	add	sp, #12
 8011b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b74:	462a      	mov	r2, r5
 8011b76:	4648      	mov	r0, r9
 8011b78:	f7fc fdb8 	bl	800e6ec <_realloc_r>
 8011b7c:	4603      	mov	r3, r0
 8011b7e:	2800      	cmp	r0, #0
 8011b80:	d1d6      	bne.n	8011b30 <__ssprint_r+0x98>
 8011b82:	6921      	ldr	r1, [r4, #16]
 8011b84:	4648      	mov	r0, r9
 8011b86:	f7ff fb99 	bl	80112bc <_free_r>
 8011b8a:	e7b1      	b.n	8011af0 <__ssprint_r+0x58>

08011b8c <_calloc_r>:
 8011b8c:	b510      	push	{r4, lr}
 8011b8e:	4351      	muls	r1, r2
 8011b90:	f7fc fae8 	bl	800e164 <_malloc_r>
 8011b94:	4604      	mov	r4, r0
 8011b96:	b198      	cbz	r0, 8011bc0 <_calloc_r+0x34>
 8011b98:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8011b9c:	f022 0203 	bic.w	r2, r2, #3
 8011ba0:	3a04      	subs	r2, #4
 8011ba2:	2a24      	cmp	r2, #36	; 0x24
 8011ba4:	d81b      	bhi.n	8011bde <_calloc_r+0x52>
 8011ba6:	2a13      	cmp	r2, #19
 8011ba8:	d917      	bls.n	8011bda <_calloc_r+0x4e>
 8011baa:	2100      	movs	r1, #0
 8011bac:	2a1b      	cmp	r2, #27
 8011bae:	6001      	str	r1, [r0, #0]
 8011bb0:	6041      	str	r1, [r0, #4]
 8011bb2:	d807      	bhi.n	8011bc4 <_calloc_r+0x38>
 8011bb4:	f100 0308 	add.w	r3, r0, #8
 8011bb8:	2200      	movs	r2, #0
 8011bba:	601a      	str	r2, [r3, #0]
 8011bbc:	605a      	str	r2, [r3, #4]
 8011bbe:	609a      	str	r2, [r3, #8]
 8011bc0:	4620      	mov	r0, r4
 8011bc2:	bd10      	pop	{r4, pc}
 8011bc4:	2a24      	cmp	r2, #36	; 0x24
 8011bc6:	6081      	str	r1, [r0, #8]
 8011bc8:	60c1      	str	r1, [r0, #12]
 8011bca:	bf11      	iteee	ne
 8011bcc:	f100 0310 	addne.w	r3, r0, #16
 8011bd0:	6101      	streq	r1, [r0, #16]
 8011bd2:	f100 0318 	addeq.w	r3, r0, #24
 8011bd6:	6141      	streq	r1, [r0, #20]
 8011bd8:	e7ee      	b.n	8011bb8 <_calloc_r+0x2c>
 8011bda:	4603      	mov	r3, r0
 8011bdc:	e7ec      	b.n	8011bb8 <_calloc_r+0x2c>
 8011bde:	2100      	movs	r1, #0
 8011be0:	f7fc fd20 	bl	800e624 <memset>
 8011be4:	e7ec      	b.n	8011bc0 <_calloc_r+0x34>
	...

08011be8 <_fclose_r>:
 8011be8:	b570      	push	{r4, r5, r6, lr}
 8011bea:	4605      	mov	r5, r0
 8011bec:	460c      	mov	r4, r1
 8011bee:	b911      	cbnz	r1, 8011bf6 <_fclose_r+0xe>
 8011bf0:	2600      	movs	r6, #0
 8011bf2:	4630      	mov	r0, r6
 8011bf4:	bd70      	pop	{r4, r5, r6, pc}
 8011bf6:	b118      	cbz	r0, 8011c00 <_fclose_r+0x18>
 8011bf8:	6983      	ldr	r3, [r0, #24]
 8011bfa:	b90b      	cbnz	r3, 8011c00 <_fclose_r+0x18>
 8011bfc:	f7ff fa86 	bl	801110c <__sinit>
 8011c00:	4b2c      	ldr	r3, [pc, #176]	; (8011cb4 <_fclose_r+0xcc>)
 8011c02:	429c      	cmp	r4, r3
 8011c04:	d114      	bne.n	8011c30 <_fclose_r+0x48>
 8011c06:	686c      	ldr	r4, [r5, #4]
 8011c08:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011c0a:	07d8      	lsls	r0, r3, #31
 8011c0c:	d405      	bmi.n	8011c1a <_fclose_r+0x32>
 8011c0e:	89a3      	ldrh	r3, [r4, #12]
 8011c10:	0599      	lsls	r1, r3, #22
 8011c12:	d402      	bmi.n	8011c1a <_fclose_r+0x32>
 8011c14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011c16:	f7fc fa27 	bl	800e068 <__retarget_lock_acquire_recursive>
 8011c1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c1e:	b98b      	cbnz	r3, 8011c44 <_fclose_r+0x5c>
 8011c20:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8011c22:	f016 0601 	ands.w	r6, r6, #1
 8011c26:	d1e3      	bne.n	8011bf0 <_fclose_r+0x8>
 8011c28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011c2a:	f7fc fa1f 	bl	800e06c <__retarget_lock_release_recursive>
 8011c2e:	e7e0      	b.n	8011bf2 <_fclose_r+0xa>
 8011c30:	4b21      	ldr	r3, [pc, #132]	; (8011cb8 <_fclose_r+0xd0>)
 8011c32:	429c      	cmp	r4, r3
 8011c34:	d101      	bne.n	8011c3a <_fclose_r+0x52>
 8011c36:	68ac      	ldr	r4, [r5, #8]
 8011c38:	e7e6      	b.n	8011c08 <_fclose_r+0x20>
 8011c3a:	4b20      	ldr	r3, [pc, #128]	; (8011cbc <_fclose_r+0xd4>)
 8011c3c:	429c      	cmp	r4, r3
 8011c3e:	bf08      	it	eq
 8011c40:	68ec      	ldreq	r4, [r5, #12]
 8011c42:	e7e1      	b.n	8011c08 <_fclose_r+0x20>
 8011c44:	4621      	mov	r1, r4
 8011c46:	4628      	mov	r0, r5
 8011c48:	f7ff f93a 	bl	8010ec0 <__sflush_r>
 8011c4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011c4e:	4606      	mov	r6, r0
 8011c50:	b133      	cbz	r3, 8011c60 <_fclose_r+0x78>
 8011c52:	6a21      	ldr	r1, [r4, #32]
 8011c54:	4628      	mov	r0, r5
 8011c56:	4798      	blx	r3
 8011c58:	2800      	cmp	r0, #0
 8011c5a:	bfb8      	it	lt
 8011c5c:	f04f 36ff 	movlt.w	r6, #4294967295	; 0xffffffff
 8011c60:	89a3      	ldrh	r3, [r4, #12]
 8011c62:	061a      	lsls	r2, r3, #24
 8011c64:	d503      	bpl.n	8011c6e <_fclose_r+0x86>
 8011c66:	6921      	ldr	r1, [r4, #16]
 8011c68:	4628      	mov	r0, r5
 8011c6a:	f7ff fb27 	bl	80112bc <_free_r>
 8011c6e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011c70:	b141      	cbz	r1, 8011c84 <_fclose_r+0x9c>
 8011c72:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011c76:	4299      	cmp	r1, r3
 8011c78:	d002      	beq.n	8011c80 <_fclose_r+0x98>
 8011c7a:	4628      	mov	r0, r5
 8011c7c:	f7ff fb1e 	bl	80112bc <_free_r>
 8011c80:	2300      	movs	r3, #0
 8011c82:	6363      	str	r3, [r4, #52]	; 0x34
 8011c84:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8011c86:	b121      	cbz	r1, 8011c92 <_fclose_r+0xaa>
 8011c88:	4628      	mov	r0, r5
 8011c8a:	f7ff fb17 	bl	80112bc <_free_r>
 8011c8e:	2300      	movs	r3, #0
 8011c90:	64a3      	str	r3, [r4, #72]	; 0x48
 8011c92:	f7ff fa23 	bl	80110dc <__sfp_lock_acquire>
 8011c96:	2300      	movs	r3, #0
 8011c98:	81a3      	strh	r3, [r4, #12]
 8011c9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011c9c:	07db      	lsls	r3, r3, #31
 8011c9e:	d402      	bmi.n	8011ca6 <_fclose_r+0xbe>
 8011ca0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011ca2:	f7fc f9e3 	bl	800e06c <__retarget_lock_release_recursive>
 8011ca6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011ca8:	f7fc f9dd 	bl	800e066 <__retarget_lock_close_recursive>
 8011cac:	f7ff fa1c 	bl	80110e8 <__sfp_lock_release>
 8011cb0:	e79f      	b.n	8011bf2 <_fclose_r+0xa>
 8011cb2:	bf00      	nop
 8011cb4:	08013aa0 	.word	0x08013aa0
 8011cb8:	08013ac0 	.word	0x08013ac0
 8011cbc:	08013a80 	.word	0x08013a80

08011cc0 <_close>:
 8011cc0:	2258      	movs	r2, #88	; 0x58
 8011cc2:	4b02      	ldr	r3, [pc, #8]	; (8011ccc <_close+0xc>)
 8011cc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011cc8:	601a      	str	r2, [r3, #0]
 8011cca:	4770      	bx	lr
 8011ccc:	20000b60 	.word	0x20000b60

08011cd0 <_fstat>:
 8011cd0:	2258      	movs	r2, #88	; 0x58
 8011cd2:	4b02      	ldr	r3, [pc, #8]	; (8011cdc <_fstat+0xc>)
 8011cd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011cd8:	601a      	str	r2, [r3, #0]
 8011cda:	4770      	bx	lr
 8011cdc:	20000b60 	.word	0x20000b60

08011ce0 <_getpid>:
 8011ce0:	2258      	movs	r2, #88	; 0x58
 8011ce2:	4b02      	ldr	r3, [pc, #8]	; (8011cec <_getpid+0xc>)
 8011ce4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011ce8:	601a      	str	r2, [r3, #0]
 8011cea:	4770      	bx	lr
 8011cec:	20000b60 	.word	0x20000b60

08011cf0 <_isatty>:
 8011cf0:	2258      	movs	r2, #88	; 0x58
 8011cf2:	4b02      	ldr	r3, [pc, #8]	; (8011cfc <_isatty+0xc>)
 8011cf4:	2000      	movs	r0, #0
 8011cf6:	601a      	str	r2, [r3, #0]
 8011cf8:	4770      	bx	lr
 8011cfa:	bf00      	nop
 8011cfc:	20000b60 	.word	0x20000b60

08011d00 <_kill>:
 8011d00:	2258      	movs	r2, #88	; 0x58
 8011d02:	4b02      	ldr	r3, [pc, #8]	; (8011d0c <_kill+0xc>)
 8011d04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011d08:	601a      	str	r2, [r3, #0]
 8011d0a:	4770      	bx	lr
 8011d0c:	20000b60 	.word	0x20000b60

08011d10 <_lseek>:
 8011d10:	2258      	movs	r2, #88	; 0x58
 8011d12:	4b02      	ldr	r3, [pc, #8]	; (8011d1c <_lseek+0xc>)
 8011d14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011d18:	601a      	str	r2, [r3, #0]
 8011d1a:	4770      	bx	lr
 8011d1c:	20000b60 	.word	0x20000b60

08011d20 <_read>:
 8011d20:	2258      	movs	r2, #88	; 0x58
 8011d22:	4b02      	ldr	r3, [pc, #8]	; (8011d2c <_read+0xc>)
 8011d24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011d28:	601a      	str	r2, [r3, #0]
 8011d2a:	4770      	bx	lr
 8011d2c:	20000b60 	.word	0x20000b60

08011d30 <_sbrk>:
 8011d30:	4b04      	ldr	r3, [pc, #16]	; (8011d44 <_sbrk+0x14>)
 8011d32:	4602      	mov	r2, r0
 8011d34:	6819      	ldr	r1, [r3, #0]
 8011d36:	b909      	cbnz	r1, 8011d3c <_sbrk+0xc>
 8011d38:	4903      	ldr	r1, [pc, #12]	; (8011d48 <_sbrk+0x18>)
 8011d3a:	6019      	str	r1, [r3, #0]
 8011d3c:	6818      	ldr	r0, [r3, #0]
 8011d3e:	4402      	add	r2, r0
 8011d40:	601a      	str	r2, [r3, #0]
 8011d42:	4770      	bx	lr
 8011d44:	20000b4c 	.word	0x20000b4c
 8011d48:	20000b64 	.word	0x20000b64

08011d4c <_write>:
 8011d4c:	2258      	movs	r2, #88	; 0x58
 8011d4e:	4b02      	ldr	r3, [pc, #8]	; (8011d58 <_write+0xc>)
 8011d50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011d54:	601a      	str	r2, [r3, #0]
 8011d56:	4770      	bx	lr
 8011d58:	20000b60 	.word	0x20000b60

08011d5c <_exit>:
 8011d5c:	e7fe      	b.n	8011d5c <_exit>
	...

08011d60 <_init>:
 8011d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d62:	bf00      	nop
 8011d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d66:	bc08      	pop	{r3}
 8011d68:	469e      	mov	lr, r3
 8011d6a:	4770      	bx	lr

08011d6c <_fini>:
 8011d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d6e:	bf00      	nop
 8011d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d72:	bc08      	pop	{r3}
 8011d74:	469e      	mov	lr, r3
 8011d76:	4770      	bx	lr
