# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/CPU/tesbench/cpu_design/cpu_design.srcs/sources_1/new/param.v" --include "../../../../cpu_design.srcs/sources_1/ip/cpuclk" --include "../../../../cpu_design.srcs/sources_1/new" \
"../../../../cpu_design.srcs/sim_1/new/cpu_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
