// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        layer11_out_dout,
        layer11_out_num_data_valid,
        layer11_out_fifo_cap,
        layer11_out_empty_n,
        layer11_out_read,
        layer13_out_din,
        layer13_out_num_data_valid,
        layer13_out_fifo_cap,
        layer13_out_full_n,
        layer13_out_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [783:0] layer11_out_dout;
input  [1:0] layer11_out_num_data_valid;
input  [1:0] layer11_out_fifo_cap;
input   layer11_out_empty_n;
output   layer11_out_read;
output  [783:0] layer13_out_din;
input  [1:0] layer13_out_num_data_valid;
input  [1:0] layer13_out_fifo_cap;
input   layer13_out_full_n;
output   layer13_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg layer11_out_read;
reg layer13_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    layer11_out_blk_n;
reg    layer13_out_blk_n;
wire    ap_CS_fsm_state2;
wire   [6:0] select_ln51_fu_2577_p3;
reg   [6:0] select_ln51_reg_4438;
wire   [6:0] out_data_data_2_fu_2591_p3;
reg   [6:0] out_data_data_2_reg_4443;
wire   [6:0] select_ln51_2_fu_2605_p3;
reg   [6:0] select_ln51_2_reg_4448;
wire   [6:0] out_data_data_4_fu_2619_p3;
reg   [6:0] out_data_data_4_reg_4453;
wire   [6:0] select_ln51_4_fu_2633_p3;
reg   [6:0] select_ln51_4_reg_4458;
wire   [6:0] out_data_data_6_fu_2647_p3;
reg   [6:0] out_data_data_6_reg_4463;
wire   [6:0] select_ln51_6_fu_2661_p3;
reg   [6:0] select_ln51_6_reg_4468;
wire   [6:0] out_data_data_8_fu_2675_p3;
reg   [6:0] out_data_data_8_reg_4473;
wire   [6:0] select_ln51_8_fu_2689_p3;
reg   [6:0] select_ln51_8_reg_4478;
wire   [6:0] p_Val2_98_fu_2703_p3;
reg   [6:0] p_Val2_98_reg_4483;
wire   [6:0] select_ln51_10_fu_2717_p3;
reg   [6:0] select_ln51_10_reg_4488;
wire   [6:0] p_Val2_99_fu_2731_p3;
reg   [6:0] p_Val2_99_reg_4493;
wire   [6:0] select_ln51_12_fu_2745_p3;
reg   [6:0] select_ln51_12_reg_4498;
wire   [6:0] p_Val2_100_fu_2759_p3;
reg   [6:0] p_Val2_100_reg_4503;
wire   [6:0] select_ln51_14_fu_2773_p3;
reg   [6:0] select_ln51_14_reg_4508;
wire   [6:0] p_Val2_101_fu_2787_p3;
reg   [6:0] p_Val2_101_reg_4513;
wire   [6:0] select_ln51_16_fu_2801_p3;
reg   [6:0] select_ln51_16_reg_4518;
wire   [6:0] p_Val2_102_fu_2815_p3;
reg   [6:0] p_Val2_102_reg_4523;
wire   [6:0] select_ln51_18_fu_2829_p3;
reg   [6:0] select_ln51_18_reg_4528;
wire   [6:0] p_Val2_103_fu_2843_p3;
reg   [6:0] p_Val2_103_reg_4533;
wire   [6:0] select_ln51_20_fu_2857_p3;
reg   [6:0] select_ln51_20_reg_4538;
wire   [6:0] p_Val2_104_fu_2871_p3;
reg   [6:0] p_Val2_104_reg_4543;
wire   [6:0] select_ln51_22_fu_2885_p3;
reg   [6:0] select_ln51_22_reg_4548;
wire   [6:0] p_Val2_105_fu_2899_p3;
reg   [6:0] p_Val2_105_reg_4553;
wire   [6:0] select_ln51_24_fu_2913_p3;
reg   [6:0] select_ln51_24_reg_4558;
wire   [6:0] p_Val2_106_fu_2927_p3;
reg   [6:0] p_Val2_106_reg_4563;
wire   [6:0] select_ln51_26_fu_2941_p3;
reg   [6:0] select_ln51_26_reg_4568;
wire   [6:0] p_Val2_107_fu_2955_p3;
reg   [6:0] p_Val2_107_reg_4573;
wire   [6:0] select_ln51_28_fu_2969_p3;
reg   [6:0] select_ln51_28_reg_4578;
wire   [6:0] p_Val2_108_fu_2983_p3;
reg   [6:0] p_Val2_108_reg_4583;
wire   [6:0] select_ln51_30_fu_2997_p3;
reg   [6:0] select_ln51_30_reg_4588;
wire   [6:0] p_Val2_109_fu_3011_p3;
reg   [6:0] p_Val2_109_reg_4593;
wire   [6:0] select_ln51_32_fu_3025_p3;
reg   [6:0] select_ln51_32_reg_4598;
wire   [6:0] p_Val2_110_fu_3039_p3;
reg   [6:0] p_Val2_110_reg_4603;
wire   [6:0] select_ln51_34_fu_3053_p3;
reg   [6:0] select_ln51_34_reg_4608;
wire   [6:0] p_Val2_111_fu_3067_p3;
reg   [6:0] p_Val2_111_reg_4613;
wire   [6:0] select_ln51_36_fu_3081_p3;
reg   [6:0] select_ln51_36_reg_4618;
wire   [6:0] p_Val2_112_fu_3095_p3;
reg   [6:0] p_Val2_112_reg_4623;
wire   [6:0] select_ln51_38_fu_3109_p3;
reg   [6:0] select_ln51_38_reg_4628;
wire   [6:0] p_Val2_113_fu_3123_p3;
reg   [6:0] p_Val2_113_reg_4633;
wire   [6:0] select_ln51_40_fu_3137_p3;
reg   [6:0] select_ln51_40_reg_4638;
wire   [6:0] p_Val2_114_fu_3151_p3;
reg   [6:0] p_Val2_114_reg_4643;
wire   [6:0] select_ln51_42_fu_3165_p3;
reg   [6:0] select_ln51_42_reg_4648;
wire   [6:0] p_Val2_115_fu_3179_p3;
reg   [6:0] p_Val2_115_reg_4653;
wire   [6:0] select_ln51_44_fu_3193_p3;
reg   [6:0] select_ln51_44_reg_4658;
wire   [6:0] p_Val2_116_fu_3207_p3;
reg   [6:0] p_Val2_116_reg_4663;
wire   [6:0] select_ln51_46_fu_3221_p3;
reg   [6:0] select_ln51_46_reg_4668;
wire   [6:0] p_Val2_117_fu_3235_p3;
reg   [6:0] p_Val2_117_reg_4673;
wire   [6:0] select_ln51_48_fu_3249_p3;
reg   [6:0] select_ln51_48_reg_4678;
wire   [6:0] p_Val2_118_fu_3263_p3;
reg   [6:0] p_Val2_118_reg_4683;
wire   [6:0] select_ln51_50_fu_3277_p3;
reg   [6:0] select_ln51_50_reg_4688;
wire   [6:0] p_Val2_119_fu_3291_p3;
reg   [6:0] p_Val2_119_reg_4693;
wire   [6:0] select_ln51_52_fu_3305_p3;
reg   [6:0] select_ln51_52_reg_4698;
wire   [6:0] p_Val2_120_fu_3319_p3;
reg   [6:0] p_Val2_120_reg_4703;
wire   [6:0] select_ln51_54_fu_3333_p3;
reg   [6:0] select_ln51_54_reg_4708;
wire   [6:0] p_Val2_121_fu_3347_p3;
reg   [6:0] p_Val2_121_reg_4713;
wire   [6:0] select_ln51_56_fu_3361_p3;
reg   [6:0] select_ln51_56_reg_4718;
wire   [6:0] p_Val2_122_fu_3375_p3;
reg   [6:0] p_Val2_122_reg_4723;
wire   [6:0] select_ln51_58_fu_3389_p3;
reg   [6:0] select_ln51_58_reg_4728;
wire   [6:0] p_Val2_123_fu_3403_p3;
reg   [6:0] p_Val2_123_reg_4733;
wire   [6:0] select_ln51_60_fu_3417_p3;
reg   [6:0] select_ln51_60_reg_4738;
wire   [6:0] p_Val2_124_fu_3431_p3;
reg   [6:0] p_Val2_124_reg_4743;
wire   [6:0] select_ln51_62_fu_3445_p3;
reg   [6:0] select_ln51_62_reg_4748;
wire   [6:0] p_Val2_125_fu_3459_p3;
reg   [6:0] p_Val2_125_reg_4753;
wire   [6:0] select_ln51_64_fu_3473_p3;
reg   [6:0] select_ln51_64_reg_4758;
wire   [6:0] p_Val2_126_fu_3487_p3;
reg   [6:0] p_Val2_126_reg_4763;
wire   [6:0] select_ln51_66_fu_3501_p3;
reg   [6:0] select_ln51_66_reg_4768;
wire   [6:0] p_Val2_127_fu_3515_p3;
reg   [6:0] p_Val2_127_reg_4773;
wire   [6:0] select_ln51_68_fu_3529_p3;
reg   [6:0] select_ln51_68_reg_4778;
wire   [6:0] p_Val2_128_fu_3543_p3;
reg   [6:0] p_Val2_128_reg_4783;
wire   [6:0] select_ln51_70_fu_3557_p3;
reg   [6:0] select_ln51_70_reg_4788;
wire   [6:0] p_Val2_129_fu_3571_p3;
reg   [6:0] p_Val2_129_reg_4793;
wire   [6:0] select_ln51_72_fu_3585_p3;
reg   [6:0] select_ln51_72_reg_4798;
wire   [6:0] p_Val2_130_fu_3599_p3;
reg   [6:0] p_Val2_130_reg_4803;
wire   [6:0] select_ln51_74_fu_3613_p3;
reg   [6:0] select_ln51_74_reg_4808;
wire   [6:0] p_Val2_131_fu_3627_p3;
reg   [6:0] p_Val2_131_reg_4813;
wire   [6:0] select_ln51_76_fu_3641_p3;
reg   [6:0] select_ln51_76_reg_4818;
wire   [6:0] p_Val2_132_fu_3655_p3;
reg   [6:0] p_Val2_132_reg_4823;
wire   [6:0] select_ln51_78_fu_3669_p3;
reg   [6:0] select_ln51_78_reg_4828;
wire   [6:0] p_Val2_133_fu_3683_p3;
reg   [6:0] p_Val2_133_reg_4833;
wire   [6:0] select_ln51_80_fu_3697_p3;
reg   [6:0] select_ln51_80_reg_4838;
wire   [6:0] p_Val2_134_fu_3711_p3;
reg   [6:0] p_Val2_134_reg_4843;
wire   [6:0] select_ln51_82_fu_3725_p3;
reg   [6:0] select_ln51_82_reg_4848;
wire   [6:0] p_Val2_135_fu_3739_p3;
reg   [6:0] p_Val2_135_reg_4853;
wire   [6:0] select_ln51_84_fu_3753_p3;
reg   [6:0] select_ln51_84_reg_4858;
wire   [6:0] p_Val2_136_fu_3767_p3;
reg   [6:0] p_Val2_136_reg_4863;
wire   [6:0] select_ln51_86_fu_3781_p3;
reg   [6:0] select_ln51_86_reg_4868;
wire   [6:0] p_Val2_137_fu_3795_p3;
reg   [6:0] p_Val2_137_reg_4873;
wire   [6:0] select_ln51_88_fu_3809_p3;
reg   [6:0] select_ln51_88_reg_4878;
wire   [6:0] p_Val2_138_fu_3823_p3;
reg   [6:0] p_Val2_138_reg_4883;
wire   [6:0] select_ln51_90_fu_3837_p3;
reg   [6:0] select_ln51_90_reg_4888;
wire   [6:0] p_Val2_139_fu_3851_p3;
reg   [6:0] p_Val2_139_reg_4893;
wire   [6:0] select_ln51_92_fu_3865_p3;
reg   [6:0] select_ln51_92_reg_4898;
wire   [6:0] p_Val2_140_fu_3879_p3;
reg   [6:0] p_Val2_140_reg_4903;
wire   [6:0] select_ln51_94_fu_3893_p3;
reg   [6:0] select_ln51_94_reg_4908;
wire   [6:0] p_Val2_141_fu_3907_p3;
reg   [6:0] p_Val2_141_reg_4913;
wire   [6:0] select_ln51_96_fu_3921_p3;
reg   [6:0] select_ln51_96_reg_4918;
wire   [6:0] p_Val2_142_fu_3935_p3;
reg   [6:0] p_Val2_142_reg_4923;
reg    ap_block_state1;
wire   [7:0] out_data_data_9_fu_623_p1;
wire   [0:0] icmp_ln1649_fu_2571_p2;
wire   [6:0] trunc_ln45_fu_627_p1;
wire   [7:0] in_data_data_fu_651_p4;
wire   [0:0] icmp_ln1649_1_fu_2585_p2;
wire   [6:0] trunc_ln44_s_fu_661_p4;
wire   [7:0] out_data_data_fu_671_p4;
wire   [0:0] icmp_ln1649_2_fu_2599_p2;
wire   [6:0] trunc_ln45_1_fu_681_p4;
wire   [7:0] in_data_data_8_fu_691_p4;
wire   [0:0] icmp_ln1649_3_fu_2613_p2;
wire   [6:0] trunc_ln44_1_fu_701_p4;
wire   [7:0] out_data_data_10_fu_711_p4;
wire   [0:0] icmp_ln1649_4_fu_2627_p2;
wire   [6:0] trunc_ln45_2_fu_721_p4;
wire   [7:0] in_data_data_9_fu_731_p4;
wire   [0:0] icmp_ln1649_5_fu_2641_p2;
wire   [6:0] trunc_ln44_2_fu_741_p4;
wire   [7:0] out_data_data_11_fu_751_p4;
wire   [0:0] icmp_ln1649_6_fu_2655_p2;
wire   [6:0] trunc_ln45_3_fu_761_p4;
wire   [7:0] in_data_data_10_fu_771_p4;
wire   [0:0] icmp_ln1649_7_fu_2669_p2;
wire   [6:0] trunc_ln44_3_fu_781_p4;
wire   [7:0] p_Val2_s_fu_791_p4;
wire   [0:0] icmp_ln1649_8_fu_2683_p2;
wire   [6:0] trunc_ln_fu_801_p4;
wire   [7:0] p_Val2_9_fu_811_p4;
wire   [0:0] icmp_ln1649_9_fu_2697_p2;
wire   [6:0] trunc_ln44_4_fu_821_p4;
wire   [7:0] p_Val2_8_fu_831_p4;
wire   [0:0] icmp_ln1649_10_fu_2711_p2;
wire   [6:0] trunc_ln810_1_fu_841_p4;
wire   [7:0] p_Val2_1_fu_851_p4;
wire   [0:0] icmp_ln1649_11_fu_2725_p2;
wire   [6:0] trunc_ln44_5_fu_861_p4;
wire   [7:0] p_Val2_2_fu_871_p4;
wire   [0:0] icmp_ln1649_12_fu_2739_p2;
wire   [6:0] trunc_ln810_2_fu_881_p4;
wire   [7:0] p_Val2_3_fu_891_p4;
wire   [0:0] icmp_ln1649_13_fu_2753_p2;
wire   [6:0] trunc_ln44_6_fu_901_p4;
wire   [7:0] p_Val2_4_fu_911_p4;
wire   [0:0] icmp_ln1649_14_fu_2767_p2;
wire   [6:0] trunc_ln810_3_fu_921_p4;
wire   [7:0] p_Val2_5_fu_931_p4;
wire   [0:0] icmp_ln1649_15_fu_2781_p2;
wire   [6:0] trunc_ln44_7_fu_941_p4;
wire   [7:0] p_Val2_6_fu_951_p4;
wire   [0:0] icmp_ln1649_16_fu_2795_p2;
wire   [6:0] trunc_ln810_4_fu_961_p4;
wire   [7:0] p_Val2_7_fu_971_p4;
wire   [0:0] icmp_ln1649_17_fu_2809_p2;
wire   [6:0] trunc_ln44_8_fu_981_p4;
wire   [7:0] p_Val2_88_fu_991_p4;
wire   [0:0] icmp_ln1649_18_fu_2823_p2;
wire   [6:0] trunc_ln810_5_fu_1001_p4;
wire   [7:0] p_Val2_89_fu_1011_p4;
wire   [0:0] icmp_ln1649_19_fu_2837_p2;
wire   [6:0] trunc_ln44_9_fu_1021_p4;
wire   [7:0] p_Val2_10_fu_1031_p4;
wire   [0:0] icmp_ln1649_20_fu_2851_p2;
wire   [6:0] trunc_ln810_6_fu_1041_p4;
wire   [7:0] p_Val2_11_fu_1051_p4;
wire   [0:0] icmp_ln1649_21_fu_2865_p2;
wire   [6:0] trunc_ln44_10_fu_1061_p4;
wire   [7:0] p_Val2_12_fu_1071_p4;
wire   [0:0] icmp_ln1649_22_fu_2879_p2;
wire   [6:0] trunc_ln810_7_fu_1081_p4;
wire   [7:0] p_Val2_13_fu_1091_p4;
wire   [0:0] icmp_ln1649_23_fu_2893_p2;
wire   [6:0] trunc_ln44_11_fu_1101_p4;
wire   [7:0] p_Val2_14_fu_1111_p4;
wire   [0:0] icmp_ln1649_24_fu_2907_p2;
wire   [6:0] trunc_ln810_8_fu_1121_p4;
wire   [7:0] p_Val2_15_fu_1131_p4;
wire   [0:0] icmp_ln1649_25_fu_2921_p2;
wire   [6:0] trunc_ln44_12_fu_1141_p4;
wire   [7:0] p_Val2_16_fu_1151_p4;
wire   [0:0] icmp_ln1649_26_fu_2935_p2;
wire   [6:0] trunc_ln810_9_fu_1161_p4;
wire   [7:0] p_Val2_17_fu_1171_p4;
wire   [0:0] icmp_ln1649_27_fu_2949_p2;
wire   [6:0] trunc_ln44_13_fu_1181_p4;
wire   [7:0] p_Val2_18_fu_1191_p4;
wire   [0:0] icmp_ln1649_28_fu_2963_p2;
wire   [6:0] trunc_ln810_s_fu_1201_p4;
wire   [7:0] p_Val2_19_fu_1211_p4;
wire   [0:0] icmp_ln1649_29_fu_2977_p2;
wire   [6:0] trunc_ln44_14_fu_1221_p4;
wire   [7:0] p_Val2_20_fu_1231_p4;
wire   [0:0] icmp_ln1649_30_fu_2991_p2;
wire   [6:0] trunc_ln810_10_fu_1241_p4;
wire   [7:0] p_Val2_21_fu_1251_p4;
wire   [0:0] icmp_ln1649_31_fu_3005_p2;
wire   [6:0] trunc_ln44_15_fu_1261_p4;
wire   [7:0] p_Val2_22_fu_1271_p4;
wire   [0:0] icmp_ln1649_32_fu_3019_p2;
wire   [6:0] trunc_ln810_11_fu_1281_p4;
wire   [7:0] p_Val2_23_fu_1291_p4;
wire   [0:0] icmp_ln1649_33_fu_3033_p2;
wire   [6:0] trunc_ln44_16_fu_1301_p4;
wire   [7:0] p_Val2_24_fu_1311_p4;
wire   [0:0] icmp_ln1649_34_fu_3047_p2;
wire   [6:0] trunc_ln810_12_fu_1321_p4;
wire   [7:0] p_Val2_25_fu_1331_p4;
wire   [0:0] icmp_ln1649_35_fu_3061_p2;
wire   [6:0] trunc_ln44_17_fu_1341_p4;
wire   [7:0] p_Val2_26_fu_1351_p4;
wire   [0:0] icmp_ln1649_36_fu_3075_p2;
wire   [6:0] trunc_ln810_13_fu_1361_p4;
wire   [7:0] p_Val2_27_fu_1371_p4;
wire   [0:0] icmp_ln1649_37_fu_3089_p2;
wire   [6:0] trunc_ln44_18_fu_1381_p4;
wire   [7:0] p_Val2_28_fu_1391_p4;
wire   [0:0] icmp_ln1649_38_fu_3103_p2;
wire   [6:0] trunc_ln810_14_fu_1401_p4;
wire   [7:0] p_Val2_29_fu_1411_p4;
wire   [0:0] icmp_ln1649_39_fu_3117_p2;
wire   [6:0] trunc_ln44_19_fu_1421_p4;
wire   [7:0] p_Val2_30_fu_1431_p4;
wire   [0:0] icmp_ln1649_40_fu_3131_p2;
wire   [6:0] trunc_ln810_15_fu_1441_p4;
wire   [7:0] p_Val2_31_fu_1451_p4;
wire   [0:0] icmp_ln1649_41_fu_3145_p2;
wire   [6:0] trunc_ln44_20_fu_1461_p4;
wire   [7:0] p_Val2_32_fu_1471_p4;
wire   [0:0] icmp_ln1649_42_fu_3159_p2;
wire   [6:0] trunc_ln810_16_fu_1481_p4;
wire   [7:0] p_Val2_33_fu_1491_p4;
wire   [0:0] icmp_ln1649_43_fu_3173_p2;
wire   [6:0] trunc_ln44_21_fu_1501_p4;
wire   [7:0] p_Val2_34_fu_1511_p4;
wire   [0:0] icmp_ln1649_44_fu_3187_p2;
wire   [6:0] trunc_ln810_17_fu_1521_p4;
wire   [7:0] p_Val2_35_fu_1531_p4;
wire   [0:0] icmp_ln1649_45_fu_3201_p2;
wire   [6:0] trunc_ln44_22_fu_1541_p4;
wire   [7:0] p_Val2_36_fu_1551_p4;
wire   [0:0] icmp_ln1649_46_fu_3215_p2;
wire   [6:0] trunc_ln810_18_fu_1561_p4;
wire   [7:0] p_Val2_37_fu_1571_p4;
wire   [0:0] icmp_ln1649_47_fu_3229_p2;
wire   [6:0] trunc_ln44_23_fu_1581_p4;
wire   [7:0] p_Val2_38_fu_1591_p4;
wire   [0:0] icmp_ln1649_48_fu_3243_p2;
wire   [6:0] trunc_ln810_19_fu_1601_p4;
wire   [7:0] p_Val2_39_fu_1611_p4;
wire   [0:0] icmp_ln1649_49_fu_3257_p2;
wire   [6:0] trunc_ln44_24_fu_1621_p4;
wire   [7:0] p_Val2_40_fu_1631_p4;
wire   [0:0] icmp_ln1649_50_fu_3271_p2;
wire   [6:0] trunc_ln810_20_fu_1641_p4;
wire   [7:0] p_Val2_41_fu_1651_p4;
wire   [0:0] icmp_ln1649_51_fu_3285_p2;
wire   [6:0] trunc_ln44_25_fu_1661_p4;
wire   [7:0] p_Val2_42_fu_1671_p4;
wire   [0:0] icmp_ln1649_52_fu_3299_p2;
wire   [6:0] trunc_ln810_21_fu_1681_p4;
wire   [7:0] p_Val2_43_fu_1691_p4;
wire   [0:0] icmp_ln1649_53_fu_3313_p2;
wire   [6:0] trunc_ln44_26_fu_1701_p4;
wire   [7:0] p_Val2_44_fu_1711_p4;
wire   [0:0] icmp_ln1649_54_fu_3327_p2;
wire   [6:0] trunc_ln810_22_fu_1721_p4;
wire   [7:0] p_Val2_45_fu_1731_p4;
wire   [0:0] icmp_ln1649_55_fu_3341_p2;
wire   [6:0] trunc_ln44_27_fu_1741_p4;
wire   [7:0] p_Val2_46_fu_1751_p4;
wire   [0:0] icmp_ln1649_56_fu_3355_p2;
wire   [6:0] trunc_ln810_23_fu_1761_p4;
wire   [7:0] p_Val2_47_fu_1771_p4;
wire   [0:0] icmp_ln1649_57_fu_3369_p2;
wire   [6:0] trunc_ln44_28_fu_1781_p4;
wire   [7:0] p_Val2_48_fu_1791_p4;
wire   [0:0] icmp_ln1649_58_fu_3383_p2;
wire   [6:0] trunc_ln810_24_fu_1801_p4;
wire   [7:0] p_Val2_49_fu_1811_p4;
wire   [0:0] icmp_ln1649_59_fu_3397_p2;
wire   [6:0] trunc_ln44_29_fu_1821_p4;
wire   [7:0] p_Val2_50_fu_1831_p4;
wire   [0:0] icmp_ln1649_60_fu_3411_p2;
wire   [6:0] trunc_ln810_25_fu_1841_p4;
wire   [7:0] p_Val2_51_fu_1851_p4;
wire   [0:0] icmp_ln1649_61_fu_3425_p2;
wire   [6:0] trunc_ln44_30_fu_1861_p4;
wire   [7:0] p_Val2_52_fu_1871_p4;
wire   [0:0] icmp_ln1649_62_fu_3439_p2;
wire   [6:0] trunc_ln810_26_fu_1881_p4;
wire   [7:0] p_Val2_53_fu_1891_p4;
wire   [0:0] icmp_ln1649_63_fu_3453_p2;
wire   [6:0] trunc_ln44_31_fu_1901_p4;
wire   [7:0] p_Val2_54_fu_1911_p4;
wire   [0:0] icmp_ln1649_64_fu_3467_p2;
wire   [6:0] trunc_ln810_27_fu_1921_p4;
wire   [7:0] p_Val2_55_fu_1931_p4;
wire   [0:0] icmp_ln1649_65_fu_3481_p2;
wire   [6:0] trunc_ln44_32_fu_1941_p4;
wire   [7:0] p_Val2_56_fu_1951_p4;
wire   [0:0] icmp_ln1649_66_fu_3495_p2;
wire   [6:0] trunc_ln810_28_fu_1961_p4;
wire   [7:0] p_Val2_57_fu_1971_p4;
wire   [0:0] icmp_ln1649_67_fu_3509_p2;
wire   [6:0] trunc_ln44_33_fu_1981_p4;
wire   [7:0] p_Val2_58_fu_1991_p4;
wire   [0:0] icmp_ln1649_68_fu_3523_p2;
wire   [6:0] trunc_ln810_29_fu_2001_p4;
wire   [7:0] p_Val2_59_fu_2011_p4;
wire   [0:0] icmp_ln1649_69_fu_3537_p2;
wire   [6:0] trunc_ln44_34_fu_2021_p4;
wire   [7:0] p_Val2_60_fu_2031_p4;
wire   [0:0] icmp_ln1649_70_fu_3551_p2;
wire   [6:0] trunc_ln810_30_fu_2041_p4;
wire   [7:0] p_Val2_61_fu_2051_p4;
wire   [0:0] icmp_ln1649_71_fu_3565_p2;
wire   [6:0] trunc_ln44_35_fu_2061_p4;
wire   [7:0] p_Val2_62_fu_2071_p4;
wire   [0:0] icmp_ln1649_72_fu_3579_p2;
wire   [6:0] trunc_ln810_31_fu_2081_p4;
wire   [7:0] p_Val2_63_fu_2091_p4;
wire   [0:0] icmp_ln1649_73_fu_3593_p2;
wire   [6:0] trunc_ln44_36_fu_2101_p4;
wire   [7:0] p_Val2_64_fu_2111_p4;
wire   [0:0] icmp_ln1649_74_fu_3607_p2;
wire   [6:0] trunc_ln810_32_fu_2121_p4;
wire   [7:0] p_Val2_65_fu_2131_p4;
wire   [0:0] icmp_ln1649_75_fu_3621_p2;
wire   [6:0] trunc_ln44_37_fu_2141_p4;
wire   [7:0] p_Val2_66_fu_2151_p4;
wire   [0:0] icmp_ln1649_76_fu_3635_p2;
wire   [6:0] trunc_ln810_33_fu_2161_p4;
wire   [7:0] p_Val2_67_fu_2171_p4;
wire   [0:0] icmp_ln1649_77_fu_3649_p2;
wire   [6:0] trunc_ln44_38_fu_2181_p4;
wire   [7:0] p_Val2_68_fu_2191_p4;
wire   [0:0] icmp_ln1649_78_fu_3663_p2;
wire   [6:0] trunc_ln810_34_fu_2201_p4;
wire   [7:0] p_Val2_69_fu_2211_p4;
wire   [0:0] icmp_ln1649_79_fu_3677_p2;
wire   [6:0] trunc_ln44_39_fu_2221_p4;
wire   [7:0] p_Val2_70_fu_2231_p4;
wire   [0:0] icmp_ln1649_80_fu_3691_p2;
wire   [6:0] trunc_ln810_35_fu_2241_p4;
wire   [7:0] p_Val2_71_fu_2251_p4;
wire   [0:0] icmp_ln1649_81_fu_3705_p2;
wire   [6:0] trunc_ln44_40_fu_2261_p4;
wire   [7:0] p_Val2_72_fu_2271_p4;
wire   [0:0] icmp_ln1649_82_fu_3719_p2;
wire   [6:0] trunc_ln810_36_fu_2281_p4;
wire   [7:0] p_Val2_73_fu_2291_p4;
wire   [0:0] icmp_ln1649_83_fu_3733_p2;
wire   [6:0] trunc_ln44_41_fu_2301_p4;
wire   [7:0] p_Val2_74_fu_2311_p4;
wire   [0:0] icmp_ln1649_84_fu_3747_p2;
wire   [6:0] trunc_ln810_37_fu_2321_p4;
wire   [7:0] p_Val2_75_fu_2331_p4;
wire   [0:0] icmp_ln1649_85_fu_3761_p2;
wire   [6:0] trunc_ln44_42_fu_2341_p4;
wire   [7:0] p_Val2_76_fu_2351_p4;
wire   [0:0] icmp_ln1649_86_fu_3775_p2;
wire   [6:0] trunc_ln810_38_fu_2361_p4;
wire   [7:0] p_Val2_77_fu_2371_p4;
wire   [0:0] icmp_ln1649_87_fu_3789_p2;
wire   [6:0] trunc_ln44_43_fu_2381_p4;
wire   [7:0] p_Val2_78_fu_2391_p4;
wire   [0:0] icmp_ln1649_88_fu_3803_p2;
wire   [6:0] trunc_ln810_39_fu_2401_p4;
wire   [7:0] p_Val2_79_fu_2411_p4;
wire   [0:0] icmp_ln1649_89_fu_3817_p2;
wire   [6:0] trunc_ln44_44_fu_2421_p4;
wire   [7:0] p_Val2_80_fu_2431_p4;
wire   [0:0] icmp_ln1649_90_fu_3831_p2;
wire   [6:0] trunc_ln810_40_fu_2441_p4;
wire   [7:0] p_Val2_81_fu_2451_p4;
wire   [0:0] icmp_ln1649_91_fu_3845_p2;
wire   [6:0] trunc_ln44_45_fu_2461_p4;
wire   [7:0] p_Val2_82_fu_2471_p4;
wire   [0:0] icmp_ln1649_92_fu_3859_p2;
wire   [6:0] trunc_ln810_41_fu_2481_p4;
wire   [7:0] p_Val2_83_fu_2491_p4;
wire   [0:0] icmp_ln1649_93_fu_3873_p2;
wire   [6:0] trunc_ln44_46_fu_2501_p4;
wire   [7:0] p_Val2_84_fu_2511_p4;
wire   [0:0] icmp_ln1649_94_fu_3887_p2;
wire   [6:0] trunc_ln810_42_fu_2521_p4;
wire   [7:0] p_Val2_85_fu_2531_p4;
wire   [0:0] icmp_ln1649_95_fu_3901_p2;
wire   [6:0] trunc_ln44_47_fu_2541_p4;
wire   [7:0] p_Val2_93_fu_631_p4;
wire   [0:0] icmp_ln1649_96_fu_3915_p2;
wire   [6:0] trunc_ln810_43_fu_2551_p4;
wire   [7:0] p_Val2_87_fu_641_p4;
wire   [0:0] icmp_ln1649_97_fu_3929_p2;
wire   [6:0] trunc_ln1_fu_2561_p4;
wire   [7:0] zext_ln1649_48_fu_4231_p1;
wire   [7:0] zext_ln51_47_fu_4228_p1;
wire   [7:0] zext_ln1649_47_fu_4225_p1;
wire   [7:0] zext_ln51_46_fu_4222_p1;
wire   [7:0] zext_ln1649_46_fu_4219_p1;
wire   [7:0] zext_ln51_45_fu_4216_p1;
wire   [7:0] zext_ln1649_45_fu_4213_p1;
wire   [7:0] zext_ln51_44_fu_4210_p1;
wire   [7:0] zext_ln1649_44_fu_4207_p1;
wire   [7:0] zext_ln51_43_fu_4204_p1;
wire   [7:0] zext_ln1649_43_fu_4201_p1;
wire   [7:0] zext_ln51_42_fu_4198_p1;
wire   [7:0] zext_ln1649_42_fu_4195_p1;
wire   [7:0] zext_ln51_41_fu_4192_p1;
wire   [7:0] zext_ln1649_41_fu_4189_p1;
wire   [7:0] zext_ln51_40_fu_4186_p1;
wire   [7:0] zext_ln1649_40_fu_4183_p1;
wire   [7:0] zext_ln51_39_fu_4180_p1;
wire   [7:0] zext_ln1649_39_fu_4177_p1;
wire   [7:0] zext_ln51_38_fu_4174_p1;
wire   [7:0] zext_ln1649_38_fu_4171_p1;
wire   [7:0] zext_ln51_37_fu_4168_p1;
wire   [7:0] zext_ln1649_37_fu_4165_p1;
wire   [7:0] zext_ln51_36_fu_4162_p1;
wire   [7:0] zext_ln1649_36_fu_4159_p1;
wire   [7:0] zext_ln51_35_fu_4156_p1;
wire   [7:0] zext_ln1649_35_fu_4153_p1;
wire   [7:0] zext_ln51_34_fu_4150_p1;
wire   [7:0] zext_ln1649_34_fu_4147_p1;
wire   [7:0] zext_ln51_33_fu_4144_p1;
wire   [7:0] zext_ln1649_33_fu_4141_p1;
wire   [7:0] zext_ln51_32_fu_4138_p1;
wire   [7:0] zext_ln1649_32_fu_4135_p1;
wire   [7:0] zext_ln51_31_fu_4132_p1;
wire   [7:0] zext_ln1649_31_fu_4129_p1;
wire   [7:0] zext_ln51_30_fu_4126_p1;
wire   [7:0] zext_ln1649_30_fu_4123_p1;
wire   [7:0] zext_ln51_29_fu_4120_p1;
wire   [7:0] zext_ln1649_29_fu_4117_p1;
wire   [7:0] zext_ln51_28_fu_4114_p1;
wire   [7:0] zext_ln1649_28_fu_4111_p1;
wire   [7:0] zext_ln51_27_fu_4108_p1;
wire   [7:0] zext_ln1649_27_fu_4105_p1;
wire   [7:0] zext_ln51_26_fu_4102_p1;
wire   [7:0] zext_ln1649_26_fu_4099_p1;
wire   [7:0] zext_ln51_25_fu_4096_p1;
wire   [7:0] zext_ln1649_25_fu_4093_p1;
wire   [7:0] zext_ln51_24_fu_4090_p1;
wire   [7:0] zext_ln1649_24_fu_4087_p1;
wire   [7:0] zext_ln51_23_fu_4084_p1;
wire   [7:0] zext_ln1649_23_fu_4081_p1;
wire   [7:0] zext_ln51_22_fu_4078_p1;
wire   [7:0] zext_ln1649_22_fu_4075_p1;
wire   [7:0] zext_ln51_21_fu_4072_p1;
wire   [7:0] zext_ln1649_21_fu_4069_p1;
wire   [7:0] zext_ln51_20_fu_4066_p1;
wire   [7:0] zext_ln1649_20_fu_4063_p1;
wire   [7:0] zext_ln51_19_fu_4060_p1;
wire   [7:0] zext_ln1649_19_fu_4057_p1;
wire   [7:0] zext_ln51_18_fu_4054_p1;
wire   [7:0] zext_ln1649_18_fu_4051_p1;
wire   [7:0] zext_ln51_17_fu_4048_p1;
wire   [7:0] zext_ln1649_17_fu_4045_p1;
wire   [7:0] zext_ln51_16_fu_4042_p1;
wire   [7:0] zext_ln1649_16_fu_4039_p1;
wire   [7:0] zext_ln51_15_fu_4036_p1;
wire   [7:0] zext_ln1649_15_fu_4033_p1;
wire   [7:0] zext_ln51_14_fu_4030_p1;
wire   [7:0] zext_ln1649_14_fu_4027_p1;
wire   [7:0] zext_ln51_13_fu_4024_p1;
wire   [7:0] zext_ln1649_13_fu_4021_p1;
wire   [7:0] zext_ln51_12_fu_4018_p1;
wire   [7:0] zext_ln1649_12_fu_4015_p1;
wire   [7:0] zext_ln51_11_fu_4012_p1;
wire   [7:0] zext_ln1649_11_fu_4009_p1;
wire   [7:0] zext_ln51_10_fu_4006_p1;
wire   [7:0] zext_ln1649_10_fu_4003_p1;
wire   [7:0] zext_ln51_9_fu_4000_p1;
wire   [7:0] zext_ln1649_9_fu_3997_p1;
wire   [7:0] zext_ln51_8_fu_3994_p1;
wire   [7:0] zext_ln1649_8_fu_3991_p1;
wire   [7:0] zext_ln51_7_fu_3988_p1;
wire   [7:0] zext_ln1649_7_fu_3985_p1;
wire   [7:0] zext_ln51_6_fu_3982_p1;
wire   [7:0] zext_ln1649_6_fu_3979_p1;
wire   [7:0] zext_ln51_5_fu_3976_p1;
wire   [7:0] zext_ln1649_5_fu_3973_p1;
wire   [7:0] zext_ln51_4_fu_3970_p1;
wire   [7:0] zext_ln1649_4_fu_3967_p1;
wire   [7:0] zext_ln51_3_fu_3964_p1;
wire   [7:0] zext_ln1649_3_fu_3961_p1;
wire   [7:0] zext_ln51_2_fu_3958_p1;
wire   [7:0] zext_ln1649_2_fu_3955_p1;
wire   [7:0] zext_ln51_1_fu_3952_p1;
wire   [7:0] zext_ln1649_1_fu_3949_p1;
wire   [7:0] zext_ln51_fu_3946_p1;
wire   [7:0] zext_ln1649_fu_3943_p1;
wire   [782:0] or_ln57_s_fu_4234_p99;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((layer13_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        out_data_data_2_reg_4443 <= out_data_data_2_fu_2591_p3;
        out_data_data_4_reg_4453 <= out_data_data_4_fu_2619_p3;
        out_data_data_6_reg_4463 <= out_data_data_6_fu_2647_p3;
        out_data_data_8_reg_4473 <= out_data_data_8_fu_2675_p3;
        p_Val2_100_reg_4503 <= p_Val2_100_fu_2759_p3;
        p_Val2_101_reg_4513 <= p_Val2_101_fu_2787_p3;
        p_Val2_102_reg_4523 <= p_Val2_102_fu_2815_p3;
        p_Val2_103_reg_4533 <= p_Val2_103_fu_2843_p3;
        p_Val2_104_reg_4543 <= p_Val2_104_fu_2871_p3;
        p_Val2_105_reg_4553 <= p_Val2_105_fu_2899_p3;
        p_Val2_106_reg_4563 <= p_Val2_106_fu_2927_p3;
        p_Val2_107_reg_4573 <= p_Val2_107_fu_2955_p3;
        p_Val2_108_reg_4583 <= p_Val2_108_fu_2983_p3;
        p_Val2_109_reg_4593 <= p_Val2_109_fu_3011_p3;
        p_Val2_110_reg_4603 <= p_Val2_110_fu_3039_p3;
        p_Val2_111_reg_4613 <= p_Val2_111_fu_3067_p3;
        p_Val2_112_reg_4623 <= p_Val2_112_fu_3095_p3;
        p_Val2_113_reg_4633 <= p_Val2_113_fu_3123_p3;
        p_Val2_114_reg_4643 <= p_Val2_114_fu_3151_p3;
        p_Val2_115_reg_4653 <= p_Val2_115_fu_3179_p3;
        p_Val2_116_reg_4663 <= p_Val2_116_fu_3207_p3;
        p_Val2_117_reg_4673 <= p_Val2_117_fu_3235_p3;
        p_Val2_118_reg_4683 <= p_Val2_118_fu_3263_p3;
        p_Val2_119_reg_4693 <= p_Val2_119_fu_3291_p3;
        p_Val2_120_reg_4703 <= p_Val2_120_fu_3319_p3;
        p_Val2_121_reg_4713 <= p_Val2_121_fu_3347_p3;
        p_Val2_122_reg_4723 <= p_Val2_122_fu_3375_p3;
        p_Val2_123_reg_4733 <= p_Val2_123_fu_3403_p3;
        p_Val2_124_reg_4743 <= p_Val2_124_fu_3431_p3;
        p_Val2_125_reg_4753 <= p_Val2_125_fu_3459_p3;
        p_Val2_126_reg_4763 <= p_Val2_126_fu_3487_p3;
        p_Val2_127_reg_4773 <= p_Val2_127_fu_3515_p3;
        p_Val2_128_reg_4783 <= p_Val2_128_fu_3543_p3;
        p_Val2_129_reg_4793 <= p_Val2_129_fu_3571_p3;
        p_Val2_130_reg_4803 <= p_Val2_130_fu_3599_p3;
        p_Val2_131_reg_4813 <= p_Val2_131_fu_3627_p3;
        p_Val2_132_reg_4823 <= p_Val2_132_fu_3655_p3;
        p_Val2_133_reg_4833 <= p_Val2_133_fu_3683_p3;
        p_Val2_134_reg_4843 <= p_Val2_134_fu_3711_p3;
        p_Val2_135_reg_4853 <= p_Val2_135_fu_3739_p3;
        p_Val2_136_reg_4863 <= p_Val2_136_fu_3767_p3;
        p_Val2_137_reg_4873 <= p_Val2_137_fu_3795_p3;
        p_Val2_138_reg_4883 <= p_Val2_138_fu_3823_p3;
        p_Val2_139_reg_4893 <= p_Val2_139_fu_3851_p3;
        p_Val2_140_reg_4903 <= p_Val2_140_fu_3879_p3;
        p_Val2_141_reg_4913 <= p_Val2_141_fu_3907_p3;
        p_Val2_142_reg_4923 <= p_Val2_142_fu_3935_p3;
        p_Val2_98_reg_4483 <= p_Val2_98_fu_2703_p3;
        p_Val2_99_reg_4493 <= p_Val2_99_fu_2731_p3;
        select_ln51_10_reg_4488 <= select_ln51_10_fu_2717_p3;
        select_ln51_12_reg_4498 <= select_ln51_12_fu_2745_p3;
        select_ln51_14_reg_4508 <= select_ln51_14_fu_2773_p3;
        select_ln51_16_reg_4518 <= select_ln51_16_fu_2801_p3;
        select_ln51_18_reg_4528 <= select_ln51_18_fu_2829_p3;
        select_ln51_20_reg_4538 <= select_ln51_20_fu_2857_p3;
        select_ln51_22_reg_4548 <= select_ln51_22_fu_2885_p3;
        select_ln51_24_reg_4558 <= select_ln51_24_fu_2913_p3;
        select_ln51_26_reg_4568 <= select_ln51_26_fu_2941_p3;
        select_ln51_28_reg_4578 <= select_ln51_28_fu_2969_p3;
        select_ln51_2_reg_4448 <= select_ln51_2_fu_2605_p3;
        select_ln51_30_reg_4588 <= select_ln51_30_fu_2997_p3;
        select_ln51_32_reg_4598 <= select_ln51_32_fu_3025_p3;
        select_ln51_34_reg_4608 <= select_ln51_34_fu_3053_p3;
        select_ln51_36_reg_4618 <= select_ln51_36_fu_3081_p3;
        select_ln51_38_reg_4628 <= select_ln51_38_fu_3109_p3;
        select_ln51_40_reg_4638 <= select_ln51_40_fu_3137_p3;
        select_ln51_42_reg_4648 <= select_ln51_42_fu_3165_p3;
        select_ln51_44_reg_4658 <= select_ln51_44_fu_3193_p3;
        select_ln51_46_reg_4668 <= select_ln51_46_fu_3221_p3;
        select_ln51_48_reg_4678 <= select_ln51_48_fu_3249_p3;
        select_ln51_4_reg_4458 <= select_ln51_4_fu_2633_p3;
        select_ln51_50_reg_4688 <= select_ln51_50_fu_3277_p3;
        select_ln51_52_reg_4698 <= select_ln51_52_fu_3305_p3;
        select_ln51_54_reg_4708 <= select_ln51_54_fu_3333_p3;
        select_ln51_56_reg_4718 <= select_ln51_56_fu_3361_p3;
        select_ln51_58_reg_4728 <= select_ln51_58_fu_3389_p3;
        select_ln51_60_reg_4738 <= select_ln51_60_fu_3417_p3;
        select_ln51_62_reg_4748 <= select_ln51_62_fu_3445_p3;
        select_ln51_64_reg_4758 <= select_ln51_64_fu_3473_p3;
        select_ln51_66_reg_4768 <= select_ln51_66_fu_3501_p3;
        select_ln51_68_reg_4778 <= select_ln51_68_fu_3529_p3;
        select_ln51_6_reg_4468 <= select_ln51_6_fu_2661_p3;
        select_ln51_70_reg_4788 <= select_ln51_70_fu_3557_p3;
        select_ln51_72_reg_4798 <= select_ln51_72_fu_3585_p3;
        select_ln51_74_reg_4808 <= select_ln51_74_fu_3613_p3;
        select_ln51_76_reg_4818 <= select_ln51_76_fu_3641_p3;
        select_ln51_78_reg_4828 <= select_ln51_78_fu_3669_p3;
        select_ln51_80_reg_4838 <= select_ln51_80_fu_3697_p3;
        select_ln51_82_reg_4848 <= select_ln51_82_fu_3725_p3;
        select_ln51_84_reg_4858 <= select_ln51_84_fu_3753_p3;
        select_ln51_86_reg_4868 <= select_ln51_86_fu_3781_p3;
        select_ln51_88_reg_4878 <= select_ln51_88_fu_3809_p3;
        select_ln51_8_reg_4478 <= select_ln51_8_fu_2689_p3;
        select_ln51_90_reg_4888 <= select_ln51_90_fu_3837_p3;
        select_ln51_92_reg_4898 <= select_ln51_92_fu_3865_p3;
        select_ln51_94_reg_4908 <= select_ln51_94_fu_3893_p3;
        select_ln51_96_reg_4918 <= select_ln51_96_fu_3921_p3;
        select_ln51_reg_4438 <= select_ln51_fu_2577_p3;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (layer11_out_empty_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((layer13_out_full_n == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((layer13_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((layer13_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer11_out_blk_n = layer11_out_empty_n;
    end else begin
        layer11_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (layer11_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer11_out_read = 1'b1;
    end else begin
        layer11_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        layer13_out_blk_n = layer13_out_full_n;
    end else begin
        layer13_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((layer13_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        layer13_out_write = 1'b1;
    end else begin
        layer13_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (layer11_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((layer13_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (layer11_out_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln1649_10_fu_2711_p2 = (($signed(p_Val2_8_fu_831_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_11_fu_2725_p2 = (($signed(p_Val2_1_fu_851_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_12_fu_2739_p2 = (($signed(p_Val2_2_fu_871_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_13_fu_2753_p2 = (($signed(p_Val2_3_fu_891_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_14_fu_2767_p2 = (($signed(p_Val2_4_fu_911_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_15_fu_2781_p2 = (($signed(p_Val2_5_fu_931_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_16_fu_2795_p2 = (($signed(p_Val2_6_fu_951_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_17_fu_2809_p2 = (($signed(p_Val2_7_fu_971_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_18_fu_2823_p2 = (($signed(p_Val2_88_fu_991_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_19_fu_2837_p2 = (($signed(p_Val2_89_fu_1011_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_1_fu_2585_p2 = (($signed(in_data_data_fu_651_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_20_fu_2851_p2 = (($signed(p_Val2_10_fu_1031_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_21_fu_2865_p2 = (($signed(p_Val2_11_fu_1051_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_22_fu_2879_p2 = (($signed(p_Val2_12_fu_1071_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_23_fu_2893_p2 = (($signed(p_Val2_13_fu_1091_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_24_fu_2907_p2 = (($signed(p_Val2_14_fu_1111_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_25_fu_2921_p2 = (($signed(p_Val2_15_fu_1131_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_26_fu_2935_p2 = (($signed(p_Val2_16_fu_1151_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_27_fu_2949_p2 = (($signed(p_Val2_17_fu_1171_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_28_fu_2963_p2 = (($signed(p_Val2_18_fu_1191_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_29_fu_2977_p2 = (($signed(p_Val2_19_fu_1211_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_2_fu_2599_p2 = (($signed(out_data_data_fu_671_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_30_fu_2991_p2 = (($signed(p_Val2_20_fu_1231_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_31_fu_3005_p2 = (($signed(p_Val2_21_fu_1251_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_32_fu_3019_p2 = (($signed(p_Val2_22_fu_1271_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_33_fu_3033_p2 = (($signed(p_Val2_23_fu_1291_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_34_fu_3047_p2 = (($signed(p_Val2_24_fu_1311_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_35_fu_3061_p2 = (($signed(p_Val2_25_fu_1331_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_36_fu_3075_p2 = (($signed(p_Val2_26_fu_1351_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_37_fu_3089_p2 = (($signed(p_Val2_27_fu_1371_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_38_fu_3103_p2 = (($signed(p_Val2_28_fu_1391_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_39_fu_3117_p2 = (($signed(p_Val2_29_fu_1411_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_3_fu_2613_p2 = (($signed(in_data_data_8_fu_691_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_40_fu_3131_p2 = (($signed(p_Val2_30_fu_1431_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_41_fu_3145_p2 = (($signed(p_Val2_31_fu_1451_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_42_fu_3159_p2 = (($signed(p_Val2_32_fu_1471_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_43_fu_3173_p2 = (($signed(p_Val2_33_fu_1491_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_44_fu_3187_p2 = (($signed(p_Val2_34_fu_1511_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_45_fu_3201_p2 = (($signed(p_Val2_35_fu_1531_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_46_fu_3215_p2 = (($signed(p_Val2_36_fu_1551_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_47_fu_3229_p2 = (($signed(p_Val2_37_fu_1571_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_48_fu_3243_p2 = (($signed(p_Val2_38_fu_1591_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_49_fu_3257_p2 = (($signed(p_Val2_39_fu_1611_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_4_fu_2627_p2 = (($signed(out_data_data_10_fu_711_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_50_fu_3271_p2 = (($signed(p_Val2_40_fu_1631_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_51_fu_3285_p2 = (($signed(p_Val2_41_fu_1651_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_52_fu_3299_p2 = (($signed(p_Val2_42_fu_1671_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_53_fu_3313_p2 = (($signed(p_Val2_43_fu_1691_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_54_fu_3327_p2 = (($signed(p_Val2_44_fu_1711_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_55_fu_3341_p2 = (($signed(p_Val2_45_fu_1731_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_56_fu_3355_p2 = (($signed(p_Val2_46_fu_1751_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_57_fu_3369_p2 = (($signed(p_Val2_47_fu_1771_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_58_fu_3383_p2 = (($signed(p_Val2_48_fu_1791_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_59_fu_3397_p2 = (($signed(p_Val2_49_fu_1811_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_5_fu_2641_p2 = (($signed(in_data_data_9_fu_731_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_60_fu_3411_p2 = (($signed(p_Val2_50_fu_1831_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_61_fu_3425_p2 = (($signed(p_Val2_51_fu_1851_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_62_fu_3439_p2 = (($signed(p_Val2_52_fu_1871_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_63_fu_3453_p2 = (($signed(p_Val2_53_fu_1891_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_64_fu_3467_p2 = (($signed(p_Val2_54_fu_1911_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_65_fu_3481_p2 = (($signed(p_Val2_55_fu_1931_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_66_fu_3495_p2 = (($signed(p_Val2_56_fu_1951_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_67_fu_3509_p2 = (($signed(p_Val2_57_fu_1971_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_68_fu_3523_p2 = (($signed(p_Val2_58_fu_1991_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_69_fu_3537_p2 = (($signed(p_Val2_59_fu_2011_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_6_fu_2655_p2 = (($signed(out_data_data_11_fu_751_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_70_fu_3551_p2 = (($signed(p_Val2_60_fu_2031_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_71_fu_3565_p2 = (($signed(p_Val2_61_fu_2051_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_72_fu_3579_p2 = (($signed(p_Val2_62_fu_2071_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_73_fu_3593_p2 = (($signed(p_Val2_63_fu_2091_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_74_fu_3607_p2 = (($signed(p_Val2_64_fu_2111_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_75_fu_3621_p2 = (($signed(p_Val2_65_fu_2131_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_76_fu_3635_p2 = (($signed(p_Val2_66_fu_2151_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_77_fu_3649_p2 = (($signed(p_Val2_67_fu_2171_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_78_fu_3663_p2 = (($signed(p_Val2_68_fu_2191_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_79_fu_3677_p2 = (($signed(p_Val2_69_fu_2211_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_7_fu_2669_p2 = (($signed(in_data_data_10_fu_771_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_80_fu_3691_p2 = (($signed(p_Val2_70_fu_2231_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_81_fu_3705_p2 = (($signed(p_Val2_71_fu_2251_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_82_fu_3719_p2 = (($signed(p_Val2_72_fu_2271_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_83_fu_3733_p2 = (($signed(p_Val2_73_fu_2291_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_84_fu_3747_p2 = (($signed(p_Val2_74_fu_2311_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_85_fu_3761_p2 = (($signed(p_Val2_75_fu_2331_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_86_fu_3775_p2 = (($signed(p_Val2_76_fu_2351_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_87_fu_3789_p2 = (($signed(p_Val2_77_fu_2371_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_88_fu_3803_p2 = (($signed(p_Val2_78_fu_2391_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_89_fu_3817_p2 = (($signed(p_Val2_79_fu_2411_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_8_fu_2683_p2 = (($signed(p_Val2_s_fu_791_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_90_fu_3831_p2 = (($signed(p_Val2_80_fu_2431_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_91_fu_3845_p2 = (($signed(p_Val2_81_fu_2451_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_92_fu_3859_p2 = (($signed(p_Val2_82_fu_2471_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_93_fu_3873_p2 = (($signed(p_Val2_83_fu_2491_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_94_fu_3887_p2 = (($signed(p_Val2_84_fu_2511_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_95_fu_3901_p2 = (($signed(p_Val2_85_fu_2531_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_96_fu_3915_p2 = (($signed(p_Val2_93_fu_631_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_97_fu_3929_p2 = (($signed(p_Val2_87_fu_641_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_9_fu_2697_p2 = (($signed(p_Val2_9_fu_811_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_fu_2571_p2 = (($signed(out_data_data_9_fu_623_p1) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign in_data_data_10_fu_771_p4 = {{layer11_out_dout[63:56]}};

assign in_data_data_8_fu_691_p4 = {{layer11_out_dout[31:24]}};

assign in_data_data_9_fu_731_p4 = {{layer11_out_dout[47:40]}};

assign in_data_data_fu_651_p4 = {{layer11_out_dout[15:8]}};

assign layer13_out_din = or_ln57_s_fu_4234_p99;

assign or_ln57_s_fu_4234_p99 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{p_Val2_142_reg_4923}, {zext_ln1649_48_fu_4231_p1}}, {zext_ln51_47_fu_4228_p1}}, {zext_ln1649_47_fu_4225_p1}}, {zext_ln51_46_fu_4222_p1}}, {zext_ln1649_46_fu_4219_p1}}, {zext_ln51_45_fu_4216_p1}}, {zext_ln1649_45_fu_4213_p1}}, {zext_ln51_44_fu_4210_p1}}, {zext_ln1649_44_fu_4207_p1}}, {zext_ln51_43_fu_4204_p1}}, {zext_ln1649_43_fu_4201_p1}}, {zext_ln51_42_fu_4198_p1}}, {zext_ln1649_42_fu_4195_p1}}, {zext_ln51_41_fu_4192_p1}}, {zext_ln1649_41_fu_4189_p1}}, {zext_ln51_40_fu_4186_p1}}, {zext_ln1649_40_fu_4183_p1}}, {zext_ln51_39_fu_4180_p1}}, {zext_ln1649_39_fu_4177_p1}}, {zext_ln51_38_fu_4174_p1}}, {zext_ln1649_38_fu_4171_p1}}, {zext_ln51_37_fu_4168_p1}}, {zext_ln1649_37_fu_4165_p1}}, {zext_ln51_36_fu_4162_p1}}, {zext_ln1649_36_fu_4159_p1}}, {zext_ln51_35_fu_4156_p1}}, {zext_ln1649_35_fu_4153_p1}}, {zext_ln51_34_fu_4150_p1}}, {zext_ln1649_34_fu_4147_p1}}, {zext_ln51_33_fu_4144_p1}}, {zext_ln1649_33_fu_4141_p1}}, {zext_ln51_32_fu_4138_p1}}, {zext_ln1649_32_fu_4135_p1}}, {zext_ln51_31_fu_4132_p1}}, {zext_ln1649_31_fu_4129_p1}}, {zext_ln51_30_fu_4126_p1}}, {zext_ln1649_30_fu_4123_p1}}, {zext_ln51_29_fu_4120_p1}}, {zext_ln1649_29_fu_4117_p1}}, {zext_ln51_28_fu_4114_p1}}, {zext_ln1649_28_fu_4111_p1}}, {zext_ln51_27_fu_4108_p1}}, {zext_ln1649_27_fu_4105_p1}}, {zext_ln51_26_fu_4102_p1}}, {zext_ln1649_26_fu_4099_p1}}, {zext_ln51_25_fu_4096_p1}}, {zext_ln1649_25_fu_4093_p1}}, {zext_ln51_24_fu_4090_p1}}, {zext_ln1649_24_fu_4087_p1}}, {zext_ln51_23_fu_4084_p1}}, {zext_ln1649_23_fu_4081_p1}}, {zext_ln51_22_fu_4078_p1}}, {zext_ln1649_22_fu_4075_p1}}, {zext_ln51_21_fu_4072_p1}}, {zext_ln1649_21_fu_4069_p1}}, {zext_ln51_20_fu_4066_p1}}, {zext_ln1649_20_fu_4063_p1}}, {zext_ln51_19_fu_4060_p1}}, {zext_ln1649_19_fu_4057_p1}}, {zext_ln51_18_fu_4054_p1}}, {zext_ln1649_18_fu_4051_p1}}, {zext_ln51_17_fu_4048_p1}}, {zext_ln1649_17_fu_4045_p1}}, {zext_ln51_16_fu_4042_p1}}, {zext_ln1649_16_fu_4039_p1}}, {zext_ln51_15_fu_4036_p1}}, {zext_ln1649_15_fu_4033_p1}}, {zext_ln51_14_fu_4030_p1}}, {zext_ln1649_14_fu_4027_p1}}, {zext_ln51_13_fu_4024_p1}}, {zext_ln1649_13_fu_4021_p1}}, {zext_ln51_12_fu_4018_p1}}, {zext_ln1649_12_fu_4015_p1}}, {zext_ln51_11_fu_4012_p1}}, {zext_ln1649_11_fu_4009_p1}}, {zext_ln51_10_fu_4006_p1}}, {zext_ln1649_10_fu_4003_p1}}, {zext_ln51_9_fu_4000_p1}}, {zext_ln1649_9_fu_3997_p1}}, {zext_ln51_8_fu_3994_p1}}, {zext_ln1649_8_fu_3991_p1}}, {zext_ln51_7_fu_3988_p1}}, {zext_ln1649_7_fu_3985_p1}}, {zext_ln51_6_fu_3982_p1}}, {zext_ln1649_6_fu_3979_p1}}, {zext_ln51_5_fu_3976_p1}}, {zext_ln1649_5_fu_3973_p1}}, {zext_ln51_4_fu_3970_p1}}, {zext_ln1649_4_fu_3967_p1}}, {zext_ln51_3_fu_3964_p1}}, {zext_ln1649_3_fu_3961_p1}}, {zext_ln51_2_fu_3958_p1}}, {zext_ln1649_2_fu_3955_p1}}, {zext_ln51_1_fu_3952_p1}}, {zext_ln1649_1_fu_3949_p1}}, {zext_ln51_fu_3946_p1}}, {zext_ln1649_fu_3943_p1}};

assign out_data_data_10_fu_711_p4 = {{layer11_out_dout[39:32]}};

assign out_data_data_11_fu_751_p4 = {{layer11_out_dout[55:48]}};

assign out_data_data_2_fu_2591_p3 = ((icmp_ln1649_1_fu_2585_p2[0:0] == 1'b1) ? trunc_ln44_s_fu_661_p4 : 7'd0);

assign out_data_data_4_fu_2619_p3 = ((icmp_ln1649_3_fu_2613_p2[0:0] == 1'b1) ? trunc_ln44_1_fu_701_p4 : 7'd0);

assign out_data_data_6_fu_2647_p3 = ((icmp_ln1649_5_fu_2641_p2[0:0] == 1'b1) ? trunc_ln44_2_fu_741_p4 : 7'd0);

assign out_data_data_8_fu_2675_p3 = ((icmp_ln1649_7_fu_2669_p2[0:0] == 1'b1) ? trunc_ln44_3_fu_781_p4 : 7'd0);

assign out_data_data_9_fu_623_p1 = layer11_out_dout[7:0];

assign out_data_data_fu_671_p4 = {{layer11_out_dout[23:16]}};

assign p_Val2_100_fu_2759_p3 = ((icmp_ln1649_13_fu_2753_p2[0:0] == 1'b1) ? trunc_ln44_6_fu_901_p4 : 7'd0);

assign p_Val2_101_fu_2787_p3 = ((icmp_ln1649_15_fu_2781_p2[0:0] == 1'b1) ? trunc_ln44_7_fu_941_p4 : 7'd0);

assign p_Val2_102_fu_2815_p3 = ((icmp_ln1649_17_fu_2809_p2[0:0] == 1'b1) ? trunc_ln44_8_fu_981_p4 : 7'd0);

assign p_Val2_103_fu_2843_p3 = ((icmp_ln1649_19_fu_2837_p2[0:0] == 1'b1) ? trunc_ln44_9_fu_1021_p4 : 7'd0);

assign p_Val2_104_fu_2871_p3 = ((icmp_ln1649_21_fu_2865_p2[0:0] == 1'b1) ? trunc_ln44_10_fu_1061_p4 : 7'd0);

assign p_Val2_105_fu_2899_p3 = ((icmp_ln1649_23_fu_2893_p2[0:0] == 1'b1) ? trunc_ln44_11_fu_1101_p4 : 7'd0);

assign p_Val2_106_fu_2927_p3 = ((icmp_ln1649_25_fu_2921_p2[0:0] == 1'b1) ? trunc_ln44_12_fu_1141_p4 : 7'd0);

assign p_Val2_107_fu_2955_p3 = ((icmp_ln1649_27_fu_2949_p2[0:0] == 1'b1) ? trunc_ln44_13_fu_1181_p4 : 7'd0);

assign p_Val2_108_fu_2983_p3 = ((icmp_ln1649_29_fu_2977_p2[0:0] == 1'b1) ? trunc_ln44_14_fu_1221_p4 : 7'd0);

assign p_Val2_109_fu_3011_p3 = ((icmp_ln1649_31_fu_3005_p2[0:0] == 1'b1) ? trunc_ln44_15_fu_1261_p4 : 7'd0);

assign p_Val2_10_fu_1031_p4 = {{layer11_out_dout[167:160]}};

assign p_Val2_110_fu_3039_p3 = ((icmp_ln1649_33_fu_3033_p2[0:0] == 1'b1) ? trunc_ln44_16_fu_1301_p4 : 7'd0);

assign p_Val2_111_fu_3067_p3 = ((icmp_ln1649_35_fu_3061_p2[0:0] == 1'b1) ? trunc_ln44_17_fu_1341_p4 : 7'd0);

assign p_Val2_112_fu_3095_p3 = ((icmp_ln1649_37_fu_3089_p2[0:0] == 1'b1) ? trunc_ln44_18_fu_1381_p4 : 7'd0);

assign p_Val2_113_fu_3123_p3 = ((icmp_ln1649_39_fu_3117_p2[0:0] == 1'b1) ? trunc_ln44_19_fu_1421_p4 : 7'd0);

assign p_Val2_114_fu_3151_p3 = ((icmp_ln1649_41_fu_3145_p2[0:0] == 1'b1) ? trunc_ln44_20_fu_1461_p4 : 7'd0);

assign p_Val2_115_fu_3179_p3 = ((icmp_ln1649_43_fu_3173_p2[0:0] == 1'b1) ? trunc_ln44_21_fu_1501_p4 : 7'd0);

assign p_Val2_116_fu_3207_p3 = ((icmp_ln1649_45_fu_3201_p2[0:0] == 1'b1) ? trunc_ln44_22_fu_1541_p4 : 7'd0);

assign p_Val2_117_fu_3235_p3 = ((icmp_ln1649_47_fu_3229_p2[0:0] == 1'b1) ? trunc_ln44_23_fu_1581_p4 : 7'd0);

assign p_Val2_118_fu_3263_p3 = ((icmp_ln1649_49_fu_3257_p2[0:0] == 1'b1) ? trunc_ln44_24_fu_1621_p4 : 7'd0);

assign p_Val2_119_fu_3291_p3 = ((icmp_ln1649_51_fu_3285_p2[0:0] == 1'b1) ? trunc_ln44_25_fu_1661_p4 : 7'd0);

assign p_Val2_11_fu_1051_p4 = {{layer11_out_dout[175:168]}};

assign p_Val2_120_fu_3319_p3 = ((icmp_ln1649_53_fu_3313_p2[0:0] == 1'b1) ? trunc_ln44_26_fu_1701_p4 : 7'd0);

assign p_Val2_121_fu_3347_p3 = ((icmp_ln1649_55_fu_3341_p2[0:0] == 1'b1) ? trunc_ln44_27_fu_1741_p4 : 7'd0);

assign p_Val2_122_fu_3375_p3 = ((icmp_ln1649_57_fu_3369_p2[0:0] == 1'b1) ? trunc_ln44_28_fu_1781_p4 : 7'd0);

assign p_Val2_123_fu_3403_p3 = ((icmp_ln1649_59_fu_3397_p2[0:0] == 1'b1) ? trunc_ln44_29_fu_1821_p4 : 7'd0);

assign p_Val2_124_fu_3431_p3 = ((icmp_ln1649_61_fu_3425_p2[0:0] == 1'b1) ? trunc_ln44_30_fu_1861_p4 : 7'd0);

assign p_Val2_125_fu_3459_p3 = ((icmp_ln1649_63_fu_3453_p2[0:0] == 1'b1) ? trunc_ln44_31_fu_1901_p4 : 7'd0);

assign p_Val2_126_fu_3487_p3 = ((icmp_ln1649_65_fu_3481_p2[0:0] == 1'b1) ? trunc_ln44_32_fu_1941_p4 : 7'd0);

assign p_Val2_127_fu_3515_p3 = ((icmp_ln1649_67_fu_3509_p2[0:0] == 1'b1) ? trunc_ln44_33_fu_1981_p4 : 7'd0);

assign p_Val2_128_fu_3543_p3 = ((icmp_ln1649_69_fu_3537_p2[0:0] == 1'b1) ? trunc_ln44_34_fu_2021_p4 : 7'd0);

assign p_Val2_129_fu_3571_p3 = ((icmp_ln1649_71_fu_3565_p2[0:0] == 1'b1) ? trunc_ln44_35_fu_2061_p4 : 7'd0);

assign p_Val2_12_fu_1071_p4 = {{layer11_out_dout[183:176]}};

assign p_Val2_130_fu_3599_p3 = ((icmp_ln1649_73_fu_3593_p2[0:0] == 1'b1) ? trunc_ln44_36_fu_2101_p4 : 7'd0);

assign p_Val2_131_fu_3627_p3 = ((icmp_ln1649_75_fu_3621_p2[0:0] == 1'b1) ? trunc_ln44_37_fu_2141_p4 : 7'd0);

assign p_Val2_132_fu_3655_p3 = ((icmp_ln1649_77_fu_3649_p2[0:0] == 1'b1) ? trunc_ln44_38_fu_2181_p4 : 7'd0);

assign p_Val2_133_fu_3683_p3 = ((icmp_ln1649_79_fu_3677_p2[0:0] == 1'b1) ? trunc_ln44_39_fu_2221_p4 : 7'd0);

assign p_Val2_134_fu_3711_p3 = ((icmp_ln1649_81_fu_3705_p2[0:0] == 1'b1) ? trunc_ln44_40_fu_2261_p4 : 7'd0);

assign p_Val2_135_fu_3739_p3 = ((icmp_ln1649_83_fu_3733_p2[0:0] == 1'b1) ? trunc_ln44_41_fu_2301_p4 : 7'd0);

assign p_Val2_136_fu_3767_p3 = ((icmp_ln1649_85_fu_3761_p2[0:0] == 1'b1) ? trunc_ln44_42_fu_2341_p4 : 7'd0);

assign p_Val2_137_fu_3795_p3 = ((icmp_ln1649_87_fu_3789_p2[0:0] == 1'b1) ? trunc_ln44_43_fu_2381_p4 : 7'd0);

assign p_Val2_138_fu_3823_p3 = ((icmp_ln1649_89_fu_3817_p2[0:0] == 1'b1) ? trunc_ln44_44_fu_2421_p4 : 7'd0);

assign p_Val2_139_fu_3851_p3 = ((icmp_ln1649_91_fu_3845_p2[0:0] == 1'b1) ? trunc_ln44_45_fu_2461_p4 : 7'd0);

assign p_Val2_13_fu_1091_p4 = {{layer11_out_dout[191:184]}};

assign p_Val2_140_fu_3879_p3 = ((icmp_ln1649_93_fu_3873_p2[0:0] == 1'b1) ? trunc_ln44_46_fu_2501_p4 : 7'd0);

assign p_Val2_141_fu_3907_p3 = ((icmp_ln1649_95_fu_3901_p2[0:0] == 1'b1) ? trunc_ln44_47_fu_2541_p4 : 7'd0);

assign p_Val2_142_fu_3935_p3 = ((icmp_ln1649_97_fu_3929_p2[0:0] == 1'b1) ? trunc_ln1_fu_2561_p4 : 7'd0);

assign p_Val2_14_fu_1111_p4 = {{layer11_out_dout[199:192]}};

assign p_Val2_15_fu_1131_p4 = {{layer11_out_dout[207:200]}};

assign p_Val2_16_fu_1151_p4 = {{layer11_out_dout[215:208]}};

assign p_Val2_17_fu_1171_p4 = {{layer11_out_dout[223:216]}};

assign p_Val2_18_fu_1191_p4 = {{layer11_out_dout[231:224]}};

assign p_Val2_19_fu_1211_p4 = {{layer11_out_dout[239:232]}};

assign p_Val2_1_fu_851_p4 = {{layer11_out_dout[95:88]}};

assign p_Val2_20_fu_1231_p4 = {{layer11_out_dout[247:240]}};

assign p_Val2_21_fu_1251_p4 = {{layer11_out_dout[255:248]}};

assign p_Val2_22_fu_1271_p4 = {{layer11_out_dout[263:256]}};

assign p_Val2_23_fu_1291_p4 = {{layer11_out_dout[271:264]}};

assign p_Val2_24_fu_1311_p4 = {{layer11_out_dout[279:272]}};

assign p_Val2_25_fu_1331_p4 = {{layer11_out_dout[287:280]}};

assign p_Val2_26_fu_1351_p4 = {{layer11_out_dout[295:288]}};

assign p_Val2_27_fu_1371_p4 = {{layer11_out_dout[303:296]}};

assign p_Val2_28_fu_1391_p4 = {{layer11_out_dout[311:304]}};

assign p_Val2_29_fu_1411_p4 = {{layer11_out_dout[319:312]}};

assign p_Val2_2_fu_871_p4 = {{layer11_out_dout[103:96]}};

assign p_Val2_30_fu_1431_p4 = {{layer11_out_dout[327:320]}};

assign p_Val2_31_fu_1451_p4 = {{layer11_out_dout[335:328]}};

assign p_Val2_32_fu_1471_p4 = {{layer11_out_dout[343:336]}};

assign p_Val2_33_fu_1491_p4 = {{layer11_out_dout[351:344]}};

assign p_Val2_34_fu_1511_p4 = {{layer11_out_dout[359:352]}};

assign p_Val2_35_fu_1531_p4 = {{layer11_out_dout[367:360]}};

assign p_Val2_36_fu_1551_p4 = {{layer11_out_dout[375:368]}};

assign p_Val2_37_fu_1571_p4 = {{layer11_out_dout[383:376]}};

assign p_Val2_38_fu_1591_p4 = {{layer11_out_dout[391:384]}};

assign p_Val2_39_fu_1611_p4 = {{layer11_out_dout[399:392]}};

assign p_Val2_3_fu_891_p4 = {{layer11_out_dout[111:104]}};

assign p_Val2_40_fu_1631_p4 = {{layer11_out_dout[407:400]}};

assign p_Val2_41_fu_1651_p4 = {{layer11_out_dout[415:408]}};

assign p_Val2_42_fu_1671_p4 = {{layer11_out_dout[423:416]}};

assign p_Val2_43_fu_1691_p4 = {{layer11_out_dout[431:424]}};

assign p_Val2_44_fu_1711_p4 = {{layer11_out_dout[439:432]}};

assign p_Val2_45_fu_1731_p4 = {{layer11_out_dout[447:440]}};

assign p_Val2_46_fu_1751_p4 = {{layer11_out_dout[455:448]}};

assign p_Val2_47_fu_1771_p4 = {{layer11_out_dout[463:456]}};

assign p_Val2_48_fu_1791_p4 = {{layer11_out_dout[471:464]}};

assign p_Val2_49_fu_1811_p4 = {{layer11_out_dout[479:472]}};

assign p_Val2_4_fu_911_p4 = {{layer11_out_dout[119:112]}};

assign p_Val2_50_fu_1831_p4 = {{layer11_out_dout[487:480]}};

assign p_Val2_51_fu_1851_p4 = {{layer11_out_dout[495:488]}};

assign p_Val2_52_fu_1871_p4 = {{layer11_out_dout[503:496]}};

assign p_Val2_53_fu_1891_p4 = {{layer11_out_dout[511:504]}};

assign p_Val2_54_fu_1911_p4 = {{layer11_out_dout[519:512]}};

assign p_Val2_55_fu_1931_p4 = {{layer11_out_dout[527:520]}};

assign p_Val2_56_fu_1951_p4 = {{layer11_out_dout[535:528]}};

assign p_Val2_57_fu_1971_p4 = {{layer11_out_dout[543:536]}};

assign p_Val2_58_fu_1991_p4 = {{layer11_out_dout[551:544]}};

assign p_Val2_59_fu_2011_p4 = {{layer11_out_dout[559:552]}};

assign p_Val2_5_fu_931_p4 = {{layer11_out_dout[127:120]}};

assign p_Val2_60_fu_2031_p4 = {{layer11_out_dout[567:560]}};

assign p_Val2_61_fu_2051_p4 = {{layer11_out_dout[575:568]}};

assign p_Val2_62_fu_2071_p4 = {{layer11_out_dout[583:576]}};

assign p_Val2_63_fu_2091_p4 = {{layer11_out_dout[591:584]}};

assign p_Val2_64_fu_2111_p4 = {{layer11_out_dout[599:592]}};

assign p_Val2_65_fu_2131_p4 = {{layer11_out_dout[607:600]}};

assign p_Val2_66_fu_2151_p4 = {{layer11_out_dout[615:608]}};

assign p_Val2_67_fu_2171_p4 = {{layer11_out_dout[623:616]}};

assign p_Val2_68_fu_2191_p4 = {{layer11_out_dout[631:624]}};

assign p_Val2_69_fu_2211_p4 = {{layer11_out_dout[639:632]}};

assign p_Val2_6_fu_951_p4 = {{layer11_out_dout[135:128]}};

assign p_Val2_70_fu_2231_p4 = {{layer11_out_dout[647:640]}};

assign p_Val2_71_fu_2251_p4 = {{layer11_out_dout[655:648]}};

assign p_Val2_72_fu_2271_p4 = {{layer11_out_dout[663:656]}};

assign p_Val2_73_fu_2291_p4 = {{layer11_out_dout[671:664]}};

assign p_Val2_74_fu_2311_p4 = {{layer11_out_dout[679:672]}};

assign p_Val2_75_fu_2331_p4 = {{layer11_out_dout[687:680]}};

assign p_Val2_76_fu_2351_p4 = {{layer11_out_dout[695:688]}};

assign p_Val2_77_fu_2371_p4 = {{layer11_out_dout[703:696]}};

assign p_Val2_78_fu_2391_p4 = {{layer11_out_dout[711:704]}};

assign p_Val2_79_fu_2411_p4 = {{layer11_out_dout[719:712]}};

assign p_Val2_7_fu_971_p4 = {{layer11_out_dout[143:136]}};

assign p_Val2_80_fu_2431_p4 = {{layer11_out_dout[727:720]}};

assign p_Val2_81_fu_2451_p4 = {{layer11_out_dout[735:728]}};

assign p_Val2_82_fu_2471_p4 = {{layer11_out_dout[743:736]}};

assign p_Val2_83_fu_2491_p4 = {{layer11_out_dout[751:744]}};

assign p_Val2_84_fu_2511_p4 = {{layer11_out_dout[759:752]}};

assign p_Val2_85_fu_2531_p4 = {{layer11_out_dout[767:760]}};

assign p_Val2_87_fu_641_p4 = {{layer11_out_dout[783:776]}};

assign p_Val2_88_fu_991_p4 = {{layer11_out_dout[151:144]}};

assign p_Val2_89_fu_1011_p4 = {{layer11_out_dout[159:152]}};

assign p_Val2_8_fu_831_p4 = {{layer11_out_dout[87:80]}};

assign p_Val2_93_fu_631_p4 = {{layer11_out_dout[775:768]}};

assign p_Val2_98_fu_2703_p3 = ((icmp_ln1649_9_fu_2697_p2[0:0] == 1'b1) ? trunc_ln44_4_fu_821_p4 : 7'd0);

assign p_Val2_99_fu_2731_p3 = ((icmp_ln1649_11_fu_2725_p2[0:0] == 1'b1) ? trunc_ln44_5_fu_861_p4 : 7'd0);

assign p_Val2_9_fu_811_p4 = {{layer11_out_dout[79:72]}};

assign p_Val2_s_fu_791_p4 = {{layer11_out_dout[71:64]}};

assign select_ln51_10_fu_2717_p3 = ((icmp_ln1649_10_fu_2711_p2[0:0] == 1'b1) ? trunc_ln810_1_fu_841_p4 : 7'd0);

assign select_ln51_12_fu_2745_p3 = ((icmp_ln1649_12_fu_2739_p2[0:0] == 1'b1) ? trunc_ln810_2_fu_881_p4 : 7'd0);

assign select_ln51_14_fu_2773_p3 = ((icmp_ln1649_14_fu_2767_p2[0:0] == 1'b1) ? trunc_ln810_3_fu_921_p4 : 7'd0);

assign select_ln51_16_fu_2801_p3 = ((icmp_ln1649_16_fu_2795_p2[0:0] == 1'b1) ? trunc_ln810_4_fu_961_p4 : 7'd0);

assign select_ln51_18_fu_2829_p3 = ((icmp_ln1649_18_fu_2823_p2[0:0] == 1'b1) ? trunc_ln810_5_fu_1001_p4 : 7'd0);

assign select_ln51_20_fu_2857_p3 = ((icmp_ln1649_20_fu_2851_p2[0:0] == 1'b1) ? trunc_ln810_6_fu_1041_p4 : 7'd0);

assign select_ln51_22_fu_2885_p3 = ((icmp_ln1649_22_fu_2879_p2[0:0] == 1'b1) ? trunc_ln810_7_fu_1081_p4 : 7'd0);

assign select_ln51_24_fu_2913_p3 = ((icmp_ln1649_24_fu_2907_p2[0:0] == 1'b1) ? trunc_ln810_8_fu_1121_p4 : 7'd0);

assign select_ln51_26_fu_2941_p3 = ((icmp_ln1649_26_fu_2935_p2[0:0] == 1'b1) ? trunc_ln810_9_fu_1161_p4 : 7'd0);

assign select_ln51_28_fu_2969_p3 = ((icmp_ln1649_28_fu_2963_p2[0:0] == 1'b1) ? trunc_ln810_s_fu_1201_p4 : 7'd0);

assign select_ln51_2_fu_2605_p3 = ((icmp_ln1649_2_fu_2599_p2[0:0] == 1'b1) ? trunc_ln45_1_fu_681_p4 : 7'd0);

assign select_ln51_30_fu_2997_p3 = ((icmp_ln1649_30_fu_2991_p2[0:0] == 1'b1) ? trunc_ln810_10_fu_1241_p4 : 7'd0);

assign select_ln51_32_fu_3025_p3 = ((icmp_ln1649_32_fu_3019_p2[0:0] == 1'b1) ? trunc_ln810_11_fu_1281_p4 : 7'd0);

assign select_ln51_34_fu_3053_p3 = ((icmp_ln1649_34_fu_3047_p2[0:0] == 1'b1) ? trunc_ln810_12_fu_1321_p4 : 7'd0);

assign select_ln51_36_fu_3081_p3 = ((icmp_ln1649_36_fu_3075_p2[0:0] == 1'b1) ? trunc_ln810_13_fu_1361_p4 : 7'd0);

assign select_ln51_38_fu_3109_p3 = ((icmp_ln1649_38_fu_3103_p2[0:0] == 1'b1) ? trunc_ln810_14_fu_1401_p4 : 7'd0);

assign select_ln51_40_fu_3137_p3 = ((icmp_ln1649_40_fu_3131_p2[0:0] == 1'b1) ? trunc_ln810_15_fu_1441_p4 : 7'd0);

assign select_ln51_42_fu_3165_p3 = ((icmp_ln1649_42_fu_3159_p2[0:0] == 1'b1) ? trunc_ln810_16_fu_1481_p4 : 7'd0);

assign select_ln51_44_fu_3193_p3 = ((icmp_ln1649_44_fu_3187_p2[0:0] == 1'b1) ? trunc_ln810_17_fu_1521_p4 : 7'd0);

assign select_ln51_46_fu_3221_p3 = ((icmp_ln1649_46_fu_3215_p2[0:0] == 1'b1) ? trunc_ln810_18_fu_1561_p4 : 7'd0);

assign select_ln51_48_fu_3249_p3 = ((icmp_ln1649_48_fu_3243_p2[0:0] == 1'b1) ? trunc_ln810_19_fu_1601_p4 : 7'd0);

assign select_ln51_4_fu_2633_p3 = ((icmp_ln1649_4_fu_2627_p2[0:0] == 1'b1) ? trunc_ln45_2_fu_721_p4 : 7'd0);

assign select_ln51_50_fu_3277_p3 = ((icmp_ln1649_50_fu_3271_p2[0:0] == 1'b1) ? trunc_ln810_20_fu_1641_p4 : 7'd0);

assign select_ln51_52_fu_3305_p3 = ((icmp_ln1649_52_fu_3299_p2[0:0] == 1'b1) ? trunc_ln810_21_fu_1681_p4 : 7'd0);

assign select_ln51_54_fu_3333_p3 = ((icmp_ln1649_54_fu_3327_p2[0:0] == 1'b1) ? trunc_ln810_22_fu_1721_p4 : 7'd0);

assign select_ln51_56_fu_3361_p3 = ((icmp_ln1649_56_fu_3355_p2[0:0] == 1'b1) ? trunc_ln810_23_fu_1761_p4 : 7'd0);

assign select_ln51_58_fu_3389_p3 = ((icmp_ln1649_58_fu_3383_p2[0:0] == 1'b1) ? trunc_ln810_24_fu_1801_p4 : 7'd0);

assign select_ln51_60_fu_3417_p3 = ((icmp_ln1649_60_fu_3411_p2[0:0] == 1'b1) ? trunc_ln810_25_fu_1841_p4 : 7'd0);

assign select_ln51_62_fu_3445_p3 = ((icmp_ln1649_62_fu_3439_p2[0:0] == 1'b1) ? trunc_ln810_26_fu_1881_p4 : 7'd0);

assign select_ln51_64_fu_3473_p3 = ((icmp_ln1649_64_fu_3467_p2[0:0] == 1'b1) ? trunc_ln810_27_fu_1921_p4 : 7'd0);

assign select_ln51_66_fu_3501_p3 = ((icmp_ln1649_66_fu_3495_p2[0:0] == 1'b1) ? trunc_ln810_28_fu_1961_p4 : 7'd0);

assign select_ln51_68_fu_3529_p3 = ((icmp_ln1649_68_fu_3523_p2[0:0] == 1'b1) ? trunc_ln810_29_fu_2001_p4 : 7'd0);

assign select_ln51_6_fu_2661_p3 = ((icmp_ln1649_6_fu_2655_p2[0:0] == 1'b1) ? trunc_ln45_3_fu_761_p4 : 7'd0);

assign select_ln51_70_fu_3557_p3 = ((icmp_ln1649_70_fu_3551_p2[0:0] == 1'b1) ? trunc_ln810_30_fu_2041_p4 : 7'd0);

assign select_ln51_72_fu_3585_p3 = ((icmp_ln1649_72_fu_3579_p2[0:0] == 1'b1) ? trunc_ln810_31_fu_2081_p4 : 7'd0);

assign select_ln51_74_fu_3613_p3 = ((icmp_ln1649_74_fu_3607_p2[0:0] == 1'b1) ? trunc_ln810_32_fu_2121_p4 : 7'd0);

assign select_ln51_76_fu_3641_p3 = ((icmp_ln1649_76_fu_3635_p2[0:0] == 1'b1) ? trunc_ln810_33_fu_2161_p4 : 7'd0);

assign select_ln51_78_fu_3669_p3 = ((icmp_ln1649_78_fu_3663_p2[0:0] == 1'b1) ? trunc_ln810_34_fu_2201_p4 : 7'd0);

assign select_ln51_80_fu_3697_p3 = ((icmp_ln1649_80_fu_3691_p2[0:0] == 1'b1) ? trunc_ln810_35_fu_2241_p4 : 7'd0);

assign select_ln51_82_fu_3725_p3 = ((icmp_ln1649_82_fu_3719_p2[0:0] == 1'b1) ? trunc_ln810_36_fu_2281_p4 : 7'd0);

assign select_ln51_84_fu_3753_p3 = ((icmp_ln1649_84_fu_3747_p2[0:0] == 1'b1) ? trunc_ln810_37_fu_2321_p4 : 7'd0);

assign select_ln51_86_fu_3781_p3 = ((icmp_ln1649_86_fu_3775_p2[0:0] == 1'b1) ? trunc_ln810_38_fu_2361_p4 : 7'd0);

assign select_ln51_88_fu_3809_p3 = ((icmp_ln1649_88_fu_3803_p2[0:0] == 1'b1) ? trunc_ln810_39_fu_2401_p4 : 7'd0);

assign select_ln51_8_fu_2689_p3 = ((icmp_ln1649_8_fu_2683_p2[0:0] == 1'b1) ? trunc_ln_fu_801_p4 : 7'd0);

assign select_ln51_90_fu_3837_p3 = ((icmp_ln1649_90_fu_3831_p2[0:0] == 1'b1) ? trunc_ln810_40_fu_2441_p4 : 7'd0);

assign select_ln51_92_fu_3865_p3 = ((icmp_ln1649_92_fu_3859_p2[0:0] == 1'b1) ? trunc_ln810_41_fu_2481_p4 : 7'd0);

assign select_ln51_94_fu_3893_p3 = ((icmp_ln1649_94_fu_3887_p2[0:0] == 1'b1) ? trunc_ln810_42_fu_2521_p4 : 7'd0);

assign select_ln51_96_fu_3921_p3 = ((icmp_ln1649_96_fu_3915_p2[0:0] == 1'b1) ? trunc_ln810_43_fu_2551_p4 : 7'd0);

assign select_ln51_fu_2577_p3 = ((icmp_ln1649_fu_2571_p2[0:0] == 1'b1) ? trunc_ln45_fu_627_p1 : 7'd0);

assign start_out = real_start;

assign trunc_ln1_fu_2561_p4 = {{layer11_out_dout[782:776]}};

assign trunc_ln44_10_fu_1061_p4 = {{layer11_out_dout[174:168]}};

assign trunc_ln44_11_fu_1101_p4 = {{layer11_out_dout[190:184]}};

assign trunc_ln44_12_fu_1141_p4 = {{layer11_out_dout[206:200]}};

assign trunc_ln44_13_fu_1181_p4 = {{layer11_out_dout[222:216]}};

assign trunc_ln44_14_fu_1221_p4 = {{layer11_out_dout[238:232]}};

assign trunc_ln44_15_fu_1261_p4 = {{layer11_out_dout[254:248]}};

assign trunc_ln44_16_fu_1301_p4 = {{layer11_out_dout[270:264]}};

assign trunc_ln44_17_fu_1341_p4 = {{layer11_out_dout[286:280]}};

assign trunc_ln44_18_fu_1381_p4 = {{layer11_out_dout[302:296]}};

assign trunc_ln44_19_fu_1421_p4 = {{layer11_out_dout[318:312]}};

assign trunc_ln44_1_fu_701_p4 = {{layer11_out_dout[30:24]}};

assign trunc_ln44_20_fu_1461_p4 = {{layer11_out_dout[334:328]}};

assign trunc_ln44_21_fu_1501_p4 = {{layer11_out_dout[350:344]}};

assign trunc_ln44_22_fu_1541_p4 = {{layer11_out_dout[366:360]}};

assign trunc_ln44_23_fu_1581_p4 = {{layer11_out_dout[382:376]}};

assign trunc_ln44_24_fu_1621_p4 = {{layer11_out_dout[398:392]}};

assign trunc_ln44_25_fu_1661_p4 = {{layer11_out_dout[414:408]}};

assign trunc_ln44_26_fu_1701_p4 = {{layer11_out_dout[430:424]}};

assign trunc_ln44_27_fu_1741_p4 = {{layer11_out_dout[446:440]}};

assign trunc_ln44_28_fu_1781_p4 = {{layer11_out_dout[462:456]}};

assign trunc_ln44_29_fu_1821_p4 = {{layer11_out_dout[478:472]}};

assign trunc_ln44_2_fu_741_p4 = {{layer11_out_dout[46:40]}};

assign trunc_ln44_30_fu_1861_p4 = {{layer11_out_dout[494:488]}};

assign trunc_ln44_31_fu_1901_p4 = {{layer11_out_dout[510:504]}};

assign trunc_ln44_32_fu_1941_p4 = {{layer11_out_dout[526:520]}};

assign trunc_ln44_33_fu_1981_p4 = {{layer11_out_dout[542:536]}};

assign trunc_ln44_34_fu_2021_p4 = {{layer11_out_dout[558:552]}};

assign trunc_ln44_35_fu_2061_p4 = {{layer11_out_dout[574:568]}};

assign trunc_ln44_36_fu_2101_p4 = {{layer11_out_dout[590:584]}};

assign trunc_ln44_37_fu_2141_p4 = {{layer11_out_dout[606:600]}};

assign trunc_ln44_38_fu_2181_p4 = {{layer11_out_dout[622:616]}};

assign trunc_ln44_39_fu_2221_p4 = {{layer11_out_dout[638:632]}};

assign trunc_ln44_3_fu_781_p4 = {{layer11_out_dout[62:56]}};

assign trunc_ln44_40_fu_2261_p4 = {{layer11_out_dout[654:648]}};

assign trunc_ln44_41_fu_2301_p4 = {{layer11_out_dout[670:664]}};

assign trunc_ln44_42_fu_2341_p4 = {{layer11_out_dout[686:680]}};

assign trunc_ln44_43_fu_2381_p4 = {{layer11_out_dout[702:696]}};

assign trunc_ln44_44_fu_2421_p4 = {{layer11_out_dout[718:712]}};

assign trunc_ln44_45_fu_2461_p4 = {{layer11_out_dout[734:728]}};

assign trunc_ln44_46_fu_2501_p4 = {{layer11_out_dout[750:744]}};

assign trunc_ln44_47_fu_2541_p4 = {{layer11_out_dout[766:760]}};

assign trunc_ln44_4_fu_821_p4 = {{layer11_out_dout[78:72]}};

assign trunc_ln44_5_fu_861_p4 = {{layer11_out_dout[94:88]}};

assign trunc_ln44_6_fu_901_p4 = {{layer11_out_dout[110:104]}};

assign trunc_ln44_7_fu_941_p4 = {{layer11_out_dout[126:120]}};

assign trunc_ln44_8_fu_981_p4 = {{layer11_out_dout[142:136]}};

assign trunc_ln44_9_fu_1021_p4 = {{layer11_out_dout[158:152]}};

assign trunc_ln44_s_fu_661_p4 = {{layer11_out_dout[14:8]}};

assign trunc_ln45_1_fu_681_p4 = {{layer11_out_dout[22:16]}};

assign trunc_ln45_2_fu_721_p4 = {{layer11_out_dout[38:32]}};

assign trunc_ln45_3_fu_761_p4 = {{layer11_out_dout[54:48]}};

assign trunc_ln45_fu_627_p1 = layer11_out_dout[6:0];

assign trunc_ln810_10_fu_1241_p4 = {{layer11_out_dout[246:240]}};

assign trunc_ln810_11_fu_1281_p4 = {{layer11_out_dout[262:256]}};

assign trunc_ln810_12_fu_1321_p4 = {{layer11_out_dout[278:272]}};

assign trunc_ln810_13_fu_1361_p4 = {{layer11_out_dout[294:288]}};

assign trunc_ln810_14_fu_1401_p4 = {{layer11_out_dout[310:304]}};

assign trunc_ln810_15_fu_1441_p4 = {{layer11_out_dout[326:320]}};

assign trunc_ln810_16_fu_1481_p4 = {{layer11_out_dout[342:336]}};

assign trunc_ln810_17_fu_1521_p4 = {{layer11_out_dout[358:352]}};

assign trunc_ln810_18_fu_1561_p4 = {{layer11_out_dout[374:368]}};

assign trunc_ln810_19_fu_1601_p4 = {{layer11_out_dout[390:384]}};

assign trunc_ln810_1_fu_841_p4 = {{layer11_out_dout[86:80]}};

assign trunc_ln810_20_fu_1641_p4 = {{layer11_out_dout[406:400]}};

assign trunc_ln810_21_fu_1681_p4 = {{layer11_out_dout[422:416]}};

assign trunc_ln810_22_fu_1721_p4 = {{layer11_out_dout[438:432]}};

assign trunc_ln810_23_fu_1761_p4 = {{layer11_out_dout[454:448]}};

assign trunc_ln810_24_fu_1801_p4 = {{layer11_out_dout[470:464]}};

assign trunc_ln810_25_fu_1841_p4 = {{layer11_out_dout[486:480]}};

assign trunc_ln810_26_fu_1881_p4 = {{layer11_out_dout[502:496]}};

assign trunc_ln810_27_fu_1921_p4 = {{layer11_out_dout[518:512]}};

assign trunc_ln810_28_fu_1961_p4 = {{layer11_out_dout[534:528]}};

assign trunc_ln810_29_fu_2001_p4 = {{layer11_out_dout[550:544]}};

assign trunc_ln810_2_fu_881_p4 = {{layer11_out_dout[102:96]}};

assign trunc_ln810_30_fu_2041_p4 = {{layer11_out_dout[566:560]}};

assign trunc_ln810_31_fu_2081_p4 = {{layer11_out_dout[582:576]}};

assign trunc_ln810_32_fu_2121_p4 = {{layer11_out_dout[598:592]}};

assign trunc_ln810_33_fu_2161_p4 = {{layer11_out_dout[614:608]}};

assign trunc_ln810_34_fu_2201_p4 = {{layer11_out_dout[630:624]}};

assign trunc_ln810_35_fu_2241_p4 = {{layer11_out_dout[646:640]}};

assign trunc_ln810_36_fu_2281_p4 = {{layer11_out_dout[662:656]}};

assign trunc_ln810_37_fu_2321_p4 = {{layer11_out_dout[678:672]}};

assign trunc_ln810_38_fu_2361_p4 = {{layer11_out_dout[694:688]}};

assign trunc_ln810_39_fu_2401_p4 = {{layer11_out_dout[710:704]}};

assign trunc_ln810_3_fu_921_p4 = {{layer11_out_dout[118:112]}};

assign trunc_ln810_40_fu_2441_p4 = {{layer11_out_dout[726:720]}};

assign trunc_ln810_41_fu_2481_p4 = {{layer11_out_dout[742:736]}};

assign trunc_ln810_42_fu_2521_p4 = {{layer11_out_dout[758:752]}};

assign trunc_ln810_43_fu_2551_p4 = {{layer11_out_dout[774:768]}};

assign trunc_ln810_4_fu_961_p4 = {{layer11_out_dout[134:128]}};

assign trunc_ln810_5_fu_1001_p4 = {{layer11_out_dout[150:144]}};

assign trunc_ln810_6_fu_1041_p4 = {{layer11_out_dout[166:160]}};

assign trunc_ln810_7_fu_1081_p4 = {{layer11_out_dout[182:176]}};

assign trunc_ln810_8_fu_1121_p4 = {{layer11_out_dout[198:192]}};

assign trunc_ln810_9_fu_1161_p4 = {{layer11_out_dout[214:208]}};

assign trunc_ln810_s_fu_1201_p4 = {{layer11_out_dout[230:224]}};

assign trunc_ln_fu_801_p4 = {{layer11_out_dout[70:64]}};

assign zext_ln1649_10_fu_4003_p1 = select_ln51_20_reg_4538;

assign zext_ln1649_11_fu_4009_p1 = select_ln51_22_reg_4548;

assign zext_ln1649_12_fu_4015_p1 = select_ln51_24_reg_4558;

assign zext_ln1649_13_fu_4021_p1 = select_ln51_26_reg_4568;

assign zext_ln1649_14_fu_4027_p1 = select_ln51_28_reg_4578;

assign zext_ln1649_15_fu_4033_p1 = select_ln51_30_reg_4588;

assign zext_ln1649_16_fu_4039_p1 = select_ln51_32_reg_4598;

assign zext_ln1649_17_fu_4045_p1 = select_ln51_34_reg_4608;

assign zext_ln1649_18_fu_4051_p1 = select_ln51_36_reg_4618;

assign zext_ln1649_19_fu_4057_p1 = select_ln51_38_reg_4628;

assign zext_ln1649_1_fu_3949_p1 = select_ln51_2_reg_4448;

assign zext_ln1649_20_fu_4063_p1 = select_ln51_40_reg_4638;

assign zext_ln1649_21_fu_4069_p1 = select_ln51_42_reg_4648;

assign zext_ln1649_22_fu_4075_p1 = select_ln51_44_reg_4658;

assign zext_ln1649_23_fu_4081_p1 = select_ln51_46_reg_4668;

assign zext_ln1649_24_fu_4087_p1 = select_ln51_48_reg_4678;

assign zext_ln1649_25_fu_4093_p1 = select_ln51_50_reg_4688;

assign zext_ln1649_26_fu_4099_p1 = select_ln51_52_reg_4698;

assign zext_ln1649_27_fu_4105_p1 = select_ln51_54_reg_4708;

assign zext_ln1649_28_fu_4111_p1 = select_ln51_56_reg_4718;

assign zext_ln1649_29_fu_4117_p1 = select_ln51_58_reg_4728;

assign zext_ln1649_2_fu_3955_p1 = select_ln51_4_reg_4458;

assign zext_ln1649_30_fu_4123_p1 = select_ln51_60_reg_4738;

assign zext_ln1649_31_fu_4129_p1 = select_ln51_62_reg_4748;

assign zext_ln1649_32_fu_4135_p1 = select_ln51_64_reg_4758;

assign zext_ln1649_33_fu_4141_p1 = select_ln51_66_reg_4768;

assign zext_ln1649_34_fu_4147_p1 = select_ln51_68_reg_4778;

assign zext_ln1649_35_fu_4153_p1 = select_ln51_70_reg_4788;

assign zext_ln1649_36_fu_4159_p1 = select_ln51_72_reg_4798;

assign zext_ln1649_37_fu_4165_p1 = select_ln51_74_reg_4808;

assign zext_ln1649_38_fu_4171_p1 = select_ln51_76_reg_4818;

assign zext_ln1649_39_fu_4177_p1 = select_ln51_78_reg_4828;

assign zext_ln1649_3_fu_3961_p1 = select_ln51_6_reg_4468;

assign zext_ln1649_40_fu_4183_p1 = select_ln51_80_reg_4838;

assign zext_ln1649_41_fu_4189_p1 = select_ln51_82_reg_4848;

assign zext_ln1649_42_fu_4195_p1 = select_ln51_84_reg_4858;

assign zext_ln1649_43_fu_4201_p1 = select_ln51_86_reg_4868;

assign zext_ln1649_44_fu_4207_p1 = select_ln51_88_reg_4878;

assign zext_ln1649_45_fu_4213_p1 = select_ln51_90_reg_4888;

assign zext_ln1649_46_fu_4219_p1 = select_ln51_92_reg_4898;

assign zext_ln1649_47_fu_4225_p1 = select_ln51_94_reg_4908;

assign zext_ln1649_48_fu_4231_p1 = select_ln51_96_reg_4918;

assign zext_ln1649_4_fu_3967_p1 = select_ln51_8_reg_4478;

assign zext_ln1649_5_fu_3973_p1 = select_ln51_10_reg_4488;

assign zext_ln1649_6_fu_3979_p1 = select_ln51_12_reg_4498;

assign zext_ln1649_7_fu_3985_p1 = select_ln51_14_reg_4508;

assign zext_ln1649_8_fu_3991_p1 = select_ln51_16_reg_4518;

assign zext_ln1649_9_fu_3997_p1 = select_ln51_18_reg_4528;

assign zext_ln1649_fu_3943_p1 = select_ln51_reg_4438;

assign zext_ln51_10_fu_4006_p1 = p_Val2_104_reg_4543;

assign zext_ln51_11_fu_4012_p1 = p_Val2_105_reg_4553;

assign zext_ln51_12_fu_4018_p1 = p_Val2_106_reg_4563;

assign zext_ln51_13_fu_4024_p1 = p_Val2_107_reg_4573;

assign zext_ln51_14_fu_4030_p1 = p_Val2_108_reg_4583;

assign zext_ln51_15_fu_4036_p1 = p_Val2_109_reg_4593;

assign zext_ln51_16_fu_4042_p1 = p_Val2_110_reg_4603;

assign zext_ln51_17_fu_4048_p1 = p_Val2_111_reg_4613;

assign zext_ln51_18_fu_4054_p1 = p_Val2_112_reg_4623;

assign zext_ln51_19_fu_4060_p1 = p_Val2_113_reg_4633;

assign zext_ln51_1_fu_3952_p1 = out_data_data_4_reg_4453;

assign zext_ln51_20_fu_4066_p1 = p_Val2_114_reg_4643;

assign zext_ln51_21_fu_4072_p1 = p_Val2_115_reg_4653;

assign zext_ln51_22_fu_4078_p1 = p_Val2_116_reg_4663;

assign zext_ln51_23_fu_4084_p1 = p_Val2_117_reg_4673;

assign zext_ln51_24_fu_4090_p1 = p_Val2_118_reg_4683;

assign zext_ln51_25_fu_4096_p1 = p_Val2_119_reg_4693;

assign zext_ln51_26_fu_4102_p1 = p_Val2_120_reg_4703;

assign zext_ln51_27_fu_4108_p1 = p_Val2_121_reg_4713;

assign zext_ln51_28_fu_4114_p1 = p_Val2_122_reg_4723;

assign zext_ln51_29_fu_4120_p1 = p_Val2_123_reg_4733;

assign zext_ln51_2_fu_3958_p1 = out_data_data_6_reg_4463;

assign zext_ln51_30_fu_4126_p1 = p_Val2_124_reg_4743;

assign zext_ln51_31_fu_4132_p1 = p_Val2_125_reg_4753;

assign zext_ln51_32_fu_4138_p1 = p_Val2_126_reg_4763;

assign zext_ln51_33_fu_4144_p1 = p_Val2_127_reg_4773;

assign zext_ln51_34_fu_4150_p1 = p_Val2_128_reg_4783;

assign zext_ln51_35_fu_4156_p1 = p_Val2_129_reg_4793;

assign zext_ln51_36_fu_4162_p1 = p_Val2_130_reg_4803;

assign zext_ln51_37_fu_4168_p1 = p_Val2_131_reg_4813;

assign zext_ln51_38_fu_4174_p1 = p_Val2_132_reg_4823;

assign zext_ln51_39_fu_4180_p1 = p_Val2_133_reg_4833;

assign zext_ln51_3_fu_3964_p1 = out_data_data_8_reg_4473;

assign zext_ln51_40_fu_4186_p1 = p_Val2_134_reg_4843;

assign zext_ln51_41_fu_4192_p1 = p_Val2_135_reg_4853;

assign zext_ln51_42_fu_4198_p1 = p_Val2_136_reg_4863;

assign zext_ln51_43_fu_4204_p1 = p_Val2_137_reg_4873;

assign zext_ln51_44_fu_4210_p1 = p_Val2_138_reg_4883;

assign zext_ln51_45_fu_4216_p1 = p_Val2_139_reg_4893;

assign zext_ln51_46_fu_4222_p1 = p_Val2_140_reg_4903;

assign zext_ln51_47_fu_4228_p1 = p_Val2_141_reg_4913;

assign zext_ln51_4_fu_3970_p1 = p_Val2_98_reg_4483;

assign zext_ln51_5_fu_3976_p1 = p_Val2_99_reg_4493;

assign zext_ln51_6_fu_3982_p1 = p_Val2_100_reg_4503;

assign zext_ln51_7_fu_3988_p1 = p_Val2_101_reg_4513;

assign zext_ln51_8_fu_3994_p1 = p_Val2_102_reg_4523;

assign zext_ln51_9_fu_4000_p1 = p_Val2_103_reg_4533;

assign zext_ln51_fu_3946_p1 = out_data_data_2_reg_4443;

endmodule //myproject_relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s
