{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645855632934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645855632937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 25 22:07:12 2022 " "Processing started: Fri Feb 25 22:07:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645855632937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855632937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855632937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645855633243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645855633243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/seg7.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645855638481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x8 " "Found entity 1: ram32x8" {  } { { "ram32x8.v" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/ram32x8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645855638482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_search.sv 2 2 " "Found 2 design units, including 2 entities, in source file binary_search.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary_search " "Found entity 1: binary_search" {  } { { "binary_search.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645855638483 ""} { "Info" "ISGN_ENTITY_NAME" "2 binary_search_testbench " "Found entity 2: binary_search_testbench" {  } { { "binary_search.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645855638483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/DE1_SoC.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645855638484 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/DE1_SoC.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645855638484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_search_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary_search_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary_search_control " "Found entity 1: binary_search_control" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645855638485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "binary_search_control " "Elaborating entity \"binary_search_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645855638514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 binary_search_control.sv(58) " "Verilog HDL assignment warning at binary_search_control.sv(58): truncated value with size 32 to match size of target (5)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645855638515 "|binary_search_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 binary_search_control.sv(60) " "Verilog HDL assignment warning at binary_search_control.sv(60): truncated value with size 32 to match size of target (5)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645855638515 "|binary_search_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 binary_search_control.sv(64) " "Verilog HDL assignment warning at binary_search_control.sv(64): truncated value with size 32 to match size of target (5)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645855638515 "|binary_search_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 binary_search_control.sv(65) " "Verilog HDL assignment warning at binary_search_control.sv(65): truncated value with size 32 to match size of target (5)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645855638515 "|binary_search_control"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "binary_search_control.sv(68) " "Verilog HDL Case Statement warning at binary_search_control.sv(68): case item expression covers a value already covered by a previous case item" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 68 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1645855638515 "|binary_search_control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "binary_search_control.sv(40) " "Verilog HDL Case Statement warning at binary_search_control.sv(40): incomplete case statement has no default case item" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1645855638515 "|binary_search_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_start binary_search_control.sv(39) " "Verilog HDL Always Construct warning at binary_search_control.sv(39): inferring latch(es) for variable \"new_start\", which holds its previous value in one or more paths through the always construct" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645855638516 "|binary_search_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_end binary_search_control.sv(39) " "Verilog HDL Always Construct warning at binary_search_control.sv(39): inferring latch(es) for variable \"new_end\", which holds its previous value in one or more paths through the always construct" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645855638516 "|binary_search_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_addr binary_search_control.sv(39) " "Verilog HDL Always Construct warning at binary_search_control.sv(39): inferring latch(es) for variable \"new_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645855638516 "|binary_search_control"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "binary_search_control.sv(39) " "SystemVerilog RTL Coding error at binary_search_control.sv(39): always_comb construct does not infer purely combinational logic." {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1645855638516 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_addr\[0\] binary_search_control.sv(39) " "Inferred latch for \"new_addr\[0\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_addr\[1\] binary_search_control.sv(39) " "Inferred latch for \"new_addr\[1\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_addr\[2\] binary_search_control.sv(39) " "Inferred latch for \"new_addr\[2\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_addr\[3\] binary_search_control.sv(39) " "Inferred latch for \"new_addr\[3\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_addr\[4\] binary_search_control.sv(39) " "Inferred latch for \"new_addr\[4\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_end\[0\] binary_search_control.sv(39) " "Inferred latch for \"new_end\[0\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_end\[1\] binary_search_control.sv(39) " "Inferred latch for \"new_end\[1\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_end\[2\] binary_search_control.sv(39) " "Inferred latch for \"new_end\[2\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_end\[3\] binary_search_control.sv(39) " "Inferred latch for \"new_end\[3\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_end\[4\] binary_search_control.sv(39) " "Inferred latch for \"new_end\[4\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_start\[0\] binary_search_control.sv(39) " "Inferred latch for \"new_start\[0\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_start\[1\] binary_search_control.sv(39) " "Inferred latch for \"new_start\[1\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_start\[2\] binary_search_control.sv(39) " "Inferred latch for \"new_start\[2\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_start\[3\] binary_search_control.sv(39) " "Inferred latch for \"new_start\[3\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_start\[4\] binary_search_control.sv(39) " "Inferred latch for \"new_start\[4\]\" at binary_search_control.sv(39)" {  } { { "binary_search_control.sv" "" { Text "C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638517 "|binary_search_control"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645855638519 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645855638574 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 25 22:07:18 2022 " "Processing ended: Fri Feb 25 22:07:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645855638574 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645855638574 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645855638574 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645855638574 ""}
