//This project has been developed as a semester-end project at the undergraduate level, programmed for the Altera System-on-Chip (SoC) FPGA development board using Verilog with Quartus II (13.1).

