$date
	Sat Oct 22 21:01:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#125663
b100 !
1"
#125666
b100 &
b100 %
1$
#125667
0"
#125670
b10 &
b10 %
#125674
b1 &
b1 %
1#
#125678
b0 &
0#
b0 %
0$
#1037915
b11010 !
1"
#1037918
b11010 &
b11010 %
1$
#1037919
0"
#1037922
b1101 &
b1101 %
#1037926
b101000 &
b101000 %
#1037930
b10100 &
b10100 %
#1037934
b1010 &
b1010 %
#1037938
b101 &
b101 %
#1037942
b10000 &
b10000 %
#1037946
b1000 &
b1000 %
#1037950
b100 &
b100 %
#1037954
b10 &
b10 %
#1037958
b1 &
1#
b1 %
#1037962
b0 &
b0 %
0#
0$
#2056611
b10100 !
1"
#2056614
b10100 &
b10100 %
1$
#2056615
0"
#2056618
b1010 &
b1010 %
#2056622
b101 &
b101 %
#2056626
b10000 &
b10000 %
#2056630
b1000 &
b1000 %
#2056634
b100 &
b100 %
#2056638
b10 &
b10 %
#2056642
b1 &
b1 %
1#
#2056646
b0 &
0#
b0 %
0$
#4500012
