static inline struct V_1 * F_1 ( T_1 * V_2 )\r\n{\r\nreturn V_2 -> V_3 ;\r\n}\r\nstatic inline int F_2 ( T_2 * V_4 )\r\n{\r\nT_3 V_5 = 0 ;\r\nT_3 V_6 = F_3 ( V_7 , V_4 ) ;\r\nT_3 V_8 = F_3 ( V_9 , V_4 ) ;\r\nif ( V_8 & 0x03 ) V_5 |= F_4 ( 0 ) ;\r\nif ( V_8 & 0x0C ) V_5 |= F_5 ( 0 ) ;\r\nif ( V_8 & 0x30 ) V_5 |= F_4 ( 1 ) ;\r\nif ( V_8 & 0xC0 ) V_5 |= F_5 ( 1 ) ;\r\nif ( V_6 & 0x0F ) V_5 |= F_6 ( 0 ) ;\r\nif ( V_6 & 0xF0 ) V_5 |= F_6 ( 1 ) ;\r\nif ( ! ( V_5 & F_5 ( 0 ) ) )\r\nif ( F_3 ( F_7 ( 0 ) , V_4 ) & V_10 )\r\nV_5 |= F_5 ( 0 ) ;\r\nif ( ! ( V_5 & F_5 ( 1 ) ) )\r\nif ( F_3 ( F_7 ( 1 ) , V_4 ) & V_10 )\r\nV_5 |= F_5 ( 1 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic inline T_1 * F_8 ( struct V_1 * V_3 )\r\n{\r\nreturn F_9 ( V_3 ) -> V_11 ;\r\n}\r\nstatic inline T_4 F_10 ( T_1 * V_2 , T_4 V_12 , int V_13 )\r\n{\r\nreturn ( V_12 + 1 ) % ( V_13 ? F_11 ( V_2 ) -> V_14\r\n: F_11 ( V_2 ) -> V_15 ) ;\r\n}\r\nstatic inline T_4 F_12 ( T_1 * V_2 , T_4 V_12 , int V_13 )\r\n{\r\nT_4 V_16 = F_11 ( V_2 ) -> V_15 ;\r\nT_4 V_17 = F_11 ( V_2 ) -> V_14 ;\r\nV_12 %= ( V_13 ? V_17 : V_16 ) ;\r\nreturn F_13 ( V_2 ) * ( V_16 + V_17 ) +\r\nV_13 * V_16 + V_12 ;\r\n}\r\nstatic inline T_4 F_14 ( T_1 * V_2 , T_4 V_12 , int V_13 )\r\n{\r\nreturn F_12 ( V_2 , V_12 , V_13 ) * sizeof( V_18 ) ;\r\n}\r\nstatic inline V_18 T_5 * F_15 ( T_1 * V_2 , T_4 V_12 ,\r\nint V_13 )\r\n{\r\n#ifdef F_16\r\nreturn ( V_18 T_5 * ) ( F_17 ( F_11 ( V_2 ) )\r\n+ F_14 ( V_2 , V_12 , V_13 ) ) ;\r\n#else\r\nreturn ( V_18 T_5 * ) ( F_18 ( F_11 ( V_2 ) )\r\n+ F_14 ( V_2 , V_12 , V_13 ) ) ;\r\n#endif\r\n}\r\nstatic inline T_6 F_19 ( T_1 * V_2 , T_4 V_12 , int V_13 )\r\n{\r\nreturn F_11 ( V_2 ) -> V_19 +\r\nF_12 ( V_2 , V_12 , V_13 ) * ( T_6 ) V_20 ;\r\n}\r\nstatic inline void F_20 ( T_1 * V_2 )\r\n{\r\nif ( ! ( F_3 ( F_21 ( V_2 ) + V_21 , F_11 ( V_2 ) ) & V_22 ) ) {\r\n#ifdef F_22\r\nF_23 ( V_23 L_1 ,\r\nF_1 ( V_2 ) -> V_24 ) ;\r\n#endif\r\nF_24 ( F_1 ( V_2 ) ) ;\r\n} else {\r\n#ifdef F_22\r\nF_23 ( V_23 L_2 ,\r\nF_1 ( V_2 ) -> V_24 ) ;\r\n#endif\r\nF_25 ( F_1 ( V_2 ) ) ;\r\n}\r\n}\r\nstatic void F_26 ( T_1 * V_2 )\r\n{\r\nT_2 * V_4 = F_11 ( V_2 ) ;\r\nint V_13 , V_25 ;\r\nV_2 -> V_26 = 0 ;\r\nV_2 -> V_27 = 0 ;\r\nV_2 -> V_28 = 0 ;\r\n#ifndef F_16\r\nF_27 ( V_4 , 0 ) ;\r\n#endif\r\nfor ( V_13 = 0 ; V_13 < 2 ; V_13 ++ ) {\r\nT_4 V_29 = V_13 ? F_28 ( V_2 ) : F_29 ( V_2 ) ;\r\nT_4 V_30 = V_13 ? V_4 -> V_14\r\n: V_4 -> V_15 ;\r\nfor ( V_25 = 0 ; V_25 < V_30 ; V_25 ++ ) {\r\nV_18 T_5 * V_12 = F_15 ( V_2 , V_25 , V_13 ) ;\r\nT_4 V_31 = F_14 ( V_2 , V_25 + 1 , V_13 ) ;\r\nT_6 V_32 = F_19 ( V_2 , V_25 , V_13 ) ;\r\nF_30 ( V_31 , & V_12 -> V_33 ) ;\r\nF_31 ( V_32 , & V_12 -> V_34 ) ;\r\nF_30 ( 0 , & V_12 -> V_35 ) ;\r\nF_32 ( 0 , & V_12 -> V_36 ) ;\r\n}\r\nF_33 ( 0 , V_13 ? F_7 ( F_34 ( V_2 ) ) :\r\nF_35 ( F_34 ( V_2 ) ) , V_4 ) ;\r\nF_33 ( V_37 , V_13 ? F_36 ( F_34 ( V_2 ) ) :\r\nF_37 ( F_34 ( V_2 ) ) , V_4 ) ;\r\nF_33 ( 0 , V_29 + V_38 , V_4 ) ;\r\nF_38 ( F_14 ( V_2 , 0 , V_13 ) , V_29 + V_39 , V_4 ) ;\r\nif ( ! V_13 )\r\nF_38 ( F_14 ( V_2 , V_30 - 1 , V_13 ) ,\r\nV_29 + V_40 , V_4 ) ;\r\nelse\r\nF_38 ( F_14 ( V_2 , 0 , V_13 ) , V_29 + V_40 ,\r\nV_4 ) ;\r\nF_33 ( V_41 , V_13 ? F_36 ( F_34 ( V_2 ) ) :\r\nF_37 ( F_34 ( V_2 ) ) , V_4 ) ;\r\nif ( ! V_13 ) {\r\nF_38 ( V_20 , V_29 + V_42 , V_4 ) ;\r\nF_33 ( 0x14 , F_39 ( F_34 ( V_2 ) ) , V_4 ) ;\r\nF_33 ( V_43 | V_44 , F_40 ( F_34 ( V_2 ) ) ,\r\nV_4 ) ;\r\nF_33 ( V_45 , F_35 ( F_34 ( V_2 ) ) , V_4 ) ;\r\n} else {\r\nF_33 ( 0x14 , F_41 ( F_34 ( V_2 ) ) , V_4 ) ;\r\nF_33 ( V_44 , F_42 ( F_34 ( V_2 ) ) , V_4 ) ;\r\n}\r\n}\r\nF_20 ( V_2 ) ;\r\n}\r\nstatic inline void F_43 ( T_1 * V_2 )\r\n{\r\nT_4 V_46 = F_21 ( V_2 ) ;\r\nT_2 * V_4 = F_11 ( V_2 ) ;\r\nT_3 V_36 = F_3 ( V_46 + V_47 , V_4 ) ;\r\nF_33 ( V_36 & ( V_48 | V_49 ) , V_46 + V_47 , V_4 ) ;\r\nif ( V_36 & V_48 ) {\r\nF_1 ( V_2 ) -> V_50 . V_51 ++ ;\r\nF_1 ( V_2 ) -> V_50 . V_52 ++ ;\r\n}\r\nif ( V_36 & V_49 )\r\nF_20 ( V_2 ) ;\r\n}\r\nstatic inline void F_44 ( T_2 * V_4 , T_1 * V_2 , V_18 T_5 * V_12 ,\r\nT_4 V_26 )\r\n{\r\nstruct V_1 * V_3 = F_1 ( V_2 ) ;\r\nstruct V_53 * V_54 ;\r\nT_4 V_35 ;\r\nT_6 V_55 ;\r\nT_6 V_56 ;\r\nT_3 V_57 ;\r\nV_35 = F_45 ( & V_12 -> V_35 ) ;\r\nV_54 = F_46 ( V_35 ) ;\r\nif ( ! V_54 ) {\r\nV_3 -> V_50 . V_58 ++ ;\r\nreturn;\r\n}\r\nV_55 = F_19 ( V_2 , V_26 , 0 ) ;\r\nV_57 = V_55 / F_47 ( V_4 ) ;\r\nV_55 = V_55 % F_47 ( V_4 ) ;\r\nV_56 = F_47 ( V_4 ) - V_55 ;\r\nF_27 ( V_4 , V_57 ) ;\r\nif ( V_35 > V_56 ) {\r\nF_48 ( V_54 -> V_59 , F_18 ( V_4 ) + V_55 , V_56 ) ;\r\nF_27 ( V_4 , V_57 + 1 ) ;\r\nF_48 ( V_54 -> V_59 + V_56 , F_18 ( V_4 ) , V_35 - V_56 ) ;\r\n} else\r\nF_48 ( V_54 -> V_59 , F_18 ( V_4 ) + V_55 , V_35 ) ;\r\n#ifndef F_16\r\nF_27 ( V_4 , 0 ) ;\r\n#endif\r\nF_49 ( V_54 , V_35 ) ;\r\n#ifdef F_50\r\nF_23 ( V_23 L_3 , V_3 -> V_24 , V_54 -> V_35 ) ;\r\nF_51 ( V_54 ) ;\r\n#endif\r\nV_3 -> V_50 . V_60 ++ ;\r\nV_3 -> V_50 . V_61 += V_54 -> V_35 ;\r\nV_54 -> V_62 = F_52 ( V_54 , V_3 ) ;\r\nF_53 ( V_54 ) ;\r\n}\r\nstatic inline void F_54 ( T_1 * V_2 )\r\n{\r\nstruct V_1 * V_3 = F_1 ( V_2 ) ;\r\nT_4 V_29 = F_29 ( V_2 ) ;\r\nT_2 * V_4 = F_11 ( V_2 ) ;\r\nT_3 V_36 = F_3 ( F_35 ( F_34 ( V_2 ) ) , V_4 ) ;\r\nF_33 ( ( V_36 & ( V_63 | V_10 | V_64 | V_65 ) ) | V_66 ,\r\nF_35 ( F_34 ( V_2 ) ) , V_4 ) ;\r\nif ( V_36 & V_64 )\r\nV_3 -> V_50 . V_67 ++ ;\r\nwhile ( 1 ) {\r\nT_6 V_68 = F_14 ( V_2 , V_2 -> V_26 , 0 ) ;\r\nV_18 T_5 * V_12 ;\r\nT_6 V_69 = F_55 ( V_29 + V_39 , V_4 ) ;\r\nif ( ( V_69 >= V_68 ) && ( V_69 < V_68 + sizeof( V_18 ) ) )\r\nbreak;\r\nV_12 = F_15 ( V_2 , V_2 -> V_26 , 0 ) ;\r\nV_36 = F_56 ( & V_12 -> V_36 ) ;\r\nif ( ! ( V_36 & V_70 ) )\r\nV_2 -> V_71 = 1 ;\r\nelse if ( ( V_36 & V_72 ) || V_2 -> V_71 ) {\r\nV_3 -> V_50 . V_73 ++ ;\r\nif ( V_36 & V_74 )\r\nV_3 -> V_50 . V_75 ++ ;\r\nelse if ( ( V_36 & ( V_76 | V_77 |\r\nV_78 ) ) || V_2 -> V_71 )\r\nV_3 -> V_50 . V_79 ++ ;\r\nelse if ( V_36 & V_80 )\r\nV_3 -> V_50 . V_81 ++ ;\r\nif ( V_36 & V_70 )\r\nV_2 -> V_71 = 0 ;\r\n} else\r\nF_44 ( V_4 , V_2 , V_12 , V_2 -> V_26 ) ;\r\nF_38 ( V_68 , V_29 + V_40 , V_4 ) ;\r\nV_2 -> V_26 = F_10 ( V_2 , V_2 -> V_26 , 0 ) ;\r\n}\r\nF_33 ( V_45 , F_35 ( F_34 ( V_2 ) ) , V_4 ) ;\r\n}\r\nstatic inline void F_57 ( T_1 * V_2 )\r\n{\r\nstruct V_1 * V_3 = F_1 ( V_2 ) ;\r\nT_4 V_29 = F_28 ( V_2 ) ;\r\nT_2 * V_4 = F_11 ( V_2 ) ;\r\nT_3 V_36 ;\r\nF_58 ( & V_2 -> V_82 ) ;\r\nV_36 = F_3 ( F_7 ( F_34 ( V_2 ) ) , V_4 ) ;\r\nF_33 ( ( V_36 & ( V_63 | V_10 | V_64 | V_65 ) ) | V_66 ,\r\nF_7 ( F_34 ( V_2 ) ) , V_4 ) ;\r\nwhile ( 1 ) {\r\nV_18 T_5 * V_12 ;\r\nT_6 V_68 = F_14 ( V_2 , V_2 -> V_28 , 1 ) ;\r\nT_6 V_69 = F_55 ( V_29 + V_39 , V_4 ) ;\r\nif ( ( V_69 >= V_68 ) && ( V_69 < V_68 + sizeof( V_18 ) ) )\r\nbreak;\r\nV_12 = F_15 ( V_2 , V_2 -> V_28 , 1 ) ;\r\nV_3 -> V_50 . V_83 ++ ;\r\nV_3 -> V_50 . V_84 += F_45 ( & V_12 -> V_35 ) ;\r\nF_32 ( 0 , & V_12 -> V_36 ) ;\r\nV_2 -> V_28 = F_10 ( V_2 , V_2 -> V_28 , 1 ) ;\r\n}\r\nF_59 ( V_3 ) ;\r\nF_60 ( & V_2 -> V_82 ) ;\r\n}\r\nstatic T_7 F_61 ( int V_85 , void * V_86 )\r\n{\r\nT_2 * V_4 = V_86 ;\r\nint V_25 ;\r\nT_3 V_36 ;\r\nint V_87 = 0 ;\r\nT_3 V_57 = F_62 ( V_4 ) ;\r\nwhile( ( V_36 = F_2 ( V_4 ) ) != 0 ) {\r\nV_87 = 1 ;\r\nfor ( V_25 = 0 ; V_25 < 2 ; V_25 ++ ) {\r\nT_1 * V_2 = F_63 ( V_4 , V_25 ) ;\r\nif ( V_2 ) {\r\nif ( V_36 & F_6 ( V_25 ) )\r\nF_43 ( V_2 ) ;\r\nif ( V_36 & F_4 ( V_25 ) )\r\nF_54 ( V_2 ) ;\r\nif ( V_36 & F_5 ( V_25 ) )\r\nF_57 ( V_2 ) ;\r\n}\r\n}\r\n}\r\nF_27 ( V_4 , V_57 ) ;\r\nreturn F_64 ( V_87 ) ;\r\n}\r\nstatic void F_65 ( T_1 * V_2 )\r\n{\r\nT_2 * V_4 = F_11 ( V_2 ) ;\r\nT_4 V_46 = F_21 ( V_2 ) ;\r\nT_3 V_88 = F_3 ( V_46 + V_89 , V_4 ) ;\r\nunsigned int V_90 , V_91 = 10 , V_92 = 1024 ;\r\nif ( V_2 -> V_93 . V_94 > 0 ) {\r\ndo {\r\nV_91 -- ;\r\nV_92 >>= 1 ;\r\nV_90 = V_95 / V_92 / V_2 -> V_93 . V_94 ;\r\n}while ( V_91 > 1 && V_90 <= 128 );\r\nif ( V_90 < 1 ) {\r\nV_90 = 1 ;\r\nV_91 = 0 ;\r\nV_92 = 1 ;\r\n} else if ( V_90 > 255 )\r\nV_90 = 256 ;\r\nV_2 -> V_93 . V_94 = V_95 / V_92 / V_90 ;\r\n} else {\r\nV_91 = 9 ;\r\nV_90 = 256 ;\r\nV_2 -> V_93 . V_94 = V_95 / ( 256 * 512 ) ;\r\n}\r\nV_2 -> V_96 = ( V_2 -> V_96 & ~ V_97 ) | V_91 ;\r\nV_2 -> V_98 = ( V_2 -> V_98 & ~ V_97 ) | V_91 ;\r\nV_2 -> V_90 = V_90 ;\r\nF_33 ( V_2 -> V_90 , V_46 + V_99 , V_4 ) ;\r\nF_33 ( V_2 -> V_96 , V_46 + V_100 , V_4 ) ;\r\nF_33 ( V_2 -> V_98 , V_46 + V_101 , V_4 ) ;\r\nif ( V_2 -> V_93 . V_102 )\r\nV_88 |= V_103 ;\r\nelse\r\nV_88 &= ~ V_103 ;\r\nF_33 ( V_88 , V_46 + V_89 , V_4 ) ;\r\n}\r\nstatic void F_66 ( struct V_1 * V_3 )\r\n{\r\nT_1 * V_2 = F_8 ( V_3 ) ;\r\nT_2 * V_4 = F_11 ( V_2 ) ;\r\nT_4 V_46 = F_21 ( V_2 ) ;\r\nT_3 V_104 , V_88 ;\r\nswitch( V_2 -> V_105 ) {\r\ncase V_106 : V_88 = V_107 ; break;\r\ncase V_108 : V_88 = V_109 ; break;\r\ncase V_110 : V_88 = V_111 ; break;\r\ncase V_112 : V_88 = V_113 ; break;\r\ndefault: V_88 = V_114 ;\r\n}\r\nif ( V_2 -> V_93 . V_102 )\r\nV_88 |= V_103 ;\r\nswitch( V_2 -> V_115 ) {\r\ncase V_116 : V_104 = V_117 | V_118 ; break;\r\ncase V_119 : V_104 = V_117 | V_120 ; break;\r\ncase V_121 : V_104 = V_117 | V_122 ; break;\r\ncase V_123 : V_104 = V_117 | V_124 ; break;\r\ndefault: V_104 = V_117 | V_125 ;\r\n}\r\nF_33 ( V_126 , V_46 + V_127 , V_4 ) ;\r\nF_33 ( V_104 , V_46 + V_128 , V_4 ) ;\r\nF_33 ( 0x00 , V_46 + V_129 , V_4 ) ;\r\nF_33 ( V_88 , V_46 + V_89 , V_4 ) ;\r\nF_33 ( 0x7E , V_46 + V_130 , V_4 ) ;\r\nF_33 ( V_131 , V_46 + V_132 , V_4 ) ;\r\nF_33 ( 0x07 , V_46 + V_133 , V_4 ) ;\r\nF_33 ( 0x10 , V_46 + V_134 , V_4 ) ;\r\nF_33 ( 0x14 , V_46 + V_135 , V_4 ) ;\r\nF_20 ( V_2 ) ;\r\nF_33 ( V_136 | V_137 , V_46 + V_138 , V_4 ) ;\r\nF_33 ( V_139 | V_140 , V_46 + V_141 , V_4 ) ;\r\nF_33 ( F_3 ( V_142 , V_4 ) | ( F_34 ( V_2 ) ? 0xC0 : 0x0C ) ,\r\nV_142 , V_4 ) ;\r\nF_33 ( F_3 ( V_143 , V_4 ) | ( F_34 ( V_2 ) ? 0xF0 : 0x0F ) ,\r\nV_143 , V_4 ) ;\r\nF_33 ( V_2 -> V_90 , V_46 + V_99 , V_4 ) ;\r\nF_33 ( V_2 -> V_96 , V_46 + V_100 , V_4 ) ;\r\nF_33 ( V_2 -> V_98 , V_46 + V_101 , V_4 ) ;\r\nF_33 ( V_144 , V_46 + V_127 , V_4 ) ;\r\nF_33 ( V_145 , V_46 + V_127 , V_4 ) ;\r\nF_67 ( V_3 ) ;\r\n}\r\nstatic void F_68 ( struct V_1 * V_3 )\r\n{\r\nT_1 * V_2 = F_8 ( V_3 ) ;\r\nT_2 * V_4 = F_11 ( V_2 ) ;\r\nF_33 ( V_126 , F_21 ( V_2 ) + V_127 , F_11 ( V_2 ) ) ;\r\nF_33 ( F_3 ( V_142 , V_4 ) & ( F_34 ( V_2 ) ? 0x0F : 0xF0 ) ,\r\nV_142 , V_4 ) ;\r\nF_33 ( F_3 ( V_143 , V_4 ) & ( F_34 ( V_2 ) ? 0x0F : 0xF0 ) ,\r\nV_143 , V_4 ) ;\r\nF_69 ( V_3 ) ;\r\n}\r\nstatic int F_70 ( struct V_1 * V_3 , unsigned short V_105 ,\r\nunsigned short V_115 )\r\n{\r\nif ( V_105 != V_106 &&\r\nV_105 != V_108 &&\r\nV_105 != V_110 &&\r\nV_105 != V_112 &&\r\nV_105 != V_146 )\r\nreturn - V_147 ;\r\nif ( V_115 != V_148 &&\r\nV_115 != V_116 &&\r\nV_115 != V_119 &&\r\nV_115 != V_121 &&\r\nV_115 != V_123 )\r\nreturn - V_147 ;\r\nF_8 ( V_3 ) -> V_105 = V_105 ;\r\nF_8 ( V_3 ) -> V_115 = V_115 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_71 ( struct V_1 * V_3 )\r\n{\r\nT_1 * V_2 = F_8 ( V_3 ) ;\r\nT_2 * V_4 = F_11 ( V_2 ) ;\r\nT_4 V_149 ;\r\n#ifndef F_16\r\nT_3 V_57 = F_62 ( V_4 ) ;\r\nF_27 ( V_4 , 0 ) ;\r\n#endif\r\nF_23 ( V_23 L_4 ,\r\nF_55 ( F_29 ( V_2 ) + V_39 , V_4 ) ,\r\nF_55 ( F_29 ( V_2 ) + V_40 , V_4 ) ,\r\nF_3 ( F_35 ( F_34 ( V_2 ) ) , V_4 ) , V_2 -> V_26 ,\r\nF_3 ( F_35 ( F_34 ( V_2 ) ) , V_4 ) & V_45 ? L_5 : L_6 ) ;\r\nfor ( V_149 = 0 ; V_149 < F_11 ( V_2 ) -> V_15 ; V_149 ++ )\r\nF_72 ( L_7 , F_56 ( & ( F_15 ( V_2 , V_149 , 0 ) -> V_36 ) ) ) ;\r\nF_72 ( L_8 ) ;\r\nF_23 ( V_23 L_9\r\nL_10 ,\r\nF_55 ( F_28 ( V_2 ) + V_39 , V_4 ) ,\r\nF_55 ( F_28 ( V_2 ) + V_40 , V_4 ) ,\r\nF_3 ( F_7 ( F_34 ( V_2 ) ) , V_4 ) , V_2 -> V_27 , V_2 -> V_28 ,\r\nF_3 ( F_7 ( F_34 ( V_2 ) ) , V_4 ) & V_45 ? L_5 : L_6 ) ;\r\nfor ( V_149 = 0 ; V_149 < F_11 ( V_2 ) -> V_14 ; V_149 ++ )\r\nF_72 ( L_7 , F_56 ( & ( F_15 ( V_2 , V_149 , 1 ) -> V_36 ) ) ) ;\r\nF_72 ( L_8 ) ;\r\nF_23 ( V_23 L_11\r\nL_12 ,\r\nF_3 ( F_21 ( V_2 ) + V_128 , V_4 ) ,\r\nF_3 ( F_21 ( V_2 ) + V_129 , V_4 ) ,\r\nF_3 ( F_21 ( V_2 ) + V_89 , V_4 ) ,\r\nF_3 ( F_21 ( V_2 ) + V_150 , V_4 ) ,\r\nF_3 ( F_21 ( V_2 ) + V_47 , V_4 ) ,\r\nF_3 ( F_21 ( V_2 ) + V_151 , V_4 ) ,\r\nF_3 ( F_21 ( V_2 ) + V_21 , V_4 ) ,\r\nF_3 ( F_21 ( V_2 ) + V_152 , V_4 ) ,\r\nF_3 ( F_21 ( V_2 ) + V_153 , V_4 ) ,\r\nF_3 ( F_21 ( V_2 ) + V_154 , V_4 ) ) ;\r\nF_23 ( V_23 L_13 , F_3 ( V_7 , V_4 ) ,\r\nF_3 ( V_9 , V_4 ) , F_3 ( V_155 , V_4 ) ) ;\r\n#ifndef F_16\r\nF_27 ( V_4 , V_57 ) ;\r\n#endif\r\n}\r\nstatic T_8 F_73 ( struct V_53 * V_54 , struct V_1 * V_3 )\r\n{\r\nT_1 * V_2 = F_8 ( V_3 ) ;\r\nT_2 * V_4 = F_11 ( V_2 ) ;\r\nV_18 T_5 * V_12 ;\r\nT_6 V_55 , V_35 ;\r\nT_3 V_57 ;\r\nT_6 V_56 ;\r\nF_74 ( & V_2 -> V_82 ) ;\r\nV_12 = F_15 ( V_2 , V_2 -> V_27 + 1 , 1 ) ;\r\nF_75 ( F_56 ( & V_12 -> V_36 ) ) ;\r\n#ifdef F_50\r\nF_23 ( V_23 L_14 , V_3 -> V_24 , V_54 -> V_35 ) ;\r\nF_51 ( V_54 ) ;\r\n#endif\r\nV_12 = F_15 ( V_2 , V_2 -> V_27 , 1 ) ;\r\nV_55 = F_19 ( V_2 , V_2 -> V_27 , 1 ) ;\r\nV_35 = V_54 -> V_35 ;\r\nV_57 = V_55 / F_47 ( V_4 ) ;\r\nV_55 = V_55 % F_47 ( V_4 ) ;\r\nV_56 = F_47 ( V_4 ) - V_55 ;\r\nF_27 ( V_4 , V_57 ) ;\r\nif ( V_35 > V_56 ) {\r\nF_76 ( F_18 ( V_4 ) + V_55 , V_54 -> V_59 , V_56 ) ;\r\nF_27 ( V_4 , V_57 + 1 ) ;\r\nF_76 ( F_18 ( V_4 ) , V_54 -> V_59 + V_56 , V_35 - V_56 ) ;\r\n} else\r\nF_76 ( F_18 ( V_4 ) + V_55 , V_54 -> V_59 , V_35 ) ;\r\n#ifndef F_16\r\nF_27 ( V_4 , 0 ) ;\r\n#endif\r\nF_30 ( V_35 , & V_12 -> V_35 ) ;\r\nF_32 ( V_156 , & V_12 -> V_36 ) ;\r\nV_2 -> V_27 = F_10 ( V_2 , V_2 -> V_27 , 1 ) ;\r\nF_38 ( F_14 ( V_2 , V_2 -> V_27 , 1 ) ,\r\nF_28 ( V_2 ) + V_40 , V_4 ) ;\r\nF_33 ( V_45 , F_7 ( F_34 ( V_2 ) ) , V_4 ) ;\r\nV_12 = F_15 ( V_2 , V_2 -> V_27 + 1 , 1 ) ;\r\nif ( F_56 ( & V_12 -> V_36 ) )\r\nF_69 ( V_3 ) ;\r\nF_77 ( & V_2 -> V_82 ) ;\r\nF_78 ( V_54 ) ;\r\nreturn V_157 ;\r\n}\r\nstatic T_6 T_9 F_79 ( T_2 * V_4 , T_3 T_5 * V_158 ,\r\nT_6 V_159 )\r\n{\r\nT_6 V_25 = V_159 &= ~ 3 ;\r\nT_6 V_160 = F_47 ( V_4 ) ;\r\nF_27 ( V_4 , ( V_25 - 4 ) / V_160 ) ;\r\ndo {\r\nV_25 -= 4 ;\r\nif ( ( V_25 + 4 ) % V_160 == 0 )\r\nF_27 ( V_4 , V_25 / V_160 ) ;\r\nF_31 ( V_25 ^ 0x12345678 , V_158 + V_25 % V_160 ) ;\r\n} while ( V_25 > 0 );\r\nfor ( V_25 = 0 ; V_25 < V_159 ; V_25 += 4 ) {\r\nif ( V_25 % V_160 == 0 )\r\nF_27 ( V_4 , V_25 / V_160 ) ;\r\nif ( F_80 ( V_158 + V_25 % V_160 ) != ( V_25 ^ 0x12345678 ) )\r\nbreak;\r\n}\r\nreturn V_25 ;\r\n}\r\nstatic void T_9 F_81 ( T_2 * V_4 , int V_161 )\r\n{\r\nF_33 ( V_161 , V_162 , V_4 ) ;\r\nF_33 ( V_161 , V_163 , V_4 ) ;\r\nF_33 ( V_161 , V_164 , V_4 ) ;\r\nF_33 ( 0 , V_165 , V_4 ) ;\r\nF_33 ( 0x03 , V_166 , V_4 ) ;\r\nF_33 ( 0 , F_35 ( 0 ) , V_4 ) ;\r\nF_33 ( 0 , F_7 ( 0 ) , V_4 ) ;\r\nF_33 ( 0 , F_35 ( 1 ) , V_4 ) ;\r\nF_33 ( 0 , F_7 ( 1 ) , V_4 ) ;\r\nF_33 ( V_167 , V_165 , V_4 ) ;\r\n}
