Inputs: in1[4], in2[4], sel;
Outputs: out[4];

Parts: 
  NAND1 NAND, AND1 AND, AND4B2 AND4B, AND4B3 AND4B, OR4B1 OR4B
;

Wires: 
  sel->NAND1.in1, sel->NAND1.in2,
  NAND1.out->AND4B2.in1, in1->AND4B2.in2,
  
  sel->AND1.in1, sel->AND1.in2, 
  AND1.out->AND4B3.in1, in2->AND4B3.in2,
  
  AND4B2.out->OR4B1.in1, AND4B3.out->OR4B1.in2,
  OR4B1.out->out
;