<stg><name>fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3</name>


<trans_list>

<trans id="140" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %zext_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln40

]]></Node>
<StgValue><ssdm name="zext_ln40_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %arg1_r_2_2_019_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_2_019_reload

]]></Node>
<StgValue><ssdm name="arg1_r_2_2_019_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %arg1_r_1_2_018_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_018_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_2_018_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %arg1_r_0_2_017_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_2_017_reload

]]></Node>
<StgValue><ssdm name="arg1_r_0_2_017_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %arg1_r_2_1_015_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_1_015_reload

]]></Node>
<StgValue><ssdm name="arg1_r_2_1_015_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %arg1_r_1_1_014_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_014_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_1_014_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %arg1_r_0_1_013_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_1_013_reload

]]></Node>
<StgValue><ssdm name="arg1_r_0_1_013_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %arg1_r_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_01_reload

]]></Node>
<StgValue><ssdm name="arg1_r_0_01_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %arg1_r_2_07_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_07_reload

]]></Node>
<StgValue><ssdm name="arg1_r_2_07_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %arg1_r_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_04_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_04_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="63" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %zext_ln40_cast = zext i32 %zext_ln40_read

]]></Node>
<StgValue><ssdm name="zext_ln40_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i4 3, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc53:0 %i = load i4 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53:1 %icmp_ln34 = icmp_ult  i4 %i, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc53:2 %br_ln34 = br i1 %icmp_ln34, void %VITIS_LOOP_44_5.exitStub, void %for.inc53.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="4">
<![CDATA[
for.inc53.split_ifconv:0 %trunc_ln34 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split_ifconv:7 %sub_ln37 = sub i3 2, i3 %trunc_ln34

]]></Node>
<StgValue><ssdm name="sub_ln37"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="7" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split_ifconv:10 %urem_ln37 = urem i3 %sub_ln37, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln37"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split_ifconv:33 %add_ln40_2 = add i3 %trunc_ln34, i3 1

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc53.split_ifconv:34 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln40_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx51.2.exit:0 %add_ln34 = add i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.2.exit:1 %store_ln34 = store i4 %add_ln34, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.2.exit:2 %br_ln34 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="6" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split_ifconv:10 %urem_ln37 = urem i3 %sub_ln37, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln37"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="5" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split_ifconv:10 %urem_ln37 = urem i3 %sub_ln37, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln37"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="37" st_id="4" stage="4" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split_ifconv:10 %urem_ln37 = urem i3 %sub_ln37, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln37"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="4">
<![CDATA[
for.inc53.split_ifconv:1 %trunc_ln34_1 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc53.split_ifconv:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="3" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split_ifconv:10 %urem_ln37 = urem i3 %sub_ln37, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln37"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53.split_ifconv:56 %add_ln40_4 = add i4 %i, i4 2

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.split_ifconv:57 %lshr_ln40_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln40_4, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln40_1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc53.split_ifconv:69 %icmp_ln40 = icmp_eq  i2 %trunc_ln34_1, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc53.split_ifconv:70 %br_ln40 = br i1 %icmp_ln40, void %arrayidx51.2.case.1, void %arrayidx51.2.case.0

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="1">
<![CDATA[
for.inc53.split_ifconv:6 %zext_ln22 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="3">
<![CDATA[
for.inc53.split_ifconv:8 %zext_ln37 = zext i3 %sub_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc53.split_ifconv:9 %mul_ln37 = mul i7 %zext_ln37, i7 11

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="2" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split_ifconv:10 %urem_ln37 = urem i3 %sub_ln37, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln37"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.split_ifconv:12 %trunc_ln5 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln37, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split_ifconv:23 %arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_2_addr"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split_ifconv:24 %arr_3_addr = getelementptr i64 %arr_3, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_3_addr"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split_ifconv:25 %arr_2_load = load i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="arr_2_load"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="!2"/>
<literal name="trunc_ln34_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split_ifconv:26 %arr_3_load = load i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="arr_3_load"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split_ifconv:29 %add_ln40_1 = add i3 %sub_ln37, i3 7

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="3">
<![CDATA[
for.inc53.split_ifconv:30 %zext_ln40_2 = zext i3 %add_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc53.split_ifconv:31 %mul_ln40_3 = mul i7 %zext_ln40_2, i7 11

]]></Node>
<StgValue><ssdm name="mul_ln40_3"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.split_ifconv:32 %trunc_ln40_2 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln40_3, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="trunc_ln40_2"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="1">
<![CDATA[
for.inc53.split_ifconv:35 %zext_ln40_4 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split_ifconv:36 %arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="arr_addr"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split_ifconv:37 %arr_3_addr_1 = getelementptr i64 %arr_3, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="arr_3_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split_ifconv:38 %add_ln40_3 = add i3 %sub_ln37, i3 6

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="3">
<![CDATA[
for.inc53.split_ifconv:39 %zext_ln40_6 = zext i3 %add_ln40_3

]]></Node>
<StgValue><ssdm name="zext_ln40_6"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc53.split_ifconv:40 %mul_ln40_4 = mul i7 %zext_ln40_6, i7 11

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc53.split_ifconv:41 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %mul_ln40_4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split_ifconv:58 %zext_ln40_7 = zext i2 %lshr_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln40_7"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split_ifconv:59 %arr_addr_1 = getelementptr i64 %arr, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="arr_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split_ifconv:60 %arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="arr_1_addr"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="!2"/>
<literal name="trunc_ln34_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split_ifconv:61 %arr_load = load i2 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split_ifconv:62 %arr_3_load_1 = load i2 %arr_3_addr_1

]]></Node>
<StgValue><ssdm name="arr_3_load_1"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split_ifconv:65 %arr_load_1 = load i2 %arr_addr_1

]]></Node>
<StgValue><ssdm name="arr_load_1"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split_ifconv:66 %arr_1_load = load i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
VITIS_LOOP_44_5.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc53.split_ifconv:2 %specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln36"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc53.split_ifconv:3 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc53.split_ifconv:4 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="7">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split_ifconv:10 %urem_ln37 = urem i3 %sub_ln37, i3 3

]]></Node>
<StgValue><ssdm name="urem_ln37"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2">
<![CDATA[
for.inc53.split_ifconv:11 %trunc_ln40 = trunc i2 %urem_ln37

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc53.split_ifconv:13 %icmp_ln40_1 = icmp_eq  i2 %trunc_ln5, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln40_1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc53.split_ifconv:14 %arg1_r_3 = select i1 %icmp_ln40_1, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_2_07_reload_read

]]></Node>
<StgValue><ssdm name="arg1_r_3"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc53.split_ifconv:15 %icmp_ln40_2 = icmp_eq  i2 %trunc_ln5, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln40_2"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc53.split_ifconv:16 %arg1_r_3_1 = select i1 %icmp_ln40_2, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_3

]]></Node>
<StgValue><ssdm name="arg1_r_3_1"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc53.split_ifconv:17 %phi_ln40_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_1_013_reload_read, i32 %arg1_r_1_1_014_reload_read, i32 %arg1_r_2_1_015_reload_read, i32 0, i2 %trunc_ln5

]]></Node>
<StgValue><ssdm name="phi_ln40_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc53.split_ifconv:18 %phi_ln40_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_2_017_reload_read, i32 %arg1_r_1_2_018_reload_read, i32 %arg1_r_2_2_019_reload_read, i32 0, i2 %trunc_ln5

]]></Node>
<StgValue><ssdm name="phi_ln40_2"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc53.split_ifconv:19 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_3_1, i32 %phi_ln40_1, i32 %phi_ln40_2, i2 %trunc_ln40

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="63" op_0_bw="32">
<![CDATA[
for.inc53.split_ifconv:20 %zext_ln40_1 = zext i32 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc53.split_ifconv:21 %mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="mul_ln40_1"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc53.split_ifconv:22 %shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split_ifconv:25 %arr_2_load = load i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="arr_2_load"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="!2"/>
<literal name="trunc_ln34_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split_ifconv:26 %arr_3_load = load i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="arr_3_load"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
for.inc53.split_ifconv:27 %tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 %arr_2_load, i64 %arr_3_load, i2 %trunc_ln34_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc53.split_ifconv:28 %add_ln40 = add i64 %tmp_9, i64 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc53.split_ifconv:42 %phi_ln40_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_2_07_reload_read, i32 0, i2 %trunc_ln40_2

]]></Node>
<StgValue><ssdm name="phi_ln40_3"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc53.split_ifconv:43 %phi_ln40_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_1_013_reload_read, i32 %arg1_r_1_1_014_reload_read, i32 %arg1_r_2_1_015_reload_read, i32 0, i2 %trunc_ln40_2

]]></Node>
<StgValue><ssdm name="phi_ln40_4"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc53.split_ifconv:44 %phi_ln40_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_2_017_reload_read, i32 %arg1_r_1_2_018_reload_read, i32 %arg1_r_2_2_019_reload_read, i32 0, i2 %trunc_ln40_2

]]></Node>
<StgValue><ssdm name="phi_ln40_5"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc53.split_ifconv:45 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %phi_ln40_5, i32 %phi_ln40_3, i32 %phi_ln40_4, i2 %trunc_ln40

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="63" op_0_bw="32">
<![CDATA[
for.inc53.split_ifconv:46 %zext_ln40_3 = zext i32 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc53.split_ifconv:47 %mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc53.split_ifconv:48 %shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln40_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc53.split_ifconv:49 %select_ln40 = select i1 %tmp_2, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_0_01_reload_read

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc53.split_ifconv:50 %select_ln40_1 = select i1 %tmp_2, i32 %arg1_r_1_1_014_reload_read, i32 %arg1_r_0_1_013_reload_read

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc53.split_ifconv:51 %select_ln40_2 = select i1 %tmp_2, i32 %arg1_r_1_2_018_reload_read, i32 %arg1_r_0_2_017_reload_read

]]></Node>
<StgValue><ssdm name="select_ln40_2"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc53.split_ifconv:52 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %select_ln40_1, i32 %select_ln40_2, i32 %select_ln40, i2 %trunc_ln40

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="63" op_0_bw="32">
<![CDATA[
for.inc53.split_ifconv:53 %zext_ln40_5 = zext i32 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc53.split_ifconv:54 %mul_ln40_2 = mul i63 %zext_ln40_cast, i63 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="mul_ln40_2"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc53.split_ifconv:55 %shl_ln40_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln40_2"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="!2"/>
<literal name="trunc_ln34_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split_ifconv:61 %arr_load = load i2 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split_ifconv:62 %arr_3_load_1 = load i2 %arr_3_addr_1

]]></Node>
<StgValue><ssdm name="arr_3_load_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
for.inc53.split_ifconv:63 %tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 %arr_3_load_1, i64 %arr_load, i2 %trunc_ln34_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc53.split_ifconv:64 %add_ln40_5 = add i64 %tmp_4, i64 %shl_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split_ifconv:65 %arr_load_1 = load i2 %arr_addr_1

]]></Node>
<StgValue><ssdm name="arr_load_1"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split_ifconv:66 %arr_1_load = load i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
for.inc53.split_ifconv:67 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 %arr_load_1, i64 %arr_1_load, i2 %trunc_ln34_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc53.split_ifconv:68 %add_ln40_6 = add i64 %tmp_5, i64 %shl_ln40_2

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.2.case.1:0 %store_ln40 = store i64 %add_ln40, i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.2.case.1:1 %store_ln40 = store i64 %add_ln40_5, i2 %arr_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
arrayidx51.2.case.1:2 %store_ln40 = store i64 %add_ln40_6, i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.2.case.1:3 %br_ln40 = br void %arrayidx51.2.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
arrayidx51.2.case.0:0 %store_ln40 = store i64 %add_ln40, i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.2.case.0:1 %store_ln40 = store i64 %add_ln40_5, i2 %arr_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.2.case.0:2 %store_ln40 = store i64 %add_ln40_6, i2 %arr_addr_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.2.case.0:3 %br_ln40 = br void %arrayidx51.2.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
