	hps_design u0 (
		.clk_clk          (<connected-to-clk_clk>),          //      clk.clk
		.ddr3_mem_a       (<connected-to-ddr3_mem_a>),       //     ddr3.mem_a
		.ddr3_mem_ba      (<connected-to-ddr3_mem_ba>),      //         .mem_ba
		.ddr3_mem_ck      (<connected-to-ddr3_mem_ck>),      //         .mem_ck
		.ddr3_mem_ck_n    (<connected-to-ddr3_mem_ck_n>),    //         .mem_ck_n
		.ddr3_mem_cke     (<connected-to-ddr3_mem_cke>),     //         .mem_cke
		.ddr3_mem_cs_n    (<connected-to-ddr3_mem_cs_n>),    //         .mem_cs_n
		.ddr3_mem_ras_n   (<connected-to-ddr3_mem_ras_n>),   //         .mem_ras_n
		.ddr3_mem_cas_n   (<connected-to-ddr3_mem_cas_n>),   //         .mem_cas_n
		.ddr3_mem_we_n    (<connected-to-ddr3_mem_we_n>),    //         .mem_we_n
		.ddr3_mem_reset_n (<connected-to-ddr3_mem_reset_n>), //         .mem_reset_n
		.ddr3_mem_dq      (<connected-to-ddr3_mem_dq>),      //         .mem_dq
		.ddr3_mem_dqs     (<connected-to-ddr3_mem_dqs>),     //         .mem_dqs
		.ddr3_mem_dqs_n   (<connected-to-ddr3_mem_dqs_n>),   //         .mem_dqs_n
		.ddr3_mem_odt     (<connected-to-ddr3_mem_odt>),     //         .mem_odt
		.ddr3_mem_dm      (<connected-to-ddr3_mem_dm>),      //         .mem_dm
		.ddr3_oct_rzqin   (<connected-to-ddr3_oct_rzqin>),   //         .oct_rzqin
		.ledr_export      (<connected-to-ledr_export>),      //     ledr.export
		.ddr3_clk_clk     (<connected-to-ddr3_clk_clk>)      // ddr3_clk.clk
	);

