

================================================================
== Vitis HLS Report for 'complex_concatenate'
================================================================
* Date:           Mon May 27 23:58:47 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        complex_concatenate
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.823 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1032|     1032|  10.320 us|  10.320 us|  1033|  1033|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |      257|      257|         3|          1|          1|   256|       yes|
        |- loop             |      512|      512|         2|          1|          1|   512|       yes|
        |- VITIS_LOOP_34_2  |      257|      257|         3|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_data_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_data_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%br_ln16 = br void" [complex_concatenate/complex_concatenate.cpp:16]   --->   Operation 18 'br' 'br_ln16' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i9 0, void, i9 %i_1, void %.split2"   --->   Operation 19 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%i_1 = add i9 %i, i9 1" [complex_concatenate/complex_concatenate.cpp:16]   --->   Operation 20 'add' 'i_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.66ns)   --->   "%icmp_ln16 = icmp_eq  i9 %i, i9 256" [complex_concatenate/complex_concatenate.cpp:16]   --->   Operation 22 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %.split2, void %.preheader1.preheader" [complex_concatenate/complex_concatenate.cpp:16]   --->   Operation 24 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_data_V, i64 0" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 25 'write' 'write_ln174' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 26 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_data_V, i64 0" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 27 'write' 'write_ln174' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.58>
ST_5 : Operation 29 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 3> <Delay = 1.82>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%inc16 = phi i9 %add_ln31, void %.preheader1, i9 0, void %.preheader1.preheader" [complex_concatenate/complex_concatenate.cpp:31]   --->   Operation 30 'phi' 'inc16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln31 = add i9 %inc16, i9 1" [complex_concatenate/complex_concatenate.cpp:31]   --->   Operation 31 'add' 'add_ln31' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%in_data_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_data_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'in_data_V_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i32 %in_data_V_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 33 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_data_V, i64 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 34 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 35 [1/1] (1.66ns)   --->   "%icmp_ln31 = icmp_eq  i9 %inc16, i9 511" [complex_concatenate/complex_concatenate.cpp:31]   --->   Operation 35 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.preheader1, void %.preheader.preheader" [complex_concatenate/complex_concatenate.cpp:31]   --->   Operation 36 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_data_V, i64 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%empty_8 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 40 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.58>
ST_8 : Operation 41 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 6> <Delay = 1.82>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%i_2 = phi i9 %i_3, void %.split, i9 0, void %.preheader.preheader"   --->   Operation 42 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (1.82ns)   --->   "%i_3 = add i9 %i_2, i9 1" [complex_concatenate/complex_concatenate.cpp:34]   --->   Operation 43 'add' 'i_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (1.66ns)   --->   "%icmp_ln34 = icmp_eq  i9 %i_2, i9 256" [complex_concatenate/complex_concatenate.cpp:34]   --->   Operation 45 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 46 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split, void" [complex_concatenate/complex_concatenate.cpp:34]   --->   Operation 47 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 48 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_data_V, i64 0" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 50 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_data_V, i64 0" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'write' 'write_ln174' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [complex_concatenate/complex_concatenate.cpp:37]   --->   Operation 52 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', complex_concatenate/complex_concatenate.cpp:16) [10]  (1.59 ns)

 <State 2>: 1.82ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', complex_concatenate/complex_concatenate.cpp:16) [10]  (0 ns)
	'add' operation ('i', complex_concatenate/complex_concatenate.cpp:16) [11]  (1.82 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('inc16', complex_concatenate/complex_concatenate.cpp:31) with incoming values : ('add_ln31', complex_concatenate/complex_concatenate.cpp:31) [23]  (1.59 ns)

 <State 6>: 1.82ns
The critical path consists of the following:
	'phi' operation ('inc16', complex_concatenate/complex_concatenate.cpp:31) with incoming values : ('add_ln31', complex_concatenate/complex_concatenate.cpp:31) [23]  (0 ns)
	'add' operation ('add_ln31', complex_concatenate/complex_concatenate.cpp:31) [24]  (1.82 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', complex_concatenate/complex_concatenate.cpp:34) [36]  (1.59 ns)

 <State 9>: 1.82ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', complex_concatenate/complex_concatenate.cpp:34) [36]  (0 ns)
	'add' operation ('i', complex_concatenate/complex_concatenate.cpp:34) [37]  (1.82 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
