
---------- Begin Simulation Statistics ----------
final_tick                                  215801500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125313                       # Simulator instruction rate (inst/s)
host_mem_usage                                 854176                       # Number of bytes of host memory used
host_op_rate                                   137627                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.99                       # Real time elapsed on the host
host_tick_rate                               54081003                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500000                       # Number of instructions simulated
sim_ops                                        549171                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000216                       # Number of seconds simulated
sim_ticks                                   215801500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.253021                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   65859                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                67030                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1481                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            107415                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3002                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3395                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              393                       # Number of indirect misses.
system.cpu.branchPred.lookups                  156966                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        66630                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        34101                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        63915                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        36816                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          130                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           32                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         1230                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1351                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4           88                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          238                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         1263                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8           40                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          207                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          247                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          110                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12           56                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13           50                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          360                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          385                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          592                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17           23                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          498                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          679                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20         1203                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          563                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24           75                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          209                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            3                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          290                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit           11                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          118                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        90417                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          585                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          136                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4           80                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         1358                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          212                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          229                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          177                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         1281                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11           71                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          201                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          249                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          116                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          357                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16           48                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          585                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          384                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          490                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20           39                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22          683                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24         1209                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          629                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          924                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30           12                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect         8968                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit           37                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong           94                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   18160                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    262236                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   211752                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1040                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     147375                       # Number of branches committed
system.cpu.commit.bw_lim_events                 37643                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           24982                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500154                       # Number of instructions committed
system.cpu.commit.committedOps                 549325                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       363157                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.512638                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.653362                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       234192     64.49%     64.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        34814      9.59%     74.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16631      4.58%     78.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10852      2.99%     81.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        10873      2.99%     84.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         7592      2.09%     86.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         7823      2.15%     88.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2737      0.75%     89.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        37643     10.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       363157                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                17470                       # Number of function calls committed.
system.cpu.commit.int_insts                    468679                       # Number of committed integer instructions.
system.cpu.commit.loads                         59528                       # Number of loads committed
system.cpu.commit.membars                           4                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           11      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           449250     81.78%     81.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              67      0.01%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              35      0.01%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              42      0.01%     81.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              45      0.01%     81.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             49      0.01%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           59528     10.84%     92.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          40295      7.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            549325                       # Class of committed instruction
system.cpu.commit.refs                          99823                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       748                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500000                       # Number of Instructions Simulated
system.cpu.committedOps                        549171                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.863208                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.863208                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                139354                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   450                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                65767                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 582542                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   103875                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    115800                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1114                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1532                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  6786                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      156966                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    103681                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        245774                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   846                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         538539                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3110                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.363681                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             119547                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              87021                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.247762                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             366929                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.615059                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.546356                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   233487     63.63%     63.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     9379      2.56%     66.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    26336      7.18%     73.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    24507      6.68%     80.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     7723      2.10%     82.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    20744      5.65%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14266      3.89%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     7064      1.93%     93.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    23423      6.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               366929                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           64675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1208                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   150507                       # Number of branches executed
system.cpu.iew.exec_nop                           234                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.319077                       # Inst execution rate
system.cpu.iew.exec_refs                       107123                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      41747                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   67173                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 63248                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 48                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               236                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                43072                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              574720                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 65376                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1680                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                569319                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    313                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2552                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1114                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3610                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           125                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2300                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2990                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3717                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2762                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             32                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          904                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            304                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    562224                       # num instructions consuming a value
system.cpu.iew.wb_count                        564399                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.491276                       # average fanout of values written-back
system.cpu.iew.wb_producers                    276207                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.307678                       # insts written-back per cycle
system.cpu.iew.wb_sent                         565317                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   613184                       # number of integer regfile reads
system.cpu.int_regfile_writes                  404259                       # number of integer regfile writes
system.cpu.ipc                               1.158469                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.158469                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                462748     81.04%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   68      0.01%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.01%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   56      0.01%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   53      0.01%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  57      0.01%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                65774     11.52%     92.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               42184      7.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 571002                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        3742                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006553                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2984     79.74%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.05%     79.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.05%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    348      9.30%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   406     10.85%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 573818                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1511010                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       563575                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            598693                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     574438                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    571002                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  48                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           25255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               167                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14920                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        366929                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.556165                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.909535                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              157895     43.03%     43.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               67562     18.41%     61.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               47022     12.82%     74.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               39260     10.70%     84.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               16527      4.50%     89.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               18825      5.13%     94.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               11324      3.09%     97.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4673      1.27%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3841      1.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          366929                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.322977                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    913                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1829                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          824                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1080                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              6271                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8405                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                63248                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               43072                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  385733                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     17                       # number of misc regfile writes
system.cpu.numCycles                           431604                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  100687                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                600141                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  16790                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   106338                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1767                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1554                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                896570                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 578930                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              629566                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    118433                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7057                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1114                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 29680                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    29365                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           624354                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10677                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                291                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     40774                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             50                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1032                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       899119                       # The number of ROB reads
system.cpu.rob.rob_writes                     1152477                       # The number of ROB writes
system.cpu.timesIdled                             621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      918                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     239                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2463                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         8833                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1802                       # Transaction distribution
system.membus.trans_dist::ReadExReq               540                       # Transaction distribution
system.membus.trans_dist::ReadExResp              540                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1802                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           121                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       149888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  149888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2463                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2463    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2463                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2904500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12358500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    215801500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4224                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          911                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          371                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2646                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              560                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             560                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           836                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3388                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          121                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          121                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 13738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        77248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       310976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 388224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4905                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000204                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014278                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4904     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4905                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5698500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5982500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1254000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    215801500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   39                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2403                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2442                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  39                       # number of overall hits
system.l2.overall_hits::.cpu.data                2403                       # number of overall hits
system.l2.overall_hits::total                    2442                       # number of overall hits
system.l2.demand_misses::.cpu.inst                797                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1545                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2342                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               797                       # number of overall misses
system.l2.overall_misses::.cpu.data              1545                       # number of overall misses
system.l2.overall_misses::total                  2342                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61839000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    117175000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        179014000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61839000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    117175000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       179014000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              836                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3948                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4784                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             836                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3948                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4784                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.953349                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.391337                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.489548                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.953349                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.391337                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.489548                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77589.711418                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75841.423948                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76436.379163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77589.711418                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75841.423948                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76436.379163                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2342                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2342                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53869000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    101725000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    155594000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53869000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    101725000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    155594000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.953349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.391337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.489548                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.953349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.391337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.489548                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67589.711418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65841.423948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66436.379163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67589.711418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65841.423948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66436.379163                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          911                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              911                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          371                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              371                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          371                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          371                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    20                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             540                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 540                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     41602500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      41602500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           560                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               560                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.964286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.964286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77041.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77041.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          540                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            540                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     36202500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36202500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.964286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67041.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67041.666667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          797                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              797                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61839000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61839000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.953349                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.953349                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77589.711418                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77589.711418                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          797                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          797                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53869000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53869000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.953349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67589.711418                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67589.711418                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1005                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1005                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     75572500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     75572500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.296635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.296635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75196.517413                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75196.517413                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     65522500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     65522500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.296635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.296635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65196.517413                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65196.517413                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          121                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             121                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          121                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           121                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          121                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          121                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2304000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2304000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19041.322314                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19041.322314                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    215801500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1680.965477                       # Cycle average of tags in use
system.l2.tags.total_refs                        8711                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2463                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.536744                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      82.177161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       678.510759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       920.277557                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.028085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.051299                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2463                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          425                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2028                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.075165                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     73119                       # Number of tag accesses
system.l2.tags.data_accesses                    73119                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    215801500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          51008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          98880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             149888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51008                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2342                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         236365364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         458198854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             694564218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    236365364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        236365364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        236365364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        458198854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            694564218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000572000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4694                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2342                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15557000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                59469500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6642.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25392.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2021                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2342                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    466.940810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.879295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.847144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           69     21.50%     21.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           69     21.50%     42.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24      7.48%     50.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      8.10%     58.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      7.79%     66.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      3.74%     70.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      2.80%     72.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.56%     74.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           82     25.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          321                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 149888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  149888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       694.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    694.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     206747500                       # Total gap between requests
system.mem_ctrls.avgGap                      88278.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        98880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 236365363.540105134249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 458198854.039476096630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21060000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     38409500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26424.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24860.52                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               742560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               394680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4833780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         38151810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         50740320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          111458430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.485891                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    131469000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     77312500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1549380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               823515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            11888100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         85224120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         11100480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          127180875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        589.341942                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     27848750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    180932750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    215801500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       102601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           102601                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       102601                       # number of overall hits
system.cpu.icache.overall_hits::total          102601                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1079                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1079                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1079                       # number of overall misses
system.cpu.icache.overall_misses::total          1079                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     79479499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79479499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     79479499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79479499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       103680                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       103680                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       103680                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       103680                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010407                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010407                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010407                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010407                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73660.332715                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73660.332715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73660.332715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73660.332715                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          516                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          371                       # number of writebacks
system.cpu.icache.writebacks::total               371                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          243                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          243                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          243                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          243                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          836                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          836                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          836                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          836                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63517000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63517000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63517000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63517000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75977.272727                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75977.272727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75977.272727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75977.272727                       # average overall mshr miss latency
system.cpu.icache.replacements                    371                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       102601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          102601                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1079                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1079                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     79479499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79479499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       103680                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       103680                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010407                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010407                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73660.332715                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73660.332715                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          243                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          243                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          836                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          836                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63517000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63517000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75977.272727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75977.272727                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    215801500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.185333                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              103437                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               836                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            123.728469                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.185333                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.818721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.818721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            208196                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           208196                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    215801500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    215801500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    215801500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    215801500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    215801500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        88055                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            88055                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        88077                       # number of overall hits
system.cpu.dcache.overall_hits::total           88077                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11978                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11978                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11980                       # number of overall misses
system.cpu.dcache.overall_misses::total         11980                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    493200886                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    493200886                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    493200886                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    493200886                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       100033                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       100033                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       100057                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       100057                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.119740                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.119740                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.119732                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.119732                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41175.562364                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41175.562364                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41168.688314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41168.688314                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3939                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               152                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.914474                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          911                       # number of writebacks
system.cpu.dcache.writebacks::total               911                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7912                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7912                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4068                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4068                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    151857425                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    151857425                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    152019925                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    152019925                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.040647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.040647                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.040657                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040657                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37348.112395                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37348.112395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37369.696411                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37369.696411                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3557                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        50465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           50465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    346977500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    346977500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        59740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        59740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.155256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.155256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37409.973046                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37409.973046                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5890                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5890                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3385                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3385                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    105361500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    105361500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.056662                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056662                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31125.997046                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31125.997046                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        37583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2590                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2590                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    142611450                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    142611450                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        40173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        40173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.064471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55062.335907                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55062.335907                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2022                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2022                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          568                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          568                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     42996989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     42996989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75698.924296                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75698.924296                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          113                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          113                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3611936                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3611936                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          120                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          120                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.941667                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.941667                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31964.035398                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31964.035398                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          113                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          113                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3498936                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3498936                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.941667                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.941667                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30964.035398                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30964.035398                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       312500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       312500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       312500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       312500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       311500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       311500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       311500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       311500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    215801500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           426.241122                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               92155                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4069                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.648071                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   426.241122                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.832502                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.832502                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            204203                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           204203                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    215801500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    215801500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
